{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649587263323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649587263323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 06:41:03 2022 " "Processing started: Sun Apr 10 06:41:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649587263323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587263323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off emdad_10thapril_2022_ALU -c emdad_10thapril_2022_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off emdad_10thapril_2022_ALU -c emdad_10thapril_2022_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587263323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649587263630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649587263630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10_2022_rd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10_2022_rd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10_2022_RD-arch " "Found design unit 1: emdad_April10_2022_RD-arch" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10_2022_RD " "Found entity 1: emdad_April10_2022_RD" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_RS-arch " "Found design unit 1: emdad_April10th_2022_RS-arch" {  } { { "emdad_April10th_2022_RS.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_RS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_RS " "Found entity 1: emdad_April10th_2022_RS" {  } { { "emdad_April10th_2022_RS.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_RS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_rt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_rt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_RT-arch " "Found design unit 1: emdad_April10th_2022_RT-arch" {  } { { "emdad_April10th_2022_RT.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_RT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_RT " "Found entity 1: emdad_April10th_2022_RT" {  } { { "emdad_April10th_2022_RT.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_RT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_imm16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_imm16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_IMM16-arch " "Found design unit 1: emdad_April10th_2022_IMM16-arch" {  } { { "emdad_April10th_2022_IMM16.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_IMM16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_IMM16 " "Found entity 1: emdad_April10th_2022_IMM16" {  } { { "emdad_April10th_2022_IMM16.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_IMM16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_2to1mux_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_2to1mux_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_2to1mux_32-arch " "Found design unit 1: emdad_April10th_2022_2to1mux_32-arch" {  } { { "emdad_April10th_2022_2to1mux_32.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_2to1mux_32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_2to1mux_32 " "Found entity 1: emdad_April10th_2022_2to1mux_32" {  } { { "emdad_April10th_2022_2to1mux_32.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_2to1mux_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_nbit_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_nbit_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_NBit_AddSub-nbitaddsub_behav " "Found design unit 1: emdad_April10th_2022_NBit_AddSub-nbitaddsub_behav" {  } { { "emdad_April10th_2022_NBit_AddSub.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_NBit_AddSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_NBit_AddSub " "Found entity 1: emdad_April10th_2022_NBit_AddSub" {  } { { "emdad_April10th_2022_NBit_AddSub.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_NBit_AddSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_1to2demux_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_1to2demux_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_1to2demux_32-arch " "Found design unit 1: emdad_April10th_2022_1to2demux_32-arch" {  } { { "emdad_April10th_2022_1to2demux_32.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_1to2demux_32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_1to2demux_32 " "Found entity 1: emdad_April10th_2022_1to2demux_32" {  } { { "emdad_April10th_2022_1to2demux_32.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_1to2demux_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_bitwise_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_bitwise_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_bitwise_op-arch " "Found design unit 1: emdad_April10th_2022_bitwise_op-arch" {  } { { "emdad_April10th_2022_bitwise_op.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_bitwise_op.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_bitwise_op " "Found entity 1: emdad_April10th_2022_bitwise_op" {  } { { "emdad_April10th_2022_bitwise_op.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_bitwise_op.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_Sign_Extend-arch " "Found design unit 1: emdad_April10th_2022_Sign_Extend-arch" {  } { { "emdad_April10th_2022_Sign_Extend.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_Sign_Extend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_Sign_Extend " "Found entity 1: emdad_April10th_2022_Sign_Extend" {  } { { "emdad_April10th_2022_Sign_Extend.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_Sign_Extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_MAR-arch " "Found design unit 1: emdad_April10th_2022_MAR-arch" {  } { { "emdad_April10th_2022_MAR.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_MAR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_MAR " "Found entity 1: emdad_April10th_2022_MAR" {  } { { "emdad_April10th_2022_MAR.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_MAR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_MDR-arch " "Found design unit 1: emdad_April10th_2022_MDR-arch" {  } { { "emdad_April10th_2022_MDR.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_MDR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_MDR " "Found entity 1: emdad_April10th_2022_MDR" {  } { { "emdad_April10th_2022_MDR.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_MDR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_ALU-arch " "Found design unit 1: emdad_April10th_2022_ALU-arch" {  } { { "emdad_April10th_2022_ALU.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_ALU " "Found entity 1: emdad_April10th_2022_ALU" {  } { { "emdad_April10th_2022_ALU.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "emdad_April10_2022_RD " "Elaborating entity \"emdad_April10_2022_RD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "emdad_April10_2022_result emdad_April10_2022_RD.vhd(24) " "VHDL Process Statement warning at emdad_April10_2022_RD.vhd(24): inferring latch(es) for signal or variable \"emdad_April10_2022_result\", which holds its previous value in one or more paths through the process" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[0\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[0\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[1\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[1\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[2\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[2\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[3\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[3\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[4\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[4\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[5\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[5\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[6\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[6\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[7\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[7\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[8\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[8\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[9\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[9\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[10\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[10\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[11\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[11\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[12\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[12\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[13\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[13\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[14\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[14\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[15\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[15\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[16\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[16\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[17\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[17\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[18\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[18\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[19\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[19\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[20\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[20\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[21\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[21\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[22\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[22\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[23\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[23\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[24\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[24\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[25\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[25\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[26\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[26\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[27\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[27\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[28\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[28\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[29\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[29\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[30\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[30\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[31\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[31\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[0\]\$latch " "Latch emdad_April10_2022_result\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[1\]\$latch " "Latch emdad_April10_2022_result\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[2\]\$latch " "Latch emdad_April10_2022_result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[3\]\$latch " "Latch emdad_April10_2022_result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[4\]\$latch " "Latch emdad_April10_2022_result\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[5\]\$latch " "Latch emdad_April10_2022_result\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[6\]\$latch " "Latch emdad_April10_2022_result\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[7\]\$latch " "Latch emdad_April10_2022_result\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[8\]\$latch " "Latch emdad_April10_2022_result\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[9\]\$latch " "Latch emdad_April10_2022_result\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[10\]\$latch " "Latch emdad_April10_2022_result\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[11\]\$latch " "Latch emdad_April10_2022_result\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[12\]\$latch " "Latch emdad_April10_2022_result\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[13\]\$latch " "Latch emdad_April10_2022_result\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[14\]\$latch " "Latch emdad_April10_2022_result\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[15\]\$latch " "Latch emdad_April10_2022_result\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[16\]\$latch " "Latch emdad_April10_2022_result\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[17\]\$latch " "Latch emdad_April10_2022_result\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[18\]\$latch " "Latch emdad_April10_2022_result\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[19\]\$latch " "Latch emdad_April10_2022_result\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[20\]\$latch " "Latch emdad_April10_2022_result\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[21\]\$latch " "Latch emdad_April10_2022_result\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[22\]\$latch " "Latch emdad_April10_2022_result\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[23\]\$latch " "Latch emdad_April10_2022_result\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[24\]\$latch " "Latch emdad_April10_2022_result\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[25\]\$latch " "Latch emdad_April10_2022_result\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[26\]\$latch " "Latch emdad_April10_2022_result\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[27\]\$latch " "Latch emdad_April10_2022_result\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[28\]\$latch " "Latch emdad_April10_2022_result\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[29\]\$latch " "Latch emdad_April10_2022_result\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[30\]\$latch " "Latch emdad_April10_2022_result\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[31\]\$latch " "Latch emdad_April10_2022_result\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649587271728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649587271990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649587271990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649587272024 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649587272024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649587272024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649587272024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649587272044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 06:41:12 2022 " "Processing ended: Sun Apr 10 06:41:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649587272044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649587272044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649587272044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587272044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649587273250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649587273250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 06:41:13 2022 " "Processing started: Sun Apr 10 06:41:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649587273250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649587273250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off emdad_10thapril_2022_ALU -c emdad_10thapril_2022_ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off emdad_10thapril_2022_ALU -c emdad_10thapril_2022_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649587273250 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649587273309 ""}
{ "Info" "0" "" "Project  = emdad_10thapril_2022_ALU" {  } {  } 0 0 "Project  = emdad_10thapril_2022_ALU" 0 0 "Fitter" 0 0 1649587273309 ""}
{ "Info" "0" "" "Revision = emdad_10thapril_2022_ALU" {  } {  } 0 0 "Revision = emdad_10thapril_2022_ALU" 0 0 "Fitter" 0 0 1649587273309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649587273428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649587273436 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "emdad_10thapril_2022_ALU 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"emdad_10thapril_2022_ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649587273442 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649587273487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649587273487 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649587273890 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649587273915 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649587273978 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 68 " "No exact pin location assignment(s) for 68 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649587274173 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1649587288221 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "emdad_April10_2022_clock~inputCLKENA0 32 global CLKCTRL_G10 " "emdad_April10_2022_clock~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1649587288760 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1649587288760 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649587288760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649587288768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649587288768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649587288768 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649587288768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649587288768 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649587288768 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1649587290216 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "emdad_10thapril_2022_ALU.sdc " "Synopsys Design Constraints File file not found: 'emdad_10thapril_2022_ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649587290216 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649587290216 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649587290224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649587290225 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649587290225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649587290249 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649587290249 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649587290249 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649587290356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649587298258 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1649587298488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649587302872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649587305429 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649587308744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649587308744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649587310099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649587314600 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649587314600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649587317141 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649587317141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649587317145 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649587318231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649587318270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649587318647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649587318647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649587319097 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649587322787 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/output_files/emdad_10thapril_2022_ALU.fit.smsg " "Generated suppressed messages file E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/output_files/emdad_10thapril_2022_ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649587323126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6765 " "Peak virtual memory: 6765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649587323625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 06:42:03 2022 " "Processing ended: Sun Apr 10 06:42:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649587323625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649587323625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649587323625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649587323625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649587324734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649587324734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 06:42:04 2022 " "Processing started: Sun Apr 10 06:42:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649587324734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649587324734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off emdad_10thapril_2022_ALU -c emdad_10thapril_2022_ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off emdad_10thapril_2022_ALU -c emdad_10thapril_2022_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649587324734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649587325491 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649587331284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649587331689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 06:42:11 2022 " "Processing ended: Sun Apr 10 06:42:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649587331689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649587331689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649587331689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649587331689 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649587332346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649587332924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649587332924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 06:42:12 2022 " "Processing started: Sun Apr 10 06:42:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649587332924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649587332924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta emdad_10thapril_2022_ALU -c emdad_10thapril_2022_ALU " "Command: quartus_sta emdad_10thapril_2022_ALU -c emdad_10thapril_2022_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649587332924 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649587332989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649587333539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649587333539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587333591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587333591 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1649587334114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "emdad_10thapril_2022_ALU.sdc " "Synopsys Design Constraints File file not found: 'emdad_10thapril_2022_ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649587334143 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587334143 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name emdad_April10_2022_clock emdad_April10_2022_clock " "create_clock -period 1.000 -name emdad_April10_2022_clock emdad_April10_2022_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649587334144 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name emdad_April10_2022_enable emdad_April10_2022_enable " "create_clock -period 1.000 -name emdad_April10_2022_enable emdad_April10_2022_enable" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649587334144 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649587334144 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649587334146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649587334146 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649587334147 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649587334155 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649587334170 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649587334170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.634 " "Worst-case setup slack is -3.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587334172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587334172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.634            -106.359 emdad_April10_2022_enable  " "   -3.634            -106.359 emdad_April10_2022_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587334172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587334172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.545 " "Worst-case hold slack is 0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587334176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587334176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 emdad_April10_2022_enable  " "    0.545               0.000 emdad_April10_2022_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587334176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587334176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649587334178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649587334181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587334188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587334188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.113 emdad_April10_2022_clock  " "   -0.394             -17.113 emdad_April10_2022_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587334188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 emdad_April10_2022_enable  " "    0.234               0.000 emdad_April10_2022_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587334188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587334188 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649587334198 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649587334235 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649587335249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649587335306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649587335310 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649587335310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.477 " "Worst-case setup slack is -3.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587335310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587335310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.477            -102.821 emdad_April10_2022_enable  " "   -3.477            -102.821 emdad_April10_2022_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587335310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587335310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587335313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587335313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 emdad_April10_2022_enable  " "    0.324               0.000 emdad_April10_2022_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587335313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587335313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649587335316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649587335318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587335318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587335318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.396 emdad_April10_2022_clock  " "   -0.394             -18.396 emdad_April10_2022_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587335318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 emdad_April10_2022_enable  " "    0.242               0.000 emdad_April10_2022_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587335318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587335318 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649587335330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649587335522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649587336446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649587336497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649587336502 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649587336502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.556 " "Worst-case setup slack is -2.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556             -72.874 emdad_April10_2022_enable  " "   -2.556             -72.874 emdad_April10_2022_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587336503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.374 " "Worst-case hold slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 emdad_April10_2022_enable  " "    0.374               0.000 emdad_April10_2022_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587336506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649587336507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649587336511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -2.511 emdad_April10_2022_clock  " "   -0.083              -2.511 emdad_April10_2022_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 emdad_April10_2022_enable  " "   -0.027              -0.027 emdad_April10_2022_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587336511 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649587336522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649587336708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649587336712 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649587336712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.274 " "Worst-case setup slack is -2.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.274             -65.275 emdad_April10_2022_enable  " "   -2.274             -65.275 emdad_April10_2022_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587336713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 emdad_April10_2022_enable  " "    0.264               0.000 emdad_April10_2022_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587336717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649587336720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649587336722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -2.512 emdad_April10_2022_clock  " "   -0.083              -2.512 emdad_April10_2022_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.013 emdad_April10_2022_enable  " "   -0.013              -0.013 emdad_April10_2022_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649587336724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649587336724 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649587338493 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649587338494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5166 " "Peak virtual memory: 5166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649587338539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 06:42:18 2022 " "Processing ended: Sun Apr 10 06:42:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649587338539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649587338539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649587338539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649587338539 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649587339320 ""}
