
kupa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ea74  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  0800ec38  0800ec38  0001ec38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f140  0800f140  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f140  0800f140  0001f140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f148  0800f148  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f148  0800f148  0001f148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f14c  0800f14c  0001f14c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800f150  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002158  200001e0  0800f330  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002338  0800f330  00022338  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029143  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a8d  00000000  00000000  00049353  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002050  00000000  00000000  0004dde0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001e98  00000000  00000000  0004fe30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006010  00000000  00000000  00051cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002381b  00000000  00000000  00057cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00133dac  00000000  00000000  0007b4f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001af29f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a008  00000000  00000000  001af2f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800ec1c 	.word	0x0800ec1c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	0800ec1c 	.word	0x0800ec1c

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee0:	f001 f801 	bl	8001ee6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee4:	f000 f836 	bl	8000f54 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000ee8:	f000 f896 	bl	8001018 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eec:	f000 fa80 	bl	80013f0 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000ef0:	f000 f944 	bl	800117c <MX_LPUART1_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000ef4:	f000 fa52 	bl	800139c <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000ef8:	f000 f8be 	bl	8001078 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000efc:	f000 f98a 	bl	8001214 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f00:	f000 f9fe 	bl	8001300 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000f04:	2100      	movs	r1, #0
 8000f06:	480c      	ldr	r0, [pc, #48]	; (8000f38 <main+0x5c>)
 8000f08:	f004 fdda 	bl	8005ac0 <HAL_TIM_PWM_Start>
 // HAL_DMA_RegisterCallback(&hdma_lpuart1_tx, HAL_DMA_XFER_CPLT_CB_ID,
                          //    &DMATransferComplete);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f0c:	f007 f86e 	bl	8007fec <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000f10:	4a0a      	ldr	r2, [pc, #40]	; (8000f3c <main+0x60>)
 8000f12:	2100      	movs	r1, #0
 8000f14:	480a      	ldr	r0, [pc, #40]	; (8000f40 <main+0x64>)
 8000f16:	f007 f8b3 	bl	8008080 <osThreadNew>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	4a09      	ldr	r2, [pc, #36]	; (8000f44 <main+0x68>)
 8000f1e:	6013      	str	r3, [r2, #0]

  /* creation of Run_Motor */
  Run_MotorHandle = osThreadNew(RunMotor, NULL, &Run_Motor_attributes);
 8000f20:	4a09      	ldr	r2, [pc, #36]	; (8000f48 <main+0x6c>)
 8000f22:	2100      	movs	r1, #0
 8000f24:	4809      	ldr	r0, [pc, #36]	; (8000f4c <main+0x70>)
 8000f26:	f007 f8ab 	bl	8008080 <osThreadNew>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4a08      	ldr	r2, [pc, #32]	; (8000f50 <main+0x74>)
 8000f2e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f30:	f007 f880 	bl	8008034 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f34:	e7fe      	b.n	8000f34 <main+0x58>
 8000f36:	bf00      	nop
 8000f38:	200002f4 	.word	0x200002f4
 8000f3c:	0800ec7c 	.word	0x0800ec7c
 8000f40:	080015a9 	.word	0x080015a9
 8000f44:	20000898 	.word	0x20000898
 8000f48:	0800eca0 	.word	0x0800eca0
 8000f4c:	08001805 	.word	0x08001805
 8000f50:	2000089c 	.word	0x2000089c

08000f54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b098      	sub	sp, #96	; 0x60
 8000f58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f5a:	f107 0318 	add.w	r3, r7, #24
 8000f5e:	2248      	movs	r2, #72	; 0x48
 8000f60:	2100      	movs	r1, #0
 8000f62:	4618      	mov	r0, r3
 8000f64:	f009 feeb 	bl	800ad3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]
 8000f70:	609a      	str	r2, [r3, #8]
 8000f72:	60da      	str	r2, [r3, #12]
 8000f74:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000f76:	2000      	movs	r0, #0
 8000f78:	f002 fe7c 	bl	8003c74 <HAL_PWREx_ControlVoltageScaling>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000f82:	f000 fc6f 	bl	8001864 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000f86:	f002 fe45 	bl	8003c14 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000f8a:	4b22      	ldr	r3, [pc, #136]	; (8001014 <SystemClock_Config+0xc0>)
 8000f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f90:	4a20      	ldr	r2, [pc, #128]	; (8001014 <SystemClock_Config+0xc0>)
 8000f92:	f023 0318 	bic.w	r3, r3, #24
 8000f96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000f9a:	2314      	movs	r3, #20
 8000f9c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000faa:	2360      	movs	r3, #96	; 0x60
 8000fac:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000fba:	233c      	movs	r3, #60	; 0x3c
 8000fbc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fca:	f107 0318 	add.w	r3, r7, #24
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f002 ff14 	bl	8003dfc <HAL_RCC_OscConfig>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000fda:	f000 fc43 	bl	8001864 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fde:	230f      	movs	r3, #15
 8000fe0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ff4:	1d3b      	adds	r3, r7, #4
 8000ff6:	2105      	movs	r1, #5
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f003 fb7b 	bl	80046f4 <HAL_RCC_ClockConfig>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001004:	f000 fc2e 	bl	8001864 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001008:	f004 f9d0 	bl	80053ac <HAL_RCCEx_EnableMSIPLLMode>
}
 800100c:	bf00      	nop
 800100e:	3760      	adds	r7, #96	; 0x60
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	40021000 	.word	0x40021000

08001018 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b0a6      	sub	sp, #152	; 0x98
 800101c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800101e:	463b      	mov	r3, r7
 8001020:	2298      	movs	r2, #152	; 0x98
 8001022:	2100      	movs	r1, #0
 8001024:	4618      	mov	r0, r3
 8001026:	f009 fe8a 	bl	800ad3e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 800102a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800102e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001030:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001034:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001038:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800103c:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800103e:	2301      	movs	r3, #1
 8001040:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001042:	2301      	movs	r3, #1
 8001044:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001046:	2318      	movs	r3, #24
 8001048:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800104a:	2302      	movs	r3, #2
 800104c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800104e:	2302      	movs	r3, #2
 8001050:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001052:	2302      	movs	r3, #2
 8001054:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001056:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 800105a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800105c:	463b      	mov	r3, r7
 800105e:	4618      	mov	r0, r3
 8001060:	f003 fe38 	bl	8004cd4 <HAL_RCCEx_PeriphCLKConfig>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800106a:	f000 fbfb 	bl	8001864 <Error_Handler>
  }
}
 800106e:	bf00      	nop
 8001070:	3798      	adds	r7, #152	; 0x98
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08a      	sub	sp, #40	; 0x28
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800107e:	f107 031c 	add.w	r3, r7, #28
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800108a:	1d3b      	adds	r3, r7, #4
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]
 8001098:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800109a:	4b35      	ldr	r3, [pc, #212]	; (8001170 <MX_ADC1_Init+0xf8>)
 800109c:	4a35      	ldr	r2, [pc, #212]	; (8001174 <MX_ADC1_Init+0xfc>)
 800109e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80010a0:	4b33      	ldr	r3, [pc, #204]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010a6:	4b32      	ldr	r3, [pc, #200]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010ac:	4b30      	ldr	r3, [pc, #192]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010b2:	4b2f      	ldr	r3, [pc, #188]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010b8:	4b2d      	ldr	r3, [pc, #180]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010ba:	2204      	movs	r2, #4
 80010bc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010be:	4b2c      	ldr	r3, [pc, #176]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010c4:	4b2a      	ldr	r3, [pc, #168]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010ca:	4b29      	ldr	r3, [pc, #164]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010d0:	4b27      	ldr	r3, [pc, #156]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010d8:	4b25      	ldr	r3, [pc, #148]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010da:	2200      	movs	r2, #0
 80010dc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010de:	4b24      	ldr	r3, [pc, #144]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010e4:	4b22      	ldr	r3, [pc, #136]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ec:	4b20      	ldr	r3, [pc, #128]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 80010f2:	4b1f      	ldr	r3, [pc, #124]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 80010fa:	4b1d      	ldr	r3, [pc, #116]	; (8001170 <MX_ADC1_Init+0xf8>)
 80010fc:	220c      	movs	r2, #12
 80010fe:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 8001100:	4b1b      	ldr	r3, [pc, #108]	; (8001170 <MX_ADC1_Init+0xf8>)
 8001102:	2200      	movs	r2, #0
 8001104:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001106:	4b1a      	ldr	r3, [pc, #104]	; (8001170 <MX_ADC1_Init+0xf8>)
 8001108:	2200      	movs	r2, #0
 800110a:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800110c:	4b18      	ldr	r3, [pc, #96]	; (8001170 <MX_ADC1_Init+0xf8>)
 800110e:	2201      	movs	r2, #1
 8001110:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001112:	4817      	ldr	r0, [pc, #92]	; (8001170 <MX_ADC1_Init+0xf8>)
 8001114:	f001 f93a 	bl	800238c <HAL_ADC_Init>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800111e:	f000 fba1 	bl	8001864 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001122:	2300      	movs	r3, #0
 8001124:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001126:	f107 031c 	add.w	r3, r7, #28
 800112a:	4619      	mov	r1, r3
 800112c:	4810      	ldr	r0, [pc, #64]	; (8001170 <MX_ADC1_Init+0xf8>)
 800112e:	f002 f8c7 	bl	80032c0 <HAL_ADCEx_MultiModeConfigChannel>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8001138:	f000 fb94 	bl	8001864 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800113c:	4b0e      	ldr	r3, [pc, #56]	; (8001178 <MX_ADC1_Init+0x100>)
 800113e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001140:	2306      	movs	r3, #6
 8001142:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001144:	2300      	movs	r3, #0
 8001146:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001148:	237f      	movs	r3, #127	; 0x7f
 800114a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800114c:	2304      	movs	r3, #4
 800114e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001154:	1d3b      	adds	r3, r7, #4
 8001156:	4619      	mov	r1, r3
 8001158:	4805      	ldr	r0, [pc, #20]	; (8001170 <MX_ADC1_Init+0xf8>)
 800115a:	f001 fc09 	bl	8002970 <HAL_ADC_ConfigChannel>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8001164:	f000 fb7e 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001168:	bf00      	nop
 800116a:	3728      	adds	r7, #40	; 0x28
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	200001fc 	.word	0x200001fc
 8001174:	50040000 	.word	0x50040000
 8001178:	04300002 	.word	0x04300002

0800117c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001180:	4b22      	ldr	r3, [pc, #136]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 8001182:	4a23      	ldr	r2, [pc, #140]	; (8001210 <MX_LPUART1_UART_Init+0x94>)
 8001184:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001186:	4b21      	ldr	r3, [pc, #132]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 8001188:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800118c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800118e:	4b1f      	ldr	r3, [pc, #124]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001194:	4b1d      	ldr	r3, [pc, #116]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 8001196:	2200      	movs	r2, #0
 8001198:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800119a:	4b1c      	ldr	r3, [pc, #112]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 800119c:	2200      	movs	r2, #0
 800119e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80011a0:	4b1a      	ldr	r3, [pc, #104]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 80011a2:	220c      	movs	r2, #12
 80011a4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011a6:	4b19      	ldr	r3, [pc, #100]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ac:	4b17      	ldr	r3, [pc, #92]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011b2:	4b16      	ldr	r3, [pc, #88]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011b8:	4b14      	ldr	r3, [pc, #80]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80011be:	4b13      	ldr	r3, [pc, #76]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80011c4:	4811      	ldr	r0, [pc, #68]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 80011c6:	f005 fd7d 	bl	8006cc4 <HAL_UART_Init>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80011d0:	f000 fb48 	bl	8001864 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011d4:	2100      	movs	r1, #0
 80011d6:	480d      	ldr	r0, [pc, #52]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 80011d8:	f006 fb44 	bl	8007864 <HAL_UARTEx_SetTxFifoThreshold>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80011e2:	f000 fb3f 	bl	8001864 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011e6:	2100      	movs	r1, #0
 80011e8:	4808      	ldr	r0, [pc, #32]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 80011ea:	f006 fb79 	bl	80078e0 <HAL_UARTEx_SetRxFifoThreshold>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80011f4:	f000 fb36 	bl	8001864 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80011f8:	4804      	ldr	r0, [pc, #16]	; (800120c <MX_LPUART1_UART_Init+0x90>)
 80011fa:	f006 fafa 	bl	80077f2 <HAL_UARTEx_DisableFifoMode>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001204:	f000 fb2e 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000264 	.word	0x20000264
 8001210:	40008000 	.word	0x40008000

08001214 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08e      	sub	sp, #56	; 0x38
 8001218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800121a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001228:	f107 031c 	add.w	r3, r7, #28
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001234:	463b      	mov	r3, r7
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
 8001240:	611a      	str	r2, [r3, #16]
 8001242:	615a      	str	r2, [r3, #20]
 8001244:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001246:	4b2c      	ldr	r3, [pc, #176]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001248:	4a2c      	ldr	r2, [pc, #176]	; (80012fc <MX_TIM3_Init+0xe8>)
 800124a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 119;
 800124c:	4b2a      	ldr	r3, [pc, #168]	; (80012f8 <MX_TIM3_Init+0xe4>)
 800124e:	2277      	movs	r2, #119	; 0x77
 8001250:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001252:	4b29      	ldr	r3, [pc, #164]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001254:	2200      	movs	r2, #0
 8001256:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001258:	4b27      	ldr	r3, [pc, #156]	; (80012f8 <MX_TIM3_Init+0xe4>)
 800125a:	2263      	movs	r2, #99	; 0x63
 800125c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800125e:	4b26      	ldr	r3, [pc, #152]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001264:	4b24      	ldr	r3, [pc, #144]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800126a:	4823      	ldr	r0, [pc, #140]	; (80012f8 <MX_TIM3_Init+0xe4>)
 800126c:	f004 fa96 	bl	800579c <HAL_TIM_Base_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001276:	f000 faf5 	bl	8001864 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800127a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001280:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001284:	4619      	mov	r1, r3
 8001286:	481c      	ldr	r0, [pc, #112]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001288:	f004 ff54 	bl	8006134 <HAL_TIM_ConfigClockSource>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001292:	f000 fae7 	bl	8001864 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001296:	4818      	ldr	r0, [pc, #96]	; (80012f8 <MX_TIM3_Init+0xe4>)
 8001298:	f004 fbb0 	bl	80059fc <HAL_TIM_PWM_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80012a2:	f000 fadf 	bl	8001864 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012aa:	2300      	movs	r3, #0
 80012ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012ae:	f107 031c 	add.w	r3, r7, #28
 80012b2:	4619      	mov	r1, r3
 80012b4:	4810      	ldr	r0, [pc, #64]	; (80012f8 <MX_TIM3_Init+0xe4>)
 80012b6:	f005 fc5f 	bl	8006b78 <HAL_TIMEx_MasterConfigSynchronization>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80012c0:	f000 fad0 	bl	8001864 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012c4:	2360      	movs	r3, #96	; 0x60
 80012c6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012d0:	2300      	movs	r3, #0
 80012d2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012d4:	463b      	mov	r3, r7
 80012d6:	2200      	movs	r2, #0
 80012d8:	4619      	mov	r1, r3
 80012da:	4807      	ldr	r0, [pc, #28]	; (80012f8 <MX_TIM3_Init+0xe4>)
 80012dc:	f004 fe16 	bl	8005f0c <HAL_TIM_PWM_ConfigChannel>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80012e6:	f000 fabd 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80012ea:	4803      	ldr	r0, [pc, #12]	; (80012f8 <MX_TIM3_Init+0xe4>)
 80012ec:	f000 fbbc 	bl	8001a68 <HAL_TIM_MspPostInit>

}
 80012f0:	bf00      	nop
 80012f2:	3738      	adds	r7, #56	; 0x38
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	200002f4 	.word	0x200002f4
 80012fc:	40000400 	.word	0x40000400

08001300 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b088      	sub	sp, #32
 8001304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001306:	f107 0310 	add.w	r3, r7, #16
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	605a      	str	r2, [r3, #4]
 8001310:	609a      	str	r2, [r3, #8]
 8001312:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001314:	1d3b      	adds	r3, r7, #4
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800131e:	4b1d      	ldr	r3, [pc, #116]	; (8001394 <MX_TIM4_Init+0x94>)
 8001320:	4a1d      	ldr	r2, [pc, #116]	; (8001398 <MX_TIM4_Init+0x98>)
 8001322:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 119;
 8001324:	4b1b      	ldr	r3, [pc, #108]	; (8001394 <MX_TIM4_Init+0x94>)
 8001326:	2277      	movs	r2, #119	; 0x77
 8001328:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132a:	4b1a      	ldr	r3, [pc, #104]	; (8001394 <MX_TIM4_Init+0x94>)
 800132c:	2200      	movs	r2, #0
 800132e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xffff-1;
 8001330:	4b18      	ldr	r3, [pc, #96]	; (8001394 <MX_TIM4_Init+0x94>)
 8001332:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001336:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001338:	4b16      	ldr	r3, [pc, #88]	; (8001394 <MX_TIM4_Init+0x94>)
 800133a:	2200      	movs	r2, #0
 800133c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800133e:	4b15      	ldr	r3, [pc, #84]	; (8001394 <MX_TIM4_Init+0x94>)
 8001340:	2200      	movs	r2, #0
 8001342:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001344:	4813      	ldr	r0, [pc, #76]	; (8001394 <MX_TIM4_Init+0x94>)
 8001346:	f004 fa29 	bl	800579c <HAL_TIM_Base_Init>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001350:	f000 fa88 	bl	8001864 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001354:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001358:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800135a:	f107 0310 	add.w	r3, r7, #16
 800135e:	4619      	mov	r1, r3
 8001360:	480c      	ldr	r0, [pc, #48]	; (8001394 <MX_TIM4_Init+0x94>)
 8001362:	f004 fee7 	bl	8006134 <HAL_TIM_ConfigClockSource>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800136c:	f000 fa7a 	bl	8001864 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001370:	2300      	movs	r3, #0
 8001372:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001374:	2300      	movs	r3, #0
 8001376:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001378:	1d3b      	adds	r3, r7, #4
 800137a:	4619      	mov	r1, r3
 800137c:	4805      	ldr	r0, [pc, #20]	; (8001394 <MX_TIM4_Init+0x94>)
 800137e:	f005 fbfb 	bl	8006b78 <HAL_TIMEx_MasterConfigSynchronization>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001388:	f000 fa6c 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800138c:	bf00      	nop
 800138e:	3720      	adds	r7, #32
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	20000340 	.word	0x20000340
 8001398:	40000800 	.word	0x40000800

0800139c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80013a0:	4b12      	ldr	r3, [pc, #72]	; (80013ec <MX_USB_OTG_FS_PCD_Init+0x50>)
 80013a2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80013a6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80013a8:	4b10      	ldr	r3, [pc, #64]	; (80013ec <MX_USB_OTG_FS_PCD_Init+0x50>)
 80013aa:	2206      	movs	r2, #6
 80013ac:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80013ae:	4b0f      	ldr	r3, [pc, #60]	; (80013ec <MX_USB_OTG_FS_PCD_Init+0x50>)
 80013b0:	2202      	movs	r2, #2
 80013b2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80013b4:	4b0d      	ldr	r3, [pc, #52]	; (80013ec <MX_USB_OTG_FS_PCD_Init+0x50>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80013ba:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <MX_USB_OTG_FS_PCD_Init+0x50>)
 80013bc:	2200      	movs	r2, #0
 80013be:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80013c0:	4b0a      	ldr	r3, [pc, #40]	; (80013ec <MX_USB_OTG_FS_PCD_Init+0x50>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80013c6:	4b09      	ldr	r3, [pc, #36]	; (80013ec <MX_USB_OTG_FS_PCD_Init+0x50>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80013cc:	4b07      	ldr	r3, [pc, #28]	; (80013ec <MX_USB_OTG_FS_PCD_Init+0x50>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <MX_USB_OTG_FS_PCD_Init+0x50>)
 80013d4:	2201      	movs	r2, #1
 80013d6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80013d8:	4804      	ldr	r0, [pc, #16]	; (80013ec <MX_USB_OTG_FS_PCD_Init+0x50>)
 80013da:	f002 fad3 	bl	8003984 <HAL_PCD_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_USB_OTG_FS_PCD_Init+0x4c>
  {
    Error_Handler();
 80013e4:	f000 fa3e 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80013e8:	bf00      	nop
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	2000038c 	.word	0x2000038c

080013f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b08c      	sub	sp, #48	; 0x30
 80013f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f6:	f107 031c 	add.w	r3, r7, #28
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
 8001402:	60da      	str	r2, [r3, #12]
 8001404:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001406:	4b62      	ldr	r3, [pc, #392]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140a:	4a61      	ldr	r2, [pc, #388]	; (8001590 <MX_GPIO_Init+0x1a0>)
 800140c:	f043 0304 	orr.w	r3, r3, #4
 8001410:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001412:	4b5f      	ldr	r3, [pc, #380]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001416:	f003 0304 	and.w	r3, r3, #4
 800141a:	61bb      	str	r3, [r7, #24]
 800141c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800141e:	4b5c      	ldr	r3, [pc, #368]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001422:	4a5b      	ldr	r2, [pc, #364]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001428:	64d3      	str	r3, [r2, #76]	; 0x4c
 800142a:	4b59      	ldr	r3, [pc, #356]	; (8001590 <MX_GPIO_Init+0x1a0>)
 800142c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001432:	617b      	str	r3, [r7, #20]
 8001434:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001436:	4b56      	ldr	r3, [pc, #344]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001438:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800143a:	4a55      	ldr	r2, [pc, #340]	; (8001590 <MX_GPIO_Init+0x1a0>)
 800143c:	f043 0320 	orr.w	r3, r3, #32
 8001440:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001442:	4b53      	ldr	r3, [pc, #332]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001446:	f003 0320 	and.w	r3, r3, #32
 800144a:	613b      	str	r3, [r7, #16]
 800144c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800144e:	4b50      	ldr	r3, [pc, #320]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001452:	4a4f      	ldr	r2, [pc, #316]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001454:	f043 0302 	orr.w	r3, r3, #2
 8001458:	64d3      	str	r3, [r2, #76]	; 0x4c
 800145a:	4b4d      	ldr	r3, [pc, #308]	; (8001590 <MX_GPIO_Init+0x1a0>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145e:	f003 0302 	and.w	r3, r3, #2
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001466:	4b4a      	ldr	r3, [pc, #296]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146a:	4a49      	ldr	r2, [pc, #292]	; (8001590 <MX_GPIO_Init+0x1a0>)
 800146c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001470:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001472:	4b47      	ldr	r3, [pc, #284]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800147a:	60bb      	str	r3, [r7, #8]
 800147c:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 800147e:	f002 fcad 	bl	8003ddc <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001482:	4b43      	ldr	r3, [pc, #268]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001486:	4a42      	ldr	r2, [pc, #264]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800148e:	4b40      	ldr	r3, [pc, #256]	; (8001590 <MX_GPIO_Init+0x1a0>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	607b      	str	r3, [r7, #4]
 8001498:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800149a:	4b3d      	ldr	r3, [pc, #244]	; (8001590 <MX_GPIO_Init+0x1a0>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	4a3c      	ldr	r2, [pc, #240]	; (8001590 <MX_GPIO_Init+0x1a0>)
 80014a0:	f043 0308 	orr.w	r3, r3, #8
 80014a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a6:	4b3a      	ldr	r3, [pc, #232]	; (8001590 <MX_GPIO_Init+0x1a0>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	603b      	str	r3, [r7, #0]
 80014b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014b8:	4836      	ldr	r0, [pc, #216]	; (8001594 <MX_GPIO_Init+0x1a4>)
 80014ba:	f002 fa31 	bl	8003920 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80014be:	2200      	movs	r2, #0
 80014c0:	f44f 4187 	mov.w	r1, #17280	; 0x4380
 80014c4:	4834      	ldr	r0, [pc, #208]	; (8001598 <MX_GPIO_Init+0x1a8>)
 80014c6:	f002 fa2b 	bl	8003920 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2140      	movs	r1, #64	; 0x40
 80014ce:	4833      	ldr	r0, [pc, #204]	; (800159c <MX_GPIO_Init+0x1ac>)
 80014d0:	f002 fa26 	bl	8003920 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 80014d4:	2200      	movs	r2, #0
 80014d6:	2180      	movs	r1, #128	; 0x80
 80014d8:	4831      	ldr	r0, [pc, #196]	; (80015a0 <MX_GPIO_Init+0x1b0>)
 80014da:	f002 fa21 	bl	8003920 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014e4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80014e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014ee:	f107 031c 	add.w	r3, r7, #28
 80014f2:	4619      	mov	r1, r3
 80014f4:	482b      	ldr	r0, [pc, #172]	; (80015a4 <MX_GPIO_Init+0x1b4>)
 80014f6:	f002 f869 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80014fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001500:	2301      	movs	r3, #1
 8001502:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	2300      	movs	r3, #0
 8001506:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001508:	2300      	movs	r3, #0
 800150a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800150c:	f107 031c 	add.w	r3, r7, #28
 8001510:	4619      	mov	r1, r3
 8001512:	4820      	ldr	r0, [pc, #128]	; (8001594 <MX_GPIO_Init+0x1a4>)
 8001514:	f002 f85a 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin PB8 PB9 */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8001518:	f44f 4387 	mov.w	r3, #17280	; 0x4380
 800151c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800151e:	2301      	movs	r3, #1
 8001520:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001522:	2300      	movs	r3, #0
 8001524:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001526:	2300      	movs	r3, #0
 8001528:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800152a:	f107 031c 	add.w	r3, r7, #28
 800152e:	4619      	mov	r1, r3
 8001530:	4819      	ldr	r0, [pc, #100]	; (8001598 <MX_GPIO_Init+0x1a8>)
 8001532:	f002 f84b 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001536:	2320      	movs	r3, #32
 8001538:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800153a:	2300      	movs	r3, #0
 800153c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153e:	2300      	movs	r3, #0
 8001540:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001542:	f107 031c 	add.w	r3, r7, #28
 8001546:	4619      	mov	r1, r3
 8001548:	4814      	ldr	r0, [pc, #80]	; (800159c <MX_GPIO_Init+0x1ac>)
 800154a:	f002 f83f 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800154e:	2340      	movs	r3, #64	; 0x40
 8001550:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001552:	2301      	movs	r3, #1
 8001554:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155a:	2300      	movs	r3, #0
 800155c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800155e:	f107 031c 	add.w	r3, r7, #28
 8001562:	4619      	mov	r1, r3
 8001564:	480d      	ldr	r0, [pc, #52]	; (800159c <MX_GPIO_Init+0x1ac>)
 8001566:	f002 f831 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800156a:	2380      	movs	r3, #128	; 0x80
 800156c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800156e:	2301      	movs	r3, #1
 8001570:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001572:	2300      	movs	r3, #0
 8001574:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001576:	2300      	movs	r3, #0
 8001578:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800157a:	f107 031c 	add.w	r3, r7, #28
 800157e:	4619      	mov	r1, r3
 8001580:	4807      	ldr	r0, [pc, #28]	; (80015a0 <MX_GPIO_Init+0x1b0>)
 8001582:	f002 f823 	bl	80035cc <HAL_GPIO_Init>

}
 8001586:	bf00      	nop
 8001588:	3730      	adds	r7, #48	; 0x30
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40021000 	.word	0x40021000
 8001594:	48001400 	.word	0x48001400
 8001598:	48000400 	.word	0x48000400
 800159c:	48001800 	.word	0x48001800
 80015a0:	48000c00 	.word	0x48000c00
 80015a4:	48000800 	.word	0x48000800

080015a8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80015a8:	b5b0      	push	{r4, r5, r7, lr}
 80015aa:	b094      	sub	sp, #80	; 0x50
 80015ac:	af04      	add	r7, sp, #16
 80015ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	double val, resistance, A,B,C;
	uint16_t raw;
	double temp_tres = 240;
 80015b0:	f04f 0200 	mov.w	r2, #0
 80015b4:	4b88      	ldr	r3, [pc, #544]	; (80017d8 <StartDefaultTask+0x230>)
 80015b6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

	A = 0.000732;
 80015ba:	a377      	add	r3, pc, #476	; (adr r3, 8001798 <StartDefaultTask+0x1f0>)
 80015bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	B = 0.000214;
 80015c4:	a376      	add	r3, pc, #472	; (adr r3, 80017a0 <StartDefaultTask+0x1f8>)
 80015c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ca:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	C = 1.07E-07;
 80015ce:	a376      	add	r3, pc, #472	; (adr r3, 80017a8 <StartDefaultTask+0x200>)
 80015d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d4:	e9c7 2308 	strd	r2, r3, [r7, #32]
  /* Infinite loop */
  for(;;)
  {

		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
	  	HAL_ADC_Start(&hadc1);
 80015d8:	4880      	ldr	r0, [pc, #512]	; (80017dc <StartDefaultTask+0x234>)
 80015da:	f001 f829 	bl	8002630 <HAL_ADC_Start>
	  	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80015de:	f04f 31ff 	mov.w	r1, #4294967295
 80015e2:	487e      	ldr	r0, [pc, #504]	; (80017dc <StartDefaultTask+0x234>)
 80015e4:	f001 f8de 	bl	80027a4 <HAL_ADC_PollForConversion>
		raw = HAL_ADC_GetValue(&hadc1);
 80015e8:	487c      	ldr	r0, [pc, #496]	; (80017dc <StartDefaultTask+0x234>)
 80015ea:	f001 f9b3 	bl	8002954 <HAL_ADC_GetValue>
 80015ee:	4603      	mov	r3, r0
 80015f0:	83fb      	strh	r3, [r7, #30]
		val = (3.3/65536)*raw;
 80015f2:	8bfb      	ldrh	r3, [r7, #30]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe ffad 	bl	8000554 <__aeabi_i2d>
 80015fa:	a36d      	add	r3, pc, #436	; (adr r3, 80017b0 <StartDefaultTask+0x208>)
 80015fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001600:	f7ff f812 	bl	8000628 <__aeabi_dmul>
 8001604:	4602      	mov	r2, r0
 8001606:	460b      	mov	r3, r1
 8001608:	e9c7 2304 	strd	r2, r3, [r7, #16]
		resistance = val/((3.3-val)/10000);
 800160c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001610:	a169      	add	r1, pc, #420	; (adr r1, 80017b8 <StartDefaultTask+0x210>)
 8001612:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001616:	f7fe fe4f 	bl	80002b8 <__aeabi_dsub>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4610      	mov	r0, r2
 8001620:	4619      	mov	r1, r3
 8001622:	a367      	add	r3, pc, #412	; (adr r3, 80017c0 <StartDefaultTask+0x218>)
 8001624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001628:	f7ff f928 	bl	800087c <__aeabi_ddiv>
 800162c:	4602      	mov	r2, r0
 800162e:	460b      	mov	r3, r1
 8001630:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001634:	f7ff f922 	bl	800087c <__aeabi_ddiv>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	e9c7 2302 	strd	r2, r3, [r7, #8]
		temp = 1/(A+B*log(resistance)+C*pow(log(resistance),3))-272.15;
 8001640:	ed97 0b02 	vldr	d0, [r7, #8]
 8001644:	f00c f9cc 	bl	800d9e0 <log>
 8001648:	ec51 0b10 	vmov	r0, r1, d0
 800164c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001650:	f7fe ffea 	bl	8000628 <__aeabi_dmul>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4610      	mov	r0, r2
 800165a:	4619      	mov	r1, r3
 800165c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001660:	f7fe fe2c 	bl	80002bc <__adddf3>
 8001664:	4602      	mov	r2, r0
 8001666:	460b      	mov	r3, r1
 8001668:	4614      	mov	r4, r2
 800166a:	461d      	mov	r5, r3
 800166c:	ed97 0b02 	vldr	d0, [r7, #8]
 8001670:	f00c f9b6 	bl	800d9e0 <log>
 8001674:	eeb0 7a40 	vmov.f32	s14, s0
 8001678:	eef0 7a60 	vmov.f32	s15, s1
 800167c:	ed9f 1b52 	vldr	d1, [pc, #328]	; 80017c8 <StartDefaultTask+0x220>
 8001680:	eeb0 0a47 	vmov.f32	s0, s14
 8001684:	eef0 0a67 	vmov.f32	s1, s15
 8001688:	f00c f9e8 	bl	800da5c <pow>
 800168c:	ec51 0b10 	vmov	r0, r1, d0
 8001690:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001694:	f7fe ffc8 	bl	8000628 <__aeabi_dmul>
 8001698:	4602      	mov	r2, r0
 800169a:	460b      	mov	r3, r1
 800169c:	4620      	mov	r0, r4
 800169e:	4629      	mov	r1, r5
 80016a0:	f7fe fe0c 	bl	80002bc <__adddf3>
 80016a4:	4602      	mov	r2, r0
 80016a6:	460b      	mov	r3, r1
 80016a8:	f04f 0000 	mov.w	r0, #0
 80016ac:	494c      	ldr	r1, [pc, #304]	; (80017e0 <StartDefaultTask+0x238>)
 80016ae:	f7ff f8e5 	bl	800087c <__aeabi_ddiv>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4610      	mov	r0, r2
 80016b8:	4619      	mov	r1, r3
 80016ba:	a345      	add	r3, pc, #276	; (adr r3, 80017d0 <StartDefaultTask+0x228>)
 80016bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c0:	f7fe fdfa 	bl	80002b8 <__aeabi_dsub>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4946      	ldr	r1, [pc, #280]	; (80017e4 <StartDefaultTask+0x23c>)
 80016ca:	e9c1 2300 	strd	r2, r3, [r1]

	if(temp < temp_tres - 40)
 80016ce:	f04f 0200 	mov.w	r2, #0
 80016d2:	4b45      	ldr	r3, [pc, #276]	; (80017e8 <StartDefaultTask+0x240>)
 80016d4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80016d8:	f7fe fdee 	bl	80002b8 <__aeabi_dsub>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4610      	mov	r0, r2
 80016e2:	4619      	mov	r1, r3
 80016e4:	4b3f      	ldr	r3, [pc, #252]	; (80017e4 <StartDefaultTask+0x23c>)
 80016e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ea:	f7ff fa2d 	bl	8000b48 <__aeabi_dcmpgt>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d00e      	beq.n	8001712 <StartDefaultTask+0x16a>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 80016f4:	2201      	movs	r2, #1
 80016f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016fa:	483c      	ldr	r0, [pc, #240]	; (80017ec <StartDefaultTask+0x244>)
 80016fc:	f002 f910 	bl	8003920 <HAL_GPIO_WritePin>
		TIM3->CCR1 = 50;
 8001700:	4b3b      	ldr	r3, [pc, #236]	; (80017f0 <StartDefaultTask+0x248>)
 8001702:	2232      	movs	r2, #50	; 0x32
 8001704:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
 8001706:	2200      	movs	r2, #0
 8001708:	2180      	movs	r1, #128	; 0x80
 800170a:	483a      	ldr	r0, [pc, #232]	; (80017f4 <StartDefaultTask+0x24c>)
 800170c:	f002 f908 	bl	8003920 <HAL_GPIO_WritePin>
 8001710:	e020      	b.n	8001754 <StartDefaultTask+0x1ac>
		//HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
	}
	else if(temp < temp_tres)
 8001712:	4b34      	ldr	r3, [pc, #208]	; (80017e4 <StartDefaultTask+0x23c>)
 8001714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001718:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800171c:	f7ff fa14 	bl	8000b48 <__aeabi_dcmpgt>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d008      	beq.n	8001738 <StartDefaultTask+0x190>
	{
		TIM3->CCR1 = 20;
 8001726:	4b32      	ldr	r3, [pc, #200]	; (80017f0 <StartDefaultTask+0x248>)
 8001728:	2214      	movs	r2, #20
 800172a:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
 800172c:	2200      	movs	r2, #0
 800172e:	2180      	movs	r1, #128	; 0x80
 8001730:	4830      	ldr	r0, [pc, #192]	; (80017f4 <StartDefaultTask+0x24c>)
 8001732:	f002 f8f5 	bl	8003920 <HAL_GPIO_WritePin>
 8001736:	e00d      	b.n	8001754 <StartDefaultTask+0x1ac>
		//HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
		//HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8001738:	2200      	movs	r2, #0
 800173a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800173e:	482b      	ldr	r0, [pc, #172]	; (80017ec <StartDefaultTask+0x244>)
 8001740:	f002 f8ee 	bl	8003920 <HAL_GPIO_WritePin>
		TIM3->CCR1 = 0;
 8001744:	4b2a      	ldr	r3, [pc, #168]	; (80017f0 <StartDefaultTask+0x248>)
 8001746:	2200      	movs	r2, #0
 8001748:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 1);
 800174a:	2201      	movs	r2, #1
 800174c:	2180      	movs	r1, #128	; 0x80
 800174e:	4829      	ldr	r0, [pc, #164]	; (80017f4 <StartDefaultTask+0x24c>)
 8001750:	f002 f8e6 	bl	8003920 <HAL_GPIO_WritePin>
	}
	 sprintf(msg, "%.4f, %.4f, %.4f\r\n", temp, val, resistance);
 8001754:	4b23      	ldr	r3, [pc, #140]	; (80017e4 <StartDefaultTask+0x23c>)
 8001756:	e9d3 0100 	ldrd	r0, r1, [r3]
 800175a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800175e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001762:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001766:	e9cd 2300 	strd	r2, r3, [sp]
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	4922      	ldr	r1, [pc, #136]	; (80017f8 <StartDefaultTask+0x250>)
 8001770:	4822      	ldr	r0, [pc, #136]	; (80017fc <StartDefaultTask+0x254>)
 8001772:	f00a f865 	bl	800b840 <siprintf>
			HAL_UART_Transmit(&hlpuart1, msg, strlen(msg), HAL_MAX_DELAY);
 8001776:	4821      	ldr	r0, [pc, #132]	; (80017fc <StartDefaultTask+0x254>)
 8001778:	f7fe fd42 	bl	8000200 <strlen>
 800177c:	4603      	mov	r3, r0
 800177e:	b29a      	uxth	r2, r3
 8001780:	f04f 33ff 	mov.w	r3, #4294967295
 8001784:	491d      	ldr	r1, [pc, #116]	; (80017fc <StartDefaultTask+0x254>)
 8001786:	481e      	ldr	r0, [pc, #120]	; (8001800 <StartDefaultTask+0x258>)
 8001788:	f005 faec 	bl	8006d64 <HAL_UART_Transmit>

    osDelay(100);
 800178c:	2064      	movs	r0, #100	; 0x64
 800178e:	f006 fd09 	bl	80081a4 <osDelay>
	  	HAL_ADC_Start(&hadc1);
 8001792:	e721      	b.n	80015d8 <StartDefaultTask+0x30>
 8001794:	f3af 8000 	nop.w
 8001798:	07c419a0 	.word	0x07c419a0
 800179c:	3f47fc76 	.word	0x3f47fc76
 80017a0:	00b02928 	.word	0x00b02928
 80017a4:	3f2c0ca6 	.word	0x3f2c0ca6
 80017a8:	e820eec1 	.word	0xe820eec1
 80017ac:	3e7cb8fb 	.word	0x3e7cb8fb
 80017b0:	66666666 	.word	0x66666666
 80017b4:	3f0a6666 	.word	0x3f0a6666
 80017b8:	66666666 	.word	0x66666666
 80017bc:	400a6666 	.word	0x400a6666
 80017c0:	00000000 	.word	0x00000000
 80017c4:	40c38800 	.word	0x40c38800
 80017c8:	00000000 	.word	0x00000000
 80017cc:	40080000 	.word	0x40080000
 80017d0:	66666666 	.word	0x66666666
 80017d4:	40710266 	.word	0x40710266
 80017d8:	406e0000 	.word	0x406e0000
 80017dc:	200001fc 	.word	0x200001fc
 80017e0:	3ff00000 	.word	0x3ff00000
 80017e4:	200008a0 	.word	0x200008a0
 80017e8:	40440000 	.word	0x40440000
 80017ec:	48000400 	.word	0x48000400
 80017f0:	40000400 	.word	0x40000400
 80017f4:	48000c00 	.word	0x48000c00
 80017f8:	0800ec50 	.word	0x0800ec50
 80017fc:	200008a8 	.word	0x200008a8
 8001800:	20000264 	.word	0x20000264

08001804 <RunMotor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_RunMotor */
void RunMotor(void *argument)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RunMotor */
  /* Infinite loop */
  for(;;)
  {
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1)
 800180c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001810:	4808      	ldr	r0, [pc, #32]	; (8001834 <RunMotor+0x30>)
 8001812:	f002 f86d 	bl	80038f0 <HAL_GPIO_ReadPin>
 8001816:	4603      	mov	r3, r0
 8001818:	2b01      	cmp	r3, #1
 800181a:	d107      	bne.n	800182c <RunMotor+0x28>
	  	  {
	  //	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
	  	//tv = __HAL_TIM_GET_COUNTER(&htim4);
	  HAL_TIM_Base_Start(&htim4);
 800181c:	4806      	ldr	r0, [pc, #24]	; (8001838 <RunMotor+0x34>)
 800181e:	f004 f815 	bl	800584c <HAL_TIM_Base_Start>
	  				HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_13);
 8001822:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001826:	4805      	ldr	r0, [pc, #20]	; (800183c <RunMotor+0x38>)
 8001828:	f002 f892 	bl	8003950 <HAL_GPIO_TogglePin>
	  				//__HAL_TIM_SET_COUNTER(&htim4,0);  // set the counter value a 0
	  				//while (__HAL_TIM_GET_COUNTER(&htim4) < 200);
	    }
    osDelay(1);
 800182c:	2001      	movs	r0, #1
 800182e:	f006 fcb9 	bl	80081a4 <osDelay>
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1)
 8001832:	e7eb      	b.n	800180c <RunMotor+0x8>
 8001834:	48000800 	.word	0x48000800
 8001838:	20000340 	.word	0x20000340
 800183c:	48001400 	.word	0x48001400

08001840 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a04      	ldr	r2, [pc, #16]	; (8001860 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d101      	bne.n	8001856 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001852:	f000 fb61 	bl	8001f18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40001000 	.word	0x40001000

08001864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001868:	b672      	cpsid	i
}
 800186a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800186c:	e7fe      	b.n	800186c <Error_Handler+0x8>
	...

08001870 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001876:	4b11      	ldr	r3, [pc, #68]	; (80018bc <HAL_MspInit+0x4c>)
 8001878:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800187a:	4a10      	ldr	r2, [pc, #64]	; (80018bc <HAL_MspInit+0x4c>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6613      	str	r3, [r2, #96]	; 0x60
 8001882:	4b0e      	ldr	r3, [pc, #56]	; (80018bc <HAL_MspInit+0x4c>)
 8001884:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800188e:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <HAL_MspInit+0x4c>)
 8001890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001892:	4a0a      	ldr	r2, [pc, #40]	; (80018bc <HAL_MspInit+0x4c>)
 8001894:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001898:	6593      	str	r3, [r2, #88]	; 0x58
 800189a:	4b08      	ldr	r3, [pc, #32]	; (80018bc <HAL_MspInit+0x4c>)
 800189c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800189e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a2:	603b      	str	r3, [r7, #0]
 80018a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	210f      	movs	r1, #15
 80018aa:	f06f 0001 	mvn.w	r0, #1
 80018ae:	f001 fe63 	bl	8003578 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40021000 	.word	0x40021000

080018c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08a      	sub	sp, #40	; 0x28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c8:	f107 0314 	add.w	r3, r7, #20
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a15      	ldr	r2, [pc, #84]	; (8001934 <HAL_ADC_MspInit+0x74>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d123      	bne.n	800192a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80018e2:	4b15      	ldr	r3, [pc, #84]	; (8001938 <HAL_ADC_MspInit+0x78>)
 80018e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e6:	4a14      	ldr	r2, [pc, #80]	; (8001938 <HAL_ADC_MspInit+0x78>)
 80018e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ee:	4b12      	ldr	r3, [pc, #72]	; (8001938 <HAL_ADC_MspInit+0x78>)
 80018f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018f6:	613b      	str	r3, [r7, #16]
 80018f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018fa:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <HAL_ADC_MspInit+0x78>)
 80018fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fe:	4a0e      	ldr	r2, [pc, #56]	; (8001938 <HAL_ADC_MspInit+0x78>)
 8001900:	f043 0304 	orr.w	r3, r3, #4
 8001904:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001906:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <HAL_ADC_MspInit+0x78>)
 8001908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800190a:	f003 0304 	and.w	r3, r3, #4
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001912:	2301      	movs	r3, #1
 8001914:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001916:	230b      	movs	r3, #11
 8001918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800191e:	f107 0314 	add.w	r3, r7, #20
 8001922:	4619      	mov	r1, r3
 8001924:	4805      	ldr	r0, [pc, #20]	; (800193c <HAL_ADC_MspInit+0x7c>)
 8001926:	f001 fe51 	bl	80035cc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800192a:	bf00      	nop
 800192c:	3728      	adds	r7, #40	; 0x28
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	50040000 	.word	0x50040000
 8001938:	40021000 	.word	0x40021000
 800193c:	48000800 	.word	0x48000800

08001940 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b0b0      	sub	sp, #192	; 0xc0
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001948:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001958:	f107 0314 	add.w	r3, r7, #20
 800195c:	2298      	movs	r2, #152	; 0x98
 800195e:	2100      	movs	r1, #0
 8001960:	4618      	mov	r0, r3
 8001962:	f009 f9ec 	bl	800ad3e <memset>
  if(huart->Instance==LPUART1)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a22      	ldr	r2, [pc, #136]	; (80019f4 <HAL_UART_MspInit+0xb4>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d13d      	bne.n	80019ec <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001970:	2320      	movs	r3, #32
 8001972:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001974:	2300      	movs	r3, #0
 8001976:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001978:	f107 0314 	add.w	r3, r7, #20
 800197c:	4618      	mov	r0, r3
 800197e:	f003 f9a9 	bl	8004cd4 <HAL_RCCEx_PeriphCLKConfig>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001988:	f7ff ff6c 	bl	8001864 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800198c:	4b1a      	ldr	r3, [pc, #104]	; (80019f8 <HAL_UART_MspInit+0xb8>)
 800198e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001990:	4a19      	ldr	r2, [pc, #100]	; (80019f8 <HAL_UART_MspInit+0xb8>)
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001998:	4b17      	ldr	r3, [pc, #92]	; (80019f8 <HAL_UART_MspInit+0xb8>)
 800199a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	613b      	str	r3, [r7, #16]
 80019a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80019a4:	4b14      	ldr	r3, [pc, #80]	; (80019f8 <HAL_UART_MspInit+0xb8>)
 80019a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019a8:	4a13      	ldr	r2, [pc, #76]	; (80019f8 <HAL_UART_MspInit+0xb8>)
 80019aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019b0:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <HAL_UART_MspInit+0xb8>)
 80019b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 80019bc:	f002 fa0e 	bl	8003ddc <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 80019c0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80019c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c8:	2302      	movs	r3, #2
 80019ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d4:	2303      	movs	r3, #3
 80019d6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80019da:	2308      	movs	r3, #8
 80019dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019e0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80019e4:	4619      	mov	r1, r3
 80019e6:	4805      	ldr	r0, [pc, #20]	; (80019fc <HAL_UART_MspInit+0xbc>)
 80019e8:	f001 fdf0 	bl	80035cc <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80019ec:	bf00      	nop
 80019ee:	37c0      	adds	r7, #192	; 0xc0
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40008000 	.word	0x40008000
 80019f8:	40021000 	.word	0x40021000
 80019fc:	48001800 	.word	0x48001800

08001a00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a13      	ldr	r2, [pc, #76]	; (8001a5c <HAL_TIM_Base_MspInit+0x5c>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d10c      	bne.n	8001a2c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a12:	4b13      	ldr	r3, [pc, #76]	; (8001a60 <HAL_TIM_Base_MspInit+0x60>)
 8001a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a16:	4a12      	ldr	r2, [pc, #72]	; (8001a60 <HAL_TIM_Base_MspInit+0x60>)
 8001a18:	f043 0302 	orr.w	r3, r3, #2
 8001a1c:	6593      	str	r3, [r2, #88]	; 0x58
 8001a1e:	4b10      	ldr	r3, [pc, #64]	; (8001a60 <HAL_TIM_Base_MspInit+0x60>)
 8001a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001a2a:	e010      	b.n	8001a4e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a0c      	ldr	r2, [pc, #48]	; (8001a64 <HAL_TIM_Base_MspInit+0x64>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d10b      	bne.n	8001a4e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a36:	4b0a      	ldr	r3, [pc, #40]	; (8001a60 <HAL_TIM_Base_MspInit+0x60>)
 8001a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a3a:	4a09      	ldr	r2, [pc, #36]	; (8001a60 <HAL_TIM_Base_MspInit+0x60>)
 8001a3c:	f043 0304 	orr.w	r3, r3, #4
 8001a40:	6593      	str	r3, [r2, #88]	; 0x58
 8001a42:	4b07      	ldr	r3, [pc, #28]	; (8001a60 <HAL_TIM_Base_MspInit+0x60>)
 8001a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a46:	f003 0304 	and.w	r3, r3, #4
 8001a4a:	60bb      	str	r3, [r7, #8]
 8001a4c:	68bb      	ldr	r3, [r7, #8]
}
 8001a4e:	bf00      	nop
 8001a50:	3714      	adds	r7, #20
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	40000400 	.word	0x40000400
 8001a60:	40021000 	.word	0x40021000
 8001a64:	40000800 	.word	0x40000800

08001a68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b088      	sub	sp, #32
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a70:	f107 030c 	add.w	r3, r7, #12
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a11      	ldr	r2, [pc, #68]	; (8001acc <HAL_TIM_MspPostInit+0x64>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d11b      	bne.n	8001ac2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8a:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <HAL_TIM_MspPostInit+0x68>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a8e:	4a10      	ldr	r2, [pc, #64]	; (8001ad0 <HAL_TIM_MspPostInit+0x68>)
 8001a90:	f043 0304 	orr.w	r3, r3, #4
 8001a94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a96:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <HAL_TIM_MspPostInit+0x68>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a9a:	f003 0304 	and.w	r3, r3, #4
 8001a9e:	60bb      	str	r3, [r7, #8]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001aa2:	2340      	movs	r3, #64	; 0x40
 8001aa4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ab6:	f107 030c 	add.w	r3, r7, #12
 8001aba:	4619      	mov	r1, r3
 8001abc:	4805      	ldr	r0, [pc, #20]	; (8001ad4 <HAL_TIM_MspPostInit+0x6c>)
 8001abe:	f001 fd85 	bl	80035cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001ac2:	bf00      	nop
 8001ac4:	3720      	adds	r7, #32
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40000400 	.word	0x40000400
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	48000800 	.word	0x48000800

08001ad8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08a      	sub	sp, #40	; 0x28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	60da      	str	r2, [r3, #12]
 8001aee:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001af8:	d154      	bne.n	8001ba4 <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afa:	4b2c      	ldr	r3, [pc, #176]	; (8001bac <HAL_PCD_MspInit+0xd4>)
 8001afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afe:	4a2b      	ldr	r2, [pc, #172]	; (8001bac <HAL_PCD_MspInit+0xd4>)
 8001b00:	f043 0301 	orr.w	r3, r3, #1
 8001b04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b06:	4b29      	ldr	r3, [pc, #164]	; (8001bac <HAL_PCD_MspInit+0xd4>)
 8001b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	613b      	str	r3, [r7, #16]
 8001b10:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001b12:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001b16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b20:	2303      	movs	r3, #3
 8001b22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001b24:	230a      	movs	r3, #10
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b32:	f001 fd4b 	bl	80035cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001b36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4e:	f001 fd3d 	bl	80035cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001b52:	4b16      	ldr	r3, [pc, #88]	; (8001bac <HAL_PCD_MspInit+0xd4>)
 8001b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b56:	4a15      	ldr	r2, [pc, #84]	; (8001bac <HAL_PCD_MspInit+0xd4>)
 8001b58:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b5e:	4b13      	ldr	r3, [pc, #76]	; (8001bac <HAL_PCD_MspInit+0xd4>)
 8001b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b6a:	4b10      	ldr	r3, [pc, #64]	; (8001bac <HAL_PCD_MspInit+0xd4>)
 8001b6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d114      	bne.n	8001ba0 <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b76:	4b0d      	ldr	r3, [pc, #52]	; (8001bac <HAL_PCD_MspInit+0xd4>)
 8001b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b7a:	4a0c      	ldr	r2, [pc, #48]	; (8001bac <HAL_PCD_MspInit+0xd4>)
 8001b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b80:	6593      	str	r3, [r2, #88]	; 0x58
 8001b82:	4b0a      	ldr	r3, [pc, #40]	; (8001bac <HAL_PCD_MspInit+0xd4>)
 8001b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001b8e:	f002 f915 	bl	8003dbc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b92:	4b06      	ldr	r3, [pc, #24]	; (8001bac <HAL_PCD_MspInit+0xd4>)
 8001b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b96:	4a05      	ldr	r2, [pc, #20]	; (8001bac <HAL_PCD_MspInit+0xd4>)
 8001b98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b9c:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001b9e:	e001      	b.n	8001ba4 <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 8001ba0:	f002 f90c 	bl	8003dbc <HAL_PWREx_EnableVddUSB>
}
 8001ba4:	bf00      	nop
 8001ba6:	3728      	adds	r7, #40	; 0x28
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40021000 	.word	0x40021000

08001bb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08e      	sub	sp, #56	; 0x38
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001bbe:	4b34      	ldr	r3, [pc, #208]	; (8001c90 <HAL_InitTick+0xe0>)
 8001bc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bc2:	4a33      	ldr	r2, [pc, #204]	; (8001c90 <HAL_InitTick+0xe0>)
 8001bc4:	f043 0310 	orr.w	r3, r3, #16
 8001bc8:	6593      	str	r3, [r2, #88]	; 0x58
 8001bca:	4b31      	ldr	r3, [pc, #196]	; (8001c90 <HAL_InitTick+0xe0>)
 8001bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bce:	f003 0310 	and.w	r3, r3, #16
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bd6:	f107 0210 	add.w	r2, r7, #16
 8001bda:	f107 0314 	add.w	r3, r7, #20
 8001bde:	4611      	mov	r1, r2
 8001be0:	4618      	mov	r0, r3
 8001be2:	f002 ff85 	bl	8004af0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001be6:	6a3b      	ldr	r3, [r7, #32]
 8001be8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d103      	bne.n	8001bf8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001bf0:	f002 ff52 	bl	8004a98 <HAL_RCC_GetPCLK1Freq>
 8001bf4:	6378      	str	r0, [r7, #52]	; 0x34
 8001bf6:	e004      	b.n	8001c02 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001bf8:	f002 ff4e 	bl	8004a98 <HAL_RCC_GetPCLK1Freq>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c04:	4a23      	ldr	r2, [pc, #140]	; (8001c94 <HAL_InitTick+0xe4>)
 8001c06:	fba2 2303 	umull	r2, r3, r2, r3
 8001c0a:	0c9b      	lsrs	r3, r3, #18
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001c10:	4b21      	ldr	r3, [pc, #132]	; (8001c98 <HAL_InitTick+0xe8>)
 8001c12:	4a22      	ldr	r2, [pc, #136]	; (8001c9c <HAL_InitTick+0xec>)
 8001c14:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001c16:	4b20      	ldr	r3, [pc, #128]	; (8001c98 <HAL_InitTick+0xe8>)
 8001c18:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c1c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001c1e:	4a1e      	ldr	r2, [pc, #120]	; (8001c98 <HAL_InitTick+0xe8>)
 8001c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c22:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001c24:	4b1c      	ldr	r3, [pc, #112]	; (8001c98 <HAL_InitTick+0xe8>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c2a:	4b1b      	ldr	r3, [pc, #108]	; (8001c98 <HAL_InitTick+0xe8>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c30:	4b19      	ldr	r3, [pc, #100]	; (8001c98 <HAL_InitTick+0xe8>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001c36:	4818      	ldr	r0, [pc, #96]	; (8001c98 <HAL_InitTick+0xe8>)
 8001c38:	f003 fdb0 	bl	800579c <HAL_TIM_Base_Init>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001c42:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d11b      	bne.n	8001c82 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001c4a:	4813      	ldr	r0, [pc, #76]	; (8001c98 <HAL_InitTick+0xe8>)
 8001c4c:	f003 fe66 	bl	800591c <HAL_TIM_Base_Start_IT>
 8001c50:	4603      	mov	r3, r0
 8001c52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001c56:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d111      	bne.n	8001c82 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c5e:	2036      	movs	r0, #54	; 0x36
 8001c60:	f001 fca6 	bl	80035b0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b0f      	cmp	r3, #15
 8001c68:	d808      	bhi.n	8001c7c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	2036      	movs	r0, #54	; 0x36
 8001c70:	f001 fc82 	bl	8003578 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c74:	4a0a      	ldr	r2, [pc, #40]	; (8001ca0 <HAL_InitTick+0xf0>)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6013      	str	r3, [r2, #0]
 8001c7a:	e002      	b.n	8001c82 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3738      	adds	r7, #56	; 0x38
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40021000 	.word	0x40021000
 8001c94:	431bde83 	.word	0x431bde83
 8001c98:	2000090c 	.word	0x2000090c
 8001c9c:	40001000 	.word	0x40001000
 8001ca0:	20000004 	.word	0x20000004

08001ca4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ca8:	e7fe      	b.n	8001ca8 <NMI_Handler+0x4>

08001caa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001caa:	b480      	push	{r7}
 8001cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cae:	e7fe      	b.n	8001cae <HardFault_Handler+0x4>

08001cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb4:	e7fe      	b.n	8001cb4 <MemManage_Handler+0x4>

08001cb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cba:	e7fe      	b.n	8001cba <BusFault_Handler+0x4>

08001cbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc0:	e7fe      	b.n	8001cc0 <UsageFault_Handler+0x4>

08001cc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cc6:	bf00      	nop
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001cd4:	4802      	ldr	r0, [pc, #8]	; (8001ce0 <TIM6_DAC_IRQHandler+0x10>)
 8001cd6:	f003 fff9 	bl	8005ccc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	2000090c 	.word	0x2000090c

08001ce4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
	return 1;
 8001ce8:	2301      	movs	r3, #1
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <_kill>:

int _kill(int pid, int sig)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001cfe:	f008 feed 	bl	800aadc <__errno>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2216      	movs	r2, #22
 8001d06:	601a      	str	r2, [r3, #0]
	return -1;
 8001d08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <_exit>:

void _exit (int status)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f7ff ffe7 	bl	8001cf4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d26:	e7fe      	b.n	8001d26 <_exit+0x12>

08001d28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d34:	2300      	movs	r3, #0
 8001d36:	617b      	str	r3, [r7, #20]
 8001d38:	e00a      	b.n	8001d50 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d3a:	f3af 8000 	nop.w
 8001d3e:	4601      	mov	r1, r0
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	1c5a      	adds	r2, r3, #1
 8001d44:	60ba      	str	r2, [r7, #8]
 8001d46:	b2ca      	uxtb	r2, r1
 8001d48:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	617b      	str	r3, [r7, #20]
 8001d50:	697a      	ldr	r2, [r7, #20]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	dbf0      	blt.n	8001d3a <_read+0x12>
	}

return len;
 8001d58:	687b      	ldr	r3, [r7, #4]
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3718      	adds	r7, #24
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b086      	sub	sp, #24
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	60f8      	str	r0, [r7, #12]
 8001d6a:	60b9      	str	r1, [r7, #8]
 8001d6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
 8001d72:	e009      	b.n	8001d88 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	1c5a      	adds	r2, r3, #1
 8001d78:	60ba      	str	r2, [r7, #8]
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	3301      	adds	r3, #1
 8001d86:	617b      	str	r3, [r7, #20]
 8001d88:	697a      	ldr	r2, [r7, #20]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	dbf1      	blt.n	8001d74 <_write+0x12>
	}
	return len;
 8001d90:	687b      	ldr	r3, [r7, #4]
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3718      	adds	r7, #24
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <_close>:

int _close(int file)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	b083      	sub	sp, #12
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
	return -1;
 8001da2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001db2:	b480      	push	{r7}
 8001db4:	b083      	sub	sp, #12
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
 8001dba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dc2:	605a      	str	r2, [r3, #4]
	return 0;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <_isatty>:

int _isatty(int file)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
	return 1;
 8001dda:	2301      	movs	r3, #1
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
	return 0;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3714      	adds	r7, #20
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
	...

08001e04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e0c:	4a14      	ldr	r2, [pc, #80]	; (8001e60 <_sbrk+0x5c>)
 8001e0e:	4b15      	ldr	r3, [pc, #84]	; (8001e64 <_sbrk+0x60>)
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e18:	4b13      	ldr	r3, [pc, #76]	; (8001e68 <_sbrk+0x64>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d102      	bne.n	8001e26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e20:	4b11      	ldr	r3, [pc, #68]	; (8001e68 <_sbrk+0x64>)
 8001e22:	4a12      	ldr	r2, [pc, #72]	; (8001e6c <_sbrk+0x68>)
 8001e24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e26:	4b10      	ldr	r3, [pc, #64]	; (8001e68 <_sbrk+0x64>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d207      	bcs.n	8001e44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e34:	f008 fe52 	bl	800aadc <__errno>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	220c      	movs	r2, #12
 8001e3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e42:	e009      	b.n	8001e58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e44:	4b08      	ldr	r3, [pc, #32]	; (8001e68 <_sbrk+0x64>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e4a:	4b07      	ldr	r3, [pc, #28]	; (8001e68 <_sbrk+0x64>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4413      	add	r3, r2
 8001e52:	4a05      	ldr	r2, [pc, #20]	; (8001e68 <_sbrk+0x64>)
 8001e54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e56:	68fb      	ldr	r3, [r7, #12]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3718      	adds	r7, #24
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20050000 	.word	0x20050000
 8001e64:	00000400 	.word	0x00000400
 8001e68:	20000958 	.word	0x20000958
 8001e6c:	20002338 	.word	0x20002338

08001e70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e74:	4b06      	ldr	r3, [pc, #24]	; (8001e90 <SystemInit+0x20>)
 8001e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e7a:	4a05      	ldr	r2, [pc, #20]	; (8001e90 <SystemInit+0x20>)
 8001e7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001e84:	bf00      	nop
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ecc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e98:	f7ff ffea 	bl	8001e70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e9c:	480c      	ldr	r0, [pc, #48]	; (8001ed0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e9e:	490d      	ldr	r1, [pc, #52]	; (8001ed4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ea0:	4a0d      	ldr	r2, [pc, #52]	; (8001ed8 <LoopForever+0xe>)
  movs r3, #0
 8001ea2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ea4:	e002      	b.n	8001eac <LoopCopyDataInit>

08001ea6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ea6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eaa:	3304      	adds	r3, #4

08001eac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eb0:	d3f9      	bcc.n	8001ea6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	; (8001edc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001eb4:	4c0a      	ldr	r4, [pc, #40]	; (8001ee0 <LoopForever+0x16>)
  movs r3, #0
 8001eb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb8:	e001      	b.n	8001ebe <LoopFillZerobss>

08001eba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ebc:	3204      	adds	r2, #4

08001ebe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ebe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ec0:	d3fb      	bcc.n	8001eba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ec2:	f008 ff07 	bl	800acd4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ec6:	f7ff f809 	bl	8000edc <main>

08001eca <LoopForever>:

LoopForever:
    b LoopForever
 8001eca:	e7fe      	b.n	8001eca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ecc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001ed0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ed4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001ed8:	0800f150 	.word	0x0800f150
  ldr r2, =_sbss
 8001edc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001ee0:	20002338 	.word	0x20002338

08001ee4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ee4:	e7fe      	b.n	8001ee4 <ADC1_2_IRQHandler>

08001ee6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b082      	sub	sp, #8
 8001eea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001eec:	2300      	movs	r3, #0
 8001eee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef0:	2003      	movs	r0, #3
 8001ef2:	f001 fb36 	bl	8003562 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ef6:	200f      	movs	r0, #15
 8001ef8:	f7ff fe5a 	bl	8001bb0 <HAL_InitTick>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d002      	beq.n	8001f08 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	71fb      	strb	r3, [r7, #7]
 8001f06:	e001      	b.n	8001f0c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f08:	f7ff fcb2 	bl	8001870 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
	...

08001f18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f1c:	4b06      	ldr	r3, [pc, #24]	; (8001f38 <HAL_IncTick+0x20>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	461a      	mov	r2, r3
 8001f22:	4b06      	ldr	r3, [pc, #24]	; (8001f3c <HAL_IncTick+0x24>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4413      	add	r3, r2
 8001f28:	4a04      	ldr	r2, [pc, #16]	; (8001f3c <HAL_IncTick+0x24>)
 8001f2a:	6013      	str	r3, [r2, #0]
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	20000008 	.word	0x20000008
 8001f3c:	2000095c 	.word	0x2000095c

08001f40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  return uwTick;
 8001f44:	4b03      	ldr	r3, [pc, #12]	; (8001f54 <HAL_GetTick+0x14>)
 8001f46:	681b      	ldr	r3, [r3, #0]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	2000095c 	.word	0x2000095c

08001f58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f60:	f7ff ffee 	bl	8001f40 <HAL_GetTick>
 8001f64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f70:	d005      	beq.n	8001f7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f72:	4b0a      	ldr	r3, [pc, #40]	; (8001f9c <HAL_Delay+0x44>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	461a      	mov	r2, r3
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f7e:	bf00      	nop
 8001f80:	f7ff ffde 	bl	8001f40 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d8f7      	bhi.n	8001f80 <HAL_Delay+0x28>
  {
  }
}
 8001f90:	bf00      	nop
 8001f92:	bf00      	nop
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000008 	.word	0x20000008

08001fa0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	609a      	str	r2, [r3, #8]
}
 8001fba:	bf00      	nop
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	b083      	sub	sp, #12
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
 8001fce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	609a      	str	r2, [r3, #8]
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002008:	b480      	push	{r7}
 800200a:	b087      	sub	sp, #28
 800200c:	af00      	add	r7, sp, #0
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	60b9      	str	r1, [r7, #8]
 8002012:	607a      	str	r2, [r7, #4]
 8002014:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	3360      	adds	r3, #96	; 0x60
 800201a:	461a      	mov	r2, r3
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	4413      	add	r3, r2
 8002022:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	4b08      	ldr	r3, [pc, #32]	; (800204c <LL_ADC_SetOffset+0x44>)
 800202a:	4013      	ands	r3, r2
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002032:	683a      	ldr	r2, [r7, #0]
 8002034:	430a      	orrs	r2, r1
 8002036:	4313      	orrs	r3, r2
 8002038:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002040:	bf00      	nop
 8002042:	371c      	adds	r7, #28
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	03fff000 	.word	0x03fff000

08002050 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	3360      	adds	r3, #96	; 0x60
 800205e:	461a      	mov	r2, r3
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4413      	add	r3, r2
 8002066:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002070:	4618      	mov	r0, r3
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800207c:	b480      	push	{r7}
 800207e:	b087      	sub	sp, #28
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	3360      	adds	r3, #96	; 0x60
 800208c:	461a      	mov	r2, r3
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	4413      	add	r3, r2
 8002094:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	431a      	orrs	r2, r3
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80020a6:	bf00      	nop
 80020a8:	371c      	adds	r7, #28
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr

080020b2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b083      	sub	sp, #12
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
 80020ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	695b      	ldr	r3, [r3, #20]
 80020c0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	431a      	orrs	r2, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	615a      	str	r2, [r3, #20]
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d101      	bne.n	80020f0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80020ec:	2301      	movs	r3, #1
 80020ee:	e000      	b.n	80020f2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80020fe:	b480      	push	{r7}
 8002100:	b087      	sub	sp, #28
 8002102:	af00      	add	r7, sp, #0
 8002104:	60f8      	str	r0, [r7, #12]
 8002106:	60b9      	str	r1, [r7, #8]
 8002108:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	3330      	adds	r3, #48	; 0x30
 800210e:	461a      	mov	r2, r3
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	0a1b      	lsrs	r3, r3, #8
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	f003 030c 	and.w	r3, r3, #12
 800211a:	4413      	add	r3, r2
 800211c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	f003 031f 	and.w	r3, r3, #31
 8002128:	211f      	movs	r1, #31
 800212a:	fa01 f303 	lsl.w	r3, r1, r3
 800212e:	43db      	mvns	r3, r3
 8002130:	401a      	ands	r2, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	0e9b      	lsrs	r3, r3, #26
 8002136:	f003 011f 	and.w	r1, r3, #31
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	f003 031f 	and.w	r3, r3, #31
 8002140:	fa01 f303 	lsl.w	r3, r1, r3
 8002144:	431a      	orrs	r2, r3
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800214a:	bf00      	nop
 800214c:	371c      	adds	r7, #28
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002156:	b480      	push	{r7}
 8002158:	b087      	sub	sp, #28
 800215a:	af00      	add	r7, sp, #0
 800215c:	60f8      	str	r0, [r7, #12]
 800215e:	60b9      	str	r1, [r7, #8]
 8002160:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	3314      	adds	r3, #20
 8002166:	461a      	mov	r2, r3
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	0e5b      	lsrs	r3, r3, #25
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	f003 0304 	and.w	r3, r3, #4
 8002172:	4413      	add	r3, r2
 8002174:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	0d1b      	lsrs	r3, r3, #20
 800217e:	f003 031f 	and.w	r3, r3, #31
 8002182:	2107      	movs	r1, #7
 8002184:	fa01 f303 	lsl.w	r3, r1, r3
 8002188:	43db      	mvns	r3, r3
 800218a:	401a      	ands	r2, r3
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	0d1b      	lsrs	r3, r3, #20
 8002190:	f003 031f 	and.w	r3, r3, #31
 8002194:	6879      	ldr	r1, [r7, #4]
 8002196:	fa01 f303 	lsl.w	r3, r1, r3
 800219a:	431a      	orrs	r2, r3
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021a0:	bf00      	nop
 80021a2:	371c      	adds	r7, #28
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021c4:	43db      	mvns	r3, r3
 80021c6:	401a      	ands	r2, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f003 0318 	and.w	r3, r3, #24
 80021ce:	4908      	ldr	r1, [pc, #32]	; (80021f0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80021d0:	40d9      	lsrs	r1, r3
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	400b      	ands	r3, r1
 80021d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021da:	431a      	orrs	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80021e2:	bf00      	nop
 80021e4:	3714      	adds	r7, #20
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	0007ffff 	.word	0x0007ffff

080021f4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 031f 	and.w	r3, r3, #31
}
 8002204:	4618      	mov	r0, r3
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002220:	4618      	mov	r0, r3
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800223c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	6093      	str	r3, [r2, #8]
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002260:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002264:	d101      	bne.n	800226a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002266:	2301      	movs	r3, #1
 8002268:	e000      	b.n	800226c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800226a:	2300      	movs	r3, #0
}
 800226c:	4618      	mov	r0, r3
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002288:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800228c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80022b4:	d101      	bne.n	80022ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80022b6:	2301      	movs	r3, #1
 80022b8:	e000      	b.n	80022bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	4618      	mov	r0, r3
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022dc:	f043 0201 	orr.w	r2, r3, #1
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b01      	cmp	r3, #1
 8002302:	d101      	bne.n	8002308 <LL_ADC_IsEnabled+0x18>
 8002304:	2301      	movs	r3, #1
 8002306:	e000      	b.n	800230a <LL_ADC_IsEnabled+0x1a>
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002316:	b480      	push	{r7}
 8002318:	b083      	sub	sp, #12
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002326:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800232a:	f043 0204 	orr.w	r2, r3, #4
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002332:	bf00      	nop
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800233e:	b480      	push	{r7}
 8002340:	b083      	sub	sp, #12
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f003 0304 	and.w	r3, r3, #4
 800234e:	2b04      	cmp	r3, #4
 8002350:	d101      	bne.n	8002356 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002352:	2301      	movs	r3, #1
 8002354:	e000      	b.n	8002358 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f003 0308 	and.w	r3, r3, #8
 8002374:	2b08      	cmp	r3, #8
 8002376:	d101      	bne.n	800237c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002378:	2301      	movs	r3, #1
 800237a:	e000      	b.n	800237e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
	...

0800238c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800238c:	b590      	push	{r4, r7, lr}
 800238e:	b089      	sub	sp, #36	; 0x24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002394:	2300      	movs	r3, #0
 8002396:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002398:	2300      	movs	r3, #0
 800239a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e134      	b.n	8002610 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d109      	bne.n	80023c8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff fa83 	bl	80018c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7ff ff3f 	bl	8002250 <LL_ADC_IsDeepPowerDownEnabled>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d004      	beq.n	80023e2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff ff25 	bl	800222c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff ff5a 	bl	80022a0 <LL_ADC_IsInternalRegulatorEnabled>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d115      	bne.n	800241e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff ff3e 	bl	8002278 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023fc:	4b86      	ldr	r3, [pc, #536]	; (8002618 <HAL_ADC_Init+0x28c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	099b      	lsrs	r3, r3, #6
 8002402:	4a86      	ldr	r2, [pc, #536]	; (800261c <HAL_ADC_Init+0x290>)
 8002404:	fba2 2303 	umull	r2, r3, r2, r3
 8002408:	099b      	lsrs	r3, r3, #6
 800240a:	3301      	adds	r3, #1
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002410:	e002      	b.n	8002418 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	3b01      	subs	r3, #1
 8002416:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d1f9      	bne.n	8002412 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff ff3c 	bl	80022a0 <LL_ADC_IsInternalRegulatorEnabled>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d10d      	bne.n	800244a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002432:	f043 0210 	orr.w	r2, r3, #16
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800243e:	f043 0201 	orr.w	r2, r3, #1
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff ff75 	bl	800233e <LL_ADC_REG_IsConversionOngoing>
 8002454:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800245a:	f003 0310 	and.w	r3, r3, #16
 800245e:	2b00      	cmp	r3, #0
 8002460:	f040 80cd 	bne.w	80025fe <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	2b00      	cmp	r3, #0
 8002468:	f040 80c9 	bne.w	80025fe <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002470:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002474:	f043 0202 	orr.w	r2, r3, #2
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff ff35 	bl	80022f0 <LL_ADC_IsEnabled>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d110      	bne.n	80024ae <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800248c:	4864      	ldr	r0, [pc, #400]	; (8002620 <HAL_ADC_Init+0x294>)
 800248e:	f7ff ff2f 	bl	80022f0 <LL_ADC_IsEnabled>
 8002492:	4604      	mov	r4, r0
 8002494:	4863      	ldr	r0, [pc, #396]	; (8002624 <HAL_ADC_Init+0x298>)
 8002496:	f7ff ff2b 	bl	80022f0 <LL_ADC_IsEnabled>
 800249a:	4603      	mov	r3, r0
 800249c:	4323      	orrs	r3, r4
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d105      	bne.n	80024ae <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	4619      	mov	r1, r3
 80024a8:	485f      	ldr	r0, [pc, #380]	; (8002628 <HAL_ADC_Init+0x29c>)
 80024aa:	f7ff fd79 	bl	8001fa0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	7e5b      	ldrb	r3, [r3, #25]
 80024b2:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024b8:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80024be:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80024c4:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024cc:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024ce:	4313      	orrs	r3, r2
 80024d0:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d106      	bne.n	80024ea <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e0:	3b01      	subs	r3, #1
 80024e2:	045b      	lsls	r3, r3, #17
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d009      	beq.n	8002506 <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f6:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fe:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	4313      	orrs	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	68da      	ldr	r2, [r3, #12]
 800250c:	4b47      	ldr	r3, [pc, #284]	; (800262c <HAL_ADC_Init+0x2a0>)
 800250e:	4013      	ands	r3, r2
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	6812      	ldr	r2, [r2, #0]
 8002514:	69b9      	ldr	r1, [r7, #24]
 8002516:	430b      	orrs	r3, r1
 8002518:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff ff0d 	bl	800233e <LL_ADC_REG_IsConversionOngoing>
 8002524:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff ff1a 	bl	8002364 <LL_ADC_INJ_IsConversionOngoing>
 8002530:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d140      	bne.n	80025ba <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d13d      	bne.n	80025ba <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	7e1b      	ldrb	r3, [r3, #24]
 8002546:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002548:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002550:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002552:	4313      	orrs	r3, r2
 8002554:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002560:	f023 0306 	bic.w	r3, r3, #6
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	6812      	ldr	r2, [r2, #0]
 8002568:	69b9      	ldr	r1, [r7, #24]
 800256a:	430b      	orrs	r3, r1
 800256c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002574:	2b01      	cmp	r3, #1
 8002576:	d118      	bne.n	80025aa <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	691b      	ldr	r3, [r3, #16]
 800257e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002582:	f023 0304 	bic.w	r3, r3, #4
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800258e:	4311      	orrs	r1, r2
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002594:	4311      	orrs	r1, r2
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800259a:	430a      	orrs	r2, r1
 800259c:	431a      	orrs	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f042 0201 	orr.w	r2, r2, #1
 80025a6:	611a      	str	r2, [r3, #16]
 80025a8:	e007      	b.n	80025ba <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	691a      	ldr	r2, [r3, #16]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0201 	bic.w	r2, r2, #1
 80025b8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d10c      	bne.n	80025dc <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c8:	f023 010f 	bic.w	r1, r3, #15
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	69db      	ldr	r3, [r3, #28]
 80025d0:	1e5a      	subs	r2, r3, #1
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	430a      	orrs	r2, r1
 80025d8:	631a      	str	r2, [r3, #48]	; 0x30
 80025da:	e007      	b.n	80025ec <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f022 020f 	bic.w	r2, r2, #15
 80025ea:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025f0:	f023 0303 	bic.w	r3, r3, #3
 80025f4:	f043 0201 	orr.w	r2, r3, #1
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	659a      	str	r2, [r3, #88]	; 0x58
 80025fc:	e007      	b.n	800260e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002602:	f043 0210 	orr.w	r2, r3, #16
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800260e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3724      	adds	r7, #36	; 0x24
 8002614:	46bd      	mov	sp, r7
 8002616:	bd90      	pop	{r4, r7, pc}
 8002618:	20000000 	.word	0x20000000
 800261c:	053e2d63 	.word	0x053e2d63
 8002620:	50040000 	.word	0x50040000
 8002624:	50040100 	.word	0x50040100
 8002628:	50040300 	.word	0x50040300
 800262c:	fff0c007 	.word	0xfff0c007

08002630 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002638:	4857      	ldr	r0, [pc, #348]	; (8002798 <HAL_ADC_Start+0x168>)
 800263a:	f7ff fddb 	bl	80021f4 <LL_ADC_GetMultimode>
 800263e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff fe7a 	bl	800233e <LL_ADC_REG_IsConversionOngoing>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	f040 809c 	bne.w	800278a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002658:	2b01      	cmp	r3, #1
 800265a:	d101      	bne.n	8002660 <HAL_ADC_Start+0x30>
 800265c:	2302      	movs	r3, #2
 800265e:	e097      	b.n	8002790 <HAL_ADC_Start+0x160>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f000 fd7d 	bl	8003168 <ADC_Enable>
 800266e:	4603      	mov	r3, r0
 8002670:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002672:	7dfb      	ldrb	r3, [r7, #23]
 8002674:	2b00      	cmp	r3, #0
 8002676:	f040 8083 	bne.w	8002780 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800267e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002682:	f023 0301 	bic.w	r3, r3, #1
 8002686:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	659a      	str	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a42      	ldr	r2, [pc, #264]	; (800279c <HAL_ADC_Start+0x16c>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d002      	beq.n	800269e <HAL_ADC_Start+0x6e>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	e000      	b.n	80026a0 <HAL_ADC_Start+0x70>
 800269e:	4b40      	ldr	r3, [pc, #256]	; (80027a0 <HAL_ADC_Start+0x170>)
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6812      	ldr	r2, [r2, #0]
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d002      	beq.n	80026ae <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d105      	bne.n	80026ba <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026c6:	d106      	bne.n	80026d6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026cc:	f023 0206 	bic.w	r2, r3, #6
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	65da      	str	r2, [r3, #92]	; 0x5c
 80026d4:	e002      	b.n	80026dc <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	221c      	movs	r2, #28
 80026e2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a2a      	ldr	r2, [pc, #168]	; (800279c <HAL_ADC_Start+0x16c>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d002      	beq.n	80026fc <HAL_ADC_Start+0xcc>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	e000      	b.n	80026fe <HAL_ADC_Start+0xce>
 80026fc:	4b28      	ldr	r3, [pc, #160]	; (80027a0 <HAL_ADC_Start+0x170>)
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6812      	ldr	r2, [r2, #0]
 8002702:	4293      	cmp	r3, r2
 8002704:	d008      	beq.n	8002718 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d005      	beq.n	8002718 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	2b05      	cmp	r3, #5
 8002710:	d002      	beq.n	8002718 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	2b09      	cmp	r3, #9
 8002716:	d114      	bne.n	8002742 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d007      	beq.n	8002736 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800272a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800272e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4618      	mov	r0, r3
 800273c:	f7ff fdeb 	bl	8002316 <LL_ADC_REG_StartConversion>
 8002740:	e025      	b.n	800278e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002746:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	659a      	str	r2, [r3, #88]	; 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a12      	ldr	r2, [pc, #72]	; (800279c <HAL_ADC_Start+0x16c>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d002      	beq.n	800275e <HAL_ADC_Start+0x12e>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	e000      	b.n	8002760 <HAL_ADC_Start+0x130>
 800275e:	4b10      	ldr	r3, [pc, #64]	; (80027a0 <HAL_ADC_Start+0x170>)
 8002760:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00f      	beq.n	800278e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002772:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002776:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	659a      	str	r2, [r3, #88]	; 0x58
 800277e:	e006      	b.n	800278e <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8002788:	e001      	b.n	800278e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800278a:	2302      	movs	r3, #2
 800278c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800278e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002790:	4618      	mov	r0, r3
 8002792:	3718      	adds	r7, #24
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	50040300 	.word	0x50040300
 800279c:	50040100 	.word	0x50040100
 80027a0:	50040000 	.word	0x50040000

080027a4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b088      	sub	sp, #32
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027ae:	4866      	ldr	r0, [pc, #408]	; (8002948 <HAL_ADC_PollForConversion+0x1a4>)
 80027b0:	f7ff fd20 	bl	80021f4 <LL_ADC_GetMultimode>
 80027b4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	695b      	ldr	r3, [r3, #20]
 80027ba:	2b08      	cmp	r3, #8
 80027bc:	d102      	bne.n	80027c4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80027be:	2308      	movs	r3, #8
 80027c0:	61fb      	str	r3, [r7, #28]
 80027c2:	e02a      	b.n	800281a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d005      	beq.n	80027d6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	2b05      	cmp	r3, #5
 80027ce:	d002      	beq.n	80027d6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	2b09      	cmp	r3, #9
 80027d4:	d111      	bne.n	80027fa <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	f003 0301 	and.w	r3, r3, #1
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d007      	beq.n	80027f4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e8:	f043 0220 	orr.w	r2, r3, #32
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	659a      	str	r2, [r3, #88]	; 0x58
        return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e0a4      	b.n	800293e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80027f4:	2304      	movs	r3, #4
 80027f6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80027f8:	e00f      	b.n	800281a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80027fa:	4853      	ldr	r0, [pc, #332]	; (8002948 <HAL_ADC_PollForConversion+0x1a4>)
 80027fc:	f7ff fd08 	bl	8002210 <LL_ADC_GetMultiDMATransfer>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d007      	beq.n	8002816 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800280a:	f043 0220 	orr.w	r2, r3, #32
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	659a      	str	r2, [r3, #88]	; 0x58
        return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e093      	b.n	800293e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002816:	2304      	movs	r3, #4
 8002818:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800281a:	f7ff fb91 	bl	8001f40 <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002820:	e021      	b.n	8002866 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002828:	d01d      	beq.n	8002866 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800282a:	f7ff fb89 	bl	8001f40 <HAL_GetTick>
 800282e:	4602      	mov	r2, r0
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	683a      	ldr	r2, [r7, #0]
 8002836:	429a      	cmp	r2, r3
 8002838:	d302      	bcc.n	8002840 <HAL_ADC_PollForConversion+0x9c>
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d112      	bne.n	8002866 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	4013      	ands	r3, r2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d10b      	bne.n	8002866 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002852:	f043 0204 	orr.w	r2, r3, #4
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	659a      	str	r2, [r3, #88]	; 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e06b      	b.n	800293e <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	4013      	ands	r3, r2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d0d6      	beq.n	8002822 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002878:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4618      	mov	r0, r3
 8002886:	f7ff fc27 	bl	80020d8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d01c      	beq.n	80028ca <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	7e5b      	ldrb	r3, [r3, #25]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d118      	bne.n	80028ca <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0308 	and.w	r3, r3, #8
 80028a2:	2b08      	cmp	r3, #8
 80028a4:	d111      	bne.n	80028ca <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	659a      	str	r2, [r3, #88]	; 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d105      	bne.n	80028ca <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028c2:	f043 0201 	orr.w	r2, r3, #1
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a1f      	ldr	r2, [pc, #124]	; (800294c <HAL_ADC_PollForConversion+0x1a8>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d002      	beq.n	80028da <HAL_ADC_PollForConversion+0x136>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	e000      	b.n	80028dc <HAL_ADC_PollForConversion+0x138>
 80028da:	4b1d      	ldr	r3, [pc, #116]	; (8002950 <HAL_ADC_PollForConversion+0x1ac>)
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	6812      	ldr	r2, [r2, #0]
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d008      	beq.n	80028f6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d005      	beq.n	80028f6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	2b05      	cmp	r3, #5
 80028ee:	d002      	beq.n	80028f6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	2b09      	cmp	r3, #9
 80028f4:	d104      	bne.n	8002900 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	61bb      	str	r3, [r7, #24]
 80028fe:	e00c      	b.n	800291a <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a11      	ldr	r2, [pc, #68]	; (800294c <HAL_ADC_PollForConversion+0x1a8>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d002      	beq.n	8002910 <HAL_ADC_PollForConversion+0x16c>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	e000      	b.n	8002912 <HAL_ADC_PollForConversion+0x16e>
 8002910:	4b0f      	ldr	r3, [pc, #60]	; (8002950 <HAL_ADC_PollForConversion+0x1ac>)
 8002912:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	2b08      	cmp	r3, #8
 800291e:	d104      	bne.n	800292a <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2208      	movs	r2, #8
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	e008      	b.n	800293c <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d103      	bne.n	800293c <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	220c      	movs	r2, #12
 800293a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3720      	adds	r7, #32
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	50040300 	.word	0x50040300
 800294c:	50040100 	.word	0x50040100
 8002950:	50040000 	.word	0x50040000

08002954 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002962:	4618      	mov	r0, r3
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
	...

08002970 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b0b6      	sub	sp, #216	; 0xd8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800297a:	2300      	movs	r3, #0
 800297c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002980:	2300      	movs	r3, #0
 8002982:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800298a:	2b01      	cmp	r3, #1
 800298c:	d101      	bne.n	8002992 <HAL_ADC_ConfigChannel+0x22>
 800298e:	2302      	movs	r3, #2
 8002990:	e3d5      	b.n	800313e <HAL_ADC_ConfigChannel+0x7ce>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2201      	movs	r2, #1
 8002996:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff fccd 	bl	800233e <LL_ADC_REG_IsConversionOngoing>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f040 83ba 	bne.w	8003120 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	2b05      	cmp	r3, #5
 80029b2:	d824      	bhi.n	80029fe <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	3b02      	subs	r3, #2
 80029ba:	2b03      	cmp	r3, #3
 80029bc:	d81b      	bhi.n	80029f6 <HAL_ADC_ConfigChannel+0x86>
 80029be:	a201      	add	r2, pc, #4	; (adr r2, 80029c4 <HAL_ADC_ConfigChannel+0x54>)
 80029c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029c4:	080029d5 	.word	0x080029d5
 80029c8:	080029dd 	.word	0x080029dd
 80029cc:	080029e5 	.word	0x080029e5
 80029d0:	080029ed 	.word	0x080029ed
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	220c      	movs	r2, #12
 80029d8:	605a      	str	r2, [r3, #4]
          break;
 80029da:	e011      	b.n	8002a00 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	2212      	movs	r2, #18
 80029e0:	605a      	str	r2, [r3, #4]
          break;
 80029e2:	e00d      	b.n	8002a00 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	2218      	movs	r2, #24
 80029e8:	605a      	str	r2, [r3, #4]
          break;
 80029ea:	e009      	b.n	8002a00 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029f2:	605a      	str	r2, [r3, #4]
          break;
 80029f4:	e004      	b.n	8002a00 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	2206      	movs	r2, #6
 80029fa:	605a      	str	r2, [r3, #4]
          break;
 80029fc:	e000      	b.n	8002a00 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80029fe:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6818      	ldr	r0, [r3, #0]
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	6859      	ldr	r1, [r3, #4]
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	f7ff fb76 	bl	80020fe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff fc91 	bl	800233e <LL_ADC_REG_IsConversionOngoing>
 8002a1c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff fc9d 	bl	8002364 <LL_ADC_INJ_IsConversionOngoing>
 8002a2a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a2e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f040 81c1 	bne.w	8002dba <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f040 81bc 	bne.w	8002dba <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002a4a:	d10f      	bne.n	8002a6c <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6818      	ldr	r0, [r3, #0]
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2200      	movs	r2, #0
 8002a56:	4619      	mov	r1, r3
 8002a58:	f7ff fb7d 	bl	8002156 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7ff fb24 	bl	80020b2 <LL_ADC_SetSamplingTimeCommonConfig>
 8002a6a:	e00e      	b.n	8002a8a <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6818      	ldr	r0, [r3, #0]
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	6819      	ldr	r1, [r3, #0]
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	461a      	mov	r2, r3
 8002a7a:	f7ff fb6c 	bl	8002156 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2100      	movs	r1, #0
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff fb14 	bl	80020b2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	695a      	ldr	r2, [r3, #20]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	08db      	lsrs	r3, r3, #3
 8002a96:	f003 0303 	and.w	r3, r3, #3
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	2b04      	cmp	r3, #4
 8002aaa:	d00a      	beq.n	8002ac2 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6818      	ldr	r0, [r3, #0]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	6919      	ldr	r1, [r3, #16]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002abc:	f7ff faa4 	bl	8002008 <LL_ADC_SetOffset>
 8002ac0:	e17b      	b.n	8002dba <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff fac1 	bl	8002050 <LL_ADC_GetOffsetChannel>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d10a      	bne.n	8002aee <HAL_ADC_ConfigChannel+0x17e>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2100      	movs	r1, #0
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7ff fab6 	bl	8002050 <LL_ADC_GetOffsetChannel>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	0e9b      	lsrs	r3, r3, #26
 8002ae8:	f003 021f 	and.w	r2, r3, #31
 8002aec:	e01e      	b.n	8002b2c <HAL_ADC_ConfigChannel+0x1bc>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2100      	movs	r1, #0
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff faab 	bl	8002050 <LL_ADC_GetOffsetChannel>
 8002afa:	4603      	mov	r3, r0
 8002afc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b00:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002b04:	fa93 f3a3 	rbit	r3, r3
 8002b08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002b0c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002b10:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002b14:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8002b1c:	2320      	movs	r3, #32
 8002b1e:	e004      	b.n	8002b2a <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8002b20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002b24:	fab3 f383 	clz	r3, r3
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d105      	bne.n	8002b44 <HAL_ADC_ConfigChannel+0x1d4>
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	0e9b      	lsrs	r3, r3, #26
 8002b3e:	f003 031f 	and.w	r3, r3, #31
 8002b42:	e018      	b.n	8002b76 <HAL_ADC_ConfigChannel+0x206>
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002b50:	fa93 f3a3 	rbit	r3, r3
 8002b54:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002b58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002b60:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8002b68:	2320      	movs	r3, #32
 8002b6a:	e004      	b.n	8002b76 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8002b6c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002b70:	fab3 f383 	clz	r3, r3
 8002b74:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d106      	bne.n	8002b88 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	2100      	movs	r1, #0
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff fa7a 	bl	800207c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff fa5e 	bl	8002050 <LL_ADC_GetOffsetChannel>
 8002b94:	4603      	mov	r3, r0
 8002b96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d10a      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x244>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7ff fa53 	bl	8002050 <LL_ADC_GetOffsetChannel>
 8002baa:	4603      	mov	r3, r0
 8002bac:	0e9b      	lsrs	r3, r3, #26
 8002bae:	f003 021f 	and.w	r2, r3, #31
 8002bb2:	e01e      	b.n	8002bf2 <HAL_ADC_ConfigChannel+0x282>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2101      	movs	r1, #1
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff fa48 	bl	8002050 <LL_ADC_GetOffsetChannel>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002bca:	fa93 f3a3 	rbit	r3, r3
 8002bce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002bd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002bd6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002bda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d101      	bne.n	8002be6 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8002be2:	2320      	movs	r3, #32
 8002be4:	e004      	b.n	8002bf0 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8002be6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002bea:	fab3 f383 	clz	r3, r3
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d105      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x29a>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	0e9b      	lsrs	r3, r3, #26
 8002c04:	f003 031f 	and.w	r3, r3, #31
 8002c08:	e018      	b.n	8002c3c <HAL_ADC_ConfigChannel+0x2cc>
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c12:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c16:	fa93 f3a3 	rbit	r3, r3
 8002c1a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002c1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002c22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002c26:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8002c2e:	2320      	movs	r3, #32
 8002c30:	e004      	b.n	8002c3c <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8002c32:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c36:	fab3 f383 	clz	r3, r3
 8002c3a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d106      	bne.n	8002c4e <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2200      	movs	r2, #0
 8002c46:	2101      	movs	r1, #1
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff fa17 	bl	800207c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2102      	movs	r1, #2
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff f9fb 	bl	8002050 <LL_ADC_GetOffsetChannel>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10a      	bne.n	8002c7a <HAL_ADC_ConfigChannel+0x30a>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2102      	movs	r1, #2
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7ff f9f0 	bl	8002050 <LL_ADC_GetOffsetChannel>
 8002c70:	4603      	mov	r3, r0
 8002c72:	0e9b      	lsrs	r3, r3, #26
 8002c74:	f003 021f 	and.w	r2, r3, #31
 8002c78:	e01e      	b.n	8002cb8 <HAL_ADC_ConfigChannel+0x348>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2102      	movs	r1, #2
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff f9e5 	bl	8002050 <LL_ADC_GetOffsetChannel>
 8002c86:	4603      	mov	r3, r0
 8002c88:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c90:	fa93 f3a3 	rbit	r3, r3
 8002c94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002c98:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002c9c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002ca0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8002ca8:	2320      	movs	r3, #32
 8002caa:	e004      	b.n	8002cb6 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8002cac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002cb0:	fab3 f383 	clz	r3, r3
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d105      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x360>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	0e9b      	lsrs	r3, r3, #26
 8002cca:	f003 031f 	and.w	r3, r3, #31
 8002cce:	e016      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x38e>
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002cdc:	fa93 f3a3 	rbit	r3, r3
 8002ce0:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002ce2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002ce4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002ce8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d101      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8002cf0:	2320      	movs	r3, #32
 8002cf2:	e004      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002cf4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002cf8:	fab3 f383 	clz	r3, r3
 8002cfc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d106      	bne.n	8002d10 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2200      	movs	r2, #0
 8002d08:	2102      	movs	r1, #2
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff f9b6 	bl	800207c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2103      	movs	r1, #3
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7ff f99a 	bl	8002050 <LL_ADC_GetOffsetChannel>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d10a      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0x3cc>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2103      	movs	r1, #3
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7ff f98f 	bl	8002050 <LL_ADC_GetOffsetChannel>
 8002d32:	4603      	mov	r3, r0
 8002d34:	0e9b      	lsrs	r3, r3, #26
 8002d36:	f003 021f 	and.w	r2, r3, #31
 8002d3a:	e017      	b.n	8002d6c <HAL_ADC_ConfigChannel+0x3fc>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2103      	movs	r1, #3
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff f984 	bl	8002050 <LL_ADC_GetOffsetChannel>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d4e:	fa93 f3a3 	rbit	r3, r3
 8002d52:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002d54:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d56:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002d58:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8002d5e:	2320      	movs	r3, #32
 8002d60:	e003      	b.n	8002d6a <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002d62:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d64:	fab3 f383 	clz	r3, r3
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d105      	bne.n	8002d84 <HAL_ADC_ConfigChannel+0x414>
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	0e9b      	lsrs	r3, r3, #26
 8002d7e:	f003 031f 	and.w	r3, r3, #31
 8002d82:	e011      	b.n	8002da8 <HAL_ADC_ConfigChannel+0x438>
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d8c:	fa93 f3a3 	rbit	r3, r3
 8002d90:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002d92:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002d94:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002d96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002d9c:	2320      	movs	r3, #32
 8002d9e:	e003      	b.n	8002da8 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002da0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002da2:	fab3 f383 	clz	r3, r3
 8002da6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d106      	bne.n	8002dba <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2200      	movs	r2, #0
 8002db2:	2103      	movs	r1, #3
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7ff f961 	bl	800207c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff fa96 	bl	80022f0 <LL_ADC_IsEnabled>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	f040 8140 	bne.w	800304c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6818      	ldr	r0, [r3, #0]
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	6819      	ldr	r1, [r3, #0]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	f7ff f9e7 	bl	80021ac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	4a8f      	ldr	r2, [pc, #572]	; (8003020 <HAL_ADC_ConfigChannel+0x6b0>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	f040 8131 	bne.w	800304c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d10b      	bne.n	8002e12 <HAL_ADC_ConfigChannel+0x4a2>
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	0e9b      	lsrs	r3, r3, #26
 8002e00:	3301      	adds	r3, #1
 8002e02:	f003 031f 	and.w	r3, r3, #31
 8002e06:	2b09      	cmp	r3, #9
 8002e08:	bf94      	ite	ls
 8002e0a:	2301      	movls	r3, #1
 8002e0c:	2300      	movhi	r3, #0
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	e019      	b.n	8002e46 <HAL_ADC_ConfigChannel+0x4d6>
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e1a:	fa93 f3a3 	rbit	r3, r3
 8002e1e:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002e20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e22:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002e24:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8002e2a:	2320      	movs	r3, #32
 8002e2c:	e003      	b.n	8002e36 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8002e2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e30:	fab3 f383 	clz	r3, r3
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	3301      	adds	r3, #1
 8002e38:	f003 031f 	and.w	r3, r3, #31
 8002e3c:	2b09      	cmp	r3, #9
 8002e3e:	bf94      	ite	ls
 8002e40:	2301      	movls	r3, #1
 8002e42:	2300      	movhi	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d079      	beq.n	8002f3e <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d107      	bne.n	8002e66 <HAL_ADC_ConfigChannel+0x4f6>
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	0e9b      	lsrs	r3, r3, #26
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	069b      	lsls	r3, r3, #26
 8002e60:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e64:	e015      	b.n	8002e92 <HAL_ADC_ConfigChannel+0x522>
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e6e:	fa93 f3a3 	rbit	r3, r3
 8002e72:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002e74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e76:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002e78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8002e7e:	2320      	movs	r3, #32
 8002e80:	e003      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8002e82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e84:	fab3 f383 	clz	r3, r3
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	069b      	lsls	r3, r3, #26
 8002e8e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d109      	bne.n	8002eb2 <HAL_ADC_ConfigChannel+0x542>
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	0e9b      	lsrs	r3, r3, #26
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	f003 031f 	and.w	r3, r3, #31
 8002eaa:	2101      	movs	r1, #1
 8002eac:	fa01 f303 	lsl.w	r3, r1, r3
 8002eb0:	e017      	b.n	8002ee2 <HAL_ADC_ConfigChannel+0x572>
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002eba:	fa93 f3a3 	rbit	r3, r3
 8002ebe:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002ec0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ec2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002ec4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8002eca:	2320      	movs	r3, #32
 8002ecc:	e003      	b.n	8002ed6 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8002ece:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ed0:	fab3 f383 	clz	r3, r3
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	f003 031f 	and.w	r3, r3, #31
 8002edc:	2101      	movs	r1, #1
 8002ede:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee2:	ea42 0103 	orr.w	r1, r2, r3
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10a      	bne.n	8002f08 <HAL_ADC_ConfigChannel+0x598>
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	0e9b      	lsrs	r3, r3, #26
 8002ef8:	3301      	adds	r3, #1
 8002efa:	f003 021f 	and.w	r2, r3, #31
 8002efe:	4613      	mov	r3, r2
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	4413      	add	r3, r2
 8002f04:	051b      	lsls	r3, r3, #20
 8002f06:	e018      	b.n	8002f3a <HAL_ADC_ConfigChannel+0x5ca>
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f10:	fa93 f3a3 	rbit	r3, r3
 8002f14:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002f16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f18:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002f1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d101      	bne.n	8002f24 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8002f20:	2320      	movs	r3, #32
 8002f22:	e003      	b.n	8002f2c <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8002f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f26:	fab3 f383 	clz	r3, r3
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	f003 021f 	and.w	r2, r3, #31
 8002f32:	4613      	mov	r3, r2
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	4413      	add	r3, r2
 8002f38:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f3a:	430b      	orrs	r3, r1
 8002f3c:	e081      	b.n	8003042 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d107      	bne.n	8002f5a <HAL_ADC_ConfigChannel+0x5ea>
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	0e9b      	lsrs	r3, r3, #26
 8002f50:	3301      	adds	r3, #1
 8002f52:	069b      	lsls	r3, r3, #26
 8002f54:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f58:	e015      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x616>
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f62:	fa93 f3a3 	rbit	r3, r3
 8002f66:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f6a:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8002f72:	2320      	movs	r3, #32
 8002f74:	e003      	b.n	8002f7e <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8002f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f78:	fab3 f383 	clz	r3, r3
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	3301      	adds	r3, #1
 8002f80:	069b      	lsls	r3, r3, #26
 8002f82:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d109      	bne.n	8002fa6 <HAL_ADC_ConfigChannel+0x636>
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	0e9b      	lsrs	r3, r3, #26
 8002f98:	3301      	adds	r3, #1
 8002f9a:	f003 031f 	and.w	r3, r3, #31
 8002f9e:	2101      	movs	r1, #1
 8002fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa4:	e017      	b.n	8002fd6 <HAL_ADC_ConfigChannel+0x666>
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fac:	6a3b      	ldr	r3, [r7, #32]
 8002fae:	fa93 f3a3 	rbit	r3, r3
 8002fb2:	61fb      	str	r3, [r7, #28]
  return result;
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8002fbe:	2320      	movs	r3, #32
 8002fc0:	e003      	b.n	8002fca <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8002fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc4:	fab3 f383 	clz	r3, r3
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	3301      	adds	r3, #1
 8002fcc:	f003 031f 	and.w	r3, r3, #31
 8002fd0:	2101      	movs	r1, #1
 8002fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd6:	ea42 0103 	orr.w	r1, r2, r3
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d10d      	bne.n	8003002 <HAL_ADC_ConfigChannel+0x692>
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	0e9b      	lsrs	r3, r3, #26
 8002fec:	3301      	adds	r3, #1
 8002fee:	f003 021f 	and.w	r2, r3, #31
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	4413      	add	r3, r2
 8002ff8:	3b1e      	subs	r3, #30
 8002ffa:	051b      	lsls	r3, r3, #20
 8002ffc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003000:	e01e      	b.n	8003040 <HAL_ADC_ConfigChannel+0x6d0>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	fa93 f3a3 	rbit	r3, r3
 800300e:	613b      	str	r3, [r7, #16]
  return result;
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d104      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800301a:	2320      	movs	r3, #32
 800301c:	e006      	b.n	800302c <HAL_ADC_ConfigChannel+0x6bc>
 800301e:	bf00      	nop
 8003020:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003024:	69bb      	ldr	r3, [r7, #24]
 8003026:	fab3 f383 	clz	r3, r3
 800302a:	b2db      	uxtb	r3, r3
 800302c:	3301      	adds	r3, #1
 800302e:	f003 021f 	and.w	r2, r3, #31
 8003032:	4613      	mov	r3, r2
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	4413      	add	r3, r2
 8003038:	3b1e      	subs	r3, #30
 800303a:	051b      	lsls	r3, r3, #20
 800303c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003040:	430b      	orrs	r3, r1
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	6892      	ldr	r2, [r2, #8]
 8003046:	4619      	mov	r1, r3
 8003048:	f7ff f885 	bl	8002156 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	4b3d      	ldr	r3, [pc, #244]	; (8003148 <HAL_ADC_ConfigChannel+0x7d8>)
 8003052:	4013      	ands	r3, r2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d06c      	beq.n	8003132 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003058:	483c      	ldr	r0, [pc, #240]	; (800314c <HAL_ADC_ConfigChannel+0x7dc>)
 800305a:	f7fe ffc7 	bl	8001fec <LL_ADC_GetCommonPathInternalCh>
 800305e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a3a      	ldr	r2, [pc, #232]	; (8003150 <HAL_ADC_ConfigChannel+0x7e0>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d127      	bne.n	80030bc <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800306c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003070:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d121      	bne.n	80030bc <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a35      	ldr	r2, [pc, #212]	; (8003154 <HAL_ADC_ConfigChannel+0x7e4>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d157      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003082:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003086:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800308a:	4619      	mov	r1, r3
 800308c:	482f      	ldr	r0, [pc, #188]	; (800314c <HAL_ADC_ConfigChannel+0x7dc>)
 800308e:	f7fe ff9a 	bl	8001fc6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003092:	4b31      	ldr	r3, [pc, #196]	; (8003158 <HAL_ADC_ConfigChannel+0x7e8>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	099b      	lsrs	r3, r3, #6
 8003098:	4a30      	ldr	r2, [pc, #192]	; (800315c <HAL_ADC_ConfigChannel+0x7ec>)
 800309a:	fba2 2303 	umull	r2, r3, r2, r3
 800309e:	099b      	lsrs	r3, r3, #6
 80030a0:	1c5a      	adds	r2, r3, #1
 80030a2:	4613      	mov	r3, r2
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	4413      	add	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80030ac:	e002      	b.n	80030b4 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	3b01      	subs	r3, #1
 80030b2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1f9      	bne.n	80030ae <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030ba:	e03a      	b.n	8003132 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a27      	ldr	r2, [pc, #156]	; (8003160 <HAL_ADC_ConfigChannel+0x7f0>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d113      	bne.n	80030ee <HAL_ADC_ConfigChannel+0x77e>
 80030c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d10d      	bne.n	80030ee <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a1f      	ldr	r2, [pc, #124]	; (8003154 <HAL_ADC_ConfigChannel+0x7e4>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d12a      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030e4:	4619      	mov	r1, r3
 80030e6:	4819      	ldr	r0, [pc, #100]	; (800314c <HAL_ADC_ConfigChannel+0x7dc>)
 80030e8:	f7fe ff6d 	bl	8001fc6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030ec:	e021      	b.n	8003132 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a1c      	ldr	r2, [pc, #112]	; (8003164 <HAL_ADC_ConfigChannel+0x7f4>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d11c      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80030f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d116      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a12      	ldr	r2, [pc, #72]	; (8003154 <HAL_ADC_ConfigChannel+0x7e4>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d111      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800310e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003112:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003116:	4619      	mov	r1, r3
 8003118:	480c      	ldr	r0, [pc, #48]	; (800314c <HAL_ADC_ConfigChannel+0x7dc>)
 800311a:	f7fe ff54 	bl	8001fc6 <LL_ADC_SetCommonPathInternalCh>
 800311e:	e008      	b.n	8003132 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003124:	f043 0220 	orr.w	r2, r3, #32
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800313a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800313e:	4618      	mov	r0, r3
 8003140:	37d8      	adds	r7, #216	; 0xd8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	80080000 	.word	0x80080000
 800314c:	50040300 	.word	0x50040300
 8003150:	c7520000 	.word	0xc7520000
 8003154:	50040000 	.word	0x50040000
 8003158:	20000000 	.word	0x20000000
 800315c:	053e2d63 	.word	0x053e2d63
 8003160:	cb840000 	.word	0xcb840000
 8003164:	80000001 	.word	0x80000001

08003168 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003170:	2300      	movs	r3, #0
 8003172:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff f8b9 	bl	80022f0 <LL_ADC_IsEnabled>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d169      	bne.n	8003258 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	4b36      	ldr	r3, [pc, #216]	; (8003264 <ADC_Enable+0xfc>)
 800318c:	4013      	ands	r3, r2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00d      	beq.n	80031ae <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003196:	f043 0210 	orr.w	r2, r3, #16
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031a2:	f043 0201 	orr.w	r2, r3, #1
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e055      	b.n	800325a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff f888 	bl	80022c8 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80031b8:	482b      	ldr	r0, [pc, #172]	; (8003268 <ADC_Enable+0x100>)
 80031ba:	f7fe ff17 	bl	8001fec <LL_ADC_GetCommonPathInternalCh>
 80031be:	4603      	mov	r3, r0
 80031c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d013      	beq.n	80031f0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031c8:	4b28      	ldr	r3, [pc, #160]	; (800326c <ADC_Enable+0x104>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	099b      	lsrs	r3, r3, #6
 80031ce:	4a28      	ldr	r2, [pc, #160]	; (8003270 <ADC_Enable+0x108>)
 80031d0:	fba2 2303 	umull	r2, r3, r2, r3
 80031d4:	099b      	lsrs	r3, r3, #6
 80031d6:	1c5a      	adds	r2, r3, #1
 80031d8:	4613      	mov	r3, r2
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	4413      	add	r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80031e2:	e002      	b.n	80031ea <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	3b01      	subs	r3, #1
 80031e8:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d1f9      	bne.n	80031e4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80031f0:	f7fe fea6 	bl	8001f40 <HAL_GetTick>
 80031f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031f6:	e028      	b.n	800324a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7ff f877 	bl	80022f0 <LL_ADC_IsEnabled>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d104      	bne.n	8003212 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4618      	mov	r0, r3
 800320e:	f7ff f85b 	bl	80022c8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003212:	f7fe fe95 	bl	8001f40 <HAL_GetTick>
 8003216:	4602      	mov	r2, r0
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d914      	bls.n	800324a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b01      	cmp	r3, #1
 800322c:	d00d      	beq.n	800324a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003232:	f043 0210 	orr.w	r2, r3, #16
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800323e:	f043 0201 	orr.w	r2, r3, #1
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e007      	b.n	800325a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0301 	and.w	r3, r3, #1
 8003254:	2b01      	cmp	r3, #1
 8003256:	d1cf      	bne.n	80031f8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	8000003f 	.word	0x8000003f
 8003268:	50040300 	.word	0x50040300
 800326c:	20000000 	.word	0x20000000
 8003270:	053e2d63 	.word	0x053e2d63

08003274 <LL_ADC_IsEnabled>:
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f003 0301 	and.w	r3, r3, #1
 8003284:	2b01      	cmp	r3, #1
 8003286:	d101      	bne.n	800328c <LL_ADC_IsEnabled+0x18>
 8003288:	2301      	movs	r3, #1
 800328a:	e000      	b.n	800328e <LL_ADC_IsEnabled+0x1a>
 800328c:	2300      	movs	r3, #0
}
 800328e:	4618      	mov	r0, r3
 8003290:	370c      	adds	r7, #12
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr

0800329a <LL_ADC_REG_IsConversionOngoing>:
{
 800329a:	b480      	push	{r7}
 800329c:	b083      	sub	sp, #12
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f003 0304 	and.w	r3, r3, #4
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	d101      	bne.n	80032b2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80032ae:	2301      	movs	r3, #1
 80032b0:	e000      	b.n	80032b4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80032c0:	b590      	push	{r4, r7, lr}
 80032c2:	b0a1      	sub	sp, #132	; 0x84
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032ca:	2300      	movs	r3, #0
 80032cc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d101      	bne.n	80032de <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80032da:	2302      	movs	r3, #2
 80032dc:	e089      	b.n	80033f2 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2201      	movs	r2, #1
 80032e2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80032e6:	2300      	movs	r3, #0
 80032e8:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80032ea:	2300      	movs	r3, #0
 80032ec:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a42      	ldr	r2, [pc, #264]	; (80033fc <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d102      	bne.n	80032fe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80032f8:	4b41      	ldr	r3, [pc, #260]	; (8003400 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80032fa:	60fb      	str	r3, [r7, #12]
 80032fc:	e001      	b.n	8003302 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80032fe:	2300      	movs	r3, #0
 8003300:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d10b      	bne.n	8003320 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800330c:	f043 0220 	orr.w	r2, r3, #32
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e068      	b.n	80033f2 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff ffb9 	bl	800329a <LL_ADC_REG_IsConversionOngoing>
 8003328:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4618      	mov	r0, r3
 8003330:	f7ff ffb3 	bl	800329a <LL_ADC_REG_IsConversionOngoing>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d14a      	bne.n	80033d0 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800333a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800333c:	2b00      	cmp	r3, #0
 800333e:	d147      	bne.n	80033d0 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003340:	4b30      	ldr	r3, [pc, #192]	; (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003342:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d027      	beq.n	800339c <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800334c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	6859      	ldr	r1, [r3, #4]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800335e:	035b      	lsls	r3, r3, #13
 8003360:	430b      	orrs	r3, r1
 8003362:	431a      	orrs	r2, r3
 8003364:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003366:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003368:	4824      	ldr	r0, [pc, #144]	; (80033fc <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800336a:	f7ff ff83 	bl	8003274 <LL_ADC_IsEnabled>
 800336e:	4604      	mov	r4, r0
 8003370:	4823      	ldr	r0, [pc, #140]	; (8003400 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003372:	f7ff ff7f 	bl	8003274 <LL_ADC_IsEnabled>
 8003376:	4603      	mov	r3, r0
 8003378:	4323      	orrs	r3, r4
 800337a:	2b00      	cmp	r3, #0
 800337c:	d132      	bne.n	80033e4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800337e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003386:	f023 030f 	bic.w	r3, r3, #15
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	6811      	ldr	r1, [r2, #0]
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	6892      	ldr	r2, [r2, #8]
 8003392:	430a      	orrs	r2, r1
 8003394:	431a      	orrs	r2, r3
 8003396:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003398:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800339a:	e023      	b.n	80033e4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800339c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033a6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033a8:	4814      	ldr	r0, [pc, #80]	; (80033fc <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80033aa:	f7ff ff63 	bl	8003274 <LL_ADC_IsEnabled>
 80033ae:	4604      	mov	r4, r0
 80033b0:	4813      	ldr	r0, [pc, #76]	; (8003400 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80033b2:	f7ff ff5f 	bl	8003274 <LL_ADC_IsEnabled>
 80033b6:	4603      	mov	r3, r0
 80033b8:	4323      	orrs	r3, r4
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d112      	bne.n	80033e4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80033be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80033c6:	f023 030f 	bic.w	r3, r3, #15
 80033ca:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80033cc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033ce:	e009      	b.n	80033e4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d4:	f043 0220 	orr.w	r2, r3, #32
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80033e2:	e000      	b.n	80033e6 <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033e4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80033ee:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3784      	adds	r7, #132	; 0x84
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd90      	pop	{r4, r7, pc}
 80033fa:	bf00      	nop
 80033fc:	50040000 	.word	0x50040000
 8003400:	50040100 	.word	0x50040100
 8003404:	50040300 	.word	0x50040300

08003408 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003408:	b480      	push	{r7}
 800340a:	b085      	sub	sp, #20
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f003 0307 	and.w	r3, r3, #7
 8003416:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003418:	4b0c      	ldr	r3, [pc, #48]	; (800344c <__NVIC_SetPriorityGrouping+0x44>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800341e:	68ba      	ldr	r2, [r7, #8]
 8003420:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003424:	4013      	ands	r3, r2
 8003426:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003430:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003434:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003438:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800343a:	4a04      	ldr	r2, [pc, #16]	; (800344c <__NVIC_SetPriorityGrouping+0x44>)
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	60d3      	str	r3, [r2, #12]
}
 8003440:	bf00      	nop
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr
 800344c:	e000ed00 	.word	0xe000ed00

08003450 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003454:	4b04      	ldr	r3, [pc, #16]	; (8003468 <__NVIC_GetPriorityGrouping+0x18>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	0a1b      	lsrs	r3, r3, #8
 800345a:	f003 0307 	and.w	r3, r3, #7
}
 800345e:	4618      	mov	r0, r3
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr
 8003468:	e000ed00 	.word	0xe000ed00

0800346c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	4603      	mov	r3, r0
 8003474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347a:	2b00      	cmp	r3, #0
 800347c:	db0b      	blt.n	8003496 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800347e:	79fb      	ldrb	r3, [r7, #7]
 8003480:	f003 021f 	and.w	r2, r3, #31
 8003484:	4907      	ldr	r1, [pc, #28]	; (80034a4 <__NVIC_EnableIRQ+0x38>)
 8003486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348a:	095b      	lsrs	r3, r3, #5
 800348c:	2001      	movs	r0, #1
 800348e:	fa00 f202 	lsl.w	r2, r0, r2
 8003492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003496:	bf00      	nop
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	e000e100 	.word	0xe000e100

080034a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	4603      	mov	r3, r0
 80034b0:	6039      	str	r1, [r7, #0]
 80034b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	db0a      	blt.n	80034d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	b2da      	uxtb	r2, r3
 80034c0:	490c      	ldr	r1, [pc, #48]	; (80034f4 <__NVIC_SetPriority+0x4c>)
 80034c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c6:	0112      	lsls	r2, r2, #4
 80034c8:	b2d2      	uxtb	r2, r2
 80034ca:	440b      	add	r3, r1
 80034cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034d0:	e00a      	b.n	80034e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	4908      	ldr	r1, [pc, #32]	; (80034f8 <__NVIC_SetPriority+0x50>)
 80034d8:	79fb      	ldrb	r3, [r7, #7]
 80034da:	f003 030f 	and.w	r3, r3, #15
 80034de:	3b04      	subs	r3, #4
 80034e0:	0112      	lsls	r2, r2, #4
 80034e2:	b2d2      	uxtb	r2, r2
 80034e4:	440b      	add	r3, r1
 80034e6:	761a      	strb	r2, [r3, #24]
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	e000e100 	.word	0xe000e100
 80034f8:	e000ed00 	.word	0xe000ed00

080034fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b089      	sub	sp, #36	; 0x24
 8003500:	af00      	add	r7, sp, #0
 8003502:	60f8      	str	r0, [r7, #12]
 8003504:	60b9      	str	r1, [r7, #8]
 8003506:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f003 0307 	and.w	r3, r3, #7
 800350e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	f1c3 0307 	rsb	r3, r3, #7
 8003516:	2b04      	cmp	r3, #4
 8003518:	bf28      	it	cs
 800351a:	2304      	movcs	r3, #4
 800351c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	3304      	adds	r3, #4
 8003522:	2b06      	cmp	r3, #6
 8003524:	d902      	bls.n	800352c <NVIC_EncodePriority+0x30>
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	3b03      	subs	r3, #3
 800352a:	e000      	b.n	800352e <NVIC_EncodePriority+0x32>
 800352c:	2300      	movs	r3, #0
 800352e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003530:	f04f 32ff 	mov.w	r2, #4294967295
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	43da      	mvns	r2, r3
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	401a      	ands	r2, r3
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003544:	f04f 31ff 	mov.w	r1, #4294967295
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	fa01 f303 	lsl.w	r3, r1, r3
 800354e:	43d9      	mvns	r1, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003554:	4313      	orrs	r3, r2
         );
}
 8003556:	4618      	mov	r0, r3
 8003558:	3724      	adds	r7, #36	; 0x24
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr

08003562 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b082      	sub	sp, #8
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f7ff ff4c 	bl	8003408 <__NVIC_SetPriorityGrouping>
}
 8003570:	bf00      	nop
 8003572:	3708      	adds	r7, #8
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}

08003578 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b086      	sub	sp, #24
 800357c:	af00      	add	r7, sp, #0
 800357e:	4603      	mov	r3, r0
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
 8003584:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800358a:	f7ff ff61 	bl	8003450 <__NVIC_GetPriorityGrouping>
 800358e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	68b9      	ldr	r1, [r7, #8]
 8003594:	6978      	ldr	r0, [r7, #20]
 8003596:	f7ff ffb1 	bl	80034fc <NVIC_EncodePriority>
 800359a:	4602      	mov	r2, r0
 800359c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035a0:	4611      	mov	r1, r2
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7ff ff80 	bl	80034a8 <__NVIC_SetPriority>
}
 80035a8:	bf00      	nop
 80035aa:	3718      	adds	r7, #24
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	4603      	mov	r3, r0
 80035b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035be:	4618      	mov	r0, r3
 80035c0:	f7ff ff54 	bl	800346c <__NVIC_EnableIRQ>
}
 80035c4:	bf00      	nop
 80035c6:	3708      	adds	r7, #8
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}

080035cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b087      	sub	sp, #28
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035d6:	2300      	movs	r3, #0
 80035d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035da:	e166      	b.n	80038aa <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	2101      	movs	r1, #1
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	fa01 f303 	lsl.w	r3, r1, r3
 80035e8:	4013      	ands	r3, r2
 80035ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 8158 	beq.w	80038a4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f003 0303 	and.w	r3, r3, #3
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d005      	beq.n	800360c <HAL_GPIO_Init+0x40>
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f003 0303 	and.w	r3, r3, #3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d130      	bne.n	800366e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	2203      	movs	r2, #3
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	43db      	mvns	r3, r3
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4013      	ands	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	68da      	ldr	r2, [r3, #12]
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	4313      	orrs	r3, r2
 8003634:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003642:	2201      	movs	r2, #1
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43db      	mvns	r3, r3
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	4013      	ands	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	091b      	lsrs	r3, r3, #4
 8003658:	f003 0201 	and.w	r2, r3, #1
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	4313      	orrs	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f003 0303 	and.w	r3, r3, #3
 8003676:	2b03      	cmp	r3, #3
 8003678:	d017      	beq.n	80036aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	2203      	movs	r2, #3
 8003686:	fa02 f303 	lsl.w	r3, r2, r3
 800368a:	43db      	mvns	r3, r3
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	4013      	ands	r3, r2
 8003690:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d123      	bne.n	80036fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	08da      	lsrs	r2, r3, #3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3208      	adds	r2, #8
 80036be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f003 0307 	and.w	r3, r3, #7
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	220f      	movs	r2, #15
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	43db      	mvns	r3, r3
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	4013      	ands	r3, r2
 80036d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	691a      	ldr	r2, [r3, #16]
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	f003 0307 	and.w	r3, r3, #7
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	08da      	lsrs	r2, r3, #3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3208      	adds	r2, #8
 80036f8:	6939      	ldr	r1, [r7, #16]
 80036fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	2203      	movs	r2, #3
 800370a:	fa02 f303 	lsl.w	r3, r2, r3
 800370e:	43db      	mvns	r3, r3
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	4013      	ands	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f003 0203 	and.w	r2, r3, #3
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	fa02 f303 	lsl.w	r3, r2, r3
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	4313      	orrs	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800373a:	2b00      	cmp	r3, #0
 800373c:	f000 80b2 	beq.w	80038a4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003740:	4b61      	ldr	r3, [pc, #388]	; (80038c8 <HAL_GPIO_Init+0x2fc>)
 8003742:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003744:	4a60      	ldr	r2, [pc, #384]	; (80038c8 <HAL_GPIO_Init+0x2fc>)
 8003746:	f043 0301 	orr.w	r3, r3, #1
 800374a:	6613      	str	r3, [r2, #96]	; 0x60
 800374c:	4b5e      	ldr	r3, [pc, #376]	; (80038c8 <HAL_GPIO_Init+0x2fc>)
 800374e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003750:	f003 0301 	and.w	r3, r3, #1
 8003754:	60bb      	str	r3, [r7, #8]
 8003756:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003758:	4a5c      	ldr	r2, [pc, #368]	; (80038cc <HAL_GPIO_Init+0x300>)
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	089b      	lsrs	r3, r3, #2
 800375e:	3302      	adds	r3, #2
 8003760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003764:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	f003 0303 	and.w	r3, r3, #3
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	220f      	movs	r2, #15
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	4013      	ands	r3, r2
 800377a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003782:	d02b      	beq.n	80037dc <HAL_GPIO_Init+0x210>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a52      	ldr	r2, [pc, #328]	; (80038d0 <HAL_GPIO_Init+0x304>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d025      	beq.n	80037d8 <HAL_GPIO_Init+0x20c>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a51      	ldr	r2, [pc, #324]	; (80038d4 <HAL_GPIO_Init+0x308>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d01f      	beq.n	80037d4 <HAL_GPIO_Init+0x208>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	4a50      	ldr	r2, [pc, #320]	; (80038d8 <HAL_GPIO_Init+0x30c>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d019      	beq.n	80037d0 <HAL_GPIO_Init+0x204>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4a4f      	ldr	r2, [pc, #316]	; (80038dc <HAL_GPIO_Init+0x310>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d013      	beq.n	80037cc <HAL_GPIO_Init+0x200>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a4e      	ldr	r2, [pc, #312]	; (80038e0 <HAL_GPIO_Init+0x314>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d00d      	beq.n	80037c8 <HAL_GPIO_Init+0x1fc>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	4a4d      	ldr	r2, [pc, #308]	; (80038e4 <HAL_GPIO_Init+0x318>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d007      	beq.n	80037c4 <HAL_GPIO_Init+0x1f8>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4a4c      	ldr	r2, [pc, #304]	; (80038e8 <HAL_GPIO_Init+0x31c>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d101      	bne.n	80037c0 <HAL_GPIO_Init+0x1f4>
 80037bc:	2307      	movs	r3, #7
 80037be:	e00e      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037c0:	2308      	movs	r3, #8
 80037c2:	e00c      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037c4:	2306      	movs	r3, #6
 80037c6:	e00a      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037c8:	2305      	movs	r3, #5
 80037ca:	e008      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037cc:	2304      	movs	r3, #4
 80037ce:	e006      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037d0:	2303      	movs	r3, #3
 80037d2:	e004      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037d4:	2302      	movs	r3, #2
 80037d6:	e002      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037d8:	2301      	movs	r3, #1
 80037da:	e000      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037dc:	2300      	movs	r3, #0
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	f002 0203 	and.w	r2, r2, #3
 80037e4:	0092      	lsls	r2, r2, #2
 80037e6:	4093      	lsls	r3, r2
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80037ee:	4937      	ldr	r1, [pc, #220]	; (80038cc <HAL_GPIO_Init+0x300>)
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	089b      	lsrs	r3, r3, #2
 80037f4:	3302      	adds	r3, #2
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80037fc:	4b3b      	ldr	r3, [pc, #236]	; (80038ec <HAL_GPIO_Init+0x320>)
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	43db      	mvns	r3, r3
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	4013      	ands	r3, r2
 800380a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d003      	beq.n	8003820 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	4313      	orrs	r3, r2
 800381e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003820:	4a32      	ldr	r2, [pc, #200]	; (80038ec <HAL_GPIO_Init+0x320>)
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003826:	4b31      	ldr	r3, [pc, #196]	; (80038ec <HAL_GPIO_Init+0x320>)
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	43db      	mvns	r3, r3
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	4013      	ands	r3, r2
 8003834:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003842:	693a      	ldr	r2, [r7, #16]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	4313      	orrs	r3, r2
 8003848:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800384a:	4a28      	ldr	r2, [pc, #160]	; (80038ec <HAL_GPIO_Init+0x320>)
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003850:	4b26      	ldr	r3, [pc, #152]	; (80038ec <HAL_GPIO_Init+0x320>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	43db      	mvns	r3, r3
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	4013      	ands	r3, r2
 800385e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	4313      	orrs	r3, r2
 8003872:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003874:	4a1d      	ldr	r2, [pc, #116]	; (80038ec <HAL_GPIO_Init+0x320>)
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800387a:	4b1c      	ldr	r3, [pc, #112]	; (80038ec <HAL_GPIO_Init+0x320>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	43db      	mvns	r3, r3
 8003884:	693a      	ldr	r2, [r7, #16]
 8003886:	4013      	ands	r3, r2
 8003888:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	4313      	orrs	r3, r2
 800389c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800389e:	4a13      	ldr	r2, [pc, #76]	; (80038ec <HAL_GPIO_Init+0x320>)
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	3301      	adds	r3, #1
 80038a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	fa22 f303 	lsr.w	r3, r2, r3
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	f47f ae91 	bne.w	80035dc <HAL_GPIO_Init+0x10>
  }
}
 80038ba:	bf00      	nop
 80038bc:	bf00      	nop
 80038be:	371c      	adds	r7, #28
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr
 80038c8:	40021000 	.word	0x40021000
 80038cc:	40010000 	.word	0x40010000
 80038d0:	48000400 	.word	0x48000400
 80038d4:	48000800 	.word	0x48000800
 80038d8:	48000c00 	.word	0x48000c00
 80038dc:	48001000 	.word	0x48001000
 80038e0:	48001400 	.word	0x48001400
 80038e4:	48001800 	.word	0x48001800
 80038e8:	48001c00 	.word	0x48001c00
 80038ec:	40010400 	.word	0x40010400

080038f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	460b      	mov	r3, r1
 80038fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	691a      	ldr	r2, [r3, #16]
 8003900:	887b      	ldrh	r3, [r7, #2]
 8003902:	4013      	ands	r3, r2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d002      	beq.n	800390e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003908:	2301      	movs	r3, #1
 800390a:	73fb      	strb	r3, [r7, #15]
 800390c:	e001      	b.n	8003912 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800390e:	2300      	movs	r3, #0
 8003910:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003912:	7bfb      	ldrb	r3, [r7, #15]
}
 8003914:	4618      	mov	r0, r3
 8003916:	3714      	adds	r7, #20
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	460b      	mov	r3, r1
 800392a:	807b      	strh	r3, [r7, #2]
 800392c:	4613      	mov	r3, r2
 800392e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003930:	787b      	ldrb	r3, [r7, #1]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003936:	887a      	ldrh	r2, [r7, #2]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800393c:	e002      	b.n	8003944 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800393e:	887a      	ldrh	r2, [r7, #2]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003950:	b480      	push	{r7}
 8003952:	b085      	sub	sp, #20
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	460b      	mov	r3, r1
 800395a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003962:	887a      	ldrh	r2, [r7, #2]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	4013      	ands	r3, r2
 8003968:	041a      	lsls	r2, r3, #16
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	43d9      	mvns	r1, r3
 800396e:	887b      	ldrh	r3, [r7, #2]
 8003970:	400b      	ands	r3, r1
 8003972:	431a      	orrs	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	619a      	str	r2, [r3, #24]
}
 8003978:	bf00      	nop
 800397a:	3714      	adds	r7, #20
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003986:	b08f      	sub	sp, #60	; 0x3c
 8003988:	af0a      	add	r7, sp, #40	; 0x28
 800398a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e116      	b.n	8003bc4 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d106      	bne.n	80039b6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f7fe f891 	bl	8001ad8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2203      	movs	r2, #3
 80039ba:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d102      	bne.n	80039d0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f004 f83b 	bl	8007a50 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	603b      	str	r3, [r7, #0]
 80039e0:	687e      	ldr	r6, [r7, #4]
 80039e2:	466d      	mov	r5, sp
 80039e4:	f106 0410 	add.w	r4, r6, #16
 80039e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039f0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80039f4:	e885 0003 	stmia.w	r5, {r0, r1}
 80039f8:	1d33      	adds	r3, r6, #4
 80039fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039fc:	6838      	ldr	r0, [r7, #0]
 80039fe:	f003 fffb 	bl	80079f8 <USB_CoreInit>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d005      	beq.n	8003a14 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e0d7      	b.n	8003bc4 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2100      	movs	r1, #0
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f004 f829 	bl	8007a72 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a20:	2300      	movs	r3, #0
 8003a22:	73fb      	strb	r3, [r7, #15]
 8003a24:	e04a      	b.n	8003abc <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003a26:	7bfa      	ldrb	r2, [r7, #15]
 8003a28:	6879      	ldr	r1, [r7, #4]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	00db      	lsls	r3, r3, #3
 8003a2e:	4413      	add	r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	440b      	add	r3, r1
 8003a34:	333d      	adds	r3, #61	; 0x3d
 8003a36:	2201      	movs	r2, #1
 8003a38:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a3a:	7bfa      	ldrb	r2, [r7, #15]
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	00db      	lsls	r3, r3, #3
 8003a42:	4413      	add	r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	440b      	add	r3, r1
 8003a48:	333c      	adds	r3, #60	; 0x3c
 8003a4a:	7bfa      	ldrb	r2, [r7, #15]
 8003a4c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003a4e:	7bfa      	ldrb	r2, [r7, #15]
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
 8003a52:	b298      	uxth	r0, r3
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	00db      	lsls	r3, r3, #3
 8003a5a:	4413      	add	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	440b      	add	r3, r1
 8003a60:	3344      	adds	r3, #68	; 0x44
 8003a62:	4602      	mov	r2, r0
 8003a64:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a66:	7bfa      	ldrb	r2, [r7, #15]
 8003a68:	6879      	ldr	r1, [r7, #4]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	00db      	lsls	r3, r3, #3
 8003a6e:	4413      	add	r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	440b      	add	r3, r1
 8003a74:	3340      	adds	r3, #64	; 0x40
 8003a76:	2200      	movs	r2, #0
 8003a78:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a7a:	7bfa      	ldrb	r2, [r7, #15]
 8003a7c:	6879      	ldr	r1, [r7, #4]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	00db      	lsls	r3, r3, #3
 8003a82:	4413      	add	r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	440b      	add	r3, r1
 8003a88:	3348      	adds	r3, #72	; 0x48
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003a8e:	7bfa      	ldrb	r2, [r7, #15]
 8003a90:	6879      	ldr	r1, [r7, #4]
 8003a92:	4613      	mov	r3, r2
 8003a94:	00db      	lsls	r3, r3, #3
 8003a96:	4413      	add	r3, r2
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	440b      	add	r3, r1
 8003a9c:	334c      	adds	r3, #76	; 0x4c
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003aa2:	7bfa      	ldrb	r2, [r7, #15]
 8003aa4:	6879      	ldr	r1, [r7, #4]
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	00db      	lsls	r3, r3, #3
 8003aaa:	4413      	add	r3, r2
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	440b      	add	r3, r1
 8003ab0:	3354      	adds	r3, #84	; 0x54
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ab6:	7bfb      	ldrb	r3, [r7, #15]
 8003ab8:	3301      	adds	r3, #1
 8003aba:	73fb      	strb	r3, [r7, #15]
 8003abc:	7bfa      	ldrb	r2, [r7, #15]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d3af      	bcc.n	8003a26 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	73fb      	strb	r3, [r7, #15]
 8003aca:	e044      	b.n	8003b56 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003acc:	7bfa      	ldrb	r2, [r7, #15]
 8003ace:	6879      	ldr	r1, [r7, #4]
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	00db      	lsls	r3, r3, #3
 8003ad4:	4413      	add	r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	440b      	add	r3, r1
 8003ada:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003ade:	2200      	movs	r2, #0
 8003ae0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003ae2:	7bfa      	ldrb	r2, [r7, #15]
 8003ae4:	6879      	ldr	r1, [r7, #4]
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	00db      	lsls	r3, r3, #3
 8003aea:	4413      	add	r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	440b      	add	r3, r1
 8003af0:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003af4:	7bfa      	ldrb	r2, [r7, #15]
 8003af6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003af8:	7bfa      	ldrb	r2, [r7, #15]
 8003afa:	6879      	ldr	r1, [r7, #4]
 8003afc:	4613      	mov	r3, r2
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	4413      	add	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	440b      	add	r3, r1
 8003b06:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003b0e:	7bfa      	ldrb	r2, [r7, #15]
 8003b10:	6879      	ldr	r1, [r7, #4]
 8003b12:	4613      	mov	r3, r2
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	4413      	add	r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003b24:	7bfa      	ldrb	r2, [r7, #15]
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	00db      	lsls	r3, r3, #3
 8003b2c:	4413      	add	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	440b      	add	r3, r1
 8003b32:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003b36:	2200      	movs	r2, #0
 8003b38:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b3a:	7bfa      	ldrb	r2, [r7, #15]
 8003b3c:	6879      	ldr	r1, [r7, #4]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	00db      	lsls	r3, r3, #3
 8003b42:	4413      	add	r3, r2
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	440b      	add	r3, r1
 8003b48:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b50:	7bfb      	ldrb	r3, [r7, #15]
 8003b52:	3301      	adds	r3, #1
 8003b54:	73fb      	strb	r3, [r7, #15]
 8003b56:	7bfa      	ldrb	r2, [r7, #15]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d3b5      	bcc.n	8003acc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	603b      	str	r3, [r7, #0]
 8003b66:	687e      	ldr	r6, [r7, #4]
 8003b68:	466d      	mov	r5, sp
 8003b6a:	f106 0410 	add.w	r4, r6, #16
 8003b6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b76:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003b7a:	e885 0003 	stmia.w	r5, {r0, r1}
 8003b7e:	1d33      	adds	r3, r6, #4
 8003b80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b82:	6838      	ldr	r0, [r7, #0]
 8003b84:	f003 ffc2 	bl	8007b0c <USB_DevInit>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d005      	beq.n	8003b9a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2202      	movs	r2, #2
 8003b92:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e014      	b.n	8003bc4 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d102      	bne.n	8003bb8 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 f80a 	bl	8003bcc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f004 f96e 	bl	8007e9e <USB_DevDisconnect>

  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3714      	adds	r7, #20
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003bcc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b085      	sub	sp, #20
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bfe:	f043 0303 	orr.w	r3, r3, #3
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3714      	adds	r7, #20
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003c14:	b480      	push	{r7}
 8003c16:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c18:	4b05      	ldr	r3, [pc, #20]	; (8003c30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a04      	ldr	r2, [pc, #16]	; (8003c30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c22:	6013      	str	r3, [r2, #0]
}
 8003c24:	bf00      	nop
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	40007000 	.word	0x40007000

08003c34 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c38:	4b0d      	ldr	r3, [pc, #52]	; (8003c70 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c44:	d102      	bne.n	8003c4c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003c46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c4a:	e00b      	b.n	8003c64 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003c4c:	4b08      	ldr	r3, [pc, #32]	; (8003c70 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c5a:	d102      	bne.n	8003c62 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003c5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c60:	e000      	b.n	8003c64 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003c62:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	40007000 	.word	0x40007000

08003c74 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d141      	bne.n	8003d06 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c82:	4b4b      	ldr	r3, [pc, #300]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c8e:	d131      	bne.n	8003cf4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c90:	4b47      	ldr	r3, [pc, #284]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c96:	4a46      	ldr	r2, [pc, #280]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c9c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ca0:	4b43      	ldr	r3, [pc, #268]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ca8:	4a41      	ldr	r2, [pc, #260]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003caa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003cae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003cb0:	4b40      	ldr	r3, [pc, #256]	; (8003db4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2232      	movs	r2, #50	; 0x32
 8003cb6:	fb02 f303 	mul.w	r3, r2, r3
 8003cba:	4a3f      	ldr	r2, [pc, #252]	; (8003db8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc0:	0c9b      	lsrs	r3, r3, #18
 8003cc2:	3301      	adds	r3, #1
 8003cc4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cc6:	e002      	b.n	8003cce <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cce:	4b38      	ldr	r3, [pc, #224]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cda:	d102      	bne.n	8003ce2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1f2      	bne.n	8003cc8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ce2:	4b33      	ldr	r3, [pc, #204]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cee:	d158      	bne.n	8003da2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e057      	b.n	8003da4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003cf4:	4b2e      	ldr	r3, [pc, #184]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cfa:	4a2d      	ldr	r2, [pc, #180]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d00:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003d04:	e04d      	b.n	8003da2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d0c:	d141      	bne.n	8003d92 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d0e:	4b28      	ldr	r3, [pc, #160]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003d16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d1a:	d131      	bne.n	8003d80 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d1c:	4b24      	ldr	r3, [pc, #144]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d22:	4a23      	ldr	r2, [pc, #140]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d28:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d2c:	4b20      	ldr	r3, [pc, #128]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003d34:	4a1e      	ldr	r2, [pc, #120]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d3a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003d3c:	4b1d      	ldr	r3, [pc, #116]	; (8003db4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2232      	movs	r2, #50	; 0x32
 8003d42:	fb02 f303 	mul.w	r3, r2, r3
 8003d46:	4a1c      	ldr	r2, [pc, #112]	; (8003db8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d48:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4c:	0c9b      	lsrs	r3, r3, #18
 8003d4e:	3301      	adds	r3, #1
 8003d50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d52:	e002      	b.n	8003d5a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	3b01      	subs	r3, #1
 8003d58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d5a:	4b15      	ldr	r3, [pc, #84]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d66:	d102      	bne.n	8003d6e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d1f2      	bne.n	8003d54 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d6e:	4b10      	ldr	r3, [pc, #64]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d70:	695b      	ldr	r3, [r3, #20]
 8003d72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d7a:	d112      	bne.n	8003da2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e011      	b.n	8003da4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d80:	4b0b      	ldr	r3, [pc, #44]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d86:	4a0a      	ldr	r2, [pc, #40]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d8c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003d90:	e007      	b.n	8003da2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d92:	4b07      	ldr	r3, [pc, #28]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003d9a:	4a05      	ldr	r2, [pc, #20]	; (8003db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d9c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003da0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003da2:	2300      	movs	r3, #0
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3714      	adds	r7, #20
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	40007000 	.word	0x40007000
 8003db4:	20000000 	.word	0x20000000
 8003db8:	431bde83 	.word	0x431bde83

08003dbc <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003dc0:	4b05      	ldr	r3, [pc, #20]	; (8003dd8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	4a04      	ldr	r2, [pc, #16]	; (8003dd8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003dc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dca:	6053      	str	r3, [r2, #4]
}
 8003dcc:	bf00      	nop
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	40007000 	.word	0x40007000

08003ddc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003de0:	4b05      	ldr	r3, [pc, #20]	; (8003df8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	4a04      	ldr	r2, [pc, #16]	; (8003df8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003de6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003dea:	6053      	str	r3, [r2, #4]
}
 8003dec:	bf00      	nop
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	40007000 	.word	0x40007000

08003dfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b08a      	sub	sp, #40	; 0x28
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d102      	bne.n	8003e10 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	f000 bc68 	b.w	80046e0 <HAL_RCC_OscConfig+0x8e4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e10:	4b97      	ldr	r3, [pc, #604]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	f003 030c 	and.w	r3, r3, #12
 8003e18:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e1a:	4b95      	ldr	r3, [pc, #596]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	f003 0303 	and.w	r3, r3, #3
 8003e22:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0310 	and.w	r3, r3, #16
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 80e6 	beq.w	8003ffe <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e32:	6a3b      	ldr	r3, [r7, #32]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d007      	beq.n	8003e48 <HAL_RCC_OscConfig+0x4c>
 8003e38:	6a3b      	ldr	r3, [r7, #32]
 8003e3a:	2b0c      	cmp	r3, #12
 8003e3c:	f040 808d 	bne.w	8003f5a <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	f040 8089 	bne.w	8003f5a <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e48:	4b89      	ldr	r3, [pc, #548]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d006      	beq.n	8003e62 <HAL_RCC_OscConfig+0x66>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	69db      	ldr	r3, [r3, #28]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d102      	bne.n	8003e62 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	f000 bc3f 	b.w	80046e0 <HAL_RCC_OscConfig+0x8e4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e66:	4b82      	ldr	r3, [pc, #520]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0308 	and.w	r3, r3, #8
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d004      	beq.n	8003e7c <HAL_RCC_OscConfig+0x80>
 8003e72:	4b7f      	ldr	r3, [pc, #508]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e7a:	e005      	b.n	8003e88 <HAL_RCC_OscConfig+0x8c>
 8003e7c:	4b7c      	ldr	r3, [pc, #496]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003e7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e82:	091b      	lsrs	r3, r3, #4
 8003e84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d224      	bcs.n	8003ed6 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e90:	4618      	mov	r0, r3
 8003e92:	f000 fe5f 	bl	8004b54 <RCC_SetFlashLatencyFromMSIRange>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d002      	beq.n	8003ea2 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	f000 bc1f 	b.w	80046e0 <HAL_RCC_OscConfig+0x8e4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ea2:	4b73      	ldr	r3, [pc, #460]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a72      	ldr	r2, [pc, #456]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003ea8:	f043 0308 	orr.w	r3, r3, #8
 8003eac:	6013      	str	r3, [r2, #0]
 8003eae:	4b70      	ldr	r3, [pc, #448]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eba:	496d      	ldr	r1, [pc, #436]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ec0:	4b6b      	ldr	r3, [pc, #428]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a1b      	ldr	r3, [r3, #32]
 8003ecc:	021b      	lsls	r3, r3, #8
 8003ece:	4968      	ldr	r1, [pc, #416]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	604b      	str	r3, [r1, #4]
 8003ed4:	e025      	b.n	8003f22 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ed6:	4b66      	ldr	r3, [pc, #408]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a65      	ldr	r2, [pc, #404]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003edc:	f043 0308 	orr.w	r3, r3, #8
 8003ee0:	6013      	str	r3, [r2, #0]
 8003ee2:	4b63      	ldr	r3, [pc, #396]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eee:	4960      	ldr	r1, [pc, #384]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ef4:	4b5e      	ldr	r3, [pc, #376]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a1b      	ldr	r3, [r3, #32]
 8003f00:	021b      	lsls	r3, r3, #8
 8003f02:	495b      	ldr	r1, [pc, #364]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f08:	6a3b      	ldr	r3, [r7, #32]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d109      	bne.n	8003f22 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f12:	4618      	mov	r0, r3
 8003f14:	f000 fe1e 	bl	8004b54 <RCC_SetFlashLatencyFromMSIRange>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e3de      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f22:	f000 fd21 	bl	8004968 <HAL_RCC_GetSysClockFreq>
 8003f26:	4602      	mov	r2, r0
 8003f28:	4b51      	ldr	r3, [pc, #324]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	091b      	lsrs	r3, r3, #4
 8003f2e:	f003 030f 	and.w	r3, r3, #15
 8003f32:	4950      	ldr	r1, [pc, #320]	; (8004074 <HAL_RCC_OscConfig+0x278>)
 8003f34:	5ccb      	ldrb	r3, [r1, r3]
 8003f36:	f003 031f 	and.w	r3, r3, #31
 8003f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f3e:	4a4e      	ldr	r2, [pc, #312]	; (8004078 <HAL_RCC_OscConfig+0x27c>)
 8003f40:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003f42:	4b4e      	ldr	r3, [pc, #312]	; (800407c <HAL_RCC_OscConfig+0x280>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7fd fe32 	bl	8001bb0 <HAL_InitTick>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8003f50:	7dfb      	ldrb	r3, [r7, #23]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d052      	beq.n	8003ffc <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8003f56:	7dfb      	ldrb	r3, [r7, #23]
 8003f58:	e3c2      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	69db      	ldr	r3, [r3, #28]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d032      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f62:	4b43      	ldr	r3, [pc, #268]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a42      	ldr	r2, [pc, #264]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003f68:	f043 0301 	orr.w	r3, r3, #1
 8003f6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f6e:	f7fd ffe7 	bl	8001f40 <HAL_GetTick>
 8003f72:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f74:	e008      	b.n	8003f88 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f76:	f7fd ffe3 	bl	8001f40 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d901      	bls.n	8003f88 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e3ab      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f88:	4b39      	ldr	r3, [pc, #228]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0302 	and.w	r3, r3, #2
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d0f0      	beq.n	8003f76 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f94:	4b36      	ldr	r3, [pc, #216]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a35      	ldr	r2, [pc, #212]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003f9a:	f043 0308 	orr.w	r3, r3, #8
 8003f9e:	6013      	str	r3, [r2, #0]
 8003fa0:	4b33      	ldr	r3, [pc, #204]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fac:	4930      	ldr	r1, [pc, #192]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003fb2:	4b2f      	ldr	r3, [pc, #188]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	021b      	lsls	r3, r3, #8
 8003fc0:	492b      	ldr	r1, [pc, #172]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	604b      	str	r3, [r1, #4]
 8003fc6:	e01a      	b.n	8003ffe <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003fc8:	4b29      	ldr	r3, [pc, #164]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a28      	ldr	r2, [pc, #160]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003fce:	f023 0301 	bic.w	r3, r3, #1
 8003fd2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003fd4:	f7fd ffb4 	bl	8001f40 <HAL_GetTick>
 8003fd8:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003fda:	e008      	b.n	8003fee <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fdc:	f7fd ffb0 	bl	8001f40 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d901      	bls.n	8003fee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e378      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003fee:	4b20      	ldr	r3, [pc, #128]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1f0      	bne.n	8003fdc <HAL_RCC_OscConfig+0x1e0>
 8003ffa:	e000      	b.n	8003ffe <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ffc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0301 	and.w	r3, r3, #1
 8004006:	2b00      	cmp	r3, #0
 8004008:	d073      	beq.n	80040f2 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800400a:	6a3b      	ldr	r3, [r7, #32]
 800400c:	2b08      	cmp	r3, #8
 800400e:	d005      	beq.n	800401c <HAL_RCC_OscConfig+0x220>
 8004010:	6a3b      	ldr	r3, [r7, #32]
 8004012:	2b0c      	cmp	r3, #12
 8004014:	d10e      	bne.n	8004034 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	2b03      	cmp	r3, #3
 800401a:	d10b      	bne.n	8004034 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800401c:	4b14      	ldr	r3, [pc, #80]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d063      	beq.n	80040f0 <HAL_RCC_OscConfig+0x2f4>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d15f      	bne.n	80040f0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e355      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800403c:	d106      	bne.n	800404c <HAL_RCC_OscConfig+0x250>
 800403e:	4b0c      	ldr	r3, [pc, #48]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a0b      	ldr	r2, [pc, #44]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8004044:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004048:	6013      	str	r3, [r2, #0]
 800404a:	e025      	b.n	8004098 <HAL_RCC_OscConfig+0x29c>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004054:	d114      	bne.n	8004080 <HAL_RCC_OscConfig+0x284>
 8004056:	4b06      	ldr	r3, [pc, #24]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a05      	ldr	r2, [pc, #20]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 800405c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004060:	6013      	str	r3, [r2, #0]
 8004062:	4b03      	ldr	r3, [pc, #12]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a02      	ldr	r2, [pc, #8]	; (8004070 <HAL_RCC_OscConfig+0x274>)
 8004068:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	e013      	b.n	8004098 <HAL_RCC_OscConfig+0x29c>
 8004070:	40021000 	.word	0x40021000
 8004074:	0800ecc4 	.word	0x0800ecc4
 8004078:	20000000 	.word	0x20000000
 800407c:	20000004 	.word	0x20000004
 8004080:	4b8f      	ldr	r3, [pc, #572]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a8e      	ldr	r2, [pc, #568]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004086:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800408a:	6013      	str	r3, [r2, #0]
 800408c:	4b8c      	ldr	r3, [pc, #560]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a8b      	ldr	r2, [pc, #556]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004092:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004096:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d013      	beq.n	80040c8 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a0:	f7fd ff4e 	bl	8001f40 <HAL_GetTick>
 80040a4:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040a6:	e008      	b.n	80040ba <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040a8:	f7fd ff4a 	bl	8001f40 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b64      	cmp	r3, #100	; 0x64
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e312      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040ba:	4b81      	ldr	r3, [pc, #516]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d0f0      	beq.n	80040a8 <HAL_RCC_OscConfig+0x2ac>
 80040c6:	e014      	b.n	80040f2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c8:	f7fd ff3a 	bl	8001f40 <HAL_GetTick>
 80040cc:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040ce:	e008      	b.n	80040e2 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040d0:	f7fd ff36 	bl	8001f40 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	2b64      	cmp	r3, #100	; 0x64
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e2fe      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040e2:	4b77      	ldr	r3, [pc, #476]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1f0      	bne.n	80040d0 <HAL_RCC_OscConfig+0x2d4>
 80040ee:	e000      	b.n	80040f2 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0302 	and.w	r3, r3, #2
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d060      	beq.n	80041c0 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80040fe:	6a3b      	ldr	r3, [r7, #32]
 8004100:	2b04      	cmp	r3, #4
 8004102:	d005      	beq.n	8004110 <HAL_RCC_OscConfig+0x314>
 8004104:	6a3b      	ldr	r3, [r7, #32]
 8004106:	2b0c      	cmp	r3, #12
 8004108:	d119      	bne.n	800413e <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	2b02      	cmp	r3, #2
 800410e:	d116      	bne.n	800413e <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004110:	4b6b      	ldr	r3, [pc, #428]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004118:	2b00      	cmp	r3, #0
 800411a:	d005      	beq.n	8004128 <HAL_RCC_OscConfig+0x32c>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d101      	bne.n	8004128 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e2db      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004128:	4b65      	ldr	r3, [pc, #404]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	061b      	lsls	r3, r3, #24
 8004136:	4962      	ldr	r1, [pc, #392]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004138:	4313      	orrs	r3, r2
 800413a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800413c:	e040      	b.n	80041c0 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d023      	beq.n	800418e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004146:	4b5e      	ldr	r3, [pc, #376]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a5d      	ldr	r2, [pc, #372]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 800414c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004150:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004152:	f7fd fef5 	bl	8001f40 <HAL_GetTick>
 8004156:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004158:	e008      	b.n	800416c <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800415a:	f7fd fef1 	bl	8001f40 <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e2b9      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800416c:	4b54      	ldr	r3, [pc, #336]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0f0      	beq.n	800415a <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004178:	4b51      	ldr	r3, [pc, #324]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	061b      	lsls	r3, r3, #24
 8004186:	494e      	ldr	r1, [pc, #312]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004188:	4313      	orrs	r3, r2
 800418a:	604b      	str	r3, [r1, #4]
 800418c:	e018      	b.n	80041c0 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800418e:	4b4c      	ldr	r3, [pc, #304]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a4b      	ldr	r2, [pc, #300]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004194:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004198:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419a:	f7fd fed1 	bl	8001f40 <HAL_GetTick>
 800419e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041a0:	e008      	b.n	80041b4 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041a2:	f7fd fecd 	bl	8001f40 <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e295      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041b4:	4b42      	ldr	r3, [pc, #264]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1f0      	bne.n	80041a2 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0308 	and.w	r3, r3, #8
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	f000 8082 	beq.w	80042d2 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d05f      	beq.n	8004296 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 80041d6:	4b3a      	ldr	r3, [pc, #232]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 80041d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041dc:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699a      	ldr	r2, [r3, #24]
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	f003 0310 	and.w	r3, r3, #16
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d037      	beq.n	800425c <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d006      	beq.n	8004204 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d101      	bne.n	8004204 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e26d      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	2b00      	cmp	r3, #0
 800420c:	d01b      	beq.n	8004246 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 800420e:	4b2c      	ldr	r3, [pc, #176]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004210:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004214:	4a2a      	ldr	r2, [pc, #168]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004216:	f023 0301 	bic.w	r3, r3, #1
 800421a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800421e:	f7fd fe8f 	bl	8001f40 <HAL_GetTick>
 8004222:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004224:	e008      	b.n	8004238 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004226:	f7fd fe8b 	bl	8001f40 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	2b11      	cmp	r3, #17
 8004232:	d901      	bls.n	8004238 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e253      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004238:	4b21      	ldr	r3, [pc, #132]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 800423a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1ef      	bne.n	8004226 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8004246:	4b1e      	ldr	r3, [pc, #120]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004248:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800424c:	f023 0210 	bic.w	r2, r3, #16
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	491a      	ldr	r1, [pc, #104]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004256:	4313      	orrs	r3, r2
 8004258:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800425c:	4b18      	ldr	r3, [pc, #96]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 800425e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004262:	4a17      	ldr	r2, [pc, #92]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004264:	f043 0301 	orr.w	r3, r3, #1
 8004268:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800426c:	f7fd fe68 	bl	8001f40 <HAL_GetTick>
 8004270:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004274:	f7fd fe64 	bl	8001f40 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b11      	cmp	r3, #17
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e22c      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004286:	4b0e      	ldr	r3, [pc, #56]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004288:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d0ef      	beq.n	8004274 <HAL_RCC_OscConfig+0x478>
 8004294:	e01d      	b.n	80042d2 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004296:	4b0a      	ldr	r3, [pc, #40]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 8004298:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800429c:	4a08      	ldr	r2, [pc, #32]	; (80042c0 <HAL_RCC_OscConfig+0x4c4>)
 800429e:	f023 0301 	bic.w	r3, r3, #1
 80042a2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042a6:	f7fd fe4b 	bl	8001f40 <HAL_GetTick>
 80042aa:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042ac:	e00a      	b.n	80042c4 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042ae:	f7fd fe47 	bl	8001f40 <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	2b11      	cmp	r3, #17
 80042ba:	d903      	bls.n	80042c4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e20f      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
 80042c0:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042c4:	4b83      	ldr	r3, [pc, #524]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80042c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d1ed      	bne.n	80042ae <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0304 	and.w	r3, r3, #4
 80042da:	2b00      	cmp	r3, #0
 80042dc:	f000 80bd 	beq.w	800445a <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042e0:	2300      	movs	r3, #0
 80042e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80042e6:	4b7b      	ldr	r3, [pc, #492]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80042e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d10e      	bne.n	8004310 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042f2:	4b78      	ldr	r3, [pc, #480]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80042f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042f6:	4a77      	ldr	r2, [pc, #476]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80042f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042fc:	6593      	str	r3, [r2, #88]	; 0x58
 80042fe:	4b75      	ldr	r3, [pc, #468]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 8004300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004306:	60fb      	str	r3, [r7, #12]
 8004308:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800430a:	2301      	movs	r3, #1
 800430c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004310:	4b71      	ldr	r3, [pc, #452]	; (80044d8 <HAL_RCC_OscConfig+0x6dc>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004318:	2b00      	cmp	r3, #0
 800431a:	d118      	bne.n	800434e <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800431c:	4b6e      	ldr	r3, [pc, #440]	; (80044d8 <HAL_RCC_OscConfig+0x6dc>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a6d      	ldr	r2, [pc, #436]	; (80044d8 <HAL_RCC_OscConfig+0x6dc>)
 8004322:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004326:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004328:	f7fd fe0a 	bl	8001f40 <HAL_GetTick>
 800432c:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800432e:	e008      	b.n	8004342 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004330:	f7fd fe06 	bl	8001f40 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	2b02      	cmp	r3, #2
 800433c:	d901      	bls.n	8004342 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e1ce      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004342:	4b65      	ldr	r3, [pc, #404]	; (80044d8 <HAL_RCC_OscConfig+0x6dc>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800434a:	2b00      	cmp	r3, #0
 800434c:	d0f0      	beq.n	8004330 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b00      	cmp	r3, #0
 8004358:	d02c      	beq.n	80043b4 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 800435a:	4b5e      	ldr	r3, [pc, #376]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 800435c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004360:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800436c:	4959      	ldr	r1, [pc, #356]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 800436e:	4313      	orrs	r3, r2
 8004370:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	f003 0304 	and.w	r3, r3, #4
 800437c:	2b00      	cmp	r3, #0
 800437e:	d010      	beq.n	80043a2 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004380:	4b54      	ldr	r3, [pc, #336]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 8004382:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004386:	4a53      	ldr	r2, [pc, #332]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 8004388:	f043 0304 	orr.w	r3, r3, #4
 800438c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004390:	4b50      	ldr	r3, [pc, #320]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 8004392:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004396:	4a4f      	ldr	r2, [pc, #316]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 8004398:	f043 0301 	orr.w	r3, r3, #1
 800439c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043a0:	e018      	b.n	80043d4 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80043a2:	4b4c      	ldr	r3, [pc, #304]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80043a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043a8:	4a4a      	ldr	r2, [pc, #296]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80043aa:	f043 0301 	orr.w	r3, r3, #1
 80043ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043b2:	e00f      	b.n	80043d4 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80043b4:	4b47      	ldr	r3, [pc, #284]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80043b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ba:	4a46      	ldr	r2, [pc, #280]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80043bc:	f023 0301 	bic.w	r3, r3, #1
 80043c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80043c4:	4b43      	ldr	r3, [pc, #268]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80043c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ca:	4a42      	ldr	r2, [pc, #264]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80043cc:	f023 0304 	bic.w	r3, r3, #4
 80043d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d016      	beq.n	800440a <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043dc:	f7fd fdb0 	bl	8001f40 <HAL_GetTick>
 80043e0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043e2:	e00a      	b.n	80043fa <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043e4:	f7fd fdac 	bl	8001f40 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e172      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043fa:	4b36      	ldr	r3, [pc, #216]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80043fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004400:	f003 0302 	and.w	r3, r3, #2
 8004404:	2b00      	cmp	r3, #0
 8004406:	d0ed      	beq.n	80043e4 <HAL_RCC_OscConfig+0x5e8>
 8004408:	e01d      	b.n	8004446 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800440a:	f7fd fd99 	bl	8001f40 <HAL_GetTick>
 800440e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004410:	e00a      	b.n	8004428 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004412:	f7fd fd95 	bl	8001f40 <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004420:	4293      	cmp	r3, r2
 8004422:	d901      	bls.n	8004428 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8004424:	2303      	movs	r3, #3
 8004426:	e15b      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004428:	4b2a      	ldr	r3, [pc, #168]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 800442a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	2b00      	cmp	r3, #0
 8004434:	d1ed      	bne.n	8004412 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8004436:	4b27      	ldr	r3, [pc, #156]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 8004438:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800443c:	4a25      	ldr	r2, [pc, #148]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 800443e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004442:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004446:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800444a:	2b01      	cmp	r3, #1
 800444c:	d105      	bne.n	800445a <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800444e:	4b21      	ldr	r3, [pc, #132]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 8004450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004452:	4a20      	ldr	r2, [pc, #128]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 8004454:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004458:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0320 	and.w	r3, r3, #32
 8004462:	2b00      	cmp	r3, #0
 8004464:	d041      	beq.n	80044ea <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800446a:	2b00      	cmp	r3, #0
 800446c:	d01c      	beq.n	80044a8 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800446e:	4b19      	ldr	r3, [pc, #100]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 8004470:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004474:	4a17      	ldr	r2, [pc, #92]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 8004476:	f043 0301 	orr.w	r3, r3, #1
 800447a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800447e:	f7fd fd5f 	bl	8001f40 <HAL_GetTick>
 8004482:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004484:	e008      	b.n	8004498 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004486:	f7fd fd5b 	bl	8001f40 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	2b02      	cmp	r3, #2
 8004492:	d901      	bls.n	8004498 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e123      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004498:	4b0e      	ldr	r3, [pc, #56]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 800449a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800449e:	f003 0302 	and.w	r3, r3, #2
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d0ef      	beq.n	8004486 <HAL_RCC_OscConfig+0x68a>
 80044a6:	e020      	b.n	80044ea <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80044a8:	4b0a      	ldr	r3, [pc, #40]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80044aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80044ae:	4a09      	ldr	r2, [pc, #36]	; (80044d4 <HAL_RCC_OscConfig+0x6d8>)
 80044b0:	f023 0301 	bic.w	r3, r3, #1
 80044b4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044b8:	f7fd fd42 	bl	8001f40 <HAL_GetTick>
 80044bc:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044be:	e00d      	b.n	80044dc <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044c0:	f7fd fd3e 	bl	8001f40 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d906      	bls.n	80044dc <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e106      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
 80044d2:	bf00      	nop
 80044d4:	40021000 	.word	0x40021000
 80044d8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044dc:	4b82      	ldr	r3, [pc, #520]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 80044de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1ea      	bne.n	80044c0 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	f000 80f5 	beq.w	80046de <HAL_RCC_OscConfig+0x8e2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	f040 80cb 	bne.w	8004694 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80044fe:	4b7a      	ldr	r3, [pc, #488]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	f003 0203 	and.w	r2, r3, #3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450e:	429a      	cmp	r2, r3
 8004510:	d12c      	bne.n	800456c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800451c:	3b01      	subs	r3, #1
 800451e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004520:	429a      	cmp	r2, r3
 8004522:	d123      	bne.n	800456c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800452e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004530:	429a      	cmp	r2, r3
 8004532:	d11b      	bne.n	800456c <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800453e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004540:	429a      	cmp	r2, r3
 8004542:	d113      	bne.n	800456c <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454e:	085b      	lsrs	r3, r3, #1
 8004550:	3b01      	subs	r3, #1
 8004552:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004554:	429a      	cmp	r2, r3
 8004556:	d109      	bne.n	800456c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004562:	085b      	lsrs	r3, r3, #1
 8004564:	3b01      	subs	r3, #1
 8004566:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004568:	429a      	cmp	r2, r3
 800456a:	d06d      	beq.n	8004648 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800456c:	6a3b      	ldr	r3, [r7, #32]
 800456e:	2b0c      	cmp	r3, #12
 8004570:	d068      	beq.n	8004644 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004572:	4b5d      	ldr	r3, [pc, #372]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d105      	bne.n	800458a <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800457e:	4b5a      	ldr	r3, [pc, #360]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d001      	beq.n	800458e <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e0a8      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800458e:	4b56      	ldr	r3, [pc, #344]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a55      	ldr	r2, [pc, #340]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004594:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004598:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800459a:	f7fd fcd1 	bl	8001f40 <HAL_GetTick>
 800459e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045a0:	e008      	b.n	80045b4 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045a2:	f7fd fccd 	bl	8001f40 <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d901      	bls.n	80045b4 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e095      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045b4:	4b4c      	ldr	r3, [pc, #304]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d1f0      	bne.n	80045a2 <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045c0:	4b49      	ldr	r3, [pc, #292]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 80045c2:	68da      	ldr	r2, [r3, #12]
 80045c4:	4b49      	ldr	r3, [pc, #292]	; (80046ec <HAL_RCC_OscConfig+0x8f0>)
 80045c6:	4013      	ands	r3, r2
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80045d0:	3a01      	subs	r2, #1
 80045d2:	0112      	lsls	r2, r2, #4
 80045d4:	4311      	orrs	r1, r2
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80045da:	0212      	lsls	r2, r2, #8
 80045dc:	4311      	orrs	r1, r2
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80045e2:	0852      	lsrs	r2, r2, #1
 80045e4:	3a01      	subs	r2, #1
 80045e6:	0552      	lsls	r2, r2, #21
 80045e8:	4311      	orrs	r1, r2
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80045ee:	0852      	lsrs	r2, r2, #1
 80045f0:	3a01      	subs	r2, #1
 80045f2:	0652      	lsls	r2, r2, #25
 80045f4:	4311      	orrs	r1, r2
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80045fa:	06d2      	lsls	r2, r2, #27
 80045fc:	430a      	orrs	r2, r1
 80045fe:	493a      	ldr	r1, [pc, #232]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004600:	4313      	orrs	r3, r2
 8004602:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004604:	4b38      	ldr	r3, [pc, #224]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a37      	ldr	r2, [pc, #220]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 800460a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800460e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004610:	4b35      	ldr	r3, [pc, #212]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	4a34      	ldr	r2, [pc, #208]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004616:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800461a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800461c:	f7fd fc90 	bl	8001f40 <HAL_GetTick>
 8004620:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004622:	e008      	b.n	8004636 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004624:	f7fd fc8c 	bl	8001f40 <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	2b02      	cmp	r3, #2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e054      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004636:	4b2c      	ldr	r3, [pc, #176]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d0f0      	beq.n	8004624 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004642:	e04c      	b.n	80046de <HAL_RCC_OscConfig+0x8e2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e04b      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004648:	4b27      	ldr	r3, [pc, #156]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d144      	bne.n	80046de <HAL_RCC_OscConfig+0x8e2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004654:	4b24      	ldr	r3, [pc, #144]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a23      	ldr	r2, [pc, #140]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 800465a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800465e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004660:	4b21      	ldr	r3, [pc, #132]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	4a20      	ldr	r2, [pc, #128]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004666:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800466a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800466c:	f7fd fc68 	bl	8001f40 <HAL_GetTick>
 8004670:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004672:	e008      	b.n	8004686 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004674:	f7fd fc64 	bl	8001f40 <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b02      	cmp	r3, #2
 8004680:	d901      	bls.n	8004686 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e02c      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004686:	4b18      	ldr	r3, [pc, #96]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d0f0      	beq.n	8004674 <HAL_RCC_OscConfig+0x878>
 8004692:	e024      	b.n	80046de <HAL_RCC_OscConfig+0x8e2>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004694:	6a3b      	ldr	r3, [r7, #32]
 8004696:	2b0c      	cmp	r3, #12
 8004698:	d01f      	beq.n	80046da <HAL_RCC_OscConfig+0x8de>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800469a:	4b13      	ldr	r3, [pc, #76]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a12      	ldr	r2, [pc, #72]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 80046a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a6:	f7fd fc4b 	bl	8001f40 <HAL_GetTick>
 80046aa:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046ac:	e008      	b.n	80046c0 <HAL_RCC_OscConfig+0x8c4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046ae:	f7fd fc47 	bl	8001f40 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x8c4>
          {
            return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e00f      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046c0:	4b09      	ldr	r3, [pc, #36]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1f0      	bne.n	80046ae <HAL_RCC_OscConfig+0x8b2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80046cc:	4b06      	ldr	r3, [pc, #24]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 80046ce:	68da      	ldr	r2, [r3, #12]
 80046d0:	4905      	ldr	r1, [pc, #20]	; (80046e8 <HAL_RCC_OscConfig+0x8ec>)
 80046d2:	4b07      	ldr	r3, [pc, #28]	; (80046f0 <HAL_RCC_OscConfig+0x8f4>)
 80046d4:	4013      	ands	r3, r2
 80046d6:	60cb      	str	r3, [r1, #12]
 80046d8:	e001      	b.n	80046de <HAL_RCC_OscConfig+0x8e2>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e000      	b.n	80046e0 <HAL_RCC_OscConfig+0x8e4>
      }
    }
  }
  return HAL_OK;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3728      	adds	r7, #40	; 0x28
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	40021000 	.word	0x40021000
 80046ec:	019d800c 	.word	0x019d800c
 80046f0:	feeefffc 	.word	0xfeeefffc

080046f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b086      	sub	sp, #24
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80046fe:	2300      	movs	r3, #0
 8004700:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d101      	bne.n	800470c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e11d      	b.n	8004948 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800470c:	4b90      	ldr	r3, [pc, #576]	; (8004950 <HAL_RCC_ClockConfig+0x25c>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 030f 	and.w	r3, r3, #15
 8004714:	683a      	ldr	r2, [r7, #0]
 8004716:	429a      	cmp	r2, r3
 8004718:	d910      	bls.n	800473c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800471a:	4b8d      	ldr	r3, [pc, #564]	; (8004950 <HAL_RCC_ClockConfig+0x25c>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f023 020f 	bic.w	r2, r3, #15
 8004722:	498b      	ldr	r1, [pc, #556]	; (8004950 <HAL_RCC_ClockConfig+0x25c>)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	4313      	orrs	r3, r2
 8004728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800472a:	4b89      	ldr	r3, [pc, #548]	; (8004950 <HAL_RCC_ClockConfig+0x25c>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 030f 	and.w	r3, r3, #15
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	429a      	cmp	r2, r3
 8004736:	d001      	beq.n	800473c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e105      	b.n	8004948 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0302 	and.w	r3, r3, #2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d010      	beq.n	800476a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	4b81      	ldr	r3, [pc, #516]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004754:	429a      	cmp	r2, r3
 8004756:	d908      	bls.n	800476a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004758:	4b7e      	ldr	r3, [pc, #504]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	497b      	ldr	r1, [pc, #492]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 8004766:	4313      	orrs	r3, r2
 8004768:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	2b00      	cmp	r3, #0
 8004774:	d079      	beq.n	800486a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	2b03      	cmp	r3, #3
 800477c:	d11e      	bne.n	80047bc <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800477e:	4b75      	ldr	r3, [pc, #468]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d101      	bne.n	800478e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e0dc      	b.n	8004948 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800478e:	f000 fa3b 	bl	8004c08 <RCC_GetSysClockFreqFromPLLSource>
 8004792:	4603      	mov	r3, r0
 8004794:	4a70      	ldr	r2, [pc, #448]	; (8004958 <HAL_RCC_ClockConfig+0x264>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d946      	bls.n	8004828 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800479a:	4b6e      	ldr	r3, [pc, #440]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d140      	bne.n	8004828 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80047a6:	4b6b      	ldr	r3, [pc, #428]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047ae:	4a69      	ldr	r2, [pc, #420]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 80047b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047b4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80047b6:	2380      	movs	r3, #128	; 0x80
 80047b8:	617b      	str	r3, [r7, #20]
 80047ba:	e035      	b.n	8004828 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d107      	bne.n	80047d4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047c4:	4b63      	ldr	r3, [pc, #396]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d115      	bne.n	80047fc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e0b9      	b.n	8004948 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d107      	bne.n	80047ec <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047dc:	4b5d      	ldr	r3, [pc, #372]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0302 	and.w	r3, r3, #2
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d109      	bne.n	80047fc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e0ad      	b.n	8004948 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047ec:	4b59      	ldr	r3, [pc, #356]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e0a5      	b.n	8004948 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80047fc:	f000 f8b4 	bl	8004968 <HAL_RCC_GetSysClockFreq>
 8004800:	4603      	mov	r3, r0
 8004802:	4a55      	ldr	r2, [pc, #340]	; (8004958 <HAL_RCC_ClockConfig+0x264>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d90f      	bls.n	8004828 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004808:	4b52      	ldr	r3, [pc, #328]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d109      	bne.n	8004828 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004814:	4b4f      	ldr	r3, [pc, #316]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800481c:	4a4d      	ldr	r2, [pc, #308]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 800481e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004822:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004824:	2380      	movs	r3, #128	; 0x80
 8004826:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004828:	4b4a      	ldr	r3, [pc, #296]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f023 0203 	bic.w	r2, r3, #3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	4947      	ldr	r1, [pc, #284]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 8004836:	4313      	orrs	r3, r2
 8004838:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800483a:	f7fd fb81 	bl	8001f40 <HAL_GetTick>
 800483e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004840:	e00a      	b.n	8004858 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004842:	f7fd fb7d 	bl	8001f40 <HAL_GetTick>
 8004846:	4602      	mov	r2, r0
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	1ad3      	subs	r3, r2, r3
 800484c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004850:	4293      	cmp	r3, r2
 8004852:	d901      	bls.n	8004858 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e077      	b.n	8004948 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004858:	4b3e      	ldr	r3, [pc, #248]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f003 020c 	and.w	r2, r3, #12
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	429a      	cmp	r2, r3
 8004868:	d1eb      	bne.n	8004842 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	2b80      	cmp	r3, #128	; 0x80
 800486e:	d105      	bne.n	800487c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004870:	4b38      	ldr	r3, [pc, #224]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	4a37      	ldr	r2, [pc, #220]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 8004876:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800487a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	2b00      	cmp	r3, #0
 8004886:	d010      	beq.n	80048aa <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	689a      	ldr	r2, [r3, #8]
 800488c:	4b31      	ldr	r3, [pc, #196]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004894:	429a      	cmp	r2, r3
 8004896:	d208      	bcs.n	80048aa <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004898:	4b2e      	ldr	r3, [pc, #184]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	492b      	ldr	r1, [pc, #172]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 80048a6:	4313      	orrs	r3, r2
 80048a8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048aa:	4b29      	ldr	r3, [pc, #164]	; (8004950 <HAL_RCC_ClockConfig+0x25c>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 030f 	and.w	r3, r3, #15
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d210      	bcs.n	80048da <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048b8:	4b25      	ldr	r3, [pc, #148]	; (8004950 <HAL_RCC_ClockConfig+0x25c>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f023 020f 	bic.w	r2, r3, #15
 80048c0:	4923      	ldr	r1, [pc, #140]	; (8004950 <HAL_RCC_ClockConfig+0x25c>)
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048c8:	4b21      	ldr	r3, [pc, #132]	; (8004950 <HAL_RCC_ClockConfig+0x25c>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 030f 	and.w	r3, r3, #15
 80048d0:	683a      	ldr	r2, [r7, #0]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d001      	beq.n	80048da <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e036      	b.n	8004948 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0304 	and.w	r3, r3, #4
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d008      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048e6:	4b1b      	ldr	r3, [pc, #108]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	4918      	ldr	r1, [pc, #96]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0308 	and.w	r3, r3, #8
 8004900:	2b00      	cmp	r3, #0
 8004902:	d009      	beq.n	8004918 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004904:	4b13      	ldr	r3, [pc, #76]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	691b      	ldr	r3, [r3, #16]
 8004910:	00db      	lsls	r3, r3, #3
 8004912:	4910      	ldr	r1, [pc, #64]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 8004914:	4313      	orrs	r3, r2
 8004916:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004918:	f000 f826 	bl	8004968 <HAL_RCC_GetSysClockFreq>
 800491c:	4602      	mov	r2, r0
 800491e:	4b0d      	ldr	r3, [pc, #52]	; (8004954 <HAL_RCC_ClockConfig+0x260>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	091b      	lsrs	r3, r3, #4
 8004924:	f003 030f 	and.w	r3, r3, #15
 8004928:	490c      	ldr	r1, [pc, #48]	; (800495c <HAL_RCC_ClockConfig+0x268>)
 800492a:	5ccb      	ldrb	r3, [r1, r3]
 800492c:	f003 031f 	and.w	r3, r3, #31
 8004930:	fa22 f303 	lsr.w	r3, r2, r3
 8004934:	4a0a      	ldr	r2, [pc, #40]	; (8004960 <HAL_RCC_ClockConfig+0x26c>)
 8004936:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004938:	4b0a      	ldr	r3, [pc, #40]	; (8004964 <HAL_RCC_ClockConfig+0x270>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4618      	mov	r0, r3
 800493e:	f7fd f937 	bl	8001bb0 <HAL_InitTick>
 8004942:	4603      	mov	r3, r0
 8004944:	73fb      	strb	r3, [r7, #15]

  return status;
 8004946:	7bfb      	ldrb	r3, [r7, #15]
}
 8004948:	4618      	mov	r0, r3
 800494a:	3718      	adds	r7, #24
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}
 8004950:	40022000 	.word	0x40022000
 8004954:	40021000 	.word	0x40021000
 8004958:	04c4b400 	.word	0x04c4b400
 800495c:	0800ecc4 	.word	0x0800ecc4
 8004960:	20000000 	.word	0x20000000
 8004964:	20000004 	.word	0x20000004

08004968 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004968:	b480      	push	{r7}
 800496a:	b089      	sub	sp, #36	; 0x24
 800496c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800496e:	2300      	movs	r3, #0
 8004970:	61fb      	str	r3, [r7, #28]
 8004972:	2300      	movs	r3, #0
 8004974:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004976:	4b3e      	ldr	r3, [pc, #248]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	f003 030c 	and.w	r3, r3, #12
 800497e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004980:	4b3b      	ldr	r3, [pc, #236]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	f003 0303 	and.w	r3, r3, #3
 8004988:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d005      	beq.n	800499c <HAL_RCC_GetSysClockFreq+0x34>
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	2b0c      	cmp	r3, #12
 8004994:	d121      	bne.n	80049da <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2b01      	cmp	r3, #1
 800499a:	d11e      	bne.n	80049da <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800499c:	4b34      	ldr	r3, [pc, #208]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x108>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0308 	and.w	r3, r3, #8
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d107      	bne.n	80049b8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80049a8:	4b31      	ldr	r3, [pc, #196]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x108>)
 80049aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049ae:	0a1b      	lsrs	r3, r3, #8
 80049b0:	f003 030f 	and.w	r3, r3, #15
 80049b4:	61fb      	str	r3, [r7, #28]
 80049b6:	e005      	b.n	80049c4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80049b8:	4b2d      	ldr	r3, [pc, #180]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x108>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	091b      	lsrs	r3, r3, #4
 80049be:	f003 030f 	and.w	r3, r3, #15
 80049c2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80049c4:	4a2b      	ldr	r2, [pc, #172]	; (8004a74 <HAL_RCC_GetSysClockFreq+0x10c>)
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049cc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d10d      	bne.n	80049f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049d8:	e00a      	b.n	80049f0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	2b04      	cmp	r3, #4
 80049de:	d102      	bne.n	80049e6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80049e0:	4b25      	ldr	r3, [pc, #148]	; (8004a78 <HAL_RCC_GetSysClockFreq+0x110>)
 80049e2:	61bb      	str	r3, [r7, #24]
 80049e4:	e004      	b.n	80049f0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	2b08      	cmp	r3, #8
 80049ea:	d101      	bne.n	80049f0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80049ec:	4b23      	ldr	r3, [pc, #140]	; (8004a7c <HAL_RCC_GetSysClockFreq+0x114>)
 80049ee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	2b0c      	cmp	r3, #12
 80049f4:	d134      	bne.n	8004a60 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80049f6:	4b1e      	ldr	r3, [pc, #120]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x108>)
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	f003 0303 	and.w	r3, r3, #3
 80049fe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d003      	beq.n	8004a0e <HAL_RCC_GetSysClockFreq+0xa6>
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	2b03      	cmp	r3, #3
 8004a0a:	d003      	beq.n	8004a14 <HAL_RCC_GetSysClockFreq+0xac>
 8004a0c:	e005      	b.n	8004a1a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004a0e:	4b1a      	ldr	r3, [pc, #104]	; (8004a78 <HAL_RCC_GetSysClockFreq+0x110>)
 8004a10:	617b      	str	r3, [r7, #20]
      break;
 8004a12:	e005      	b.n	8004a20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004a14:	4b19      	ldr	r3, [pc, #100]	; (8004a7c <HAL_RCC_GetSysClockFreq+0x114>)
 8004a16:	617b      	str	r3, [r7, #20]
      break;
 8004a18:	e002      	b.n	8004a20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	617b      	str	r3, [r7, #20]
      break;
 8004a1e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a20:	4b13      	ldr	r3, [pc, #76]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	091b      	lsrs	r3, r3, #4
 8004a26:	f003 030f 	and.w	r3, r3, #15
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a2e:	4b10      	ldr	r3, [pc, #64]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	0a1b      	lsrs	r3, r3, #8
 8004a34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	fb03 f202 	mul.w	r2, r3, r2
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a44:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a46:	4b0a      	ldr	r3, [pc, #40]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	0e5b      	lsrs	r3, r3, #25
 8004a4c:	f003 0303 	and.w	r3, r3, #3
 8004a50:	3301      	adds	r3, #1
 8004a52:	005b      	lsls	r3, r3, #1
 8004a54:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004a56:	697a      	ldr	r2, [r7, #20]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a5e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004a60:	69bb      	ldr	r3, [r7, #24]
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3724      	adds	r7, #36	; 0x24
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	40021000 	.word	0x40021000
 8004a74:	0800ecdc 	.word	0x0800ecdc
 8004a78:	00f42400 	.word	0x00f42400
 8004a7c:	007a1200 	.word	0x007a1200

08004a80 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a80:	b480      	push	{r7}
 8004a82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a84:	4b03      	ldr	r3, [pc, #12]	; (8004a94 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a86:	681b      	ldr	r3, [r3, #0]
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	20000000 	.word	0x20000000

08004a98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004a9c:	f7ff fff0 	bl	8004a80 <HAL_RCC_GetHCLKFreq>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	4b06      	ldr	r3, [pc, #24]	; (8004abc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	0a1b      	lsrs	r3, r3, #8
 8004aa8:	f003 0307 	and.w	r3, r3, #7
 8004aac:	4904      	ldr	r1, [pc, #16]	; (8004ac0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004aae:	5ccb      	ldrb	r3, [r1, r3]
 8004ab0:	f003 031f 	and.w	r3, r3, #31
 8004ab4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	40021000 	.word	0x40021000
 8004ac0:	0800ecd4 	.word	0x0800ecd4

08004ac4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004ac8:	f7ff ffda 	bl	8004a80 <HAL_RCC_GetHCLKFreq>
 8004acc:	4602      	mov	r2, r0
 8004ace:	4b06      	ldr	r3, [pc, #24]	; (8004ae8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	0adb      	lsrs	r3, r3, #11
 8004ad4:	f003 0307 	and.w	r3, r3, #7
 8004ad8:	4904      	ldr	r1, [pc, #16]	; (8004aec <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ada:	5ccb      	ldrb	r3, [r1, r3]
 8004adc:	f003 031f 	and.w	r3, r3, #31
 8004ae0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	40021000 	.word	0x40021000
 8004aec:	0800ecd4 	.word	0x0800ecd4

08004af0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	220f      	movs	r2, #15
 8004afe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004b00:	4b12      	ldr	r3, [pc, #72]	; (8004b4c <HAL_RCC_GetClockConfig+0x5c>)
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f003 0203 	and.w	r2, r3, #3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004b0c:	4b0f      	ldr	r3, [pc, #60]	; (8004b4c <HAL_RCC_GetClockConfig+0x5c>)
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004b18:	4b0c      	ldr	r3, [pc, #48]	; (8004b4c <HAL_RCC_GetClockConfig+0x5c>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004b24:	4b09      	ldr	r3, [pc, #36]	; (8004b4c <HAL_RCC_GetClockConfig+0x5c>)
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	08db      	lsrs	r3, r3, #3
 8004b2a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004b32:	4b07      	ldr	r3, [pc, #28]	; (8004b50 <HAL_RCC_GetClockConfig+0x60>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 020f 	and.w	r2, r3, #15
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	601a      	str	r2, [r3, #0]
}
 8004b3e:	bf00      	nop
 8004b40:	370c      	adds	r7, #12
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	40021000 	.word	0x40021000
 8004b50:	40022000 	.word	0x40022000

08004b54 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b086      	sub	sp, #24
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004b60:	4b27      	ldr	r3, [pc, #156]	; (8004c00 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004b62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d003      	beq.n	8004b74 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004b6c:	f7ff f862 	bl	8003c34 <HAL_PWREx_GetVoltageRange>
 8004b70:	6178      	str	r0, [r7, #20]
 8004b72:	e014      	b.n	8004b9e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b74:	4b22      	ldr	r3, [pc, #136]	; (8004c00 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004b76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b78:	4a21      	ldr	r2, [pc, #132]	; (8004c00 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004b7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b7e:	6593      	str	r3, [r2, #88]	; 0x58
 8004b80:	4b1f      	ldr	r3, [pc, #124]	; (8004c00 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b88:	60fb      	str	r3, [r7, #12]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004b8c:	f7ff f852 	bl	8003c34 <HAL_PWREx_GetVoltageRange>
 8004b90:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004b92:	4b1b      	ldr	r3, [pc, #108]	; (8004c00 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b96:	4a1a      	ldr	r2, [pc, #104]	; (8004c00 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004b98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b9c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ba4:	d10b      	bne.n	8004bbe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2b80      	cmp	r3, #128	; 0x80
 8004baa:	d913      	bls.n	8004bd4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2ba0      	cmp	r3, #160	; 0xa0
 8004bb0:	d902      	bls.n	8004bb8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004bb2:	2302      	movs	r3, #2
 8004bb4:	613b      	str	r3, [r7, #16]
 8004bb6:	e00d      	b.n	8004bd4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004bb8:	2301      	movs	r3, #1
 8004bba:	613b      	str	r3, [r7, #16]
 8004bbc:	e00a      	b.n	8004bd4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2b7f      	cmp	r3, #127	; 0x7f
 8004bc2:	d902      	bls.n	8004bca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004bc4:	2302      	movs	r3, #2
 8004bc6:	613b      	str	r3, [r7, #16]
 8004bc8:	e004      	b.n	8004bd4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2b70      	cmp	r3, #112	; 0x70
 8004bce:	d101      	bne.n	8004bd4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004bd4:	4b0b      	ldr	r3, [pc, #44]	; (8004c04 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f023 020f 	bic.w	r2, r3, #15
 8004bdc:	4909      	ldr	r1, [pc, #36]	; (8004c04 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004be4:	4b07      	ldr	r3, [pc, #28]	; (8004c04 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 030f 	and.w	r3, r3, #15
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d001      	beq.n	8004bf6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e000      	b.n	8004bf8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3718      	adds	r7, #24
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	40021000 	.word	0x40021000
 8004c04:	40022000 	.word	0x40022000

08004c08 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b087      	sub	sp, #28
 8004c0c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c0e:	4b2d      	ldr	r3, [pc, #180]	; (8004cc4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	f003 0303 	and.w	r3, r3, #3
 8004c16:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2b03      	cmp	r3, #3
 8004c1c:	d00b      	beq.n	8004c36 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2b03      	cmp	r3, #3
 8004c22:	d825      	bhi.n	8004c70 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d008      	beq.n	8004c3c <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d11f      	bne.n	8004c70 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004c30:	4b25      	ldr	r3, [pc, #148]	; (8004cc8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004c32:	613b      	str	r3, [r7, #16]
    break;
 8004c34:	e01f      	b.n	8004c76 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004c36:	4b25      	ldr	r3, [pc, #148]	; (8004ccc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004c38:	613b      	str	r3, [r7, #16]
    break;
 8004c3a:	e01c      	b.n	8004c76 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004c3c:	4b21      	ldr	r3, [pc, #132]	; (8004cc4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0308 	and.w	r3, r3, #8
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d107      	bne.n	8004c58 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004c48:	4b1e      	ldr	r3, [pc, #120]	; (8004cc4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004c4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c4e:	0a1b      	lsrs	r3, r3, #8
 8004c50:	f003 030f 	and.w	r3, r3, #15
 8004c54:	617b      	str	r3, [r7, #20]
 8004c56:	e005      	b.n	8004c64 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004c58:	4b1a      	ldr	r3, [pc, #104]	; (8004cc4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	091b      	lsrs	r3, r3, #4
 8004c5e:	f003 030f 	and.w	r3, r3, #15
 8004c62:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004c64:	4a1a      	ldr	r2, [pc, #104]	; (8004cd0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c6c:	613b      	str	r3, [r7, #16]
    break;
 8004c6e:	e002      	b.n	8004c76 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004c70:	2300      	movs	r3, #0
 8004c72:	613b      	str	r3, [r7, #16]
    break;
 8004c74:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c76:	4b13      	ldr	r3, [pc, #76]	; (8004cc4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	091b      	lsrs	r3, r3, #4
 8004c7c:	f003 030f 	and.w	r3, r3, #15
 8004c80:	3301      	adds	r3, #1
 8004c82:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004c84:	4b0f      	ldr	r3, [pc, #60]	; (8004cc4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	0a1b      	lsrs	r3, r3, #8
 8004c8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	fb03 f202 	mul.w	r2, r3, r2
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c9c:	4b09      	ldr	r3, [pc, #36]	; (8004cc4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	0e5b      	lsrs	r3, r3, #25
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004cb6:	683b      	ldr	r3, [r7, #0]
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	371c      	adds	r7, #28
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr
 8004cc4:	40021000 	.word	0x40021000
 8004cc8:	00f42400 	.word	0x00f42400
 8004ccc:	007a1200 	.word	0x007a1200
 8004cd0:	0800ecdc 	.word	0x0800ecdc

08004cd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b086      	sub	sp, #24
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004cdc:	2300      	movs	r3, #0
 8004cde:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d040      	beq.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cf4:	2b80      	cmp	r3, #128	; 0x80
 8004cf6:	d02a      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004cf8:	2b80      	cmp	r3, #128	; 0x80
 8004cfa:	d825      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004cfc:	2b60      	cmp	r3, #96	; 0x60
 8004cfe:	d026      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004d00:	2b60      	cmp	r3, #96	; 0x60
 8004d02:	d821      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004d04:	2b40      	cmp	r3, #64	; 0x40
 8004d06:	d006      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004d08:	2b40      	cmp	r3, #64	; 0x40
 8004d0a:	d81d      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d009      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004d10:	2b20      	cmp	r3, #32
 8004d12:	d010      	beq.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004d14:	e018      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d16:	4b89      	ldr	r3, [pc, #548]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	4a88      	ldr	r2, [pc, #544]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d20:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d22:	e015      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	3304      	adds	r3, #4
 8004d28:	2100      	movs	r1, #0
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f000 fb4e 	bl	80053cc <RCCEx_PLLSAI1_Config>
 8004d30:	4603      	mov	r3, r0
 8004d32:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d34:	e00c      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	3320      	adds	r3, #32
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f000 fc39 	bl	80055b4 <RCCEx_PLLSAI2_Config>
 8004d42:	4603      	mov	r3, r0
 8004d44:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d46:	e003      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	74fb      	strb	r3, [r7, #19]
      break;
 8004d4c:	e000      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004d4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d50:	7cfb      	ldrb	r3, [r7, #19]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d10b      	bne.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d56:	4b79      	ldr	r3, [pc, #484]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d58:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d5c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d64:	4975      	ldr	r1, [pc, #468]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004d6c:	e001      	b.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d6e:	7cfb      	ldrb	r3, [r7, #19]
 8004d70:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d047      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d86:	d030      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004d88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d8c:	d82a      	bhi.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004d8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d92:	d02a      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004d94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d98:	d824      	bhi.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004d9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d9e:	d008      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004da0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004da4:	d81e      	bhi.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00a      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004daa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dae:	d010      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004db0:	e018      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004db2:	4b62      	ldr	r3, [pc, #392]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	4a61      	ldr	r2, [pc, #388]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004db8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dbc:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004dbe:	e015      	b.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	3304      	adds	r3, #4
 8004dc4:	2100      	movs	r1, #0
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f000 fb00 	bl	80053cc <RCCEx_PLLSAI1_Config>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004dd0:	e00c      	b.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	3320      	adds	r3, #32
 8004dd6:	2100      	movs	r1, #0
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f000 fbeb 	bl	80055b4 <RCCEx_PLLSAI2_Config>
 8004dde:	4603      	mov	r3, r0
 8004de0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004de2:	e003      	b.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	74fb      	strb	r3, [r7, #19]
      break;
 8004de8:	e000      	b.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004dea:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dec:	7cfb      	ldrb	r3, [r7, #19]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d10b      	bne.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004df2:	4b52      	ldr	r3, [pc, #328]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004df4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004df8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e00:	494e      	ldr	r1, [pc, #312]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004e08:	e001      	b.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e0a:	7cfb      	ldrb	r3, [r7, #19]
 8004e0c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	f000 809f 	beq.w	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004e20:	4b46      	ldr	r3, [pc, #280]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d101      	bne.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e000      	b.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004e30:	2300      	movs	r3, #0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00d      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e36:	4b41      	ldr	r3, [pc, #260]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e3a:	4a40      	ldr	r2, [pc, #256]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e40:	6593      	str	r3, [r2, #88]	; 0x58
 8004e42:	4b3e      	ldr	r3, [pc, #248]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e4a:	60bb      	str	r3, [r7, #8]
 8004e4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e52:	4b3b      	ldr	r3, [pc, #236]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a3a      	ldr	r2, [pc, #232]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004e58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e5c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e5e:	f7fd f86f 	bl	8001f40 <HAL_GetTick>
 8004e62:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e64:	e009      	b.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e66:	f7fd f86b 	bl	8001f40 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d902      	bls.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	74fb      	strb	r3, [r7, #19]
        break;
 8004e78:	e005      	b.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e7a:	4b31      	ldr	r3, [pc, #196]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d0ef      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004e86:	7cfb      	ldrb	r3, [r7, #19]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d15b      	bne.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e8c:	4b2b      	ldr	r3, [pc, #172]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e96:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d01f      	beq.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ea4:	697a      	ldr	r2, [r7, #20]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d019      	beq.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004eaa:	4b24      	ldr	r3, [pc, #144]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eb4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004eb6:	4b21      	ldr	r3, [pc, #132]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ebc:	4a1f      	ldr	r2, [pc, #124]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ebe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ec2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ec6:	4b1d      	ldr	r3, [pc, #116]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ecc:	4a1b      	ldr	r2, [pc, #108]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ed2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ed6:	4a19      	ldr	r2, [pc, #100]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	f003 0301 	and.w	r3, r3, #1
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d016      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ee8:	f7fd f82a 	bl	8001f40 <HAL_GetTick>
 8004eec:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004eee:	e00b      	b.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ef0:	f7fd f826 	bl	8001f40 <HAL_GetTick>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d902      	bls.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	74fb      	strb	r3, [r7, #19]
            break;
 8004f06:	e006      	b.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f08:	4b0c      	ldr	r3, [pc, #48]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f0e:	f003 0302 	and.w	r3, r3, #2
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d0ec      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004f16:	7cfb      	ldrb	r3, [r7, #19]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d10c      	bne.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f1c:	4b07      	ldr	r3, [pc, #28]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f22:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f2c:	4903      	ldr	r1, [pc, #12]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004f34:	e008      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f36:	7cfb      	ldrb	r3, [r7, #19]
 8004f38:	74bb      	strb	r3, [r7, #18]
 8004f3a:	e005      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004f3c:	40021000 	.word	0x40021000
 8004f40:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f44:	7cfb      	ldrb	r3, [r7, #19]
 8004f46:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f48:	7c7b      	ldrb	r3, [r7, #17]
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d105      	bne.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f4e:	4ba0      	ldr	r3, [pc, #640]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f52:	4a9f      	ldr	r2, [pc, #636]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f58:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d00a      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f66:	4b9a      	ldr	r3, [pc, #616]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f6c:	f023 0203 	bic.w	r2, r3, #3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f74:	4996      	ldr	r1, [pc, #600]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f76:	4313      	orrs	r3, r2
 8004f78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0302 	and.w	r3, r3, #2
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d00a      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f88:	4b91      	ldr	r3, [pc, #580]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f8e:	f023 020c 	bic.w	r2, r3, #12
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f96:	498e      	ldr	r1, [pc, #568]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0304 	and.w	r3, r3, #4
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d00a      	beq.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004faa:	4b89      	ldr	r3, [pc, #548]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fb0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb8:	4985      	ldr	r1, [pc, #532]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0308 	and.w	r3, r3, #8
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00a      	beq.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004fcc:	4b80      	ldr	r3, [pc, #512]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fd2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fda:	497d      	ldr	r1, [pc, #500]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0310 	and.w	r3, r3, #16
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00a      	beq.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fee:	4b78      	ldr	r3, [pc, #480]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ffc:	4974      	ldr	r1, [pc, #464]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ffe:	4313      	orrs	r3, r2
 8005000:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0320 	and.w	r3, r3, #32
 800500c:	2b00      	cmp	r3, #0
 800500e:	d00a      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005010:	4b6f      	ldr	r3, [pc, #444]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005016:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800501e:	496c      	ldr	r1, [pc, #432]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005020:	4313      	orrs	r3, r2
 8005022:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00a      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005032:	4b67      	ldr	r3, [pc, #412]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005034:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005038:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005040:	4963      	ldr	r1, [pc, #396]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005042:	4313      	orrs	r3, r2
 8005044:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00a      	beq.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005054:	4b5e      	ldr	r3, [pc, #376]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800505a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005062:	495b      	ldr	r1, [pc, #364]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005064:	4313      	orrs	r3, r2
 8005066:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00a      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005076:	4b56      	ldr	r3, [pc, #344]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005078:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800507c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005084:	4952      	ldr	r1, [pc, #328]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005086:	4313      	orrs	r3, r2
 8005088:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00a      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005098:	4b4d      	ldr	r3, [pc, #308]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800509a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800509e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a6:	494a      	ldr	r1, [pc, #296]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050a8:	4313      	orrs	r3, r2
 80050aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d00a      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80050ba:	4b45      	ldr	r3, [pc, #276]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050c8:	4941      	ldr	r1, [pc, #260]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00a      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80050dc:	4b3c      	ldr	r3, [pc, #240]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050e2:	f023 0203 	bic.w	r2, r3, #3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050ea:	4939      	ldr	r1, [pc, #228]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d028      	beq.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050fe:	4b34      	ldr	r3, [pc, #208]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005100:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005104:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800510c:	4930      	ldr	r1, [pc, #192]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800510e:	4313      	orrs	r3, r2
 8005110:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005118:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800511c:	d106      	bne.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800511e:	4b2c      	ldr	r3, [pc, #176]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	4a2b      	ldr	r2, [pc, #172]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005124:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005128:	60d3      	str	r3, [r2, #12]
 800512a:	e011      	b.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005130:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005134:	d10c      	bne.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	3304      	adds	r3, #4
 800513a:	2101      	movs	r1, #1
 800513c:	4618      	mov	r0, r3
 800513e:	f000 f945 	bl	80053cc <RCCEx_PLLSAI1_Config>
 8005142:	4603      	mov	r3, r0
 8005144:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005146:	7cfb      	ldrb	r3, [r7, #19]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800514c:	7cfb      	ldrb	r3, [r7, #19]
 800514e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005158:	2b00      	cmp	r3, #0
 800515a:	d04d      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005160:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005164:	d108      	bne.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005166:	4b1a      	ldr	r3, [pc, #104]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005168:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800516c:	4a18      	ldr	r2, [pc, #96]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800516e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005172:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005176:	e012      	b.n	800519e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005178:	4b15      	ldr	r3, [pc, #84]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800517a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800517e:	4a14      	ldr	r2, [pc, #80]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005180:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005184:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005188:	4b11      	ldr	r3, [pc, #68]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800518a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800518e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005196:	490e      	ldr	r1, [pc, #56]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005198:	4313      	orrs	r3, r2
 800519a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051a6:	d106      	bne.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051a8:	4b09      	ldr	r3, [pc, #36]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	4a08      	ldr	r2, [pc, #32]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051b2:	60d3      	str	r3, [r2, #12]
 80051b4:	e020      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051be:	d109      	bne.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80051c0:	4b03      	ldr	r3, [pc, #12]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	4a02      	ldr	r2, [pc, #8]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051ca:	60d3      	str	r3, [r2, #12]
 80051cc:	e014      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80051ce:	bf00      	nop
 80051d0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80051dc:	d10c      	bne.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	3304      	adds	r3, #4
 80051e2:	2101      	movs	r1, #1
 80051e4:	4618      	mov	r0, r3
 80051e6:	f000 f8f1 	bl	80053cc <RCCEx_PLLSAI1_Config>
 80051ea:	4603      	mov	r3, r0
 80051ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051ee:	7cfb      	ldrb	r3, [r7, #19]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d001      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80051f4:	7cfb      	ldrb	r3, [r7, #19]
 80051f6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d028      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005204:	4b68      	ldr	r3, [pc, #416]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005206:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800520a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005212:	4965      	ldr	r1, [pc, #404]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005214:	4313      	orrs	r3, r2
 8005216:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800521e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005222:	d106      	bne.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005224:	4b60      	ldr	r3, [pc, #384]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	4a5f      	ldr	r2, [pc, #380]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800522a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800522e:	60d3      	str	r3, [r2, #12]
 8005230:	e011      	b.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005236:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800523a:	d10c      	bne.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	3304      	adds	r3, #4
 8005240:	2101      	movs	r1, #1
 8005242:	4618      	mov	r0, r3
 8005244:	f000 f8c2 	bl	80053cc <RCCEx_PLLSAI1_Config>
 8005248:	4603      	mov	r3, r0
 800524a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800524c:	7cfb      	ldrb	r3, [r7, #19]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d001      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005252:	7cfb      	ldrb	r3, [r7, #19]
 8005254:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d01e      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005262:	4b51      	ldr	r3, [pc, #324]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005268:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005272:	494d      	ldr	r1, [pc, #308]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005274:	4313      	orrs	r3, r2
 8005276:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005280:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005284:	d10c      	bne.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	3304      	adds	r3, #4
 800528a:	2102      	movs	r1, #2
 800528c:	4618      	mov	r0, r3
 800528e:	f000 f89d 	bl	80053cc <RCCEx_PLLSAI1_Config>
 8005292:	4603      	mov	r3, r0
 8005294:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005296:	7cfb      	ldrb	r3, [r7, #19]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d001      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800529c:	7cfb      	ldrb	r3, [r7, #19]
 800529e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d00b      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80052ac:	4b3e      	ldr	r3, [pc, #248]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80052ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80052b2:	f023 0204 	bic.w	r2, r3, #4
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052bc:	493a      	ldr	r1, [pc, #232]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80052be:	4313      	orrs	r3, r2
 80052c0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00b      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80052d0:	4b35      	ldr	r3, [pc, #212]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80052d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80052d6:	f023 0218 	bic.w	r2, r3, #24
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052e0:	4931      	ldr	r1, [pc, #196]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80052e2:	4313      	orrs	r3, r2
 80052e4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d035      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80052f4:	4b2c      	ldr	r3, [pc, #176]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a2b      	ldr	r2, [pc, #172]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80052fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005300:	f7fc fe1e 	bl	8001f40 <HAL_GetTick>
 8005304:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005306:	e009      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005308:	f7fc fe1a 	bl	8001f40 <HAL_GetTick>
 800530c:	4602      	mov	r2, r0
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	1ad3      	subs	r3, r2, r3
 8005312:	2b02      	cmp	r3, #2
 8005314:	d902      	bls.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	74fb      	strb	r3, [r7, #19]
        break;
 800531a:	e005      	b.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800531c:	4b22      	ldr	r3, [pc, #136]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1ef      	bne.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 8005328:	7cfb      	ldrb	r3, [r7, #19]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d113      	bne.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 800532e:	4b1e      	ldr	r3, [pc, #120]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005330:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005334:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800533e:	491a      	ldr	r1, [pc, #104]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005340:	4313      	orrs	r3, r2
 8005342:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	3320      	adds	r3, #32
 800534a:	2102      	movs	r1, #2
 800534c:	4618      	mov	r0, r3
 800534e:	f000 f931 	bl	80055b4 <RCCEx_PLLSAI2_Config>
 8005352:	4603      	mov	r3, r0
 8005354:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 8005356:	7cfb      	ldrb	r3, [r7, #19]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d001      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 800535c:	7cfb      	ldrb	r3, [r7, #19]
 800535e:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d017      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800536c:	4b0e      	ldr	r3, [pc, #56]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800536e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005372:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800537c:	490a      	ldr	r1, [pc, #40]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800537e:	4313      	orrs	r3, r2
 8005380:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800538a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800538e:	d105      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005390:	4b05      	ldr	r3, [pc, #20]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	4a04      	ldr	r2, [pc, #16]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005396:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800539a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800539c:	7cbb      	ldrb	r3, [r7, #18]
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3718      	adds	r7, #24
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	40021000 	.word	0x40021000

080053ac <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80053ac:	b480      	push	{r7}
 80053ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80053b0:	4b05      	ldr	r3, [pc, #20]	; (80053c8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a04      	ldr	r2, [pc, #16]	; (80053c8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80053b6:	f043 0304 	orr.w	r3, r3, #4
 80053ba:	6013      	str	r3, [r2, #0]
}
 80053bc:	bf00      	nop
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	40021000 	.word	0x40021000

080053cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80053d6:	2300      	movs	r3, #0
 80053d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053da:	4b72      	ldr	r3, [pc, #456]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	f003 0303 	and.w	r3, r3, #3
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00e      	beq.n	8005404 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80053e6:	4b6f      	ldr	r3, [pc, #444]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	f003 0203 	and.w	r2, r3, #3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d103      	bne.n	80053fe <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
       ||
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d142      	bne.n	8005484 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	73fb      	strb	r3, [r7, #15]
 8005402:	e03f      	b.n	8005484 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2b03      	cmp	r3, #3
 800540a:	d018      	beq.n	800543e <RCCEx_PLLSAI1_Config+0x72>
 800540c:	2b03      	cmp	r3, #3
 800540e:	d825      	bhi.n	800545c <RCCEx_PLLSAI1_Config+0x90>
 8005410:	2b01      	cmp	r3, #1
 8005412:	d002      	beq.n	800541a <RCCEx_PLLSAI1_Config+0x4e>
 8005414:	2b02      	cmp	r3, #2
 8005416:	d009      	beq.n	800542c <RCCEx_PLLSAI1_Config+0x60>
 8005418:	e020      	b.n	800545c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800541a:	4b62      	ldr	r3, [pc, #392]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d11d      	bne.n	8005462 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800542a:	e01a      	b.n	8005462 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800542c:	4b5d      	ldr	r3, [pc, #372]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005434:	2b00      	cmp	r3, #0
 8005436:	d116      	bne.n	8005466 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800543c:	e013      	b.n	8005466 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800543e:	4b59      	ldr	r3, [pc, #356]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10f      	bne.n	800546a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800544a:	4b56      	ldr	r3, [pc, #344]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005452:	2b00      	cmp	r3, #0
 8005454:	d109      	bne.n	800546a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800545a:	e006      	b.n	800546a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	73fb      	strb	r3, [r7, #15]
      break;
 8005460:	e004      	b.n	800546c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005462:	bf00      	nop
 8005464:	e002      	b.n	800546c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005466:	bf00      	nop
 8005468:	e000      	b.n	800546c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800546a:	bf00      	nop
    }

    if(status == HAL_OK)
 800546c:	7bfb      	ldrb	r3, [r7, #15]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d108      	bne.n	8005484 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005472:	4b4c      	ldr	r3, [pc, #304]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	f023 0203 	bic.w	r2, r3, #3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4949      	ldr	r1, [pc, #292]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005480:	4313      	orrs	r3, r2
 8005482:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005484:	7bfb      	ldrb	r3, [r7, #15]
 8005486:	2b00      	cmp	r3, #0
 8005488:	f040 8086 	bne.w	8005598 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800548c:	4b45      	ldr	r3, [pc, #276]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a44      	ldr	r2, [pc, #272]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005492:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005496:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005498:	f7fc fd52 	bl	8001f40 <HAL_GetTick>
 800549c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800549e:	e009      	b.n	80054b4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054a0:	f7fc fd4e 	bl	8001f40 <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d902      	bls.n	80054b4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80054ae:	2303      	movs	r3, #3
 80054b0:	73fb      	strb	r3, [r7, #15]
        break;
 80054b2:	e005      	b.n	80054c0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80054b4:	4b3b      	ldr	r3, [pc, #236]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1ef      	bne.n	80054a0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80054c0:	7bfb      	ldrb	r3, [r7, #15]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d168      	bne.n	8005598 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d113      	bne.n	80054f4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054cc:	4b35      	ldr	r3, [pc, #212]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80054ce:	691a      	ldr	r2, [r3, #16]
 80054d0:	4b35      	ldr	r3, [pc, #212]	; (80055a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80054d2:	4013      	ands	r3, r2
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	6892      	ldr	r2, [r2, #8]
 80054d8:	0211      	lsls	r1, r2, #8
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	68d2      	ldr	r2, [r2, #12]
 80054de:	06d2      	lsls	r2, r2, #27
 80054e0:	4311      	orrs	r1, r2
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	6852      	ldr	r2, [r2, #4]
 80054e6:	3a01      	subs	r2, #1
 80054e8:	0112      	lsls	r2, r2, #4
 80054ea:	430a      	orrs	r2, r1
 80054ec:	492d      	ldr	r1, [pc, #180]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	610b      	str	r3, [r1, #16]
 80054f2:	e02d      	b.n	8005550 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d115      	bne.n	8005526 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054fa:	4b2a      	ldr	r3, [pc, #168]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80054fc:	691a      	ldr	r2, [r3, #16]
 80054fe:	4b2b      	ldr	r3, [pc, #172]	; (80055ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8005500:	4013      	ands	r3, r2
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	6892      	ldr	r2, [r2, #8]
 8005506:	0211      	lsls	r1, r2, #8
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	6912      	ldr	r2, [r2, #16]
 800550c:	0852      	lsrs	r2, r2, #1
 800550e:	3a01      	subs	r2, #1
 8005510:	0552      	lsls	r2, r2, #21
 8005512:	4311      	orrs	r1, r2
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	6852      	ldr	r2, [r2, #4]
 8005518:	3a01      	subs	r2, #1
 800551a:	0112      	lsls	r2, r2, #4
 800551c:	430a      	orrs	r2, r1
 800551e:	4921      	ldr	r1, [pc, #132]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005520:	4313      	orrs	r3, r2
 8005522:	610b      	str	r3, [r1, #16]
 8005524:	e014      	b.n	8005550 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005526:	4b1f      	ldr	r3, [pc, #124]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005528:	691a      	ldr	r2, [r3, #16]
 800552a:	4b21      	ldr	r3, [pc, #132]	; (80055b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800552c:	4013      	ands	r3, r2
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	6892      	ldr	r2, [r2, #8]
 8005532:	0211      	lsls	r1, r2, #8
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	6952      	ldr	r2, [r2, #20]
 8005538:	0852      	lsrs	r2, r2, #1
 800553a:	3a01      	subs	r2, #1
 800553c:	0652      	lsls	r2, r2, #25
 800553e:	4311      	orrs	r1, r2
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	6852      	ldr	r2, [r2, #4]
 8005544:	3a01      	subs	r2, #1
 8005546:	0112      	lsls	r2, r2, #4
 8005548:	430a      	orrs	r2, r1
 800554a:	4916      	ldr	r1, [pc, #88]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800554c:	4313      	orrs	r3, r2
 800554e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005550:	4b14      	ldr	r3, [pc, #80]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a13      	ldr	r2, [pc, #76]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005556:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800555a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800555c:	f7fc fcf0 	bl	8001f40 <HAL_GetTick>
 8005560:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005562:	e009      	b.n	8005578 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005564:	f7fc fcec 	bl	8001f40 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	2b02      	cmp	r3, #2
 8005570:	d902      	bls.n	8005578 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	73fb      	strb	r3, [r7, #15]
          break;
 8005576:	e005      	b.n	8005584 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005578:	4b0a      	ldr	r3, [pc, #40]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d0ef      	beq.n	8005564 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005584:	7bfb      	ldrb	r3, [r7, #15]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d106      	bne.n	8005598 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800558a:	4b06      	ldr	r3, [pc, #24]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800558c:	691a      	ldr	r2, [r3, #16]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	699b      	ldr	r3, [r3, #24]
 8005592:	4904      	ldr	r1, [pc, #16]	; (80055a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005594:	4313      	orrs	r3, r2
 8005596:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005598:	7bfb      	ldrb	r3, [r7, #15]
}
 800559a:	4618      	mov	r0, r3
 800559c:	3710      	adds	r7, #16
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	40021000 	.word	0x40021000
 80055a8:	07ff800f 	.word	0x07ff800f
 80055ac:	ff9f800f 	.word	0xff9f800f
 80055b0:	f9ff800f 	.word	0xf9ff800f

080055b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055be:	2300      	movs	r3, #0
 80055c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80055c2:	4b72      	ldr	r3, [pc, #456]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	f003 0303 	and.w	r3, r3, #3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00e      	beq.n	80055ec <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80055ce:	4b6f      	ldr	r3, [pc, #444]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	f003 0203 	and.w	r2, r3, #3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d103      	bne.n	80055e6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
       ||
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d142      	bne.n	800566c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	73fb      	strb	r3, [r7, #15]
 80055ea:	e03f      	b.n	800566c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	2b03      	cmp	r3, #3
 80055f2:	d018      	beq.n	8005626 <RCCEx_PLLSAI2_Config+0x72>
 80055f4:	2b03      	cmp	r3, #3
 80055f6:	d825      	bhi.n	8005644 <RCCEx_PLLSAI2_Config+0x90>
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d002      	beq.n	8005602 <RCCEx_PLLSAI2_Config+0x4e>
 80055fc:	2b02      	cmp	r3, #2
 80055fe:	d009      	beq.n	8005614 <RCCEx_PLLSAI2_Config+0x60>
 8005600:	e020      	b.n	8005644 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005602:	4b62      	ldr	r3, [pc, #392]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0302 	and.w	r3, r3, #2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d11d      	bne.n	800564a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005612:	e01a      	b.n	800564a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005614:	4b5d      	ldr	r3, [pc, #372]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800561c:	2b00      	cmp	r3, #0
 800561e:	d116      	bne.n	800564e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005624:	e013      	b.n	800564e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005626:	4b59      	ldr	r3, [pc, #356]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d10f      	bne.n	8005652 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005632:	4b56      	ldr	r3, [pc, #344]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d109      	bne.n	8005652 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005642:	e006      	b.n	8005652 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	73fb      	strb	r3, [r7, #15]
      break;
 8005648:	e004      	b.n	8005654 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800564a:	bf00      	nop
 800564c:	e002      	b.n	8005654 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800564e:	bf00      	nop
 8005650:	e000      	b.n	8005654 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005652:	bf00      	nop
    }

    if(status == HAL_OK)
 8005654:	7bfb      	ldrb	r3, [r7, #15]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d108      	bne.n	800566c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800565a:	4b4c      	ldr	r3, [pc, #304]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	f023 0203 	bic.w	r2, r3, #3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4949      	ldr	r1, [pc, #292]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005668:	4313      	orrs	r3, r2
 800566a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800566c:	7bfb      	ldrb	r3, [r7, #15]
 800566e:	2b00      	cmp	r3, #0
 8005670:	f040 8086 	bne.w	8005780 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005674:	4b45      	ldr	r3, [pc, #276]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a44      	ldr	r2, [pc, #272]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 800567a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800567e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005680:	f7fc fc5e 	bl	8001f40 <HAL_GetTick>
 8005684:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005686:	e009      	b.n	800569c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005688:	f7fc fc5a 	bl	8001f40 <HAL_GetTick>
 800568c:	4602      	mov	r2, r0
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	1ad3      	subs	r3, r2, r3
 8005692:	2b02      	cmp	r3, #2
 8005694:	d902      	bls.n	800569c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	73fb      	strb	r3, [r7, #15]
        break;
 800569a:	e005      	b.n	80056a8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800569c:	4b3b      	ldr	r3, [pc, #236]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d1ef      	bne.n	8005688 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80056a8:	7bfb      	ldrb	r3, [r7, #15]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d168      	bne.n	8005780 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d113      	bne.n	80056dc <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80056b4:	4b35      	ldr	r3, [pc, #212]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 80056b6:	695a      	ldr	r2, [r3, #20]
 80056b8:	4b35      	ldr	r3, [pc, #212]	; (8005790 <RCCEx_PLLSAI2_Config+0x1dc>)
 80056ba:	4013      	ands	r3, r2
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	6892      	ldr	r2, [r2, #8]
 80056c0:	0211      	lsls	r1, r2, #8
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	68d2      	ldr	r2, [r2, #12]
 80056c6:	06d2      	lsls	r2, r2, #27
 80056c8:	4311      	orrs	r1, r2
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	6852      	ldr	r2, [r2, #4]
 80056ce:	3a01      	subs	r2, #1
 80056d0:	0112      	lsls	r2, r2, #4
 80056d2:	430a      	orrs	r2, r1
 80056d4:	492d      	ldr	r1, [pc, #180]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	614b      	str	r3, [r1, #20]
 80056da:	e02d      	b.n	8005738 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d115      	bne.n	800570e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80056e2:	4b2a      	ldr	r3, [pc, #168]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 80056e4:	695a      	ldr	r2, [r3, #20]
 80056e6:	4b2b      	ldr	r3, [pc, #172]	; (8005794 <RCCEx_PLLSAI2_Config+0x1e0>)
 80056e8:	4013      	ands	r3, r2
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	6892      	ldr	r2, [r2, #8]
 80056ee:	0211      	lsls	r1, r2, #8
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	6912      	ldr	r2, [r2, #16]
 80056f4:	0852      	lsrs	r2, r2, #1
 80056f6:	3a01      	subs	r2, #1
 80056f8:	0552      	lsls	r2, r2, #21
 80056fa:	4311      	orrs	r1, r2
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	6852      	ldr	r2, [r2, #4]
 8005700:	3a01      	subs	r2, #1
 8005702:	0112      	lsls	r2, r2, #4
 8005704:	430a      	orrs	r2, r1
 8005706:	4921      	ldr	r1, [pc, #132]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005708:	4313      	orrs	r3, r2
 800570a:	614b      	str	r3, [r1, #20]
 800570c:	e014      	b.n	8005738 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800570e:	4b1f      	ldr	r3, [pc, #124]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005710:	695a      	ldr	r2, [r3, #20]
 8005712:	4b21      	ldr	r3, [pc, #132]	; (8005798 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005714:	4013      	ands	r3, r2
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	6892      	ldr	r2, [r2, #8]
 800571a:	0211      	lsls	r1, r2, #8
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	6952      	ldr	r2, [r2, #20]
 8005720:	0852      	lsrs	r2, r2, #1
 8005722:	3a01      	subs	r2, #1
 8005724:	0652      	lsls	r2, r2, #25
 8005726:	4311      	orrs	r1, r2
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	6852      	ldr	r2, [r2, #4]
 800572c:	3a01      	subs	r2, #1
 800572e:	0112      	lsls	r2, r2, #4
 8005730:	430a      	orrs	r2, r1
 8005732:	4916      	ldr	r1, [pc, #88]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005734:	4313      	orrs	r3, r2
 8005736:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005738:	4b14      	ldr	r3, [pc, #80]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a13      	ldr	r2, [pc, #76]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 800573e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005742:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005744:	f7fc fbfc 	bl	8001f40 <HAL_GetTick>
 8005748:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800574a:	e009      	b.n	8005760 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800574c:	f7fc fbf8 	bl	8001f40 <HAL_GetTick>
 8005750:	4602      	mov	r2, r0
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	2b02      	cmp	r3, #2
 8005758:	d902      	bls.n	8005760 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	73fb      	strb	r3, [r7, #15]
          break;
 800575e:	e005      	b.n	800576c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005760:	4b0a      	ldr	r3, [pc, #40]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005768:	2b00      	cmp	r3, #0
 800576a:	d0ef      	beq.n	800574c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800576c:	7bfb      	ldrb	r3, [r7, #15]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d106      	bne.n	8005780 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005772:	4b06      	ldr	r3, [pc, #24]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005774:	695a      	ldr	r2, [r3, #20]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	699b      	ldr	r3, [r3, #24]
 800577a:	4904      	ldr	r1, [pc, #16]	; (800578c <RCCEx_PLLSAI2_Config+0x1d8>)
 800577c:	4313      	orrs	r3, r2
 800577e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005780:	7bfb      	ldrb	r3, [r7, #15]
}
 8005782:	4618      	mov	r0, r3
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	40021000 	.word	0x40021000
 8005790:	07ff800f 	.word	0x07ff800f
 8005794:	ff9f800f 	.word	0xff9f800f
 8005798:	f9ff800f 	.word	0xf9ff800f

0800579c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d101      	bne.n	80057ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e049      	b.n	8005842 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d106      	bne.n	80057c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f7fc f91c 	bl	8001a00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2202      	movs	r2, #2
 80057cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	3304      	adds	r3, #4
 80057d8:	4619      	mov	r1, r3
 80057da:	4610      	mov	r0, r2
 80057dc:	f000 fd9c 	bl	8006318 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	3708      	adds	r7, #8
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
	...

0800584c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800584c:	b480      	push	{r7}
 800584e:	b085      	sub	sp, #20
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800585a:	b2db      	uxtb	r3, r3
 800585c:	2b01      	cmp	r3, #1
 800585e:	d001      	beq.n	8005864 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e047      	b.n	80058f4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2202      	movs	r2, #2
 8005868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a23      	ldr	r2, [pc, #140]	; (8005900 <HAL_TIM_Base_Start+0xb4>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d01d      	beq.n	80058b2 <HAL_TIM_Base_Start+0x66>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800587e:	d018      	beq.n	80058b2 <HAL_TIM_Base_Start+0x66>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a1f      	ldr	r2, [pc, #124]	; (8005904 <HAL_TIM_Base_Start+0xb8>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d013      	beq.n	80058b2 <HAL_TIM_Base_Start+0x66>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a1e      	ldr	r2, [pc, #120]	; (8005908 <HAL_TIM_Base_Start+0xbc>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d00e      	beq.n	80058b2 <HAL_TIM_Base_Start+0x66>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a1c      	ldr	r2, [pc, #112]	; (800590c <HAL_TIM_Base_Start+0xc0>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d009      	beq.n	80058b2 <HAL_TIM_Base_Start+0x66>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a1b      	ldr	r2, [pc, #108]	; (8005910 <HAL_TIM_Base_Start+0xc4>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d004      	beq.n	80058b2 <HAL_TIM_Base_Start+0x66>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a19      	ldr	r2, [pc, #100]	; (8005914 <HAL_TIM_Base_Start+0xc8>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d115      	bne.n	80058de <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	689a      	ldr	r2, [r3, #8]
 80058b8:	4b17      	ldr	r3, [pc, #92]	; (8005918 <HAL_TIM_Base_Start+0xcc>)
 80058ba:	4013      	ands	r3, r2
 80058bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2b06      	cmp	r3, #6
 80058c2:	d015      	beq.n	80058f0 <HAL_TIM_Base_Start+0xa4>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058ca:	d011      	beq.n	80058f0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f042 0201 	orr.w	r2, r2, #1
 80058da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058dc:	e008      	b.n	80058f0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f042 0201 	orr.w	r2, r2, #1
 80058ec:	601a      	str	r2, [r3, #0]
 80058ee:	e000      	b.n	80058f2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058f0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3714      	adds	r7, #20
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr
 8005900:	40012c00 	.word	0x40012c00
 8005904:	40000400 	.word	0x40000400
 8005908:	40000800 	.word	0x40000800
 800590c:	40000c00 	.word	0x40000c00
 8005910:	40013400 	.word	0x40013400
 8005914:	40014000 	.word	0x40014000
 8005918:	00010007 	.word	0x00010007

0800591c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800591c:	b480      	push	{r7}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b01      	cmp	r3, #1
 800592e:	d001      	beq.n	8005934 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e04f      	b.n	80059d4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2202      	movs	r2, #2
 8005938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68da      	ldr	r2, [r3, #12]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f042 0201 	orr.w	r2, r2, #1
 800594a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a23      	ldr	r2, [pc, #140]	; (80059e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d01d      	beq.n	8005992 <HAL_TIM_Base_Start_IT+0x76>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800595e:	d018      	beq.n	8005992 <HAL_TIM_Base_Start_IT+0x76>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a1f      	ldr	r2, [pc, #124]	; (80059e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d013      	beq.n	8005992 <HAL_TIM_Base_Start_IT+0x76>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a1e      	ldr	r2, [pc, #120]	; (80059e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d00e      	beq.n	8005992 <HAL_TIM_Base_Start_IT+0x76>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a1c      	ldr	r2, [pc, #112]	; (80059ec <HAL_TIM_Base_Start_IT+0xd0>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d009      	beq.n	8005992 <HAL_TIM_Base_Start_IT+0x76>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a1b      	ldr	r2, [pc, #108]	; (80059f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d004      	beq.n	8005992 <HAL_TIM_Base_Start_IT+0x76>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a19      	ldr	r2, [pc, #100]	; (80059f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d115      	bne.n	80059be <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	689a      	ldr	r2, [r3, #8]
 8005998:	4b17      	ldr	r3, [pc, #92]	; (80059f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800599a:	4013      	ands	r3, r2
 800599c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2b06      	cmp	r3, #6
 80059a2:	d015      	beq.n	80059d0 <HAL_TIM_Base_Start_IT+0xb4>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059aa:	d011      	beq.n	80059d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f042 0201 	orr.w	r2, r2, #1
 80059ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059bc:	e008      	b.n	80059d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f042 0201 	orr.w	r2, r2, #1
 80059cc:	601a      	str	r2, [r3, #0]
 80059ce:	e000      	b.n	80059d2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80059d2:	2300      	movs	r3, #0
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3714      	adds	r7, #20
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr
 80059e0:	40012c00 	.word	0x40012c00
 80059e4:	40000400 	.word	0x40000400
 80059e8:	40000800 	.word	0x40000800
 80059ec:	40000c00 	.word	0x40000c00
 80059f0:	40013400 	.word	0x40013400
 80059f4:	40014000 	.word	0x40014000
 80059f8:	00010007 	.word	0x00010007

080059fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b082      	sub	sp, #8
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d101      	bne.n	8005a0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e049      	b.n	8005aa2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d106      	bne.n	8005a28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f841 	bl	8005aaa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2202      	movs	r2, #2
 8005a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	3304      	adds	r3, #4
 8005a38:	4619      	mov	r1, r3
 8005a3a:	4610      	mov	r0, r2
 8005a3c:	f000 fc6c 	bl	8006318 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005aa0:	2300      	movs	r3, #0
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3708      	adds	r7, #8
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}

08005aaa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005aaa:	b480      	push	{r7}
 8005aac:	b083      	sub	sp, #12
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ab2:	bf00      	nop
 8005ab4:	370c      	adds	r7, #12
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
	...

08005ac0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d109      	bne.n	8005ae4 <HAL_TIM_PWM_Start+0x24>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	bf14      	ite	ne
 8005adc:	2301      	movne	r3, #1
 8005ade:	2300      	moveq	r3, #0
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	e03c      	b.n	8005b5e <HAL_TIM_PWM_Start+0x9e>
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	2b04      	cmp	r3, #4
 8005ae8:	d109      	bne.n	8005afe <HAL_TIM_PWM_Start+0x3e>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	bf14      	ite	ne
 8005af6:	2301      	movne	r3, #1
 8005af8:	2300      	moveq	r3, #0
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	e02f      	b.n	8005b5e <HAL_TIM_PWM_Start+0x9e>
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	2b08      	cmp	r3, #8
 8005b02:	d109      	bne.n	8005b18 <HAL_TIM_PWM_Start+0x58>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	bf14      	ite	ne
 8005b10:	2301      	movne	r3, #1
 8005b12:	2300      	moveq	r3, #0
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	e022      	b.n	8005b5e <HAL_TIM_PWM_Start+0x9e>
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	2b0c      	cmp	r3, #12
 8005b1c:	d109      	bne.n	8005b32 <HAL_TIM_PWM_Start+0x72>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	bf14      	ite	ne
 8005b2a:	2301      	movne	r3, #1
 8005b2c:	2300      	moveq	r3, #0
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	e015      	b.n	8005b5e <HAL_TIM_PWM_Start+0x9e>
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	2b10      	cmp	r3, #16
 8005b36:	d109      	bne.n	8005b4c <HAL_TIM_PWM_Start+0x8c>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	bf14      	ite	ne
 8005b44:	2301      	movne	r3, #1
 8005b46:	2300      	moveq	r3, #0
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	e008      	b.n	8005b5e <HAL_TIM_PWM_Start+0x9e>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	bf14      	ite	ne
 8005b58:	2301      	movne	r3, #1
 8005b5a:	2300      	moveq	r3, #0
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d001      	beq.n	8005b66 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	e09c      	b.n	8005ca0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d104      	bne.n	8005b76 <HAL_TIM_PWM_Start+0xb6>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2202      	movs	r2, #2
 8005b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b74:	e023      	b.n	8005bbe <HAL_TIM_PWM_Start+0xfe>
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	2b04      	cmp	r3, #4
 8005b7a:	d104      	bne.n	8005b86 <HAL_TIM_PWM_Start+0xc6>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2202      	movs	r2, #2
 8005b80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b84:	e01b      	b.n	8005bbe <HAL_TIM_PWM_Start+0xfe>
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	2b08      	cmp	r3, #8
 8005b8a:	d104      	bne.n	8005b96 <HAL_TIM_PWM_Start+0xd6>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2202      	movs	r2, #2
 8005b90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b94:	e013      	b.n	8005bbe <HAL_TIM_PWM_Start+0xfe>
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	2b0c      	cmp	r3, #12
 8005b9a:	d104      	bne.n	8005ba6 <HAL_TIM_PWM_Start+0xe6>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2202      	movs	r2, #2
 8005ba0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ba4:	e00b      	b.n	8005bbe <HAL_TIM_PWM_Start+0xfe>
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	2b10      	cmp	r3, #16
 8005baa:	d104      	bne.n	8005bb6 <HAL_TIM_PWM_Start+0xf6>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2202      	movs	r2, #2
 8005bb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bb4:	e003      	b.n	8005bbe <HAL_TIM_PWM_Start+0xfe>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2202      	movs	r2, #2
 8005bba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	6839      	ldr	r1, [r7, #0]
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f000 ffb0 	bl	8006b2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a35      	ldr	r2, [pc, #212]	; (8005ca8 <HAL_TIM_PWM_Start+0x1e8>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d013      	beq.n	8005bfe <HAL_TIM_PWM_Start+0x13e>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a34      	ldr	r2, [pc, #208]	; (8005cac <HAL_TIM_PWM_Start+0x1ec>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d00e      	beq.n	8005bfe <HAL_TIM_PWM_Start+0x13e>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a32      	ldr	r2, [pc, #200]	; (8005cb0 <HAL_TIM_PWM_Start+0x1f0>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d009      	beq.n	8005bfe <HAL_TIM_PWM_Start+0x13e>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a31      	ldr	r2, [pc, #196]	; (8005cb4 <HAL_TIM_PWM_Start+0x1f4>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d004      	beq.n	8005bfe <HAL_TIM_PWM_Start+0x13e>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a2f      	ldr	r2, [pc, #188]	; (8005cb8 <HAL_TIM_PWM_Start+0x1f8>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d101      	bne.n	8005c02 <HAL_TIM_PWM_Start+0x142>
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e000      	b.n	8005c04 <HAL_TIM_PWM_Start+0x144>
 8005c02:	2300      	movs	r3, #0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d007      	beq.n	8005c18 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c16:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a22      	ldr	r2, [pc, #136]	; (8005ca8 <HAL_TIM_PWM_Start+0x1e8>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d01d      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x19e>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c2a:	d018      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x19e>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a22      	ldr	r2, [pc, #136]	; (8005cbc <HAL_TIM_PWM_Start+0x1fc>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d013      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x19e>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a21      	ldr	r2, [pc, #132]	; (8005cc0 <HAL_TIM_PWM_Start+0x200>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d00e      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x19e>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a1f      	ldr	r2, [pc, #124]	; (8005cc4 <HAL_TIM_PWM_Start+0x204>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d009      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x19e>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a17      	ldr	r2, [pc, #92]	; (8005cac <HAL_TIM_PWM_Start+0x1ec>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d004      	beq.n	8005c5e <HAL_TIM_PWM_Start+0x19e>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a15      	ldr	r2, [pc, #84]	; (8005cb0 <HAL_TIM_PWM_Start+0x1f0>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d115      	bne.n	8005c8a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689a      	ldr	r2, [r3, #8]
 8005c64:	4b18      	ldr	r3, [pc, #96]	; (8005cc8 <HAL_TIM_PWM_Start+0x208>)
 8005c66:	4013      	ands	r3, r2
 8005c68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2b06      	cmp	r3, #6
 8005c6e:	d015      	beq.n	8005c9c <HAL_TIM_PWM_Start+0x1dc>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c76:	d011      	beq.n	8005c9c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f042 0201 	orr.w	r2, r2, #1
 8005c86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c88:	e008      	b.n	8005c9c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f042 0201 	orr.w	r2, r2, #1
 8005c98:	601a      	str	r2, [r3, #0]
 8005c9a:	e000      	b.n	8005c9e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c9c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	40012c00 	.word	0x40012c00
 8005cac:	40013400 	.word	0x40013400
 8005cb0:	40014000 	.word	0x40014000
 8005cb4:	40014400 	.word	0x40014400
 8005cb8:	40014800 	.word	0x40014800
 8005cbc:	40000400 	.word	0x40000400
 8005cc0:	40000800 	.word	0x40000800
 8005cc4:	40000c00 	.word	0x40000c00
 8005cc8:	00010007 	.word	0x00010007

08005ccc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b082      	sub	sp, #8
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	f003 0302 	and.w	r3, r3, #2
 8005cde:	2b02      	cmp	r3, #2
 8005ce0:	d122      	bne.n	8005d28 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	f003 0302 	and.w	r3, r3, #2
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d11b      	bne.n	8005d28 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f06f 0202 	mvn.w	r2, #2
 8005cf8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	699b      	ldr	r3, [r3, #24]
 8005d06:	f003 0303 	and.w	r3, r3, #3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d003      	beq.n	8005d16 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 fae3 	bl	80062da <HAL_TIM_IC_CaptureCallback>
 8005d14:	e005      	b.n	8005d22 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 fad5 	bl	80062c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 fae6 	bl	80062ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	f003 0304 	and.w	r3, r3, #4
 8005d32:	2b04      	cmp	r3, #4
 8005d34:	d122      	bne.n	8005d7c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	f003 0304 	and.w	r3, r3, #4
 8005d40:	2b04      	cmp	r3, #4
 8005d42:	d11b      	bne.n	8005d7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f06f 0204 	mvn.w	r2, #4
 8005d4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2202      	movs	r2, #2
 8005d52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	699b      	ldr	r3, [r3, #24]
 8005d5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d003      	beq.n	8005d6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 fab9 	bl	80062da <HAL_TIM_IC_CaptureCallback>
 8005d68:	e005      	b.n	8005d76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 faab 	bl	80062c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f000 fabc 	bl	80062ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	f003 0308 	and.w	r3, r3, #8
 8005d86:	2b08      	cmp	r3, #8
 8005d88:	d122      	bne.n	8005dd0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	f003 0308 	and.w	r3, r3, #8
 8005d94:	2b08      	cmp	r3, #8
 8005d96:	d11b      	bne.n	8005dd0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f06f 0208 	mvn.w	r2, #8
 8005da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2204      	movs	r2, #4
 8005da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	69db      	ldr	r3, [r3, #28]
 8005dae:	f003 0303 	and.w	r3, r3, #3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d003      	beq.n	8005dbe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 fa8f 	bl	80062da <HAL_TIM_IC_CaptureCallback>
 8005dbc:	e005      	b.n	8005dca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f000 fa81 	bl	80062c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f000 fa92 	bl	80062ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	f003 0310 	and.w	r3, r3, #16
 8005dda:	2b10      	cmp	r3, #16
 8005ddc:	d122      	bne.n	8005e24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	f003 0310 	and.w	r3, r3, #16
 8005de8:	2b10      	cmp	r3, #16
 8005dea:	d11b      	bne.n	8005e24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f06f 0210 	mvn.w	r2, #16
 8005df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2208      	movs	r2, #8
 8005dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	69db      	ldr	r3, [r3, #28]
 8005e02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d003      	beq.n	8005e12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 fa65 	bl	80062da <HAL_TIM_IC_CaptureCallback>
 8005e10:	e005      	b.n	8005e1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 fa57 	bl	80062c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 fa68 	bl	80062ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	f003 0301 	and.w	r3, r3, #1
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d10e      	bne.n	8005e50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	f003 0301 	and.w	r3, r3, #1
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d107      	bne.n	8005e50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f06f 0201 	mvn.w	r2, #1
 8005e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f7fb fcf8 	bl	8001840 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	691b      	ldr	r3, [r3, #16]
 8005e56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e5a:	2b80      	cmp	r3, #128	; 0x80
 8005e5c:	d10e      	bne.n	8005e7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e68:	2b80      	cmp	r3, #128	; 0x80
 8005e6a:	d107      	bne.n	8005e7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 ff10 	bl	8006c9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e8a:	d10e      	bne.n	8005eaa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e96:	2b80      	cmp	r3, #128	; 0x80
 8005e98:	d107      	bne.n	8005eaa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005ea2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 ff03 	bl	8006cb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	691b      	ldr	r3, [r3, #16]
 8005eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb4:	2b40      	cmp	r3, #64	; 0x40
 8005eb6:	d10e      	bne.n	8005ed6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ec2:	2b40      	cmp	r3, #64	; 0x40
 8005ec4:	d107      	bne.n	8005ed6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ece:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f000 fa16 	bl	8006302 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	691b      	ldr	r3, [r3, #16]
 8005edc:	f003 0320 	and.w	r3, r3, #32
 8005ee0:	2b20      	cmp	r3, #32
 8005ee2:	d10e      	bne.n	8005f02 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	f003 0320 	and.w	r3, r3, #32
 8005eee:	2b20      	cmp	r3, #32
 8005ef0:	d107      	bne.n	8005f02 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f06f 0220 	mvn.w	r2, #32
 8005efa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	f000 fec3 	bl	8006c88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f02:	bf00      	nop
 8005f04:	3708      	adds	r7, #8
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
	...

08005f0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b086      	sub	sp, #24
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d101      	bne.n	8005f2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f26:	2302      	movs	r3, #2
 8005f28:	e0ff      	b.n	800612a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2b14      	cmp	r3, #20
 8005f36:	f200 80f0 	bhi.w	800611a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005f3a:	a201      	add	r2, pc, #4	; (adr r2, 8005f40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f40:	08005f95 	.word	0x08005f95
 8005f44:	0800611b 	.word	0x0800611b
 8005f48:	0800611b 	.word	0x0800611b
 8005f4c:	0800611b 	.word	0x0800611b
 8005f50:	08005fd5 	.word	0x08005fd5
 8005f54:	0800611b 	.word	0x0800611b
 8005f58:	0800611b 	.word	0x0800611b
 8005f5c:	0800611b 	.word	0x0800611b
 8005f60:	08006017 	.word	0x08006017
 8005f64:	0800611b 	.word	0x0800611b
 8005f68:	0800611b 	.word	0x0800611b
 8005f6c:	0800611b 	.word	0x0800611b
 8005f70:	08006057 	.word	0x08006057
 8005f74:	0800611b 	.word	0x0800611b
 8005f78:	0800611b 	.word	0x0800611b
 8005f7c:	0800611b 	.word	0x0800611b
 8005f80:	08006099 	.word	0x08006099
 8005f84:	0800611b 	.word	0x0800611b
 8005f88:	0800611b 	.word	0x0800611b
 8005f8c:	0800611b 	.word	0x0800611b
 8005f90:	080060d9 	.word	0x080060d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68b9      	ldr	r1, [r7, #8]
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f000 fa56 	bl	800644c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	699a      	ldr	r2, [r3, #24]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f042 0208 	orr.w	r2, r2, #8
 8005fae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	699a      	ldr	r2, [r3, #24]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f022 0204 	bic.w	r2, r2, #4
 8005fbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	6999      	ldr	r1, [r3, #24]
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	691a      	ldr	r2, [r3, #16]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	430a      	orrs	r2, r1
 8005fd0:	619a      	str	r2, [r3, #24]
      break;
 8005fd2:	e0a5      	b.n	8006120 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68b9      	ldr	r1, [r7, #8]
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f000 fac6 	bl	800656c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	699a      	ldr	r2, [r3, #24]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	699a      	ldr	r2, [r3, #24]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ffe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	6999      	ldr	r1, [r3, #24]
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	691b      	ldr	r3, [r3, #16]
 800600a:	021a      	lsls	r2, r3, #8
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	430a      	orrs	r2, r1
 8006012:	619a      	str	r2, [r3, #24]
      break;
 8006014:	e084      	b.n	8006120 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	68b9      	ldr	r1, [r7, #8]
 800601c:	4618      	mov	r0, r3
 800601e:	f000 fb2f 	bl	8006680 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	69da      	ldr	r2, [r3, #28]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f042 0208 	orr.w	r2, r2, #8
 8006030:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	69da      	ldr	r2, [r3, #28]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f022 0204 	bic.w	r2, r2, #4
 8006040:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	69d9      	ldr	r1, [r3, #28]
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	691a      	ldr	r2, [r3, #16]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	430a      	orrs	r2, r1
 8006052:	61da      	str	r2, [r3, #28]
      break;
 8006054:	e064      	b.n	8006120 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68b9      	ldr	r1, [r7, #8]
 800605c:	4618      	mov	r0, r3
 800605e:	f000 fb97 	bl	8006790 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	69da      	ldr	r2, [r3, #28]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006070:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	69da      	ldr	r2, [r3, #28]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006080:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	69d9      	ldr	r1, [r3, #28]
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	691b      	ldr	r3, [r3, #16]
 800608c:	021a      	lsls	r2, r3, #8
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	430a      	orrs	r2, r1
 8006094:	61da      	str	r2, [r3, #28]
      break;
 8006096:	e043      	b.n	8006120 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68b9      	ldr	r1, [r7, #8]
 800609e:	4618      	mov	r0, r3
 80060a0:	f000 fbe0 	bl	8006864 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f042 0208 	orr.w	r2, r2, #8
 80060b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f022 0204 	bic.w	r2, r2, #4
 80060c2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	691a      	ldr	r2, [r3, #16]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	430a      	orrs	r2, r1
 80060d4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80060d6:	e023      	b.n	8006120 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68b9      	ldr	r1, [r7, #8]
 80060de:	4618      	mov	r0, r3
 80060e0:	f000 fc24 	bl	800692c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060f2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006102:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	021a      	lsls	r2, r3, #8
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	430a      	orrs	r2, r1
 8006116:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006118:	e002      	b.n	8006120 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	75fb      	strb	r3, [r7, #23]
      break;
 800611e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006128:	7dfb      	ldrb	r3, [r7, #23]
}
 800612a:	4618      	mov	r0, r3
 800612c:	3718      	adds	r7, #24
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop

08006134 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800613e:	2300      	movs	r3, #0
 8006140:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006148:	2b01      	cmp	r3, #1
 800614a:	d101      	bne.n	8006150 <HAL_TIM_ConfigClockSource+0x1c>
 800614c:	2302      	movs	r3, #2
 800614e:	e0b6      	b.n	80062be <HAL_TIM_ConfigClockSource+0x18a>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2202      	movs	r2, #2
 800615c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800616e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006172:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800617a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	68ba      	ldr	r2, [r7, #8]
 8006182:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800618c:	d03e      	beq.n	800620c <HAL_TIM_ConfigClockSource+0xd8>
 800618e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006192:	f200 8087 	bhi.w	80062a4 <HAL_TIM_ConfigClockSource+0x170>
 8006196:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800619a:	f000 8086 	beq.w	80062aa <HAL_TIM_ConfigClockSource+0x176>
 800619e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061a2:	d87f      	bhi.n	80062a4 <HAL_TIM_ConfigClockSource+0x170>
 80061a4:	2b70      	cmp	r3, #112	; 0x70
 80061a6:	d01a      	beq.n	80061de <HAL_TIM_ConfigClockSource+0xaa>
 80061a8:	2b70      	cmp	r3, #112	; 0x70
 80061aa:	d87b      	bhi.n	80062a4 <HAL_TIM_ConfigClockSource+0x170>
 80061ac:	2b60      	cmp	r3, #96	; 0x60
 80061ae:	d050      	beq.n	8006252 <HAL_TIM_ConfigClockSource+0x11e>
 80061b0:	2b60      	cmp	r3, #96	; 0x60
 80061b2:	d877      	bhi.n	80062a4 <HAL_TIM_ConfigClockSource+0x170>
 80061b4:	2b50      	cmp	r3, #80	; 0x50
 80061b6:	d03c      	beq.n	8006232 <HAL_TIM_ConfigClockSource+0xfe>
 80061b8:	2b50      	cmp	r3, #80	; 0x50
 80061ba:	d873      	bhi.n	80062a4 <HAL_TIM_ConfigClockSource+0x170>
 80061bc:	2b40      	cmp	r3, #64	; 0x40
 80061be:	d058      	beq.n	8006272 <HAL_TIM_ConfigClockSource+0x13e>
 80061c0:	2b40      	cmp	r3, #64	; 0x40
 80061c2:	d86f      	bhi.n	80062a4 <HAL_TIM_ConfigClockSource+0x170>
 80061c4:	2b30      	cmp	r3, #48	; 0x30
 80061c6:	d064      	beq.n	8006292 <HAL_TIM_ConfigClockSource+0x15e>
 80061c8:	2b30      	cmp	r3, #48	; 0x30
 80061ca:	d86b      	bhi.n	80062a4 <HAL_TIM_ConfigClockSource+0x170>
 80061cc:	2b20      	cmp	r3, #32
 80061ce:	d060      	beq.n	8006292 <HAL_TIM_ConfigClockSource+0x15e>
 80061d0:	2b20      	cmp	r3, #32
 80061d2:	d867      	bhi.n	80062a4 <HAL_TIM_ConfigClockSource+0x170>
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d05c      	beq.n	8006292 <HAL_TIM_ConfigClockSource+0x15e>
 80061d8:	2b10      	cmp	r3, #16
 80061da:	d05a      	beq.n	8006292 <HAL_TIM_ConfigClockSource+0x15e>
 80061dc:	e062      	b.n	80062a4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6818      	ldr	r0, [r3, #0]
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	6899      	ldr	r1, [r3, #8]
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	685a      	ldr	r2, [r3, #4]
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	f000 fc7d 	bl	8006aec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006200:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68ba      	ldr	r2, [r7, #8]
 8006208:	609a      	str	r2, [r3, #8]
      break;
 800620a:	e04f      	b.n	80062ac <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6818      	ldr	r0, [r3, #0]
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	6899      	ldr	r1, [r3, #8]
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	685a      	ldr	r2, [r3, #4]
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	68db      	ldr	r3, [r3, #12]
 800621c:	f000 fc66 	bl	8006aec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	689a      	ldr	r2, [r3, #8]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800622e:	609a      	str	r2, [r3, #8]
      break;
 8006230:	e03c      	b.n	80062ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6818      	ldr	r0, [r3, #0]
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	6859      	ldr	r1, [r3, #4]
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	461a      	mov	r2, r3
 8006240:	f000 fbda 	bl	80069f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2150      	movs	r1, #80	; 0x50
 800624a:	4618      	mov	r0, r3
 800624c:	f000 fc33 	bl	8006ab6 <TIM_ITRx_SetConfig>
      break;
 8006250:	e02c      	b.n	80062ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6818      	ldr	r0, [r3, #0]
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	6859      	ldr	r1, [r3, #4]
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	461a      	mov	r2, r3
 8006260:	f000 fbf9 	bl	8006a56 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2160      	movs	r1, #96	; 0x60
 800626a:	4618      	mov	r0, r3
 800626c:	f000 fc23 	bl	8006ab6 <TIM_ITRx_SetConfig>
      break;
 8006270:	e01c      	b.n	80062ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6818      	ldr	r0, [r3, #0]
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	6859      	ldr	r1, [r3, #4]
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	461a      	mov	r2, r3
 8006280:	f000 fbba 	bl	80069f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2140      	movs	r1, #64	; 0x40
 800628a:	4618      	mov	r0, r3
 800628c:	f000 fc13 	bl	8006ab6 <TIM_ITRx_SetConfig>
      break;
 8006290:	e00c      	b.n	80062ac <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4619      	mov	r1, r3
 800629c:	4610      	mov	r0, r2
 800629e:	f000 fc0a 	bl	8006ab6 <TIM_ITRx_SetConfig>
      break;
 80062a2:	e003      	b.n	80062ac <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	73fb      	strb	r3, [r7, #15]
      break;
 80062a8:	e000      	b.n	80062ac <HAL_TIM_ConfigClockSource+0x178>
      break;
 80062aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}

080062c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062c6:	b480      	push	{r7}
 80062c8:	b083      	sub	sp, #12
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062ce:	bf00      	nop
 80062d0:	370c      	adds	r7, #12
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr

080062da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062da:	b480      	push	{r7}
 80062dc:	b083      	sub	sp, #12
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062e2:	bf00      	nop
 80062e4:	370c      	adds	r7, #12
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr

080062ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b083      	sub	sp, #12
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062f6:	bf00      	nop
 80062f8:	370c      	adds	r7, #12
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr

08006302 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006302:	b480      	push	{r7}
 8006304:	b083      	sub	sp, #12
 8006306:	af00      	add	r7, sp, #0
 8006308:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800630a:	bf00      	nop
 800630c:	370c      	adds	r7, #12
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
	...

08006318 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006318:	b480      	push	{r7}
 800631a:	b085      	sub	sp, #20
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	4a40      	ldr	r2, [pc, #256]	; (800642c <TIM_Base_SetConfig+0x114>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d013      	beq.n	8006358 <TIM_Base_SetConfig+0x40>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006336:	d00f      	beq.n	8006358 <TIM_Base_SetConfig+0x40>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	4a3d      	ldr	r2, [pc, #244]	; (8006430 <TIM_Base_SetConfig+0x118>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d00b      	beq.n	8006358 <TIM_Base_SetConfig+0x40>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	4a3c      	ldr	r2, [pc, #240]	; (8006434 <TIM_Base_SetConfig+0x11c>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d007      	beq.n	8006358 <TIM_Base_SetConfig+0x40>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	4a3b      	ldr	r2, [pc, #236]	; (8006438 <TIM_Base_SetConfig+0x120>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d003      	beq.n	8006358 <TIM_Base_SetConfig+0x40>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a3a      	ldr	r2, [pc, #232]	; (800643c <TIM_Base_SetConfig+0x124>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d108      	bne.n	800636a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800635e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	68fa      	ldr	r2, [r7, #12]
 8006366:	4313      	orrs	r3, r2
 8006368:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a2f      	ldr	r2, [pc, #188]	; (800642c <TIM_Base_SetConfig+0x114>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d01f      	beq.n	80063b2 <TIM_Base_SetConfig+0x9a>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006378:	d01b      	beq.n	80063b2 <TIM_Base_SetConfig+0x9a>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a2c      	ldr	r2, [pc, #176]	; (8006430 <TIM_Base_SetConfig+0x118>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d017      	beq.n	80063b2 <TIM_Base_SetConfig+0x9a>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4a2b      	ldr	r2, [pc, #172]	; (8006434 <TIM_Base_SetConfig+0x11c>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d013      	beq.n	80063b2 <TIM_Base_SetConfig+0x9a>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	4a2a      	ldr	r2, [pc, #168]	; (8006438 <TIM_Base_SetConfig+0x120>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d00f      	beq.n	80063b2 <TIM_Base_SetConfig+0x9a>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	4a29      	ldr	r2, [pc, #164]	; (800643c <TIM_Base_SetConfig+0x124>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d00b      	beq.n	80063b2 <TIM_Base_SetConfig+0x9a>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	4a28      	ldr	r2, [pc, #160]	; (8006440 <TIM_Base_SetConfig+0x128>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d007      	beq.n	80063b2 <TIM_Base_SetConfig+0x9a>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4a27      	ldr	r2, [pc, #156]	; (8006444 <TIM_Base_SetConfig+0x12c>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d003      	beq.n	80063b2 <TIM_Base_SetConfig+0x9a>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	4a26      	ldr	r2, [pc, #152]	; (8006448 <TIM_Base_SetConfig+0x130>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d108      	bne.n	80063c4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	68fa      	ldr	r2, [r7, #12]
 80063c0:	4313      	orrs	r3, r2
 80063c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	695b      	ldr	r3, [r3, #20]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	689a      	ldr	r2, [r3, #8]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	4a10      	ldr	r2, [pc, #64]	; (800642c <TIM_Base_SetConfig+0x114>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d00f      	beq.n	8006410 <TIM_Base_SetConfig+0xf8>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	4a12      	ldr	r2, [pc, #72]	; (800643c <TIM_Base_SetConfig+0x124>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d00b      	beq.n	8006410 <TIM_Base_SetConfig+0xf8>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	4a11      	ldr	r2, [pc, #68]	; (8006440 <TIM_Base_SetConfig+0x128>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d007      	beq.n	8006410 <TIM_Base_SetConfig+0xf8>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4a10      	ldr	r2, [pc, #64]	; (8006444 <TIM_Base_SetConfig+0x12c>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d003      	beq.n	8006410 <TIM_Base_SetConfig+0xf8>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	4a0f      	ldr	r2, [pc, #60]	; (8006448 <TIM_Base_SetConfig+0x130>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d103      	bne.n	8006418 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	691a      	ldr	r2, [r3, #16]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	615a      	str	r2, [r3, #20]
}
 800641e:	bf00      	nop
 8006420:	3714      	adds	r7, #20
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop
 800642c:	40012c00 	.word	0x40012c00
 8006430:	40000400 	.word	0x40000400
 8006434:	40000800 	.word	0x40000800
 8006438:	40000c00 	.word	0x40000c00
 800643c:	40013400 	.word	0x40013400
 8006440:	40014000 	.word	0x40014000
 8006444:	40014400 	.word	0x40014400
 8006448:	40014800 	.word	0x40014800

0800644c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800644c:	b480      	push	{r7}
 800644e:	b087      	sub	sp, #28
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a1b      	ldr	r3, [r3, #32]
 800645a:	f023 0201 	bic.w	r2, r3, #1
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a1b      	ldr	r3, [r3, #32]
 8006466:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800647a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800647e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f023 0303 	bic.w	r3, r3, #3
 8006486:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68fa      	ldr	r2, [r7, #12]
 800648e:	4313      	orrs	r3, r2
 8006490:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	f023 0302 	bic.w	r3, r3, #2
 8006498:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	697a      	ldr	r2, [r7, #20]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	4a2c      	ldr	r2, [pc, #176]	; (8006558 <TIM_OC1_SetConfig+0x10c>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d00f      	beq.n	80064cc <TIM_OC1_SetConfig+0x80>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	4a2b      	ldr	r2, [pc, #172]	; (800655c <TIM_OC1_SetConfig+0x110>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d00b      	beq.n	80064cc <TIM_OC1_SetConfig+0x80>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	4a2a      	ldr	r2, [pc, #168]	; (8006560 <TIM_OC1_SetConfig+0x114>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d007      	beq.n	80064cc <TIM_OC1_SetConfig+0x80>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a29      	ldr	r2, [pc, #164]	; (8006564 <TIM_OC1_SetConfig+0x118>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d003      	beq.n	80064cc <TIM_OC1_SetConfig+0x80>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a28      	ldr	r2, [pc, #160]	; (8006568 <TIM_OC1_SetConfig+0x11c>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d10c      	bne.n	80064e6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	f023 0308 	bic.w	r3, r3, #8
 80064d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	697a      	ldr	r2, [r7, #20]
 80064da:	4313      	orrs	r3, r2
 80064dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	f023 0304 	bic.w	r3, r3, #4
 80064e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a1b      	ldr	r2, [pc, #108]	; (8006558 <TIM_OC1_SetConfig+0x10c>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d00f      	beq.n	800650e <TIM_OC1_SetConfig+0xc2>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a1a      	ldr	r2, [pc, #104]	; (800655c <TIM_OC1_SetConfig+0x110>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d00b      	beq.n	800650e <TIM_OC1_SetConfig+0xc2>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a19      	ldr	r2, [pc, #100]	; (8006560 <TIM_OC1_SetConfig+0x114>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d007      	beq.n	800650e <TIM_OC1_SetConfig+0xc2>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a18      	ldr	r2, [pc, #96]	; (8006564 <TIM_OC1_SetConfig+0x118>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d003      	beq.n	800650e <TIM_OC1_SetConfig+0xc2>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a17      	ldr	r2, [pc, #92]	; (8006568 <TIM_OC1_SetConfig+0x11c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d111      	bne.n	8006532 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006514:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800651c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	695b      	ldr	r3, [r3, #20]
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	4313      	orrs	r3, r2
 8006526:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	699b      	ldr	r3, [r3, #24]
 800652c:	693a      	ldr	r2, [r7, #16]
 800652e:	4313      	orrs	r3, r2
 8006530:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	693a      	ldr	r2, [r7, #16]
 8006536:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	68fa      	ldr	r2, [r7, #12]
 800653c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	685a      	ldr	r2, [r3, #4]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	697a      	ldr	r2, [r7, #20]
 800654a:	621a      	str	r2, [r3, #32]
}
 800654c:	bf00      	nop
 800654e:	371c      	adds	r7, #28
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr
 8006558:	40012c00 	.word	0x40012c00
 800655c:	40013400 	.word	0x40013400
 8006560:	40014000 	.word	0x40014000
 8006564:	40014400 	.word	0x40014400
 8006568:	40014800 	.word	0x40014800

0800656c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800656c:	b480      	push	{r7}
 800656e:	b087      	sub	sp, #28
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	f023 0210 	bic.w	r2, r3, #16
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a1b      	ldr	r3, [r3, #32]
 8006586:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800659a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800659e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	021b      	lsls	r3, r3, #8
 80065ae:	68fa      	ldr	r2, [r7, #12]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	f023 0320 	bic.w	r3, r3, #32
 80065ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	011b      	lsls	r3, r3, #4
 80065c2:	697a      	ldr	r2, [r7, #20]
 80065c4:	4313      	orrs	r3, r2
 80065c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	4a28      	ldr	r2, [pc, #160]	; (800666c <TIM_OC2_SetConfig+0x100>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d003      	beq.n	80065d8 <TIM_OC2_SetConfig+0x6c>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4a27      	ldr	r2, [pc, #156]	; (8006670 <TIM_OC2_SetConfig+0x104>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d10d      	bne.n	80065f4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	011b      	lsls	r3, r3, #4
 80065e6:	697a      	ldr	r2, [r7, #20]
 80065e8:	4313      	orrs	r3, r2
 80065ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a1d      	ldr	r2, [pc, #116]	; (800666c <TIM_OC2_SetConfig+0x100>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d00f      	beq.n	800661c <TIM_OC2_SetConfig+0xb0>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a1c      	ldr	r2, [pc, #112]	; (8006670 <TIM_OC2_SetConfig+0x104>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d00b      	beq.n	800661c <TIM_OC2_SetConfig+0xb0>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	4a1b      	ldr	r2, [pc, #108]	; (8006674 <TIM_OC2_SetConfig+0x108>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d007      	beq.n	800661c <TIM_OC2_SetConfig+0xb0>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a1a      	ldr	r2, [pc, #104]	; (8006678 <TIM_OC2_SetConfig+0x10c>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d003      	beq.n	800661c <TIM_OC2_SetConfig+0xb0>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a19      	ldr	r2, [pc, #100]	; (800667c <TIM_OC2_SetConfig+0x110>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d113      	bne.n	8006644 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006622:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800662a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	695b      	ldr	r3, [r3, #20]
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	693a      	ldr	r2, [r7, #16]
 8006634:	4313      	orrs	r3, r2
 8006636:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	699b      	ldr	r3, [r3, #24]
 800663c:	009b      	lsls	r3, r3, #2
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	4313      	orrs	r3, r2
 8006642:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	693a      	ldr	r2, [r7, #16]
 8006648:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	68fa      	ldr	r2, [r7, #12]
 800664e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	685a      	ldr	r2, [r3, #4]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	621a      	str	r2, [r3, #32]
}
 800665e:	bf00      	nop
 8006660:	371c      	adds	r7, #28
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr
 800666a:	bf00      	nop
 800666c:	40012c00 	.word	0x40012c00
 8006670:	40013400 	.word	0x40013400
 8006674:	40014000 	.word	0x40014000
 8006678:	40014400 	.word	0x40014400
 800667c:	40014800 	.word	0x40014800

08006680 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006680:	b480      	push	{r7}
 8006682:	b087      	sub	sp, #28
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a1b      	ldr	r3, [r3, #32]
 800668e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	69db      	ldr	r3, [r3, #28]
 80066a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f023 0303 	bic.w	r3, r3, #3
 80066ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	021b      	lsls	r3, r3, #8
 80066d4:	697a      	ldr	r2, [r7, #20]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	4a27      	ldr	r2, [pc, #156]	; (800677c <TIM_OC3_SetConfig+0xfc>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d003      	beq.n	80066ea <TIM_OC3_SetConfig+0x6a>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4a26      	ldr	r2, [pc, #152]	; (8006780 <TIM_OC3_SetConfig+0x100>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d10d      	bne.n	8006706 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	021b      	lsls	r3, r3, #8
 80066f8:	697a      	ldr	r2, [r7, #20]
 80066fa:	4313      	orrs	r3, r2
 80066fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006704:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a1c      	ldr	r2, [pc, #112]	; (800677c <TIM_OC3_SetConfig+0xfc>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d00f      	beq.n	800672e <TIM_OC3_SetConfig+0xae>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	4a1b      	ldr	r2, [pc, #108]	; (8006780 <TIM_OC3_SetConfig+0x100>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d00b      	beq.n	800672e <TIM_OC3_SetConfig+0xae>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	4a1a      	ldr	r2, [pc, #104]	; (8006784 <TIM_OC3_SetConfig+0x104>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d007      	beq.n	800672e <TIM_OC3_SetConfig+0xae>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a19      	ldr	r2, [pc, #100]	; (8006788 <TIM_OC3_SetConfig+0x108>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d003      	beq.n	800672e <TIM_OC3_SetConfig+0xae>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4a18      	ldr	r2, [pc, #96]	; (800678c <TIM_OC3_SetConfig+0x10c>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d113      	bne.n	8006756 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006734:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800673c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	695b      	ldr	r3, [r3, #20]
 8006742:	011b      	lsls	r3, r3, #4
 8006744:	693a      	ldr	r2, [r7, #16]
 8006746:	4313      	orrs	r3, r2
 8006748:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	699b      	ldr	r3, [r3, #24]
 800674e:	011b      	lsls	r3, r3, #4
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	4313      	orrs	r3, r2
 8006754:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	693a      	ldr	r2, [r7, #16]
 800675a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	685a      	ldr	r2, [r3, #4]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	697a      	ldr	r2, [r7, #20]
 800676e:	621a      	str	r2, [r3, #32]
}
 8006770:	bf00      	nop
 8006772:	371c      	adds	r7, #28
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr
 800677c:	40012c00 	.word	0x40012c00
 8006780:	40013400 	.word	0x40013400
 8006784:	40014000 	.word	0x40014000
 8006788:	40014400 	.word	0x40014400
 800678c:	40014800 	.word	0x40014800

08006790 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006790:	b480      	push	{r7}
 8006792:	b087      	sub	sp, #28
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6a1b      	ldr	r3, [r3, #32]
 800679e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a1b      	ldr	r3, [r3, #32]
 80067aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	69db      	ldr	r3, [r3, #28]
 80067b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80067be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	021b      	lsls	r3, r3, #8
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	031b      	lsls	r3, r3, #12
 80067e6:	693a      	ldr	r2, [r7, #16]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a18      	ldr	r2, [pc, #96]	; (8006850 <TIM_OC4_SetConfig+0xc0>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d00f      	beq.n	8006814 <TIM_OC4_SetConfig+0x84>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a17      	ldr	r2, [pc, #92]	; (8006854 <TIM_OC4_SetConfig+0xc4>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d00b      	beq.n	8006814 <TIM_OC4_SetConfig+0x84>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a16      	ldr	r2, [pc, #88]	; (8006858 <TIM_OC4_SetConfig+0xc8>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d007      	beq.n	8006814 <TIM_OC4_SetConfig+0x84>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a15      	ldr	r2, [pc, #84]	; (800685c <TIM_OC4_SetConfig+0xcc>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d003      	beq.n	8006814 <TIM_OC4_SetConfig+0x84>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a14      	ldr	r2, [pc, #80]	; (8006860 <TIM_OC4_SetConfig+0xd0>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d109      	bne.n	8006828 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800681a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	695b      	ldr	r3, [r3, #20]
 8006820:	019b      	lsls	r3, r3, #6
 8006822:	697a      	ldr	r2, [r7, #20]
 8006824:	4313      	orrs	r3, r2
 8006826:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	697a      	ldr	r2, [r7, #20]
 800682c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	685a      	ldr	r2, [r3, #4]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	693a      	ldr	r2, [r7, #16]
 8006840:	621a      	str	r2, [r3, #32]
}
 8006842:	bf00      	nop
 8006844:	371c      	adds	r7, #28
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop
 8006850:	40012c00 	.word	0x40012c00
 8006854:	40013400 	.word	0x40013400
 8006858:	40014000 	.word	0x40014000
 800685c:	40014400 	.word	0x40014400
 8006860:	40014800 	.word	0x40014800

08006864 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006864:	b480      	push	{r7}
 8006866:	b087      	sub	sp, #28
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6a1b      	ldr	r3, [r3, #32]
 800687e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800688a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006892:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006896:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	68fa      	ldr	r2, [r7, #12]
 800689e:	4313      	orrs	r3, r2
 80068a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80068a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	041b      	lsls	r3, r3, #16
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a17      	ldr	r2, [pc, #92]	; (8006918 <TIM_OC5_SetConfig+0xb4>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d00f      	beq.n	80068de <TIM_OC5_SetConfig+0x7a>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	4a16      	ldr	r2, [pc, #88]	; (800691c <TIM_OC5_SetConfig+0xb8>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d00b      	beq.n	80068de <TIM_OC5_SetConfig+0x7a>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a15      	ldr	r2, [pc, #84]	; (8006920 <TIM_OC5_SetConfig+0xbc>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d007      	beq.n	80068de <TIM_OC5_SetConfig+0x7a>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a14      	ldr	r2, [pc, #80]	; (8006924 <TIM_OC5_SetConfig+0xc0>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d003      	beq.n	80068de <TIM_OC5_SetConfig+0x7a>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a13      	ldr	r2, [pc, #76]	; (8006928 <TIM_OC5_SetConfig+0xc4>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d109      	bne.n	80068f2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	695b      	ldr	r3, [r3, #20]
 80068ea:	021b      	lsls	r3, r3, #8
 80068ec:	697a      	ldr	r2, [r7, #20]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	697a      	ldr	r2, [r7, #20]
 80068f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	68fa      	ldr	r2, [r7, #12]
 80068fc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	685a      	ldr	r2, [r3, #4]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	621a      	str	r2, [r3, #32]
}
 800690c:	bf00      	nop
 800690e:	371c      	adds	r7, #28
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr
 8006918:	40012c00 	.word	0x40012c00
 800691c:	40013400 	.word	0x40013400
 8006920:	40014000 	.word	0x40014000
 8006924:	40014400 	.word	0x40014400
 8006928:	40014800 	.word	0x40014800

0800692c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800692c:	b480      	push	{r7}
 800692e:	b087      	sub	sp, #28
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6a1b      	ldr	r3, [r3, #32]
 800693a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800695a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800695e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	021b      	lsls	r3, r3, #8
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	4313      	orrs	r3, r2
 800696a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006972:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	051b      	lsls	r3, r3, #20
 800697a:	693a      	ldr	r2, [r7, #16]
 800697c:	4313      	orrs	r3, r2
 800697e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a18      	ldr	r2, [pc, #96]	; (80069e4 <TIM_OC6_SetConfig+0xb8>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d00f      	beq.n	80069a8 <TIM_OC6_SetConfig+0x7c>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	4a17      	ldr	r2, [pc, #92]	; (80069e8 <TIM_OC6_SetConfig+0xbc>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d00b      	beq.n	80069a8 <TIM_OC6_SetConfig+0x7c>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4a16      	ldr	r2, [pc, #88]	; (80069ec <TIM_OC6_SetConfig+0xc0>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d007      	beq.n	80069a8 <TIM_OC6_SetConfig+0x7c>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	4a15      	ldr	r2, [pc, #84]	; (80069f0 <TIM_OC6_SetConfig+0xc4>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d003      	beq.n	80069a8 <TIM_OC6_SetConfig+0x7c>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	4a14      	ldr	r2, [pc, #80]	; (80069f4 <TIM_OC6_SetConfig+0xc8>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d109      	bne.n	80069bc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80069ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	695b      	ldr	r3, [r3, #20]
 80069b4:	029b      	lsls	r3, r3, #10
 80069b6:	697a      	ldr	r2, [r7, #20]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	697a      	ldr	r2, [r7, #20]
 80069c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	68fa      	ldr	r2, [r7, #12]
 80069c6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	685a      	ldr	r2, [r3, #4]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	693a      	ldr	r2, [r7, #16]
 80069d4:	621a      	str	r2, [r3, #32]
}
 80069d6:	bf00      	nop
 80069d8:	371c      	adds	r7, #28
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	40012c00 	.word	0x40012c00
 80069e8:	40013400 	.word	0x40013400
 80069ec:	40014000 	.word	0x40014000
 80069f0:	40014400 	.word	0x40014400
 80069f4:	40014800 	.word	0x40014800

080069f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b087      	sub	sp, #28
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	60f8      	str	r0, [r7, #12]
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6a1b      	ldr	r3, [r3, #32]
 8006a08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
 8006a0e:	f023 0201 	bic.w	r2, r3, #1
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	699b      	ldr	r3, [r3, #24]
 8006a1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	011b      	lsls	r3, r3, #4
 8006a28:	693a      	ldr	r2, [r7, #16]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	f023 030a 	bic.w	r3, r3, #10
 8006a34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a36:	697a      	ldr	r2, [r7, #20]
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	693a      	ldr	r2, [r7, #16]
 8006a42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	697a      	ldr	r2, [r7, #20]
 8006a48:	621a      	str	r2, [r3, #32]
}
 8006a4a:	bf00      	nop
 8006a4c:	371c      	adds	r7, #28
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a56:	b480      	push	{r7}
 8006a58:	b087      	sub	sp, #28
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	60f8      	str	r0, [r7, #12]
 8006a5e:	60b9      	str	r1, [r7, #8]
 8006a60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	f023 0210 	bic.w	r2, r3, #16
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	6a1b      	ldr	r3, [r3, #32]
 8006a78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	031b      	lsls	r3, r3, #12
 8006a86:	697a      	ldr	r2, [r7, #20]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a92:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	011b      	lsls	r3, r3, #4
 8006a98:	693a      	ldr	r2, [r7, #16]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	697a      	ldr	r2, [r7, #20]
 8006aa2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	693a      	ldr	r2, [r7, #16]
 8006aa8:	621a      	str	r2, [r3, #32]
}
 8006aaa:	bf00      	nop
 8006aac:	371c      	adds	r7, #28
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr

08006ab6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ab6:	b480      	push	{r7}
 8006ab8:	b085      	sub	sp, #20
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
 8006abe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006acc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ace:	683a      	ldr	r2, [r7, #0]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	f043 0307 	orr.w	r3, r3, #7
 8006ad8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	609a      	str	r2, [r3, #8]
}
 8006ae0:	bf00      	nop
 8006ae2:	3714      	adds	r7, #20
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr

08006aec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b087      	sub	sp, #28
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	60f8      	str	r0, [r7, #12]
 8006af4:	60b9      	str	r1, [r7, #8]
 8006af6:	607a      	str	r2, [r7, #4]
 8006af8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	021a      	lsls	r2, r3, #8
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	431a      	orrs	r2, r3
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	697a      	ldr	r2, [r7, #20]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	609a      	str	r2, [r3, #8]
}
 8006b20:	bf00      	nop
 8006b22:	371c      	adds	r7, #28
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b087      	sub	sp, #28
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	60b9      	str	r1, [r7, #8]
 8006b36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	f003 031f 	and.w	r3, r3, #31
 8006b3e:	2201      	movs	r2, #1
 8006b40:	fa02 f303 	lsl.w	r3, r2, r3
 8006b44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	6a1a      	ldr	r2, [r3, #32]
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	43db      	mvns	r3, r3
 8006b4e:	401a      	ands	r2, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6a1a      	ldr	r2, [r3, #32]
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	f003 031f 	and.w	r3, r3, #31
 8006b5e:	6879      	ldr	r1, [r7, #4]
 8006b60:	fa01 f303 	lsl.w	r3, r1, r3
 8006b64:	431a      	orrs	r2, r3
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	621a      	str	r2, [r3, #32]
}
 8006b6a:	bf00      	nop
 8006b6c:	371c      	adds	r7, #28
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b74:	4770      	bx	lr
	...

08006b78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d101      	bne.n	8006b90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b8c:	2302      	movs	r3, #2
 8006b8e:	e068      	b.n	8006c62 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2202      	movs	r2, #2
 8006b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a2e      	ldr	r2, [pc, #184]	; (8006c70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d004      	beq.n	8006bc4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a2d      	ldr	r2, [pc, #180]	; (8006c74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d108      	bne.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006bca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bdc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a1e      	ldr	r2, [pc, #120]	; (8006c70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d01d      	beq.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c02:	d018      	beq.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a1b      	ldr	r2, [pc, #108]	; (8006c78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d013      	beq.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a1a      	ldr	r2, [pc, #104]	; (8006c7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d00e      	beq.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a18      	ldr	r2, [pc, #96]	; (8006c80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d009      	beq.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a13      	ldr	r2, [pc, #76]	; (8006c74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d004      	beq.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a14      	ldr	r2, [pc, #80]	; (8006c84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d10c      	bne.n	8006c50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	68ba      	ldr	r2, [r7, #8]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3714      	adds	r7, #20
 8006c66:	46bd      	mov	sp, r7
 8006c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6c:	4770      	bx	lr
 8006c6e:	bf00      	nop
 8006c70:	40012c00 	.word	0x40012c00
 8006c74:	40013400 	.word	0x40013400
 8006c78:	40000400 	.word	0x40000400
 8006c7c:	40000800 	.word	0x40000800
 8006c80:	40000c00 	.word	0x40000c00
 8006c84:	40014000 	.word	0x40014000

08006c88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c90:	bf00      	nop
 8006c92:	370c      	adds	r7, #12
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ca4:	bf00      	nop
 8006ca6:	370c      	adds	r7, #12
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr

08006cb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006cb8:	bf00      	nop
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b082      	sub	sp, #8
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e042      	b.n	8006d5c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d106      	bne.n	8006cee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f7fa fe29 	bl	8001940 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2224      	movs	r2, #36	; 0x24
 8006cf2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	681a      	ldr	r2, [r3, #0]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f022 0201 	bic.w	r2, r2, #1
 8006d04:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f000 f8c2 	bl	8006e90 <UART_SetConfig>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d101      	bne.n	8006d16 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	e022      	b.n	8006d5c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d002      	beq.n	8006d24 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 fbb2 	bl	8007488 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	685a      	ldr	r2, [r3, #4]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	689a      	ldr	r2, [r3, #8]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f042 0201 	orr.w	r2, r2, #1
 8006d52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 fc39 	bl	80075cc <UART_CheckIdleState>
 8006d5a:	4603      	mov	r3, r0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3708      	adds	r7, #8
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b08a      	sub	sp, #40	; 0x28
 8006d68:	af02      	add	r7, sp, #8
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	603b      	str	r3, [r7, #0]
 8006d70:	4613      	mov	r3, r2
 8006d72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d7a:	2b20      	cmp	r3, #32
 8006d7c:	f040 8083 	bne.w	8006e86 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d002      	beq.n	8006d8c <HAL_UART_Transmit+0x28>
 8006d86:	88fb      	ldrh	r3, [r7, #6]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d101      	bne.n	8006d90 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e07b      	b.n	8006e88 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d101      	bne.n	8006d9e <HAL_UART_Transmit+0x3a>
 8006d9a:	2302      	movs	r3, #2
 8006d9c:	e074      	b.n	8006e88 <HAL_UART_Transmit+0x124>
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2201      	movs	r2, #1
 8006da2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2221      	movs	r2, #33	; 0x21
 8006db2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006db6:	f7fb f8c3 	bl	8001f40 <HAL_GetTick>
 8006dba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	88fa      	ldrh	r2, [r7, #6]
 8006dc0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	88fa      	ldrh	r2, [r7, #6]
 8006dc8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	689b      	ldr	r3, [r3, #8]
 8006dd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dd4:	d108      	bne.n	8006de8 <HAL_UART_Transmit+0x84>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	691b      	ldr	r3, [r3, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d104      	bne.n	8006de8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006dde:	2300      	movs	r3, #0
 8006de0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	61bb      	str	r3, [r7, #24]
 8006de6:	e003      	b.n	8006df0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006dec:	2300      	movs	r3, #0
 8006dee:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2200      	movs	r2, #0
 8006df4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8006df8:	e02c      	b.n	8006e54 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	2200      	movs	r2, #0
 8006e02:	2180      	movs	r1, #128	; 0x80
 8006e04:	68f8      	ldr	r0, [r7, #12]
 8006e06:	f000 fc2c 	bl	8007662 <UART_WaitOnFlagUntilTimeout>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d001      	beq.n	8006e14 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006e10:	2303      	movs	r3, #3
 8006e12:	e039      	b.n	8006e88 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d10b      	bne.n	8006e32 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e1a:	69bb      	ldr	r3, [r7, #24]
 8006e1c:	881b      	ldrh	r3, [r3, #0]
 8006e1e:	461a      	mov	r2, r3
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e28:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	3302      	adds	r3, #2
 8006e2e:	61bb      	str	r3, [r7, #24]
 8006e30:	e007      	b.n	8006e42 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e32:	69fb      	ldr	r3, [r7, #28]
 8006e34:	781a      	ldrb	r2, [r3, #0]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	3301      	adds	r3, #1
 8006e40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	3b01      	subs	r3, #1
 8006e4c:	b29a      	uxth	r2, r3
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d1cc      	bne.n	8006dfa <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	9300      	str	r3, [sp, #0]
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	2200      	movs	r2, #0
 8006e68:	2140      	movs	r1, #64	; 0x40
 8006e6a:	68f8      	ldr	r0, [r7, #12]
 8006e6c:	f000 fbf9 	bl	8007662 <UART_WaitOnFlagUntilTimeout>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d001      	beq.n	8006e7a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8006e76:	2303      	movs	r3, #3
 8006e78:	e006      	b.n	8006e88 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2220      	movs	r2, #32
 8006e7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8006e82:	2300      	movs	r3, #0
 8006e84:	e000      	b.n	8006e88 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8006e86:	2302      	movs	r3, #2
  }
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3720      	adds	r7, #32
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e94:	b08c      	sub	sp, #48	; 0x30
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	689a      	ldr	r2, [r3, #8]
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	431a      	orrs	r2, r3
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	695b      	ldr	r3, [r3, #20]
 8006eae:	431a      	orrs	r2, r3
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	69db      	ldr	r3, [r3, #28]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	4baa      	ldr	r3, [pc, #680]	; (8007168 <UART_SetConfig+0x2d8>)
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	697a      	ldr	r2, [r7, #20]
 8006ec4:	6812      	ldr	r2, [r2, #0]
 8006ec6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006ec8:	430b      	orrs	r3, r1
 8006eca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	68da      	ldr	r2, [r3, #12]
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	430a      	orrs	r2, r1
 8006ee0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a9f      	ldr	r2, [pc, #636]	; (800716c <UART_SetConfig+0x2dc>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d004      	beq.n	8006efc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	6a1b      	ldr	r3, [r3, #32]
 8006ef6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006f06:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006f0a:	697a      	ldr	r2, [r7, #20]
 8006f0c:	6812      	ldr	r2, [r2, #0]
 8006f0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006f10:	430b      	orrs	r3, r1
 8006f12:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f1a:	f023 010f 	bic.w	r1, r3, #15
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	430a      	orrs	r2, r1
 8006f28:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a90      	ldr	r2, [pc, #576]	; (8007170 <UART_SetConfig+0x2e0>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d125      	bne.n	8006f80 <UART_SetConfig+0xf0>
 8006f34:	4b8f      	ldr	r3, [pc, #572]	; (8007174 <UART_SetConfig+0x2e4>)
 8006f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f3a:	f003 0303 	and.w	r3, r3, #3
 8006f3e:	2b03      	cmp	r3, #3
 8006f40:	d81a      	bhi.n	8006f78 <UART_SetConfig+0xe8>
 8006f42:	a201      	add	r2, pc, #4	; (adr r2, 8006f48 <UART_SetConfig+0xb8>)
 8006f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f48:	08006f59 	.word	0x08006f59
 8006f4c:	08006f69 	.word	0x08006f69
 8006f50:	08006f61 	.word	0x08006f61
 8006f54:	08006f71 	.word	0x08006f71
 8006f58:	2301      	movs	r3, #1
 8006f5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f5e:	e116      	b.n	800718e <UART_SetConfig+0x2fe>
 8006f60:	2302      	movs	r3, #2
 8006f62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f66:	e112      	b.n	800718e <UART_SetConfig+0x2fe>
 8006f68:	2304      	movs	r3, #4
 8006f6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f6e:	e10e      	b.n	800718e <UART_SetConfig+0x2fe>
 8006f70:	2308      	movs	r3, #8
 8006f72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f76:	e10a      	b.n	800718e <UART_SetConfig+0x2fe>
 8006f78:	2310      	movs	r3, #16
 8006f7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006f7e:	e106      	b.n	800718e <UART_SetConfig+0x2fe>
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a7c      	ldr	r2, [pc, #496]	; (8007178 <UART_SetConfig+0x2e8>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d138      	bne.n	8006ffc <UART_SetConfig+0x16c>
 8006f8a:	4b7a      	ldr	r3, [pc, #488]	; (8007174 <UART_SetConfig+0x2e4>)
 8006f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f90:	f003 030c 	and.w	r3, r3, #12
 8006f94:	2b0c      	cmp	r3, #12
 8006f96:	d82d      	bhi.n	8006ff4 <UART_SetConfig+0x164>
 8006f98:	a201      	add	r2, pc, #4	; (adr r2, 8006fa0 <UART_SetConfig+0x110>)
 8006f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f9e:	bf00      	nop
 8006fa0:	08006fd5 	.word	0x08006fd5
 8006fa4:	08006ff5 	.word	0x08006ff5
 8006fa8:	08006ff5 	.word	0x08006ff5
 8006fac:	08006ff5 	.word	0x08006ff5
 8006fb0:	08006fe5 	.word	0x08006fe5
 8006fb4:	08006ff5 	.word	0x08006ff5
 8006fb8:	08006ff5 	.word	0x08006ff5
 8006fbc:	08006ff5 	.word	0x08006ff5
 8006fc0:	08006fdd 	.word	0x08006fdd
 8006fc4:	08006ff5 	.word	0x08006ff5
 8006fc8:	08006ff5 	.word	0x08006ff5
 8006fcc:	08006ff5 	.word	0x08006ff5
 8006fd0:	08006fed 	.word	0x08006fed
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006fda:	e0d8      	b.n	800718e <UART_SetConfig+0x2fe>
 8006fdc:	2302      	movs	r3, #2
 8006fde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006fe2:	e0d4      	b.n	800718e <UART_SetConfig+0x2fe>
 8006fe4:	2304      	movs	r3, #4
 8006fe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006fea:	e0d0      	b.n	800718e <UART_SetConfig+0x2fe>
 8006fec:	2308      	movs	r3, #8
 8006fee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ff2:	e0cc      	b.n	800718e <UART_SetConfig+0x2fe>
 8006ff4:	2310      	movs	r3, #16
 8006ff6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ffa:	e0c8      	b.n	800718e <UART_SetConfig+0x2fe>
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a5e      	ldr	r2, [pc, #376]	; (800717c <UART_SetConfig+0x2ec>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d125      	bne.n	8007052 <UART_SetConfig+0x1c2>
 8007006:	4b5b      	ldr	r3, [pc, #364]	; (8007174 <UART_SetConfig+0x2e4>)
 8007008:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800700c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007010:	2b30      	cmp	r3, #48	; 0x30
 8007012:	d016      	beq.n	8007042 <UART_SetConfig+0x1b2>
 8007014:	2b30      	cmp	r3, #48	; 0x30
 8007016:	d818      	bhi.n	800704a <UART_SetConfig+0x1ba>
 8007018:	2b20      	cmp	r3, #32
 800701a:	d00a      	beq.n	8007032 <UART_SetConfig+0x1a2>
 800701c:	2b20      	cmp	r3, #32
 800701e:	d814      	bhi.n	800704a <UART_SetConfig+0x1ba>
 8007020:	2b00      	cmp	r3, #0
 8007022:	d002      	beq.n	800702a <UART_SetConfig+0x19a>
 8007024:	2b10      	cmp	r3, #16
 8007026:	d008      	beq.n	800703a <UART_SetConfig+0x1aa>
 8007028:	e00f      	b.n	800704a <UART_SetConfig+0x1ba>
 800702a:	2300      	movs	r3, #0
 800702c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007030:	e0ad      	b.n	800718e <UART_SetConfig+0x2fe>
 8007032:	2302      	movs	r3, #2
 8007034:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007038:	e0a9      	b.n	800718e <UART_SetConfig+0x2fe>
 800703a:	2304      	movs	r3, #4
 800703c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007040:	e0a5      	b.n	800718e <UART_SetConfig+0x2fe>
 8007042:	2308      	movs	r3, #8
 8007044:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007048:	e0a1      	b.n	800718e <UART_SetConfig+0x2fe>
 800704a:	2310      	movs	r3, #16
 800704c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007050:	e09d      	b.n	800718e <UART_SetConfig+0x2fe>
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a4a      	ldr	r2, [pc, #296]	; (8007180 <UART_SetConfig+0x2f0>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d125      	bne.n	80070a8 <UART_SetConfig+0x218>
 800705c:	4b45      	ldr	r3, [pc, #276]	; (8007174 <UART_SetConfig+0x2e4>)
 800705e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007062:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007066:	2bc0      	cmp	r3, #192	; 0xc0
 8007068:	d016      	beq.n	8007098 <UART_SetConfig+0x208>
 800706a:	2bc0      	cmp	r3, #192	; 0xc0
 800706c:	d818      	bhi.n	80070a0 <UART_SetConfig+0x210>
 800706e:	2b80      	cmp	r3, #128	; 0x80
 8007070:	d00a      	beq.n	8007088 <UART_SetConfig+0x1f8>
 8007072:	2b80      	cmp	r3, #128	; 0x80
 8007074:	d814      	bhi.n	80070a0 <UART_SetConfig+0x210>
 8007076:	2b00      	cmp	r3, #0
 8007078:	d002      	beq.n	8007080 <UART_SetConfig+0x1f0>
 800707a:	2b40      	cmp	r3, #64	; 0x40
 800707c:	d008      	beq.n	8007090 <UART_SetConfig+0x200>
 800707e:	e00f      	b.n	80070a0 <UART_SetConfig+0x210>
 8007080:	2300      	movs	r3, #0
 8007082:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007086:	e082      	b.n	800718e <UART_SetConfig+0x2fe>
 8007088:	2302      	movs	r3, #2
 800708a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800708e:	e07e      	b.n	800718e <UART_SetConfig+0x2fe>
 8007090:	2304      	movs	r3, #4
 8007092:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007096:	e07a      	b.n	800718e <UART_SetConfig+0x2fe>
 8007098:	2308      	movs	r3, #8
 800709a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800709e:	e076      	b.n	800718e <UART_SetConfig+0x2fe>
 80070a0:	2310      	movs	r3, #16
 80070a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070a6:	e072      	b.n	800718e <UART_SetConfig+0x2fe>
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a35      	ldr	r2, [pc, #212]	; (8007184 <UART_SetConfig+0x2f4>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d12a      	bne.n	8007108 <UART_SetConfig+0x278>
 80070b2:	4b30      	ldr	r3, [pc, #192]	; (8007174 <UART_SetConfig+0x2e4>)
 80070b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070c0:	d01a      	beq.n	80070f8 <UART_SetConfig+0x268>
 80070c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070c6:	d81b      	bhi.n	8007100 <UART_SetConfig+0x270>
 80070c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070cc:	d00c      	beq.n	80070e8 <UART_SetConfig+0x258>
 80070ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070d2:	d815      	bhi.n	8007100 <UART_SetConfig+0x270>
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d003      	beq.n	80070e0 <UART_SetConfig+0x250>
 80070d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070dc:	d008      	beq.n	80070f0 <UART_SetConfig+0x260>
 80070de:	e00f      	b.n	8007100 <UART_SetConfig+0x270>
 80070e0:	2300      	movs	r3, #0
 80070e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070e6:	e052      	b.n	800718e <UART_SetConfig+0x2fe>
 80070e8:	2302      	movs	r3, #2
 80070ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070ee:	e04e      	b.n	800718e <UART_SetConfig+0x2fe>
 80070f0:	2304      	movs	r3, #4
 80070f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070f6:	e04a      	b.n	800718e <UART_SetConfig+0x2fe>
 80070f8:	2308      	movs	r3, #8
 80070fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80070fe:	e046      	b.n	800718e <UART_SetConfig+0x2fe>
 8007100:	2310      	movs	r3, #16
 8007102:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007106:	e042      	b.n	800718e <UART_SetConfig+0x2fe>
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a17      	ldr	r2, [pc, #92]	; (800716c <UART_SetConfig+0x2dc>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d13a      	bne.n	8007188 <UART_SetConfig+0x2f8>
 8007112:	4b18      	ldr	r3, [pc, #96]	; (8007174 <UART_SetConfig+0x2e4>)
 8007114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007118:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800711c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007120:	d01a      	beq.n	8007158 <UART_SetConfig+0x2c8>
 8007122:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007126:	d81b      	bhi.n	8007160 <UART_SetConfig+0x2d0>
 8007128:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800712c:	d00c      	beq.n	8007148 <UART_SetConfig+0x2b8>
 800712e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007132:	d815      	bhi.n	8007160 <UART_SetConfig+0x2d0>
 8007134:	2b00      	cmp	r3, #0
 8007136:	d003      	beq.n	8007140 <UART_SetConfig+0x2b0>
 8007138:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800713c:	d008      	beq.n	8007150 <UART_SetConfig+0x2c0>
 800713e:	e00f      	b.n	8007160 <UART_SetConfig+0x2d0>
 8007140:	2300      	movs	r3, #0
 8007142:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007146:	e022      	b.n	800718e <UART_SetConfig+0x2fe>
 8007148:	2302      	movs	r3, #2
 800714a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800714e:	e01e      	b.n	800718e <UART_SetConfig+0x2fe>
 8007150:	2304      	movs	r3, #4
 8007152:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007156:	e01a      	b.n	800718e <UART_SetConfig+0x2fe>
 8007158:	2308      	movs	r3, #8
 800715a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800715e:	e016      	b.n	800718e <UART_SetConfig+0x2fe>
 8007160:	2310      	movs	r3, #16
 8007162:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007166:	e012      	b.n	800718e <UART_SetConfig+0x2fe>
 8007168:	cfff69f3 	.word	0xcfff69f3
 800716c:	40008000 	.word	0x40008000
 8007170:	40013800 	.word	0x40013800
 8007174:	40021000 	.word	0x40021000
 8007178:	40004400 	.word	0x40004400
 800717c:	40004800 	.word	0x40004800
 8007180:	40004c00 	.word	0x40004c00
 8007184:	40005000 	.word	0x40005000
 8007188:	2310      	movs	r3, #16
 800718a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4aae      	ldr	r2, [pc, #696]	; (800744c <UART_SetConfig+0x5bc>)
 8007194:	4293      	cmp	r3, r2
 8007196:	f040 8097 	bne.w	80072c8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800719a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800719e:	2b08      	cmp	r3, #8
 80071a0:	d823      	bhi.n	80071ea <UART_SetConfig+0x35a>
 80071a2:	a201      	add	r2, pc, #4	; (adr r2, 80071a8 <UART_SetConfig+0x318>)
 80071a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071a8:	080071cd 	.word	0x080071cd
 80071ac:	080071eb 	.word	0x080071eb
 80071b0:	080071d5 	.word	0x080071d5
 80071b4:	080071eb 	.word	0x080071eb
 80071b8:	080071db 	.word	0x080071db
 80071bc:	080071eb 	.word	0x080071eb
 80071c0:	080071eb 	.word	0x080071eb
 80071c4:	080071eb 	.word	0x080071eb
 80071c8:	080071e3 	.word	0x080071e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071cc:	f7fd fc64 	bl	8004a98 <HAL_RCC_GetPCLK1Freq>
 80071d0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80071d2:	e010      	b.n	80071f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071d4:	4b9e      	ldr	r3, [pc, #632]	; (8007450 <UART_SetConfig+0x5c0>)
 80071d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80071d8:	e00d      	b.n	80071f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071da:	f7fd fbc5 	bl	8004968 <HAL_RCC_GetSysClockFreq>
 80071de:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80071e0:	e009      	b.n	80071f6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80071e8:	e005      	b.n	80071f6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80071ea:	2300      	movs	r3, #0
 80071ec:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80071f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80071f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f000 8130 	beq.w	800745e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007202:	4a94      	ldr	r2, [pc, #592]	; (8007454 <UART_SetConfig+0x5c4>)
 8007204:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007208:	461a      	mov	r2, r3
 800720a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007210:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	685a      	ldr	r2, [r3, #4]
 8007216:	4613      	mov	r3, r2
 8007218:	005b      	lsls	r3, r3, #1
 800721a:	4413      	add	r3, r2
 800721c:	69ba      	ldr	r2, [r7, #24]
 800721e:	429a      	cmp	r2, r3
 8007220:	d305      	bcc.n	800722e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007228:	69ba      	ldr	r2, [r7, #24]
 800722a:	429a      	cmp	r2, r3
 800722c:	d903      	bls.n	8007236 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800722e:	2301      	movs	r3, #1
 8007230:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007234:	e113      	b.n	800745e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007238:	2200      	movs	r2, #0
 800723a:	60bb      	str	r3, [r7, #8]
 800723c:	60fa      	str	r2, [r7, #12]
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007242:	4a84      	ldr	r2, [pc, #528]	; (8007454 <UART_SetConfig+0x5c4>)
 8007244:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007248:	b29b      	uxth	r3, r3
 800724a:	2200      	movs	r2, #0
 800724c:	603b      	str	r3, [r7, #0]
 800724e:	607a      	str	r2, [r7, #4]
 8007250:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007254:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007258:	f7f9 fcbe 	bl	8000bd8 <__aeabi_uldivmod>
 800725c:	4602      	mov	r2, r0
 800725e:	460b      	mov	r3, r1
 8007260:	4610      	mov	r0, r2
 8007262:	4619      	mov	r1, r3
 8007264:	f04f 0200 	mov.w	r2, #0
 8007268:	f04f 0300 	mov.w	r3, #0
 800726c:	020b      	lsls	r3, r1, #8
 800726e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007272:	0202      	lsls	r2, r0, #8
 8007274:	6979      	ldr	r1, [r7, #20]
 8007276:	6849      	ldr	r1, [r1, #4]
 8007278:	0849      	lsrs	r1, r1, #1
 800727a:	2000      	movs	r0, #0
 800727c:	460c      	mov	r4, r1
 800727e:	4605      	mov	r5, r0
 8007280:	eb12 0804 	adds.w	r8, r2, r4
 8007284:	eb43 0905 	adc.w	r9, r3, r5
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	469a      	mov	sl, r3
 8007290:	4693      	mov	fp, r2
 8007292:	4652      	mov	r2, sl
 8007294:	465b      	mov	r3, fp
 8007296:	4640      	mov	r0, r8
 8007298:	4649      	mov	r1, r9
 800729a:	f7f9 fc9d 	bl	8000bd8 <__aeabi_uldivmod>
 800729e:	4602      	mov	r2, r0
 80072a0:	460b      	mov	r3, r1
 80072a2:	4613      	mov	r3, r2
 80072a4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072a6:	6a3b      	ldr	r3, [r7, #32]
 80072a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072ac:	d308      	bcc.n	80072c0 <UART_SetConfig+0x430>
 80072ae:	6a3b      	ldr	r3, [r7, #32]
 80072b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072b4:	d204      	bcs.n	80072c0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	6a3a      	ldr	r2, [r7, #32]
 80072bc:	60da      	str	r2, [r3, #12]
 80072be:	e0ce      	b.n	800745e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80072c6:	e0ca      	b.n	800745e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	69db      	ldr	r3, [r3, #28]
 80072cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072d0:	d166      	bne.n	80073a0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80072d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80072d6:	2b08      	cmp	r3, #8
 80072d8:	d827      	bhi.n	800732a <UART_SetConfig+0x49a>
 80072da:	a201      	add	r2, pc, #4	; (adr r2, 80072e0 <UART_SetConfig+0x450>)
 80072dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072e0:	08007305 	.word	0x08007305
 80072e4:	0800730d 	.word	0x0800730d
 80072e8:	08007315 	.word	0x08007315
 80072ec:	0800732b 	.word	0x0800732b
 80072f0:	0800731b 	.word	0x0800731b
 80072f4:	0800732b 	.word	0x0800732b
 80072f8:	0800732b 	.word	0x0800732b
 80072fc:	0800732b 	.word	0x0800732b
 8007300:	08007323 	.word	0x08007323
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007304:	f7fd fbc8 	bl	8004a98 <HAL_RCC_GetPCLK1Freq>
 8007308:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800730a:	e014      	b.n	8007336 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800730c:	f7fd fbda 	bl	8004ac4 <HAL_RCC_GetPCLK2Freq>
 8007310:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007312:	e010      	b.n	8007336 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007314:	4b4e      	ldr	r3, [pc, #312]	; (8007450 <UART_SetConfig+0x5c0>)
 8007316:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007318:	e00d      	b.n	8007336 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800731a:	f7fd fb25 	bl	8004968 <HAL_RCC_GetSysClockFreq>
 800731e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007320:	e009      	b.n	8007336 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007322:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007326:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007328:	e005      	b.n	8007336 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800732a:	2300      	movs	r3, #0
 800732c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007334:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007338:	2b00      	cmp	r3, #0
 800733a:	f000 8090 	beq.w	800745e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007342:	4a44      	ldr	r2, [pc, #272]	; (8007454 <UART_SetConfig+0x5c4>)
 8007344:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007348:	461a      	mov	r2, r3
 800734a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800734c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007350:	005a      	lsls	r2, r3, #1
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	085b      	lsrs	r3, r3, #1
 8007358:	441a      	add	r2, r3
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007362:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007364:	6a3b      	ldr	r3, [r7, #32]
 8007366:	2b0f      	cmp	r3, #15
 8007368:	d916      	bls.n	8007398 <UART_SetConfig+0x508>
 800736a:	6a3b      	ldr	r3, [r7, #32]
 800736c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007370:	d212      	bcs.n	8007398 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007372:	6a3b      	ldr	r3, [r7, #32]
 8007374:	b29b      	uxth	r3, r3
 8007376:	f023 030f 	bic.w	r3, r3, #15
 800737a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800737c:	6a3b      	ldr	r3, [r7, #32]
 800737e:	085b      	lsrs	r3, r3, #1
 8007380:	b29b      	uxth	r3, r3
 8007382:	f003 0307 	and.w	r3, r3, #7
 8007386:	b29a      	uxth	r2, r3
 8007388:	8bfb      	ldrh	r3, [r7, #30]
 800738a:	4313      	orrs	r3, r2
 800738c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	8bfa      	ldrh	r2, [r7, #30]
 8007394:	60da      	str	r2, [r3, #12]
 8007396:	e062      	b.n	800745e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800739e:	e05e      	b.n	800745e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80073a0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80073a4:	2b08      	cmp	r3, #8
 80073a6:	d828      	bhi.n	80073fa <UART_SetConfig+0x56a>
 80073a8:	a201      	add	r2, pc, #4	; (adr r2, 80073b0 <UART_SetConfig+0x520>)
 80073aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ae:	bf00      	nop
 80073b0:	080073d5 	.word	0x080073d5
 80073b4:	080073dd 	.word	0x080073dd
 80073b8:	080073e5 	.word	0x080073e5
 80073bc:	080073fb 	.word	0x080073fb
 80073c0:	080073eb 	.word	0x080073eb
 80073c4:	080073fb 	.word	0x080073fb
 80073c8:	080073fb 	.word	0x080073fb
 80073cc:	080073fb 	.word	0x080073fb
 80073d0:	080073f3 	.word	0x080073f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073d4:	f7fd fb60 	bl	8004a98 <HAL_RCC_GetPCLK1Freq>
 80073d8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80073da:	e014      	b.n	8007406 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073dc:	f7fd fb72 	bl	8004ac4 <HAL_RCC_GetPCLK2Freq>
 80073e0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80073e2:	e010      	b.n	8007406 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073e4:	4b1a      	ldr	r3, [pc, #104]	; (8007450 <UART_SetConfig+0x5c0>)
 80073e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80073e8:	e00d      	b.n	8007406 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073ea:	f7fd fabd 	bl	8004968 <HAL_RCC_GetSysClockFreq>
 80073ee:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80073f0:	e009      	b.n	8007406 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073f6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80073f8:	e005      	b.n	8007406 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80073fa:	2300      	movs	r3, #0
 80073fc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007404:	bf00      	nop
    }

    if (pclk != 0U)
 8007406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007408:	2b00      	cmp	r3, #0
 800740a:	d028      	beq.n	800745e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007410:	4a10      	ldr	r2, [pc, #64]	; (8007454 <UART_SetConfig+0x5c4>)
 8007412:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007416:	461a      	mov	r2, r3
 8007418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800741a:	fbb3 f2f2 	udiv	r2, r3, r2
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	085b      	lsrs	r3, r3, #1
 8007424:	441a      	add	r2, r3
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	fbb2 f3f3 	udiv	r3, r2, r3
 800742e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007430:	6a3b      	ldr	r3, [r7, #32]
 8007432:	2b0f      	cmp	r3, #15
 8007434:	d910      	bls.n	8007458 <UART_SetConfig+0x5c8>
 8007436:	6a3b      	ldr	r3, [r7, #32]
 8007438:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800743c:	d20c      	bcs.n	8007458 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800743e:	6a3b      	ldr	r3, [r7, #32]
 8007440:	b29a      	uxth	r2, r3
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	60da      	str	r2, [r3, #12]
 8007448:	e009      	b.n	800745e <UART_SetConfig+0x5ce>
 800744a:	bf00      	nop
 800744c:	40008000 	.word	0x40008000
 8007450:	00f42400 	.word	0x00f42400
 8007454:	0800ed0c 	.word	0x0800ed0c
      }
      else
      {
        ret = HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	2201      	movs	r2, #1
 8007462:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	2201      	movs	r2, #1
 800746a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	2200      	movs	r2, #0
 8007472:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	2200      	movs	r2, #0
 8007478:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800747a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800747e:	4618      	mov	r0, r3
 8007480:	3730      	adds	r7, #48	; 0x30
 8007482:	46bd      	mov	sp, r7
 8007484:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007488 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007494:	f003 0301 	and.w	r3, r3, #1
 8007498:	2b00      	cmp	r3, #0
 800749a:	d00a      	beq.n	80074b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	430a      	orrs	r2, r1
 80074b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074b6:	f003 0302 	and.w	r3, r3, #2
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d00a      	beq.n	80074d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	430a      	orrs	r2, r1
 80074d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074d8:	f003 0304 	and.w	r3, r3, #4
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d00a      	beq.n	80074f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	430a      	orrs	r2, r1
 80074f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074fa:	f003 0308 	and.w	r3, r3, #8
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d00a      	beq.n	8007518 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	430a      	orrs	r2, r1
 8007516:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800751c:	f003 0310 	and.w	r3, r3, #16
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00a      	beq.n	800753a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	430a      	orrs	r2, r1
 8007538:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800753e:	f003 0320 	and.w	r3, r3, #32
 8007542:	2b00      	cmp	r3, #0
 8007544:	d00a      	beq.n	800755c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	430a      	orrs	r2, r1
 800755a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007564:	2b00      	cmp	r3, #0
 8007566:	d01a      	beq.n	800759e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	430a      	orrs	r2, r1
 800757c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007582:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007586:	d10a      	bne.n	800759e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	430a      	orrs	r2, r1
 800759c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d00a      	beq.n	80075c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	430a      	orrs	r2, r1
 80075be:	605a      	str	r2, [r3, #4]
  }
}
 80075c0:	bf00      	nop
 80075c2:	370c      	adds	r7, #12
 80075c4:	46bd      	mov	sp, r7
 80075c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ca:	4770      	bx	lr

080075cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b086      	sub	sp, #24
 80075d0:	af02      	add	r7, sp, #8
 80075d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80075dc:	f7fa fcb0 	bl	8001f40 <HAL_GetTick>
 80075e0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f003 0308 	and.w	r3, r3, #8
 80075ec:	2b08      	cmp	r3, #8
 80075ee:	d10e      	bne.n	800760e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80075f4:	9300      	str	r3, [sp, #0]
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 f82f 	bl	8007662 <UART_WaitOnFlagUntilTimeout>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d001      	beq.n	800760e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800760a:	2303      	movs	r3, #3
 800760c:	e025      	b.n	800765a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f003 0304 	and.w	r3, r3, #4
 8007618:	2b04      	cmp	r3, #4
 800761a:	d10e      	bne.n	800763a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800761c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007620:	9300      	str	r3, [sp, #0]
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2200      	movs	r2, #0
 8007626:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 f819 	bl	8007662 <UART_WaitOnFlagUntilTimeout>
 8007630:	4603      	mov	r3, r0
 8007632:	2b00      	cmp	r3, #0
 8007634:	d001      	beq.n	800763a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007636:	2303      	movs	r3, #3
 8007638:	e00f      	b.n	800765a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2220      	movs	r2, #32
 800763e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2220      	movs	r2, #32
 8007646:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2200      	movs	r2, #0
 800764e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007658:	2300      	movs	r3, #0
}
 800765a:	4618      	mov	r0, r3
 800765c:	3710      	adds	r7, #16
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}

08007662 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007662:	b580      	push	{r7, lr}
 8007664:	b09c      	sub	sp, #112	; 0x70
 8007666:	af00      	add	r7, sp, #0
 8007668:	60f8      	str	r0, [r7, #12]
 800766a:	60b9      	str	r1, [r7, #8]
 800766c:	603b      	str	r3, [r7, #0]
 800766e:	4613      	mov	r3, r2
 8007670:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007672:	e0a9      	b.n	80077c8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007674:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800767a:	f000 80a5 	beq.w	80077c8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800767e:	f7fa fc5f 	bl	8001f40 <HAL_GetTick>
 8007682:	4602      	mov	r2, r0
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	1ad3      	subs	r3, r2, r3
 8007688:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800768a:	429a      	cmp	r2, r3
 800768c:	d302      	bcc.n	8007694 <UART_WaitOnFlagUntilTimeout+0x32>
 800768e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007690:	2b00      	cmp	r3, #0
 8007692:	d140      	bne.n	8007716 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800769c:	e853 3f00 	ldrex	r3, [r3]
 80076a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80076a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076a4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80076a8:	667b      	str	r3, [r7, #100]	; 0x64
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	461a      	mov	r2, r3
 80076b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80076b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076b4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80076b8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80076ba:	e841 2300 	strex	r3, r2, [r1]
 80076be:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80076c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1e6      	bne.n	8007694 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	3308      	adds	r3, #8
 80076cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076d0:	e853 3f00 	ldrex	r3, [r3]
 80076d4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80076d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076d8:	f023 0301 	bic.w	r3, r3, #1
 80076dc:	663b      	str	r3, [r7, #96]	; 0x60
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	3308      	adds	r3, #8
 80076e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80076e6:	64ba      	str	r2, [r7, #72]	; 0x48
 80076e8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80076ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076ee:	e841 2300 	strex	r3, r2, [r1]
 80076f2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80076f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d1e5      	bne.n	80076c6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2220      	movs	r2, #32
 80076fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	2220      	movs	r2, #32
 8007706:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e069      	b.n	80077ea <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f003 0304 	and.w	r3, r3, #4
 8007720:	2b00      	cmp	r3, #0
 8007722:	d051      	beq.n	80077c8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	69db      	ldr	r3, [r3, #28]
 800772a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800772e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007732:	d149      	bne.n	80077c8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800773c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007746:	e853 3f00 	ldrex	r3, [r3]
 800774a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800774c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800774e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007752:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	461a      	mov	r2, r3
 800775a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800775c:	637b      	str	r3, [r7, #52]	; 0x34
 800775e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007760:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007762:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007764:	e841 2300 	strex	r3, r2, [r1]
 8007768:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800776a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800776c:	2b00      	cmp	r3, #0
 800776e:	d1e6      	bne.n	800773e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	3308      	adds	r3, #8
 8007776:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	e853 3f00 	ldrex	r3, [r3]
 800777e:	613b      	str	r3, [r7, #16]
   return(result);
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	f023 0301 	bic.w	r3, r3, #1
 8007786:	66bb      	str	r3, [r7, #104]	; 0x68
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	3308      	adds	r3, #8
 800778e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007790:	623a      	str	r2, [r7, #32]
 8007792:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007794:	69f9      	ldr	r1, [r7, #28]
 8007796:	6a3a      	ldr	r2, [r7, #32]
 8007798:	e841 2300 	strex	r3, r2, [r1]
 800779c:	61bb      	str	r3, [r7, #24]
   return(result);
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d1e5      	bne.n	8007770 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2220      	movs	r2, #32
 80077a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2220      	movs	r2, #32
 80077b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2220      	movs	r2, #32
 80077b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2200      	movs	r2, #0
 80077c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80077c4:	2303      	movs	r3, #3
 80077c6:	e010      	b.n	80077ea <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	69da      	ldr	r2, [r3, #28]
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	4013      	ands	r3, r2
 80077d2:	68ba      	ldr	r2, [r7, #8]
 80077d4:	429a      	cmp	r2, r3
 80077d6:	bf0c      	ite	eq
 80077d8:	2301      	moveq	r3, #1
 80077da:	2300      	movne	r3, #0
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	461a      	mov	r2, r3
 80077e0:	79fb      	ldrb	r3, [r7, #7]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	f43f af46 	beq.w	8007674 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077e8:	2300      	movs	r3, #0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3770      	adds	r7, #112	; 0x70
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}

080077f2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80077f2:	b480      	push	{r7}
 80077f4:	b085      	sub	sp, #20
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007800:	2b01      	cmp	r3, #1
 8007802:	d101      	bne.n	8007808 <HAL_UARTEx_DisableFifoMode+0x16>
 8007804:	2302      	movs	r3, #2
 8007806:	e027      	b.n	8007858 <HAL_UARTEx_DisableFifoMode+0x66>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2224      	movs	r2, #36	; 0x24
 8007814:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681a      	ldr	r2, [r3, #0]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f022 0201 	bic.w	r2, r2, #1
 800782e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007836:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2200      	movs	r2, #0
 800783c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	68fa      	ldr	r2, [r7, #12]
 8007844:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2220      	movs	r2, #32
 800784a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007856:	2300      	movs	r3, #0
}
 8007858:	4618      	mov	r0, r3
 800785a:	3714      	adds	r7, #20
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr

08007864 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b084      	sub	sp, #16
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007874:	2b01      	cmp	r3, #1
 8007876:	d101      	bne.n	800787c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007878:	2302      	movs	r3, #2
 800787a:	e02d      	b.n	80078d8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2224      	movs	r2, #36	; 0x24
 8007888:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f022 0201 	bic.w	r2, r2, #1
 80078a2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	683a      	ldr	r2, [r7, #0]
 80078b4:	430a      	orrs	r2, r1
 80078b6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 f84f 	bl	800795c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68fa      	ldr	r2, [r7, #12]
 80078c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2220      	movs	r2, #32
 80078ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2200      	movs	r2, #0
 80078d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80078d6:	2300      	movs	r3, #0
}
 80078d8:	4618      	mov	r0, r3
 80078da:	3710      	adds	r7, #16
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}

080078e0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b084      	sub	sp, #16
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d101      	bne.n	80078f8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80078f4:	2302      	movs	r3, #2
 80078f6:	e02d      	b.n	8007954 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2224      	movs	r2, #36	; 0x24
 8007904:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681a      	ldr	r2, [r3, #0]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f022 0201 	bic.w	r2, r2, #1
 800791e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	683a      	ldr	r2, [r7, #0]
 8007930:	430a      	orrs	r2, r1
 8007932:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 f811 	bl	800795c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2220      	movs	r2, #32
 8007946:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007952:	2300      	movs	r3, #0
}
 8007954:	4618      	mov	r0, r3
 8007956:	3710      	adds	r7, #16
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800795c:	b480      	push	{r7}
 800795e:	b085      	sub	sp, #20
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007968:	2b00      	cmp	r3, #0
 800796a:	d108      	bne.n	800797e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2201      	movs	r2, #1
 8007970:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2201      	movs	r2, #1
 8007978:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800797c:	e031      	b.n	80079e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800797e:	2308      	movs	r3, #8
 8007980:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007982:	2308      	movs	r3, #8
 8007984:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	0e5b      	lsrs	r3, r3, #25
 800798e:	b2db      	uxtb	r3, r3
 8007990:	f003 0307 	and.w	r3, r3, #7
 8007994:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	0f5b      	lsrs	r3, r3, #29
 800799e:	b2db      	uxtb	r3, r3
 80079a0:	f003 0307 	and.w	r3, r3, #7
 80079a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80079a6:	7bbb      	ldrb	r3, [r7, #14]
 80079a8:	7b3a      	ldrb	r2, [r7, #12]
 80079aa:	4911      	ldr	r1, [pc, #68]	; (80079f0 <UARTEx_SetNbDataToProcess+0x94>)
 80079ac:	5c8a      	ldrb	r2, [r1, r2]
 80079ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80079b2:	7b3a      	ldrb	r2, [r7, #12]
 80079b4:	490f      	ldr	r1, [pc, #60]	; (80079f4 <UARTEx_SetNbDataToProcess+0x98>)
 80079b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80079b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80079bc:	b29a      	uxth	r2, r3
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80079c4:	7bfb      	ldrb	r3, [r7, #15]
 80079c6:	7b7a      	ldrb	r2, [r7, #13]
 80079c8:	4909      	ldr	r1, [pc, #36]	; (80079f0 <UARTEx_SetNbDataToProcess+0x94>)
 80079ca:	5c8a      	ldrb	r2, [r1, r2]
 80079cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80079d0:	7b7a      	ldrb	r2, [r7, #13]
 80079d2:	4908      	ldr	r1, [pc, #32]	; (80079f4 <UARTEx_SetNbDataToProcess+0x98>)
 80079d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80079d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80079da:	b29a      	uxth	r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80079e2:	bf00      	nop
 80079e4:	3714      	adds	r7, #20
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr
 80079ee:	bf00      	nop
 80079f0:	0800ed24 	.word	0x0800ed24
 80079f4:	0800ed2c 	.word	0x0800ed2c

080079f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80079f8:	b084      	sub	sp, #16
 80079fa:	b580      	push	{r7, lr}
 80079fc:	b084      	sub	sp, #16
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	6078      	str	r0, [r7, #4]
 8007a02:	f107 001c 	add.w	r0, r7, #28
 8007a06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f000 fa70 	bl	8007efc <USB_CoreReset>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8007a20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d106      	bne.n	8007a34 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a2a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	639a      	str	r2, [r3, #56]	; 0x38
 8007a32:	e005      	b.n	8007a40 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a38:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8007a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3710      	adds	r7, #16
 8007a46:	46bd      	mov	sp, r7
 8007a48:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007a4c:	b004      	add	sp, #16
 8007a4e:	4770      	bx	lr

08007a50 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	f023 0201 	bic.w	r2, r3, #1
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007a64:	2300      	movs	r3, #0
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	370c      	adds	r7, #12
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr

08007a72 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007a72:	b580      	push	{r7, lr}
 8007a74:	b084      	sub	sp, #16
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
 8007a7a:	460b      	mov	r3, r1
 8007a7c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007a7e:	2300      	movs	r3, #0
 8007a80:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007a8e:	78fb      	ldrb	r3, [r7, #3]
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d115      	bne.n	8007ac0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007aa0:	2001      	movs	r0, #1
 8007aa2:	f7fa fa59 	bl	8001f58 <HAL_Delay>
      ms++;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	3301      	adds	r3, #1
 8007aaa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f000 fa17 	bl	8007ee0 <USB_GetMode>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d01e      	beq.n	8007af6 <USB_SetCurrentMode+0x84>
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2b31      	cmp	r3, #49	; 0x31
 8007abc:	d9f0      	bls.n	8007aa0 <USB_SetCurrentMode+0x2e>
 8007abe:	e01a      	b.n	8007af6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007ac0:	78fb      	ldrb	r3, [r7, #3]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d115      	bne.n	8007af2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007ad2:	2001      	movs	r0, #1
 8007ad4:	f7fa fa40 	bl	8001f58 <HAL_Delay>
      ms++;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	3301      	adds	r3, #1
 8007adc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f000 f9fe 	bl	8007ee0 <USB_GetMode>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d005      	beq.n	8007af6 <USB_SetCurrentMode+0x84>
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2b31      	cmp	r3, #49	; 0x31
 8007aee:	d9f0      	bls.n	8007ad2 <USB_SetCurrentMode+0x60>
 8007af0:	e001      	b.n	8007af6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007af2:	2301      	movs	r3, #1
 8007af4:	e005      	b.n	8007b02 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2b32      	cmp	r3, #50	; 0x32
 8007afa:	d101      	bne.n	8007b00 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	e000      	b.n	8007b02 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007b00:	2300      	movs	r3, #0
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3710      	adds	r7, #16
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}
	...

08007b0c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007b0c:	b084      	sub	sp, #16
 8007b0e:	b580      	push	{r7, lr}
 8007b10:	b086      	sub	sp, #24
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	6078      	str	r0, [r7, #4]
 8007b16:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007b1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007b26:	2300      	movs	r3, #0
 8007b28:	613b      	str	r3, [r7, #16]
 8007b2a:	e009      	b.n	8007b40 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	3340      	adds	r3, #64	; 0x40
 8007b32:	009b      	lsls	r3, r3, #2
 8007b34:	4413      	add	r3, r2
 8007b36:	2200      	movs	r2, #0
 8007b38:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	3301      	adds	r3, #1
 8007b3e:	613b      	str	r3, [r7, #16]
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	2b0e      	cmp	r3, #14
 8007b44:	d9f2      	bls.n	8007b2c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007b46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d11c      	bne.n	8007b86 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	68fa      	ldr	r2, [r7, #12]
 8007b56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b5a:	f043 0302 	orr.w	r3, r3, #2
 8007b5e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b64:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	601a      	str	r2, [r3, #0]
 8007b84:	e005      	b.n	8007b92 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b8a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007b98:	461a      	mov	r2, r3
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ba4:	4619      	mov	r1, r3
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bac:	461a      	mov	r2, r3
 8007bae:	680b      	ldr	r3, [r1, #0]
 8007bb0:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007bb2:	2103      	movs	r1, #3
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f000 f959 	bl	8007e6c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007bba:	2110      	movs	r1, #16
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f000 f8f1 	bl	8007da4 <USB_FlushTxFifo>
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d001      	beq.n	8007bcc <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f000 f91d 	bl	8007e0c <USB_FlushRxFifo>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d001      	beq.n	8007bdc <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007be2:	461a      	mov	r2, r3
 8007be4:	2300      	movs	r3, #0
 8007be6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bee:	461a      	mov	r2, r3
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bfa:	461a      	mov	r2, r3
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007c00:	2300      	movs	r3, #0
 8007c02:	613b      	str	r3, [r7, #16]
 8007c04:	e043      	b.n	8007c8e <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	015a      	lsls	r2, r3, #5
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	4413      	add	r3, r2
 8007c0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007c18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007c1c:	d118      	bne.n	8007c50 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d10a      	bne.n	8007c3a <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	015a      	lsls	r2, r3, #5
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	4413      	add	r3, r2
 8007c2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c30:	461a      	mov	r2, r3
 8007c32:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007c36:	6013      	str	r3, [r2, #0]
 8007c38:	e013      	b.n	8007c62 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	015a      	lsls	r2, r3, #5
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	4413      	add	r3, r2
 8007c42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c46:	461a      	mov	r2, r3
 8007c48:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007c4c:	6013      	str	r3, [r2, #0]
 8007c4e:	e008      	b.n	8007c62 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	015a      	lsls	r2, r3, #5
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	4413      	add	r3, r2
 8007c58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c5c:	461a      	mov	r2, r3
 8007c5e:	2300      	movs	r3, #0
 8007c60:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007c62:	693b      	ldr	r3, [r7, #16]
 8007c64:	015a      	lsls	r2, r3, #5
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	4413      	add	r3, r2
 8007c6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c6e:	461a      	mov	r2, r3
 8007c70:	2300      	movs	r3, #0
 8007c72:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	015a      	lsls	r2, r3, #5
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	4413      	add	r3, r2
 8007c7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c80:	461a      	mov	r2, r3
 8007c82:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007c86:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	613b      	str	r3, [r7, #16]
 8007c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c90:	693a      	ldr	r2, [r7, #16]
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d3b7      	bcc.n	8007c06 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007c96:	2300      	movs	r3, #0
 8007c98:	613b      	str	r3, [r7, #16]
 8007c9a:	e043      	b.n	8007d24 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007c9c:	693b      	ldr	r3, [r7, #16]
 8007c9e:	015a      	lsls	r2, r3, #5
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007cae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007cb2:	d118      	bne.n	8007ce6 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d10a      	bne.n	8007cd0 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	015a      	lsls	r2, r3, #5
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	4413      	add	r3, r2
 8007cc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007ccc:	6013      	str	r3, [r2, #0]
 8007cce:	e013      	b.n	8007cf8 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	015a      	lsls	r2, r3, #5
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cdc:	461a      	mov	r2, r3
 8007cde:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007ce2:	6013      	str	r3, [r2, #0]
 8007ce4:	e008      	b.n	8007cf8 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	015a      	lsls	r2, r3, #5
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	4413      	add	r3, r2
 8007cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	015a      	lsls	r2, r3, #5
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	4413      	add	r3, r2
 8007d00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d04:	461a      	mov	r2, r3
 8007d06:	2300      	movs	r3, #0
 8007d08:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	015a      	lsls	r2, r3, #5
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	4413      	add	r3, r2
 8007d12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d16:	461a      	mov	r2, r3
 8007d18:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007d1c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d1e:	693b      	ldr	r3, [r7, #16]
 8007d20:	3301      	adds	r3, #1
 8007d22:	613b      	str	r3, [r7, #16]
 8007d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d26:	693a      	ldr	r2, [r7, #16]
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	d3b7      	bcc.n	8007c9c <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d32:	691b      	ldr	r3, [r3, #16]
 8007d34:	68fa      	ldr	r2, [r7, #12]
 8007d36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d3e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2200      	movs	r2, #0
 8007d44:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007d4c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	699b      	ldr	r3, [r3, #24]
 8007d52:	f043 0210 	orr.w	r2, r3, #16
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	699a      	ldr	r2, [r3, #24]
 8007d5e:	4b10      	ldr	r3, [pc, #64]	; (8007da0 <USB_DevInit+0x294>)
 8007d60:	4313      	orrs	r3, r2
 8007d62:	687a      	ldr	r2, [r7, #4]
 8007d64:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007d66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d005      	beq.n	8007d78 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	699b      	ldr	r3, [r3, #24]
 8007d70:	f043 0208 	orr.w	r2, r3, #8
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007d78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d107      	bne.n	8007d8e <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	699b      	ldr	r3, [r3, #24]
 8007d82:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007d86:	f043 0304 	orr.w	r3, r3, #4
 8007d8a:	687a      	ldr	r2, [r7, #4]
 8007d8c:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007d8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3718      	adds	r7, #24
 8007d94:	46bd      	mov	sp, r7
 8007d96:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d9a:	b004      	add	sp, #16
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop
 8007da0:	803c3800 	.word	0x803c3800

08007da4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b085      	sub	sp, #20
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007dae:	2300      	movs	r3, #0
 8007db0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	3301      	adds	r3, #1
 8007db6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	4a13      	ldr	r2, [pc, #76]	; (8007e08 <USB_FlushTxFifo+0x64>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d901      	bls.n	8007dc4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007dc0:	2303      	movs	r3, #3
 8007dc2:	e01b      	b.n	8007dfc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	691b      	ldr	r3, [r3, #16]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	daf2      	bge.n	8007db2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007dcc:	2300      	movs	r3, #0
 8007dce:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	019b      	lsls	r3, r3, #6
 8007dd4:	f043 0220 	orr.w	r2, r3, #32
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	3301      	adds	r3, #1
 8007de0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	4a08      	ldr	r2, [pc, #32]	; (8007e08 <USB_FlushTxFifo+0x64>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d901      	bls.n	8007dee <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007dea:	2303      	movs	r3, #3
 8007dec:	e006      	b.n	8007dfc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	f003 0320 	and.w	r3, r3, #32
 8007df6:	2b20      	cmp	r3, #32
 8007df8:	d0f0      	beq.n	8007ddc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007dfa:	2300      	movs	r3, #0
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3714      	adds	r7, #20
 8007e00:	46bd      	mov	sp, r7
 8007e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e06:	4770      	bx	lr
 8007e08:	00030d40 	.word	0x00030d40

08007e0c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b085      	sub	sp, #20
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007e14:	2300      	movs	r3, #0
 8007e16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	3301      	adds	r3, #1
 8007e1c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	4a11      	ldr	r2, [pc, #68]	; (8007e68 <USB_FlushRxFifo+0x5c>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d901      	bls.n	8007e2a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007e26:	2303      	movs	r3, #3
 8007e28:	e018      	b.n	8007e5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	daf2      	bge.n	8007e18 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007e32:	2300      	movs	r3, #0
 8007e34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2210      	movs	r2, #16
 8007e3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	3301      	adds	r3, #1
 8007e40:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	4a08      	ldr	r2, [pc, #32]	; (8007e68 <USB_FlushRxFifo+0x5c>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d901      	bls.n	8007e4e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007e4a:	2303      	movs	r3, #3
 8007e4c:	e006      	b.n	8007e5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	691b      	ldr	r3, [r3, #16]
 8007e52:	f003 0310 	and.w	r3, r3, #16
 8007e56:	2b10      	cmp	r3, #16
 8007e58:	d0f0      	beq.n	8007e3c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007e5a:	2300      	movs	r3, #0
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3714      	adds	r7, #20
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr
 8007e68:	00030d40 	.word	0x00030d40

08007e6c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b085      	sub	sp, #20
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	460b      	mov	r3, r1
 8007e76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	78fb      	ldrb	r3, [r7, #3]
 8007e86:	68f9      	ldr	r1, [r7, #12]
 8007e88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007e90:	2300      	movs	r3, #0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3714      	adds	r7, #20
 8007e96:	46bd      	mov	sp, r7
 8007e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9c:	4770      	bx	lr

08007e9e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007e9e:	b480      	push	{r7}
 8007ea0:	b085      	sub	sp, #20
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	68fa      	ldr	r2, [r7, #12]
 8007eb4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007eb8:	f023 0303 	bic.w	r3, r3, #3
 8007ebc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	68fa      	ldr	r2, [r7, #12]
 8007ec8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007ecc:	f043 0302 	orr.w	r3, r3, #2
 8007ed0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ed2:	2300      	movs	r3, #0
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	3714      	adds	r7, #20
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr

08007ee0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b083      	sub	sp, #12
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	695b      	ldr	r3, [r3, #20]
 8007eec:	f003 0301 	and.w	r3, r3, #1
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	370c      	adds	r7, #12
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b085      	sub	sp, #20
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007f04:	2300      	movs	r3, #0
 8007f06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	4a13      	ldr	r2, [pc, #76]	; (8007f60 <USB_CoreReset+0x64>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d901      	bls.n	8007f1a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007f16:	2303      	movs	r3, #3
 8007f18:	e01b      	b.n	8007f52 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	691b      	ldr	r3, [r3, #16]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	daf2      	bge.n	8007f08 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007f22:	2300      	movs	r3, #0
 8007f24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	f043 0201 	orr.w	r2, r3, #1
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	3301      	adds	r3, #1
 8007f36:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	4a09      	ldr	r2, [pc, #36]	; (8007f60 <USB_CoreReset+0x64>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d901      	bls.n	8007f44 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007f40:	2303      	movs	r3, #3
 8007f42:	e006      	b.n	8007f52 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	691b      	ldr	r3, [r3, #16]
 8007f48:	f003 0301 	and.w	r3, r3, #1
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d0f0      	beq.n	8007f32 <USB_CoreReset+0x36>

  return HAL_OK;
 8007f50:	2300      	movs	r3, #0
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3714      	adds	r7, #20
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr
 8007f5e:	bf00      	nop
 8007f60:	00030d40 	.word	0x00030d40

08007f64 <__NVIC_SetPriority>:
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	6039      	str	r1, [r7, #0]
 8007f6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	db0a      	blt.n	8007f8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	b2da      	uxtb	r2, r3
 8007f7c:	490c      	ldr	r1, [pc, #48]	; (8007fb0 <__NVIC_SetPriority+0x4c>)
 8007f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f82:	0112      	lsls	r2, r2, #4
 8007f84:	b2d2      	uxtb	r2, r2
 8007f86:	440b      	add	r3, r1
 8007f88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007f8c:	e00a      	b.n	8007fa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	b2da      	uxtb	r2, r3
 8007f92:	4908      	ldr	r1, [pc, #32]	; (8007fb4 <__NVIC_SetPriority+0x50>)
 8007f94:	79fb      	ldrb	r3, [r7, #7]
 8007f96:	f003 030f 	and.w	r3, r3, #15
 8007f9a:	3b04      	subs	r3, #4
 8007f9c:	0112      	lsls	r2, r2, #4
 8007f9e:	b2d2      	uxtb	r2, r2
 8007fa0:	440b      	add	r3, r1
 8007fa2:	761a      	strb	r2, [r3, #24]
}
 8007fa4:	bf00      	nop
 8007fa6:	370c      	adds	r7, #12
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr
 8007fb0:	e000e100 	.word	0xe000e100
 8007fb4:	e000ed00 	.word	0xe000ed00

08007fb8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007fbc:	4b05      	ldr	r3, [pc, #20]	; (8007fd4 <SysTick_Handler+0x1c>)
 8007fbe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007fc0:	f001 fd28 	bl	8009a14 <xTaskGetSchedulerState>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	2b01      	cmp	r3, #1
 8007fc8:	d001      	beq.n	8007fce <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007fca:	f002 fb0d 	bl	800a5e8 <xPortSysTickHandler>
  }
}
 8007fce:	bf00      	nop
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop
 8007fd4:	e000e010 	.word	0xe000e010

08007fd8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007fdc:	2100      	movs	r1, #0
 8007fde:	f06f 0004 	mvn.w	r0, #4
 8007fe2:	f7ff ffbf 	bl	8007f64 <__NVIC_SetPriority>
#endif
}
 8007fe6:	bf00      	nop
 8007fe8:	bd80      	pop	{r7, pc}
	...

08007fec <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007fec:	b480      	push	{r7}
 8007fee:	b083      	sub	sp, #12
 8007ff0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ff2:	f3ef 8305 	mrs	r3, IPSR
 8007ff6:	603b      	str	r3, [r7, #0]
  return(result);
 8007ff8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d003      	beq.n	8008006 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007ffe:	f06f 0305 	mvn.w	r3, #5
 8008002:	607b      	str	r3, [r7, #4]
 8008004:	e00c      	b.n	8008020 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008006:	4b0a      	ldr	r3, [pc, #40]	; (8008030 <osKernelInitialize+0x44>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d105      	bne.n	800801a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800800e:	4b08      	ldr	r3, [pc, #32]	; (8008030 <osKernelInitialize+0x44>)
 8008010:	2201      	movs	r2, #1
 8008012:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008014:	2300      	movs	r3, #0
 8008016:	607b      	str	r3, [r7, #4]
 8008018:	e002      	b.n	8008020 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800801a:	f04f 33ff 	mov.w	r3, #4294967295
 800801e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008020:	687b      	ldr	r3, [r7, #4]
}
 8008022:	4618      	mov	r0, r3
 8008024:	370c      	adds	r7, #12
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	20000960 	.word	0x20000960

08008034 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008034:	b580      	push	{r7, lr}
 8008036:	b082      	sub	sp, #8
 8008038:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800803a:	f3ef 8305 	mrs	r3, IPSR
 800803e:	603b      	str	r3, [r7, #0]
  return(result);
 8008040:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008042:	2b00      	cmp	r3, #0
 8008044:	d003      	beq.n	800804e <osKernelStart+0x1a>
    stat = osErrorISR;
 8008046:	f06f 0305 	mvn.w	r3, #5
 800804a:	607b      	str	r3, [r7, #4]
 800804c:	e010      	b.n	8008070 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800804e:	4b0b      	ldr	r3, [pc, #44]	; (800807c <osKernelStart+0x48>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	2b01      	cmp	r3, #1
 8008054:	d109      	bne.n	800806a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008056:	f7ff ffbf 	bl	8007fd8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800805a:	4b08      	ldr	r3, [pc, #32]	; (800807c <osKernelStart+0x48>)
 800805c:	2202      	movs	r2, #2
 800805e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008060:	f001 f87c 	bl	800915c <vTaskStartScheduler>
      stat = osOK;
 8008064:	2300      	movs	r3, #0
 8008066:	607b      	str	r3, [r7, #4]
 8008068:	e002      	b.n	8008070 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800806a:	f04f 33ff 	mov.w	r3, #4294967295
 800806e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008070:	687b      	ldr	r3, [r7, #4]
}
 8008072:	4618      	mov	r0, r3
 8008074:	3708      	adds	r7, #8
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}
 800807a:	bf00      	nop
 800807c:	20000960 	.word	0x20000960

08008080 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008080:	b580      	push	{r7, lr}
 8008082:	b08e      	sub	sp, #56	; 0x38
 8008084:	af04      	add	r7, sp, #16
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800808c:	2300      	movs	r3, #0
 800808e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008090:	f3ef 8305 	mrs	r3, IPSR
 8008094:	617b      	str	r3, [r7, #20]
  return(result);
 8008096:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008098:	2b00      	cmp	r3, #0
 800809a:	d17e      	bne.n	800819a <osThreadNew+0x11a>
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d07b      	beq.n	800819a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80080a2:	2380      	movs	r3, #128	; 0x80
 80080a4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80080a6:	2318      	movs	r3, #24
 80080a8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80080aa:	2300      	movs	r3, #0
 80080ac:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80080ae:	f04f 33ff 	mov.w	r3, #4294967295
 80080b2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d045      	beq.n	8008146 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d002      	beq.n	80080c8 <osThreadNew+0x48>
        name = attr->name;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	699b      	ldr	r3, [r3, #24]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d002      	beq.n	80080d6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	699b      	ldr	r3, [r3, #24]
 80080d4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d008      	beq.n	80080ee <osThreadNew+0x6e>
 80080dc:	69fb      	ldr	r3, [r7, #28]
 80080de:	2b38      	cmp	r3, #56	; 0x38
 80080e0:	d805      	bhi.n	80080ee <osThreadNew+0x6e>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	f003 0301 	and.w	r3, r3, #1
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d001      	beq.n	80080f2 <osThreadNew+0x72>
        return (NULL);
 80080ee:	2300      	movs	r3, #0
 80080f0:	e054      	b.n	800819c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	695b      	ldr	r3, [r3, #20]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d003      	beq.n	8008102 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	695b      	ldr	r3, [r3, #20]
 80080fe:	089b      	lsrs	r3, r3, #2
 8008100:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d00e      	beq.n	8008128 <osThreadNew+0xa8>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	2bbb      	cmp	r3, #187	; 0xbb
 8008110:	d90a      	bls.n	8008128 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008116:	2b00      	cmp	r3, #0
 8008118:	d006      	beq.n	8008128 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	695b      	ldr	r3, [r3, #20]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d002      	beq.n	8008128 <osThreadNew+0xa8>
        mem = 1;
 8008122:	2301      	movs	r3, #1
 8008124:	61bb      	str	r3, [r7, #24]
 8008126:	e010      	b.n	800814a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	689b      	ldr	r3, [r3, #8]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d10c      	bne.n	800814a <osThreadNew+0xca>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	68db      	ldr	r3, [r3, #12]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d108      	bne.n	800814a <osThreadNew+0xca>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	691b      	ldr	r3, [r3, #16]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d104      	bne.n	800814a <osThreadNew+0xca>
          mem = 0;
 8008140:	2300      	movs	r3, #0
 8008142:	61bb      	str	r3, [r7, #24]
 8008144:	e001      	b.n	800814a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008146:	2300      	movs	r3, #0
 8008148:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800814a:	69bb      	ldr	r3, [r7, #24]
 800814c:	2b01      	cmp	r3, #1
 800814e:	d110      	bne.n	8008172 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008158:	9202      	str	r2, [sp, #8]
 800815a:	9301      	str	r3, [sp, #4]
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	9300      	str	r3, [sp, #0]
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	6a3a      	ldr	r2, [r7, #32]
 8008164:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008166:	68f8      	ldr	r0, [r7, #12]
 8008168:	f000 fe0c 	bl	8008d84 <xTaskCreateStatic>
 800816c:	4603      	mov	r3, r0
 800816e:	613b      	str	r3, [r7, #16]
 8008170:	e013      	b.n	800819a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008172:	69bb      	ldr	r3, [r7, #24]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d110      	bne.n	800819a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008178:	6a3b      	ldr	r3, [r7, #32]
 800817a:	b29a      	uxth	r2, r3
 800817c:	f107 0310 	add.w	r3, r7, #16
 8008180:	9301      	str	r3, [sp, #4]
 8008182:	69fb      	ldr	r3, [r7, #28]
 8008184:	9300      	str	r3, [sp, #0]
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800818a:	68f8      	ldr	r0, [r7, #12]
 800818c:	f000 fe57 	bl	8008e3e <xTaskCreate>
 8008190:	4603      	mov	r3, r0
 8008192:	2b01      	cmp	r3, #1
 8008194:	d001      	beq.n	800819a <osThreadNew+0x11a>
            hTask = NULL;
 8008196:	2300      	movs	r3, #0
 8008198:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800819a:	693b      	ldr	r3, [r7, #16]
}
 800819c:	4618      	mov	r0, r3
 800819e:	3728      	adds	r7, #40	; 0x28
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b084      	sub	sp, #16
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80081ac:	f3ef 8305 	mrs	r3, IPSR
 80081b0:	60bb      	str	r3, [r7, #8]
  return(result);
 80081b2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d003      	beq.n	80081c0 <osDelay+0x1c>
    stat = osErrorISR;
 80081b8:	f06f 0305 	mvn.w	r3, #5
 80081bc:	60fb      	str	r3, [r7, #12]
 80081be:	e007      	b.n	80081d0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80081c0:	2300      	movs	r3, #0
 80081c2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d002      	beq.n	80081d0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 ff92 	bl	80090f4 <vTaskDelay>
    }
  }

  return (stat);
 80081d0:	68fb      	ldr	r3, [r7, #12]
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3710      	adds	r7, #16
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
	...

080081dc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	60f8      	str	r0, [r7, #12]
 80081e4:	60b9      	str	r1, [r7, #8]
 80081e6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	4a07      	ldr	r2, [pc, #28]	; (8008208 <vApplicationGetIdleTaskMemory+0x2c>)
 80081ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	4a06      	ldr	r2, [pc, #24]	; (800820c <vApplicationGetIdleTaskMemory+0x30>)
 80081f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2280      	movs	r2, #128	; 0x80
 80081f8:	601a      	str	r2, [r3, #0]
}
 80081fa:	bf00      	nop
 80081fc:	3714      	adds	r7, #20
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr
 8008206:	bf00      	nop
 8008208:	20000964 	.word	0x20000964
 800820c:	20000a20 	.word	0x20000a20

08008210 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
 8008216:	60f8      	str	r0, [r7, #12]
 8008218:	60b9      	str	r1, [r7, #8]
 800821a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	4a07      	ldr	r2, [pc, #28]	; (800823c <vApplicationGetTimerTaskMemory+0x2c>)
 8008220:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	4a06      	ldr	r2, [pc, #24]	; (8008240 <vApplicationGetTimerTaskMemory+0x30>)
 8008226:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800822e:	601a      	str	r2, [r3, #0]
}
 8008230:	bf00      	nop
 8008232:	3714      	adds	r7, #20
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr
 800823c:	20000c20 	.word	0x20000c20
 8008240:	20000cdc 	.word	0x20000cdc

08008244 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008244:	b480      	push	{r7}
 8008246:	b083      	sub	sp, #12
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f103 0208 	add.w	r2, r3, #8
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f04f 32ff 	mov.w	r2, #4294967295
 800825c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f103 0208 	add.w	r2, r3, #8
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f103 0208 	add.w	r2, r3, #8
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2200      	movs	r2, #0
 8008276:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008278:	bf00      	nop
 800827a:	370c      	adds	r7, #12
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr

08008284 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008284:	b480      	push	{r7}
 8008286:	b083      	sub	sp, #12
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2200      	movs	r2, #0
 8008290:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008292:	bf00      	nop
 8008294:	370c      	adds	r7, #12
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr

0800829e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800829e:	b480      	push	{r7}
 80082a0:	b085      	sub	sp, #20
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	6078      	str	r0, [r7, #4]
 80082a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	689a      	ldr	r2, [r3, #8]
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	683a      	ldr	r2, [r7, #0]
 80082c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	683a      	ldr	r2, [r7, #0]
 80082c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	1c5a      	adds	r2, r3, #1
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	601a      	str	r2, [r3, #0]
}
 80082da:	bf00      	nop
 80082dc:	3714      	adds	r7, #20
 80082de:	46bd      	mov	sp, r7
 80082e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e4:	4770      	bx	lr

080082e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80082e6:	b480      	push	{r7}
 80082e8:	b085      	sub	sp, #20
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	6078      	str	r0, [r7, #4]
 80082ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082fc:	d103      	bne.n	8008306 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	691b      	ldr	r3, [r3, #16]
 8008302:	60fb      	str	r3, [r7, #12]
 8008304:	e00c      	b.n	8008320 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	3308      	adds	r3, #8
 800830a:	60fb      	str	r3, [r7, #12]
 800830c:	e002      	b.n	8008314 <vListInsert+0x2e>
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	60fb      	str	r3, [r7, #12]
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	68ba      	ldr	r2, [r7, #8]
 800831c:	429a      	cmp	r2, r3
 800831e:	d2f6      	bcs.n	800830e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	685a      	ldr	r2, [r3, #4]
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	683a      	ldr	r2, [r7, #0]
 800832e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	68fa      	ldr	r2, [r7, #12]
 8008334:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	683a      	ldr	r2, [r7, #0]
 800833a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	1c5a      	adds	r2, r3, #1
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	601a      	str	r2, [r3, #0]
}
 800834c:	bf00      	nop
 800834e:	3714      	adds	r7, #20
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008358:	b480      	push	{r7}
 800835a:	b085      	sub	sp, #20
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	691b      	ldr	r3, [r3, #16]
 8008364:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	687a      	ldr	r2, [r7, #4]
 800836c:	6892      	ldr	r2, [r2, #8]
 800836e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	6852      	ldr	r2, [r2, #4]
 8008378:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	687a      	ldr	r2, [r7, #4]
 8008380:	429a      	cmp	r2, r3
 8008382:	d103      	bne.n	800838c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	689a      	ldr	r2, [r3, #8]
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2200      	movs	r2, #0
 8008390:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	1e5a      	subs	r2, r3, #1
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	3714      	adds	r7, #20
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b084      	sub	sp, #16
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d10a      	bne.n	80083d6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80083c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c4:	f383 8811 	msr	BASEPRI, r3
 80083c8:	f3bf 8f6f 	isb	sy
 80083cc:	f3bf 8f4f 	dsb	sy
 80083d0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80083d2:	bf00      	nop
 80083d4:	e7fe      	b.n	80083d4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80083d6:	f002 f875 	bl	800a4c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681a      	ldr	r2, [r3, #0]
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083e2:	68f9      	ldr	r1, [r7, #12]
 80083e4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80083e6:	fb01 f303 	mul.w	r3, r1, r3
 80083ea:	441a      	add	r2, r3
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	2200      	movs	r2, #0
 80083f4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681a      	ldr	r2, [r3, #0]
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008406:	3b01      	subs	r3, #1
 8008408:	68f9      	ldr	r1, [r7, #12]
 800840a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800840c:	fb01 f303 	mul.w	r3, r1, r3
 8008410:	441a      	add	r2, r3
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	22ff      	movs	r2, #255	; 0xff
 800841a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	22ff      	movs	r2, #255	; 0xff
 8008422:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d114      	bne.n	8008456 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	691b      	ldr	r3, [r3, #16]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d01a      	beq.n	800846a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	3310      	adds	r3, #16
 8008438:	4618      	mov	r0, r3
 800843a:	f001 f929 	bl	8009690 <xTaskRemoveFromEventList>
 800843e:	4603      	mov	r3, r0
 8008440:	2b00      	cmp	r3, #0
 8008442:	d012      	beq.n	800846a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008444:	4b0c      	ldr	r3, [pc, #48]	; (8008478 <xQueueGenericReset+0xcc>)
 8008446:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800844a:	601a      	str	r2, [r3, #0]
 800844c:	f3bf 8f4f 	dsb	sy
 8008450:	f3bf 8f6f 	isb	sy
 8008454:	e009      	b.n	800846a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	3310      	adds	r3, #16
 800845a:	4618      	mov	r0, r3
 800845c:	f7ff fef2 	bl	8008244 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	3324      	adds	r3, #36	; 0x24
 8008464:	4618      	mov	r0, r3
 8008466:	f7ff feed 	bl	8008244 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800846a:	f002 f85b 	bl	800a524 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800846e:	2301      	movs	r3, #1
}
 8008470:	4618      	mov	r0, r3
 8008472:	3710      	adds	r7, #16
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}
 8008478:	e000ed04 	.word	0xe000ed04

0800847c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800847c:	b580      	push	{r7, lr}
 800847e:	b08e      	sub	sp, #56	; 0x38
 8008480:	af02      	add	r7, sp, #8
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	60b9      	str	r1, [r7, #8]
 8008486:	607a      	str	r2, [r7, #4]
 8008488:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d10a      	bne.n	80084a6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008494:	f383 8811 	msr	BASEPRI, r3
 8008498:	f3bf 8f6f 	isb	sy
 800849c:	f3bf 8f4f 	dsb	sy
 80084a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80084a2:	bf00      	nop
 80084a4:	e7fe      	b.n	80084a4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d10a      	bne.n	80084c2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80084ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084b0:	f383 8811 	msr	BASEPRI, r3
 80084b4:	f3bf 8f6f 	isb	sy
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80084be:	bf00      	nop
 80084c0:	e7fe      	b.n	80084c0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <xQueueGenericCreateStatic+0x52>
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d001      	beq.n	80084d2 <xQueueGenericCreateStatic+0x56>
 80084ce:	2301      	movs	r3, #1
 80084d0:	e000      	b.n	80084d4 <xQueueGenericCreateStatic+0x58>
 80084d2:	2300      	movs	r3, #0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d10a      	bne.n	80084ee <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80084d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084dc:	f383 8811 	msr	BASEPRI, r3
 80084e0:	f3bf 8f6f 	isb	sy
 80084e4:	f3bf 8f4f 	dsb	sy
 80084e8:	623b      	str	r3, [r7, #32]
}
 80084ea:	bf00      	nop
 80084ec:	e7fe      	b.n	80084ec <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d102      	bne.n	80084fa <xQueueGenericCreateStatic+0x7e>
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d101      	bne.n	80084fe <xQueueGenericCreateStatic+0x82>
 80084fa:	2301      	movs	r3, #1
 80084fc:	e000      	b.n	8008500 <xQueueGenericCreateStatic+0x84>
 80084fe:	2300      	movs	r3, #0
 8008500:	2b00      	cmp	r3, #0
 8008502:	d10a      	bne.n	800851a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008508:	f383 8811 	msr	BASEPRI, r3
 800850c:	f3bf 8f6f 	isb	sy
 8008510:	f3bf 8f4f 	dsb	sy
 8008514:	61fb      	str	r3, [r7, #28]
}
 8008516:	bf00      	nop
 8008518:	e7fe      	b.n	8008518 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800851a:	2350      	movs	r3, #80	; 0x50
 800851c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	2b50      	cmp	r3, #80	; 0x50
 8008522:	d00a      	beq.n	800853a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008528:	f383 8811 	msr	BASEPRI, r3
 800852c:	f3bf 8f6f 	isb	sy
 8008530:	f3bf 8f4f 	dsb	sy
 8008534:	61bb      	str	r3, [r7, #24]
}
 8008536:	bf00      	nop
 8008538:	e7fe      	b.n	8008538 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800853a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008542:	2b00      	cmp	r3, #0
 8008544:	d00d      	beq.n	8008562 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008548:	2201      	movs	r2, #1
 800854a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800854e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008554:	9300      	str	r3, [sp, #0]
 8008556:	4613      	mov	r3, r2
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	68b9      	ldr	r1, [r7, #8]
 800855c:	68f8      	ldr	r0, [r7, #12]
 800855e:	f000 f805 	bl	800856c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008564:	4618      	mov	r0, r3
 8008566:	3730      	adds	r7, #48	; 0x30
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b084      	sub	sp, #16
 8008570:	af00      	add	r7, sp, #0
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	607a      	str	r2, [r7, #4]
 8008578:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d103      	bne.n	8008588 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008580:	69bb      	ldr	r3, [r7, #24]
 8008582:	69ba      	ldr	r2, [r7, #24]
 8008584:	601a      	str	r2, [r3, #0]
 8008586:	e002      	b.n	800858e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800858e:	69bb      	ldr	r3, [r7, #24]
 8008590:	68fa      	ldr	r2, [r7, #12]
 8008592:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008594:	69bb      	ldr	r3, [r7, #24]
 8008596:	68ba      	ldr	r2, [r7, #8]
 8008598:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800859a:	2101      	movs	r1, #1
 800859c:	69b8      	ldr	r0, [r7, #24]
 800859e:	f7ff ff05 	bl	80083ac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80085a2:	69bb      	ldr	r3, [r7, #24]
 80085a4:	78fa      	ldrb	r2, [r7, #3]
 80085a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80085aa:	bf00      	nop
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}
	...

080085b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b08e      	sub	sp, #56	; 0x38
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	60f8      	str	r0, [r7, #12]
 80085bc:	60b9      	str	r1, [r7, #8]
 80085be:	607a      	str	r2, [r7, #4]
 80085c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80085c2:	2300      	movs	r3, #0
 80085c4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80085ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d10a      	bne.n	80085e6 <xQueueGenericSend+0x32>
	__asm volatile
 80085d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085d4:	f383 8811 	msr	BASEPRI, r3
 80085d8:	f3bf 8f6f 	isb	sy
 80085dc:	f3bf 8f4f 	dsb	sy
 80085e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80085e2:	bf00      	nop
 80085e4:	e7fe      	b.n	80085e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d103      	bne.n	80085f4 <xQueueGenericSend+0x40>
 80085ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d101      	bne.n	80085f8 <xQueueGenericSend+0x44>
 80085f4:	2301      	movs	r3, #1
 80085f6:	e000      	b.n	80085fa <xQueueGenericSend+0x46>
 80085f8:	2300      	movs	r3, #0
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d10a      	bne.n	8008614 <xQueueGenericSend+0x60>
	__asm volatile
 80085fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008602:	f383 8811 	msr	BASEPRI, r3
 8008606:	f3bf 8f6f 	isb	sy
 800860a:	f3bf 8f4f 	dsb	sy
 800860e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008610:	bf00      	nop
 8008612:	e7fe      	b.n	8008612 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	2b02      	cmp	r3, #2
 8008618:	d103      	bne.n	8008622 <xQueueGenericSend+0x6e>
 800861a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800861c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800861e:	2b01      	cmp	r3, #1
 8008620:	d101      	bne.n	8008626 <xQueueGenericSend+0x72>
 8008622:	2301      	movs	r3, #1
 8008624:	e000      	b.n	8008628 <xQueueGenericSend+0x74>
 8008626:	2300      	movs	r3, #0
 8008628:	2b00      	cmp	r3, #0
 800862a:	d10a      	bne.n	8008642 <xQueueGenericSend+0x8e>
	__asm volatile
 800862c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008630:	f383 8811 	msr	BASEPRI, r3
 8008634:	f3bf 8f6f 	isb	sy
 8008638:	f3bf 8f4f 	dsb	sy
 800863c:	623b      	str	r3, [r7, #32]
}
 800863e:	bf00      	nop
 8008640:	e7fe      	b.n	8008640 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008642:	f001 f9e7 	bl	8009a14 <xTaskGetSchedulerState>
 8008646:	4603      	mov	r3, r0
 8008648:	2b00      	cmp	r3, #0
 800864a:	d102      	bne.n	8008652 <xQueueGenericSend+0x9e>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d101      	bne.n	8008656 <xQueueGenericSend+0xa2>
 8008652:	2301      	movs	r3, #1
 8008654:	e000      	b.n	8008658 <xQueueGenericSend+0xa4>
 8008656:	2300      	movs	r3, #0
 8008658:	2b00      	cmp	r3, #0
 800865a:	d10a      	bne.n	8008672 <xQueueGenericSend+0xbe>
	__asm volatile
 800865c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008660:	f383 8811 	msr	BASEPRI, r3
 8008664:	f3bf 8f6f 	isb	sy
 8008668:	f3bf 8f4f 	dsb	sy
 800866c:	61fb      	str	r3, [r7, #28]
}
 800866e:	bf00      	nop
 8008670:	e7fe      	b.n	8008670 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008672:	f001 ff27 	bl	800a4c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008678:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800867a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800867c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800867e:	429a      	cmp	r2, r3
 8008680:	d302      	bcc.n	8008688 <xQueueGenericSend+0xd4>
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	2b02      	cmp	r3, #2
 8008686:	d129      	bne.n	80086dc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008688:	683a      	ldr	r2, [r7, #0]
 800868a:	68b9      	ldr	r1, [r7, #8]
 800868c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800868e:	f000 fa0b 	bl	8008aa8 <prvCopyDataToQueue>
 8008692:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008698:	2b00      	cmp	r3, #0
 800869a:	d010      	beq.n	80086be <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800869c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800869e:	3324      	adds	r3, #36	; 0x24
 80086a0:	4618      	mov	r0, r3
 80086a2:	f000 fff5 	bl	8009690 <xTaskRemoveFromEventList>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d013      	beq.n	80086d4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80086ac:	4b3f      	ldr	r3, [pc, #252]	; (80087ac <xQueueGenericSend+0x1f8>)
 80086ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086b2:	601a      	str	r2, [r3, #0]
 80086b4:	f3bf 8f4f 	dsb	sy
 80086b8:	f3bf 8f6f 	isb	sy
 80086bc:	e00a      	b.n	80086d4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80086be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d007      	beq.n	80086d4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80086c4:	4b39      	ldr	r3, [pc, #228]	; (80087ac <xQueueGenericSend+0x1f8>)
 80086c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086ca:	601a      	str	r2, [r3, #0]
 80086cc:	f3bf 8f4f 	dsb	sy
 80086d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80086d4:	f001 ff26 	bl	800a524 <vPortExitCritical>
				return pdPASS;
 80086d8:	2301      	movs	r3, #1
 80086da:	e063      	b.n	80087a4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d103      	bne.n	80086ea <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80086e2:	f001 ff1f 	bl	800a524 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80086e6:	2300      	movs	r3, #0
 80086e8:	e05c      	b.n	80087a4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80086ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d106      	bne.n	80086fe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80086f0:	f107 0314 	add.w	r3, r7, #20
 80086f4:	4618      	mov	r0, r3
 80086f6:	f001 f82f 	bl	8009758 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80086fa:	2301      	movs	r3, #1
 80086fc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80086fe:	f001 ff11 	bl	800a524 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008702:	f000 fd9b 	bl	800923c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008706:	f001 fedd 	bl	800a4c4 <vPortEnterCritical>
 800870a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800870c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008710:	b25b      	sxtb	r3, r3
 8008712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008716:	d103      	bne.n	8008720 <xQueueGenericSend+0x16c>
 8008718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800871a:	2200      	movs	r2, #0
 800871c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008722:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008726:	b25b      	sxtb	r3, r3
 8008728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800872c:	d103      	bne.n	8008736 <xQueueGenericSend+0x182>
 800872e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008730:	2200      	movs	r2, #0
 8008732:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008736:	f001 fef5 	bl	800a524 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800873a:	1d3a      	adds	r2, r7, #4
 800873c:	f107 0314 	add.w	r3, r7, #20
 8008740:	4611      	mov	r1, r2
 8008742:	4618      	mov	r0, r3
 8008744:	f001 f81e 	bl	8009784 <xTaskCheckForTimeOut>
 8008748:	4603      	mov	r3, r0
 800874a:	2b00      	cmp	r3, #0
 800874c:	d124      	bne.n	8008798 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800874e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008750:	f000 faa2 	bl	8008c98 <prvIsQueueFull>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d018      	beq.n	800878c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800875a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800875c:	3310      	adds	r3, #16
 800875e:	687a      	ldr	r2, [r7, #4]
 8008760:	4611      	mov	r1, r2
 8008762:	4618      	mov	r0, r3
 8008764:	f000 ff44 	bl	80095f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008768:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800876a:	f000 fa2d 	bl	8008bc8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800876e:	f000 fd73 	bl	8009258 <xTaskResumeAll>
 8008772:	4603      	mov	r3, r0
 8008774:	2b00      	cmp	r3, #0
 8008776:	f47f af7c 	bne.w	8008672 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800877a:	4b0c      	ldr	r3, [pc, #48]	; (80087ac <xQueueGenericSend+0x1f8>)
 800877c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008780:	601a      	str	r2, [r3, #0]
 8008782:	f3bf 8f4f 	dsb	sy
 8008786:	f3bf 8f6f 	isb	sy
 800878a:	e772      	b.n	8008672 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800878c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800878e:	f000 fa1b 	bl	8008bc8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008792:	f000 fd61 	bl	8009258 <xTaskResumeAll>
 8008796:	e76c      	b.n	8008672 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008798:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800879a:	f000 fa15 	bl	8008bc8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800879e:	f000 fd5b 	bl	8009258 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80087a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3738      	adds	r7, #56	; 0x38
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}
 80087ac:	e000ed04 	.word	0xe000ed04

080087b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b090      	sub	sp, #64	; 0x40
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	607a      	str	r2, [r7, #4]
 80087bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80087c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d10a      	bne.n	80087de <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80087c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087cc:	f383 8811 	msr	BASEPRI, r3
 80087d0:	f3bf 8f6f 	isb	sy
 80087d4:	f3bf 8f4f 	dsb	sy
 80087d8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80087da:	bf00      	nop
 80087dc:	e7fe      	b.n	80087dc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d103      	bne.n	80087ec <xQueueGenericSendFromISR+0x3c>
 80087e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d101      	bne.n	80087f0 <xQueueGenericSendFromISR+0x40>
 80087ec:	2301      	movs	r3, #1
 80087ee:	e000      	b.n	80087f2 <xQueueGenericSendFromISR+0x42>
 80087f0:	2300      	movs	r3, #0
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d10a      	bne.n	800880c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80087f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087fa:	f383 8811 	msr	BASEPRI, r3
 80087fe:	f3bf 8f6f 	isb	sy
 8008802:	f3bf 8f4f 	dsb	sy
 8008806:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008808:	bf00      	nop
 800880a:	e7fe      	b.n	800880a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	2b02      	cmp	r3, #2
 8008810:	d103      	bne.n	800881a <xQueueGenericSendFromISR+0x6a>
 8008812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008816:	2b01      	cmp	r3, #1
 8008818:	d101      	bne.n	800881e <xQueueGenericSendFromISR+0x6e>
 800881a:	2301      	movs	r3, #1
 800881c:	e000      	b.n	8008820 <xQueueGenericSendFromISR+0x70>
 800881e:	2300      	movs	r3, #0
 8008820:	2b00      	cmp	r3, #0
 8008822:	d10a      	bne.n	800883a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008828:	f383 8811 	msr	BASEPRI, r3
 800882c:	f3bf 8f6f 	isb	sy
 8008830:	f3bf 8f4f 	dsb	sy
 8008834:	623b      	str	r3, [r7, #32]
}
 8008836:	bf00      	nop
 8008838:	e7fe      	b.n	8008838 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800883a:	f001 ff25 	bl	800a688 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800883e:	f3ef 8211 	mrs	r2, BASEPRI
 8008842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008846:	f383 8811 	msr	BASEPRI, r3
 800884a:	f3bf 8f6f 	isb	sy
 800884e:	f3bf 8f4f 	dsb	sy
 8008852:	61fa      	str	r2, [r7, #28]
 8008854:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008856:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008858:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800885a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800885c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800885e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008862:	429a      	cmp	r2, r3
 8008864:	d302      	bcc.n	800886c <xQueueGenericSendFromISR+0xbc>
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	2b02      	cmp	r3, #2
 800886a:	d12f      	bne.n	80088cc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800886c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800886e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008872:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800887a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800887c:	683a      	ldr	r2, [r7, #0]
 800887e:	68b9      	ldr	r1, [r7, #8]
 8008880:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008882:	f000 f911 	bl	8008aa8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008886:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800888a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800888e:	d112      	bne.n	80088b6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008894:	2b00      	cmp	r3, #0
 8008896:	d016      	beq.n	80088c6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800889a:	3324      	adds	r3, #36	; 0x24
 800889c:	4618      	mov	r0, r3
 800889e:	f000 fef7 	bl	8009690 <xTaskRemoveFromEventList>
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00e      	beq.n	80088c6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d00b      	beq.n	80088c6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2201      	movs	r2, #1
 80088b2:	601a      	str	r2, [r3, #0]
 80088b4:	e007      	b.n	80088c6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80088b6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80088ba:	3301      	adds	r3, #1
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	b25a      	sxtb	r2, r3
 80088c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80088c6:	2301      	movs	r3, #1
 80088c8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80088ca:	e001      	b.n	80088d0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80088cc:	2300      	movs	r3, #0
 80088ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088d2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80088da:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80088dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3740      	adds	r7, #64	; 0x40
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
	...

080088e8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b08c      	sub	sp, #48	; 0x30
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	60f8      	str	r0, [r7, #12]
 80088f0:	60b9      	str	r1, [r7, #8]
 80088f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80088f4:	2300      	movs	r3, #0
 80088f6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80088fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d10a      	bne.n	8008918 <xQueueReceive+0x30>
	__asm volatile
 8008902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008906:	f383 8811 	msr	BASEPRI, r3
 800890a:	f3bf 8f6f 	isb	sy
 800890e:	f3bf 8f4f 	dsb	sy
 8008912:	623b      	str	r3, [r7, #32]
}
 8008914:	bf00      	nop
 8008916:	e7fe      	b.n	8008916 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d103      	bne.n	8008926 <xQueueReceive+0x3e>
 800891e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008922:	2b00      	cmp	r3, #0
 8008924:	d101      	bne.n	800892a <xQueueReceive+0x42>
 8008926:	2301      	movs	r3, #1
 8008928:	e000      	b.n	800892c <xQueueReceive+0x44>
 800892a:	2300      	movs	r3, #0
 800892c:	2b00      	cmp	r3, #0
 800892e:	d10a      	bne.n	8008946 <xQueueReceive+0x5e>
	__asm volatile
 8008930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008934:	f383 8811 	msr	BASEPRI, r3
 8008938:	f3bf 8f6f 	isb	sy
 800893c:	f3bf 8f4f 	dsb	sy
 8008940:	61fb      	str	r3, [r7, #28]
}
 8008942:	bf00      	nop
 8008944:	e7fe      	b.n	8008944 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008946:	f001 f865 	bl	8009a14 <xTaskGetSchedulerState>
 800894a:	4603      	mov	r3, r0
 800894c:	2b00      	cmp	r3, #0
 800894e:	d102      	bne.n	8008956 <xQueueReceive+0x6e>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d101      	bne.n	800895a <xQueueReceive+0x72>
 8008956:	2301      	movs	r3, #1
 8008958:	e000      	b.n	800895c <xQueueReceive+0x74>
 800895a:	2300      	movs	r3, #0
 800895c:	2b00      	cmp	r3, #0
 800895e:	d10a      	bne.n	8008976 <xQueueReceive+0x8e>
	__asm volatile
 8008960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008964:	f383 8811 	msr	BASEPRI, r3
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	f3bf 8f4f 	dsb	sy
 8008970:	61bb      	str	r3, [r7, #24]
}
 8008972:	bf00      	nop
 8008974:	e7fe      	b.n	8008974 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008976:	f001 fda5 	bl	800a4c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800897a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800897c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800897e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008982:	2b00      	cmp	r3, #0
 8008984:	d01f      	beq.n	80089c6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008986:	68b9      	ldr	r1, [r7, #8]
 8008988:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800898a:	f000 f8f7 	bl	8008b7c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800898e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008990:	1e5a      	subs	r2, r3, #1
 8008992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008994:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008998:	691b      	ldr	r3, [r3, #16]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d00f      	beq.n	80089be <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800899e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089a0:	3310      	adds	r3, #16
 80089a2:	4618      	mov	r0, r3
 80089a4:	f000 fe74 	bl	8009690 <xTaskRemoveFromEventList>
 80089a8:	4603      	mov	r3, r0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d007      	beq.n	80089be <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80089ae:	4b3d      	ldr	r3, [pc, #244]	; (8008aa4 <xQueueReceive+0x1bc>)
 80089b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089b4:	601a      	str	r2, [r3, #0]
 80089b6:	f3bf 8f4f 	dsb	sy
 80089ba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80089be:	f001 fdb1 	bl	800a524 <vPortExitCritical>
				return pdPASS;
 80089c2:	2301      	movs	r3, #1
 80089c4:	e069      	b.n	8008a9a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d103      	bne.n	80089d4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80089cc:	f001 fdaa 	bl	800a524 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80089d0:	2300      	movs	r3, #0
 80089d2:	e062      	b.n	8008a9a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80089d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d106      	bne.n	80089e8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80089da:	f107 0310 	add.w	r3, r7, #16
 80089de:	4618      	mov	r0, r3
 80089e0:	f000 feba 	bl	8009758 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80089e4:	2301      	movs	r3, #1
 80089e6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80089e8:	f001 fd9c 	bl	800a524 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80089ec:	f000 fc26 	bl	800923c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80089f0:	f001 fd68 	bl	800a4c4 <vPortEnterCritical>
 80089f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80089fa:	b25b      	sxtb	r3, r3
 80089fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a00:	d103      	bne.n	8008a0a <xQueueReceive+0x122>
 8008a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a04:	2200      	movs	r2, #0
 8008a06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a10:	b25b      	sxtb	r3, r3
 8008a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a16:	d103      	bne.n	8008a20 <xQueueReceive+0x138>
 8008a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a20:	f001 fd80 	bl	800a524 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a24:	1d3a      	adds	r2, r7, #4
 8008a26:	f107 0310 	add.w	r3, r7, #16
 8008a2a:	4611      	mov	r1, r2
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	f000 fea9 	bl	8009784 <xTaskCheckForTimeOut>
 8008a32:	4603      	mov	r3, r0
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d123      	bne.n	8008a80 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a3a:	f000 f917 	bl	8008c6c <prvIsQueueEmpty>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d017      	beq.n	8008a74 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a46:	3324      	adds	r3, #36	; 0x24
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	4611      	mov	r1, r2
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f000 fdcf 	bl	80095f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008a52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a54:	f000 f8b8 	bl	8008bc8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008a58:	f000 fbfe 	bl	8009258 <xTaskResumeAll>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d189      	bne.n	8008976 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008a62:	4b10      	ldr	r3, [pc, #64]	; (8008aa4 <xQueueReceive+0x1bc>)
 8008a64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a68:	601a      	str	r2, [r3, #0]
 8008a6a:	f3bf 8f4f 	dsb	sy
 8008a6e:	f3bf 8f6f 	isb	sy
 8008a72:	e780      	b.n	8008976 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008a74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a76:	f000 f8a7 	bl	8008bc8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a7a:	f000 fbed 	bl	8009258 <xTaskResumeAll>
 8008a7e:	e77a      	b.n	8008976 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008a80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a82:	f000 f8a1 	bl	8008bc8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a86:	f000 fbe7 	bl	8009258 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a8c:	f000 f8ee 	bl	8008c6c <prvIsQueueEmpty>
 8008a90:	4603      	mov	r3, r0
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	f43f af6f 	beq.w	8008976 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008a98:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	3730      	adds	r7, #48	; 0x30
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}
 8008aa2:	bf00      	nop
 8008aa4:	e000ed04 	.word	0xe000ed04

08008aa8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b086      	sub	sp, #24
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	60f8      	str	r0, [r7, #12]
 8008ab0:	60b9      	str	r1, [r7, #8]
 8008ab2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008abc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d10d      	bne.n	8008ae2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d14d      	bne.n	8008b6a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	689b      	ldr	r3, [r3, #8]
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f000 ffbc 	bl	8009a50 <xTaskPriorityDisinherit>
 8008ad8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2200      	movs	r2, #0
 8008ade:	609a      	str	r2, [r3, #8]
 8008ae0:	e043      	b.n	8008b6a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d119      	bne.n	8008b1c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	6858      	ldr	r0, [r3, #4]
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008af0:	461a      	mov	r2, r3
 8008af2:	68b9      	ldr	r1, [r7, #8]
 8008af4:	f002 f915 	bl	800ad22 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	685a      	ldr	r2, [r3, #4]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b00:	441a      	add	r2, r3
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	685a      	ldr	r2, [r3, #4]
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	689b      	ldr	r3, [r3, #8]
 8008b0e:	429a      	cmp	r2, r3
 8008b10:	d32b      	bcc.n	8008b6a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681a      	ldr	r2, [r3, #0]
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	605a      	str	r2, [r3, #4]
 8008b1a:	e026      	b.n	8008b6a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	68d8      	ldr	r0, [r3, #12]
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b24:	461a      	mov	r2, r3
 8008b26:	68b9      	ldr	r1, [r7, #8]
 8008b28:	f002 f8fb 	bl	800ad22 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	68da      	ldr	r2, [r3, #12]
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b34:	425b      	negs	r3, r3
 8008b36:	441a      	add	r2, r3
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	68da      	ldr	r2, [r3, #12]
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d207      	bcs.n	8008b58 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	689a      	ldr	r2, [r3, #8]
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b50:	425b      	negs	r3, r3
 8008b52:	441a      	add	r2, r3
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2b02      	cmp	r3, #2
 8008b5c:	d105      	bne.n	8008b6a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d002      	beq.n	8008b6a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	3b01      	subs	r3, #1
 8008b68:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008b6a:	693b      	ldr	r3, [r7, #16]
 8008b6c:	1c5a      	adds	r2, r3, #1
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008b72:	697b      	ldr	r3, [r7, #20]
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3718      	adds	r7, #24
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b082      	sub	sp, #8
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d018      	beq.n	8008bc0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	68da      	ldr	r2, [r3, #12]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b96:	441a      	add	r2, r3
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	68da      	ldr	r2, [r3, #12]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d303      	bcc.n	8008bb0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	68d9      	ldr	r1, [r3, #12]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bb8:	461a      	mov	r2, r3
 8008bba:	6838      	ldr	r0, [r7, #0]
 8008bbc:	f002 f8b1 	bl	800ad22 <memcpy>
	}
}
 8008bc0:	bf00      	nop
 8008bc2:	3708      	adds	r7, #8
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b084      	sub	sp, #16
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008bd0:	f001 fc78 	bl	800a4c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008bda:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008bdc:	e011      	b.n	8008c02 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d012      	beq.n	8008c0c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	3324      	adds	r3, #36	; 0x24
 8008bea:	4618      	mov	r0, r3
 8008bec:	f000 fd50 	bl	8009690 <xTaskRemoveFromEventList>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d001      	beq.n	8008bfa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008bf6:	f000 fe27 	bl	8009848 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008bfa:	7bfb      	ldrb	r3, [r7, #15]
 8008bfc:	3b01      	subs	r3, #1
 8008bfe:	b2db      	uxtb	r3, r3
 8008c00:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008c02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	dce9      	bgt.n	8008bde <prvUnlockQueue+0x16>
 8008c0a:	e000      	b.n	8008c0e <prvUnlockQueue+0x46>
					break;
 8008c0c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	22ff      	movs	r2, #255	; 0xff
 8008c12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008c16:	f001 fc85 	bl	800a524 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008c1a:	f001 fc53 	bl	800a4c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c24:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c26:	e011      	b.n	8008c4c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	691b      	ldr	r3, [r3, #16]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d012      	beq.n	8008c56 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	3310      	adds	r3, #16
 8008c34:	4618      	mov	r0, r3
 8008c36:	f000 fd2b 	bl	8009690 <xTaskRemoveFromEventList>
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d001      	beq.n	8008c44 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008c40:	f000 fe02 	bl	8009848 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008c44:	7bbb      	ldrb	r3, [r7, #14]
 8008c46:	3b01      	subs	r3, #1
 8008c48:	b2db      	uxtb	r3, r3
 8008c4a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	dce9      	bgt.n	8008c28 <prvUnlockQueue+0x60>
 8008c54:	e000      	b.n	8008c58 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008c56:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	22ff      	movs	r2, #255	; 0xff
 8008c5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008c60:	f001 fc60 	bl	800a524 <vPortExitCritical>
}
 8008c64:	bf00      	nop
 8008c66:	3710      	adds	r7, #16
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}

08008c6c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008c74:	f001 fc26 	bl	800a4c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d102      	bne.n	8008c86 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008c80:	2301      	movs	r3, #1
 8008c82:	60fb      	str	r3, [r7, #12]
 8008c84:	e001      	b.n	8008c8a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008c86:	2300      	movs	r3, #0
 8008c88:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c8a:	f001 fc4b 	bl	800a524 <vPortExitCritical>

	return xReturn;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	3710      	adds	r7, #16
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}

08008c98 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b084      	sub	sp, #16
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008ca0:	f001 fc10 	bl	800a4c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cac:	429a      	cmp	r2, r3
 8008cae:	d102      	bne.n	8008cb6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	60fb      	str	r3, [r7, #12]
 8008cb4:	e001      	b.n	8008cba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008cba:	f001 fc33 	bl	800a524 <vPortExitCritical>

	return xReturn;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3710      	adds	r7, #16
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}

08008cc8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008cc8:	b480      	push	{r7}
 8008cca:	b085      	sub	sp, #20
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
 8008cd0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	60fb      	str	r3, [r7, #12]
 8008cd6:	e014      	b.n	8008d02 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008cd8:	4a0f      	ldr	r2, [pc, #60]	; (8008d18 <vQueueAddToRegistry+0x50>)
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d10b      	bne.n	8008cfc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008ce4:	490c      	ldr	r1, [pc, #48]	; (8008d18 <vQueueAddToRegistry+0x50>)
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	683a      	ldr	r2, [r7, #0]
 8008cea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008cee:	4a0a      	ldr	r2, [pc, #40]	; (8008d18 <vQueueAddToRegistry+0x50>)
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	00db      	lsls	r3, r3, #3
 8008cf4:	4413      	add	r3, r2
 8008cf6:	687a      	ldr	r2, [r7, #4]
 8008cf8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008cfa:	e006      	b.n	8008d0a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	3301      	adds	r3, #1
 8008d00:	60fb      	str	r3, [r7, #12]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2b07      	cmp	r3, #7
 8008d06:	d9e7      	bls.n	8008cd8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008d08:	bf00      	nop
 8008d0a:	bf00      	nop
 8008d0c:	3714      	adds	r7, #20
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d14:	4770      	bx	lr
 8008d16:	bf00      	nop
 8008d18:	200010dc 	.word	0x200010dc

08008d1c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b086      	sub	sp, #24
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	60f8      	str	r0, [r7, #12]
 8008d24:	60b9      	str	r1, [r7, #8]
 8008d26:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008d2c:	f001 fbca 	bl	800a4c4 <vPortEnterCritical>
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008d36:	b25b      	sxtb	r3, r3
 8008d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d3c:	d103      	bne.n	8008d46 <vQueueWaitForMessageRestricted+0x2a>
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d46:	697b      	ldr	r3, [r7, #20]
 8008d48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d4c:	b25b      	sxtb	r3, r3
 8008d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d52:	d103      	bne.n	8008d5c <vQueueWaitForMessageRestricted+0x40>
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	2200      	movs	r2, #0
 8008d58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008d5c:	f001 fbe2 	bl	800a524 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d106      	bne.n	8008d76 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	3324      	adds	r3, #36	; 0x24
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	68b9      	ldr	r1, [r7, #8]
 8008d70:	4618      	mov	r0, r3
 8008d72:	f000 fc61 	bl	8009638 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008d76:	6978      	ldr	r0, [r7, #20]
 8008d78:	f7ff ff26 	bl	8008bc8 <prvUnlockQueue>
	}
 8008d7c:	bf00      	nop
 8008d7e:	3718      	adds	r7, #24
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}

08008d84 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b08e      	sub	sp, #56	; 0x38
 8008d88:	af04      	add	r7, sp, #16
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	60b9      	str	r1, [r7, #8]
 8008d8e:	607a      	str	r2, [r7, #4]
 8008d90:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008d92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d10a      	bne.n	8008dae <xTaskCreateStatic+0x2a>
	__asm volatile
 8008d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d9c:	f383 8811 	msr	BASEPRI, r3
 8008da0:	f3bf 8f6f 	isb	sy
 8008da4:	f3bf 8f4f 	dsb	sy
 8008da8:	623b      	str	r3, [r7, #32]
}
 8008daa:	bf00      	nop
 8008dac:	e7fe      	b.n	8008dac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d10a      	bne.n	8008dca <xTaskCreateStatic+0x46>
	__asm volatile
 8008db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008db8:	f383 8811 	msr	BASEPRI, r3
 8008dbc:	f3bf 8f6f 	isb	sy
 8008dc0:	f3bf 8f4f 	dsb	sy
 8008dc4:	61fb      	str	r3, [r7, #28]
}
 8008dc6:	bf00      	nop
 8008dc8:	e7fe      	b.n	8008dc8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008dca:	23bc      	movs	r3, #188	; 0xbc
 8008dcc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008dce:	693b      	ldr	r3, [r7, #16]
 8008dd0:	2bbc      	cmp	r3, #188	; 0xbc
 8008dd2:	d00a      	beq.n	8008dea <xTaskCreateStatic+0x66>
	__asm volatile
 8008dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd8:	f383 8811 	msr	BASEPRI, r3
 8008ddc:	f3bf 8f6f 	isb	sy
 8008de0:	f3bf 8f4f 	dsb	sy
 8008de4:	61bb      	str	r3, [r7, #24]
}
 8008de6:	bf00      	nop
 8008de8:	e7fe      	b.n	8008de8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008dea:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d01e      	beq.n	8008e30 <xTaskCreateStatic+0xac>
 8008df2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d01b      	beq.n	8008e30 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dfa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e00:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e04:	2202      	movs	r2, #2
 8008e06:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	9303      	str	r3, [sp, #12]
 8008e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e10:	9302      	str	r3, [sp, #8]
 8008e12:	f107 0314 	add.w	r3, r7, #20
 8008e16:	9301      	str	r3, [sp, #4]
 8008e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e1a:	9300      	str	r3, [sp, #0]
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	687a      	ldr	r2, [r7, #4]
 8008e20:	68b9      	ldr	r1, [r7, #8]
 8008e22:	68f8      	ldr	r0, [r7, #12]
 8008e24:	f000 f850 	bl	8008ec8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008e28:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008e2a:	f000 f8f3 	bl	8009014 <prvAddNewTaskToReadyList>
 8008e2e:	e001      	b.n	8008e34 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008e30:	2300      	movs	r3, #0
 8008e32:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008e34:	697b      	ldr	r3, [r7, #20]
	}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3728      	adds	r7, #40	; 0x28
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}

08008e3e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008e3e:	b580      	push	{r7, lr}
 8008e40:	b08c      	sub	sp, #48	; 0x30
 8008e42:	af04      	add	r7, sp, #16
 8008e44:	60f8      	str	r0, [r7, #12]
 8008e46:	60b9      	str	r1, [r7, #8]
 8008e48:	603b      	str	r3, [r7, #0]
 8008e4a:	4613      	mov	r3, r2
 8008e4c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008e4e:	88fb      	ldrh	r3, [r7, #6]
 8008e50:	009b      	lsls	r3, r3, #2
 8008e52:	4618      	mov	r0, r3
 8008e54:	f001 fc58 	bl	800a708 <pvPortMalloc>
 8008e58:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d00e      	beq.n	8008e7e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008e60:	20bc      	movs	r0, #188	; 0xbc
 8008e62:	f001 fc51 	bl	800a708 <pvPortMalloc>
 8008e66:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008e68:	69fb      	ldr	r3, [r7, #28]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d003      	beq.n	8008e76 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008e6e:	69fb      	ldr	r3, [r7, #28]
 8008e70:	697a      	ldr	r2, [r7, #20]
 8008e72:	631a      	str	r2, [r3, #48]	; 0x30
 8008e74:	e005      	b.n	8008e82 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008e76:	6978      	ldr	r0, [r7, #20]
 8008e78:	f001 fd12 	bl	800a8a0 <vPortFree>
 8008e7c:	e001      	b.n	8008e82 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008e82:	69fb      	ldr	r3, [r7, #28]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d017      	beq.n	8008eb8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008e88:	69fb      	ldr	r3, [r7, #28]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008e90:	88fa      	ldrh	r2, [r7, #6]
 8008e92:	2300      	movs	r3, #0
 8008e94:	9303      	str	r3, [sp, #12]
 8008e96:	69fb      	ldr	r3, [r7, #28]
 8008e98:	9302      	str	r3, [sp, #8]
 8008e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e9c:	9301      	str	r3, [sp, #4]
 8008e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ea0:	9300      	str	r3, [sp, #0]
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	68b9      	ldr	r1, [r7, #8]
 8008ea6:	68f8      	ldr	r0, [r7, #12]
 8008ea8:	f000 f80e 	bl	8008ec8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008eac:	69f8      	ldr	r0, [r7, #28]
 8008eae:	f000 f8b1 	bl	8009014 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	61bb      	str	r3, [r7, #24]
 8008eb6:	e002      	b.n	8008ebe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8008ebc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008ebe:	69bb      	ldr	r3, [r7, #24]
	}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3720      	adds	r7, #32
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bd80      	pop	{r7, pc}

08008ec8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b088      	sub	sp, #32
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	60f8      	str	r0, [r7, #12]
 8008ed0:	60b9      	str	r1, [r7, #8]
 8008ed2:	607a      	str	r2, [r7, #4]
 8008ed4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ed8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	009b      	lsls	r3, r3, #2
 8008ede:	461a      	mov	r2, r3
 8008ee0:	21a5      	movs	r1, #165	; 0xa5
 8008ee2:	f001 ff2c 	bl	800ad3e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ee8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008ef0:	3b01      	subs	r3, #1
 8008ef2:	009b      	lsls	r3, r3, #2
 8008ef4:	4413      	add	r3, r2
 8008ef6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008ef8:	69bb      	ldr	r3, [r7, #24]
 8008efa:	f023 0307 	bic.w	r3, r3, #7
 8008efe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	f003 0307 	and.w	r3, r3, #7
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d00a      	beq.n	8008f20 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f0e:	f383 8811 	msr	BASEPRI, r3
 8008f12:	f3bf 8f6f 	isb	sy
 8008f16:	f3bf 8f4f 	dsb	sy
 8008f1a:	617b      	str	r3, [r7, #20]
}
 8008f1c:	bf00      	nop
 8008f1e:	e7fe      	b.n	8008f1e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d01f      	beq.n	8008f66 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f26:	2300      	movs	r3, #0
 8008f28:	61fb      	str	r3, [r7, #28]
 8008f2a:	e012      	b.n	8008f52 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008f2c:	68ba      	ldr	r2, [r7, #8]
 8008f2e:	69fb      	ldr	r3, [r7, #28]
 8008f30:	4413      	add	r3, r2
 8008f32:	7819      	ldrb	r1, [r3, #0]
 8008f34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f36:	69fb      	ldr	r3, [r7, #28]
 8008f38:	4413      	add	r3, r2
 8008f3a:	3334      	adds	r3, #52	; 0x34
 8008f3c:	460a      	mov	r2, r1
 8008f3e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008f40:	68ba      	ldr	r2, [r7, #8]
 8008f42:	69fb      	ldr	r3, [r7, #28]
 8008f44:	4413      	add	r3, r2
 8008f46:	781b      	ldrb	r3, [r3, #0]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d006      	beq.n	8008f5a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f4c:	69fb      	ldr	r3, [r7, #28]
 8008f4e:	3301      	adds	r3, #1
 8008f50:	61fb      	str	r3, [r7, #28]
 8008f52:	69fb      	ldr	r3, [r7, #28]
 8008f54:	2b0f      	cmp	r3, #15
 8008f56:	d9e9      	bls.n	8008f2c <prvInitialiseNewTask+0x64>
 8008f58:	e000      	b.n	8008f5c <prvInitialiseNewTask+0x94>
			{
				break;
 8008f5a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f5e:	2200      	movs	r2, #0
 8008f60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008f64:	e003      	b.n	8008f6e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f70:	2b37      	cmp	r3, #55	; 0x37
 8008f72:	d901      	bls.n	8008f78 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008f74:	2337      	movs	r3, #55	; 0x37
 8008f76:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f7c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f82:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f86:	2200      	movs	r2, #0
 8008f88:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f8c:	3304      	adds	r3, #4
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f7ff f978 	bl	8008284 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f96:	3318      	adds	r3, #24
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f7ff f973 	bl	8008284 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fa2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fa6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fac:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fb2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fc6:	3354      	adds	r3, #84	; 0x54
 8008fc8:	2260      	movs	r2, #96	; 0x60
 8008fca:	2100      	movs	r1, #0
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f001 feb6 	bl	800ad3e <memset>
 8008fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fd4:	4a0c      	ldr	r2, [pc, #48]	; (8009008 <prvInitialiseNewTask+0x140>)
 8008fd6:	659a      	str	r2, [r3, #88]	; 0x58
 8008fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fda:	4a0c      	ldr	r2, [pc, #48]	; (800900c <prvInitialiseNewTask+0x144>)
 8008fdc:	65da      	str	r2, [r3, #92]	; 0x5c
 8008fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fe0:	4a0b      	ldr	r2, [pc, #44]	; (8009010 <prvInitialiseNewTask+0x148>)
 8008fe2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008fe4:	683a      	ldr	r2, [r7, #0]
 8008fe6:	68f9      	ldr	r1, [r7, #12]
 8008fe8:	69b8      	ldr	r0, [r7, #24]
 8008fea:	f001 f941 	bl	800a270 <pxPortInitialiseStack>
 8008fee:	4602      	mov	r2, r0
 8008ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ff2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d002      	beq.n	8009000 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ffc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ffe:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009000:	bf00      	nop
 8009002:	3720      	adds	r7, #32
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}
 8009008:	0800ed54 	.word	0x0800ed54
 800900c:	0800ed74 	.word	0x0800ed74
 8009010:	0800ed34 	.word	0x0800ed34

08009014 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b082      	sub	sp, #8
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800901c:	f001 fa52 	bl	800a4c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009020:	4b2d      	ldr	r3, [pc, #180]	; (80090d8 <prvAddNewTaskToReadyList+0xc4>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	3301      	adds	r3, #1
 8009026:	4a2c      	ldr	r2, [pc, #176]	; (80090d8 <prvAddNewTaskToReadyList+0xc4>)
 8009028:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800902a:	4b2c      	ldr	r3, [pc, #176]	; (80090dc <prvAddNewTaskToReadyList+0xc8>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d109      	bne.n	8009046 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009032:	4a2a      	ldr	r2, [pc, #168]	; (80090dc <prvAddNewTaskToReadyList+0xc8>)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009038:	4b27      	ldr	r3, [pc, #156]	; (80090d8 <prvAddNewTaskToReadyList+0xc4>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d110      	bne.n	8009062 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009040:	f000 fc26 	bl	8009890 <prvInitialiseTaskLists>
 8009044:	e00d      	b.n	8009062 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009046:	4b26      	ldr	r3, [pc, #152]	; (80090e0 <prvAddNewTaskToReadyList+0xcc>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d109      	bne.n	8009062 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800904e:	4b23      	ldr	r3, [pc, #140]	; (80090dc <prvAddNewTaskToReadyList+0xc8>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009058:	429a      	cmp	r2, r3
 800905a:	d802      	bhi.n	8009062 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800905c:	4a1f      	ldr	r2, [pc, #124]	; (80090dc <prvAddNewTaskToReadyList+0xc8>)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009062:	4b20      	ldr	r3, [pc, #128]	; (80090e4 <prvAddNewTaskToReadyList+0xd0>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	3301      	adds	r3, #1
 8009068:	4a1e      	ldr	r2, [pc, #120]	; (80090e4 <prvAddNewTaskToReadyList+0xd0>)
 800906a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800906c:	4b1d      	ldr	r3, [pc, #116]	; (80090e4 <prvAddNewTaskToReadyList+0xd0>)
 800906e:	681a      	ldr	r2, [r3, #0]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009078:	4b1b      	ldr	r3, [pc, #108]	; (80090e8 <prvAddNewTaskToReadyList+0xd4>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	429a      	cmp	r2, r3
 800907e:	d903      	bls.n	8009088 <prvAddNewTaskToReadyList+0x74>
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009084:	4a18      	ldr	r2, [pc, #96]	; (80090e8 <prvAddNewTaskToReadyList+0xd4>)
 8009086:	6013      	str	r3, [r2, #0]
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800908c:	4613      	mov	r3, r2
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	4413      	add	r3, r2
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	4a15      	ldr	r2, [pc, #84]	; (80090ec <prvAddNewTaskToReadyList+0xd8>)
 8009096:	441a      	add	r2, r3
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	3304      	adds	r3, #4
 800909c:	4619      	mov	r1, r3
 800909e:	4610      	mov	r0, r2
 80090a0:	f7ff f8fd 	bl	800829e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80090a4:	f001 fa3e 	bl	800a524 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80090a8:	4b0d      	ldr	r3, [pc, #52]	; (80090e0 <prvAddNewTaskToReadyList+0xcc>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d00e      	beq.n	80090ce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80090b0:	4b0a      	ldr	r3, [pc, #40]	; (80090dc <prvAddNewTaskToReadyList+0xc8>)
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d207      	bcs.n	80090ce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80090be:	4b0c      	ldr	r3, [pc, #48]	; (80090f0 <prvAddNewTaskToReadyList+0xdc>)
 80090c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090c4:	601a      	str	r2, [r3, #0]
 80090c6:	f3bf 8f4f 	dsb	sy
 80090ca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090ce:	bf00      	nop
 80090d0:	3708      	adds	r7, #8
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
 80090d6:	bf00      	nop
 80090d8:	200015f0 	.word	0x200015f0
 80090dc:	2000111c 	.word	0x2000111c
 80090e0:	200015fc 	.word	0x200015fc
 80090e4:	2000160c 	.word	0x2000160c
 80090e8:	200015f8 	.word	0x200015f8
 80090ec:	20001120 	.word	0x20001120
 80090f0:	e000ed04 	.word	0xe000ed04

080090f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b084      	sub	sp, #16
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80090fc:	2300      	movs	r3, #0
 80090fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d017      	beq.n	8009136 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009106:	4b13      	ldr	r3, [pc, #76]	; (8009154 <vTaskDelay+0x60>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d00a      	beq.n	8009124 <vTaskDelay+0x30>
	__asm volatile
 800910e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009112:	f383 8811 	msr	BASEPRI, r3
 8009116:	f3bf 8f6f 	isb	sy
 800911a:	f3bf 8f4f 	dsb	sy
 800911e:	60bb      	str	r3, [r7, #8]
}
 8009120:	bf00      	nop
 8009122:	e7fe      	b.n	8009122 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009124:	f000 f88a 	bl	800923c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009128:	2100      	movs	r1, #0
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	f000 fcfe 	bl	8009b2c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009130:	f000 f892 	bl	8009258 <xTaskResumeAll>
 8009134:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d107      	bne.n	800914c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800913c:	4b06      	ldr	r3, [pc, #24]	; (8009158 <vTaskDelay+0x64>)
 800913e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009142:	601a      	str	r2, [r3, #0]
 8009144:	f3bf 8f4f 	dsb	sy
 8009148:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800914c:	bf00      	nop
 800914e:	3710      	adds	r7, #16
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}
 8009154:	20001618 	.word	0x20001618
 8009158:	e000ed04 	.word	0xe000ed04

0800915c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b08a      	sub	sp, #40	; 0x28
 8009160:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009162:	2300      	movs	r3, #0
 8009164:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009166:	2300      	movs	r3, #0
 8009168:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800916a:	463a      	mov	r2, r7
 800916c:	1d39      	adds	r1, r7, #4
 800916e:	f107 0308 	add.w	r3, r7, #8
 8009172:	4618      	mov	r0, r3
 8009174:	f7ff f832 	bl	80081dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009178:	6839      	ldr	r1, [r7, #0]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	68ba      	ldr	r2, [r7, #8]
 800917e:	9202      	str	r2, [sp, #8]
 8009180:	9301      	str	r3, [sp, #4]
 8009182:	2300      	movs	r3, #0
 8009184:	9300      	str	r3, [sp, #0]
 8009186:	2300      	movs	r3, #0
 8009188:	460a      	mov	r2, r1
 800918a:	4924      	ldr	r1, [pc, #144]	; (800921c <vTaskStartScheduler+0xc0>)
 800918c:	4824      	ldr	r0, [pc, #144]	; (8009220 <vTaskStartScheduler+0xc4>)
 800918e:	f7ff fdf9 	bl	8008d84 <xTaskCreateStatic>
 8009192:	4603      	mov	r3, r0
 8009194:	4a23      	ldr	r2, [pc, #140]	; (8009224 <vTaskStartScheduler+0xc8>)
 8009196:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009198:	4b22      	ldr	r3, [pc, #136]	; (8009224 <vTaskStartScheduler+0xc8>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d002      	beq.n	80091a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80091a0:	2301      	movs	r3, #1
 80091a2:	617b      	str	r3, [r7, #20]
 80091a4:	e001      	b.n	80091aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80091a6:	2300      	movs	r3, #0
 80091a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d102      	bne.n	80091b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80091b0:	f000 fd10 	bl	8009bd4 <xTimerCreateTimerTask>
 80091b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d11b      	bne.n	80091f4 <vTaskStartScheduler+0x98>
	__asm volatile
 80091bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091c0:	f383 8811 	msr	BASEPRI, r3
 80091c4:	f3bf 8f6f 	isb	sy
 80091c8:	f3bf 8f4f 	dsb	sy
 80091cc:	613b      	str	r3, [r7, #16]
}
 80091ce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80091d0:	4b15      	ldr	r3, [pc, #84]	; (8009228 <vTaskStartScheduler+0xcc>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	3354      	adds	r3, #84	; 0x54
 80091d6:	4a15      	ldr	r2, [pc, #84]	; (800922c <vTaskStartScheduler+0xd0>)
 80091d8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80091da:	4b15      	ldr	r3, [pc, #84]	; (8009230 <vTaskStartScheduler+0xd4>)
 80091dc:	f04f 32ff 	mov.w	r2, #4294967295
 80091e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80091e2:	4b14      	ldr	r3, [pc, #80]	; (8009234 <vTaskStartScheduler+0xd8>)
 80091e4:	2201      	movs	r2, #1
 80091e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80091e8:	4b13      	ldr	r3, [pc, #76]	; (8009238 <vTaskStartScheduler+0xdc>)
 80091ea:	2200      	movs	r2, #0
 80091ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80091ee:	f001 f8c7 	bl	800a380 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80091f2:	e00e      	b.n	8009212 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091fa:	d10a      	bne.n	8009212 <vTaskStartScheduler+0xb6>
	__asm volatile
 80091fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009200:	f383 8811 	msr	BASEPRI, r3
 8009204:	f3bf 8f6f 	isb	sy
 8009208:	f3bf 8f4f 	dsb	sy
 800920c:	60fb      	str	r3, [r7, #12]
}
 800920e:	bf00      	nop
 8009210:	e7fe      	b.n	8009210 <vTaskStartScheduler+0xb4>
}
 8009212:	bf00      	nop
 8009214:	3718      	adds	r7, #24
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}
 800921a:	bf00      	nop
 800921c:	0800ec64 	.word	0x0800ec64
 8009220:	08009861 	.word	0x08009861
 8009224:	20001614 	.word	0x20001614
 8009228:	2000111c 	.word	0x2000111c
 800922c:	20000010 	.word	0x20000010
 8009230:	20001610 	.word	0x20001610
 8009234:	200015fc 	.word	0x200015fc
 8009238:	200015f4 	.word	0x200015f4

0800923c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800923c:	b480      	push	{r7}
 800923e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009240:	4b04      	ldr	r3, [pc, #16]	; (8009254 <vTaskSuspendAll+0x18>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	3301      	adds	r3, #1
 8009246:	4a03      	ldr	r2, [pc, #12]	; (8009254 <vTaskSuspendAll+0x18>)
 8009248:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800924a:	bf00      	nop
 800924c:	46bd      	mov	sp, r7
 800924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009252:	4770      	bx	lr
 8009254:	20001618 	.word	0x20001618

08009258 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b084      	sub	sp, #16
 800925c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800925e:	2300      	movs	r3, #0
 8009260:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009262:	2300      	movs	r3, #0
 8009264:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009266:	4b42      	ldr	r3, [pc, #264]	; (8009370 <xTaskResumeAll+0x118>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d10a      	bne.n	8009284 <xTaskResumeAll+0x2c>
	__asm volatile
 800926e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009272:	f383 8811 	msr	BASEPRI, r3
 8009276:	f3bf 8f6f 	isb	sy
 800927a:	f3bf 8f4f 	dsb	sy
 800927e:	603b      	str	r3, [r7, #0]
}
 8009280:	bf00      	nop
 8009282:	e7fe      	b.n	8009282 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009284:	f001 f91e 	bl	800a4c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009288:	4b39      	ldr	r3, [pc, #228]	; (8009370 <xTaskResumeAll+0x118>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	3b01      	subs	r3, #1
 800928e:	4a38      	ldr	r2, [pc, #224]	; (8009370 <xTaskResumeAll+0x118>)
 8009290:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009292:	4b37      	ldr	r3, [pc, #220]	; (8009370 <xTaskResumeAll+0x118>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d162      	bne.n	8009360 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800929a:	4b36      	ldr	r3, [pc, #216]	; (8009374 <xTaskResumeAll+0x11c>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d05e      	beq.n	8009360 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80092a2:	e02f      	b.n	8009304 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092a4:	4b34      	ldr	r3, [pc, #208]	; (8009378 <xTaskResumeAll+0x120>)
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	68db      	ldr	r3, [r3, #12]
 80092aa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	3318      	adds	r3, #24
 80092b0:	4618      	mov	r0, r3
 80092b2:	f7ff f851 	bl	8008358 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	3304      	adds	r3, #4
 80092ba:	4618      	mov	r0, r3
 80092bc:	f7ff f84c 	bl	8008358 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092c4:	4b2d      	ldr	r3, [pc, #180]	; (800937c <xTaskResumeAll+0x124>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	429a      	cmp	r2, r3
 80092ca:	d903      	bls.n	80092d4 <xTaskResumeAll+0x7c>
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092d0:	4a2a      	ldr	r2, [pc, #168]	; (800937c <xTaskResumeAll+0x124>)
 80092d2:	6013      	str	r3, [r2, #0]
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092d8:	4613      	mov	r3, r2
 80092da:	009b      	lsls	r3, r3, #2
 80092dc:	4413      	add	r3, r2
 80092de:	009b      	lsls	r3, r3, #2
 80092e0:	4a27      	ldr	r2, [pc, #156]	; (8009380 <xTaskResumeAll+0x128>)
 80092e2:	441a      	add	r2, r3
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	3304      	adds	r3, #4
 80092e8:	4619      	mov	r1, r3
 80092ea:	4610      	mov	r0, r2
 80092ec:	f7fe ffd7 	bl	800829e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092f4:	4b23      	ldr	r3, [pc, #140]	; (8009384 <xTaskResumeAll+0x12c>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d302      	bcc.n	8009304 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80092fe:	4b22      	ldr	r3, [pc, #136]	; (8009388 <xTaskResumeAll+0x130>)
 8009300:	2201      	movs	r2, #1
 8009302:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009304:	4b1c      	ldr	r3, [pc, #112]	; (8009378 <xTaskResumeAll+0x120>)
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d1cb      	bne.n	80092a4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d001      	beq.n	8009316 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009312:	f000 fb5f 	bl	80099d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009316:	4b1d      	ldr	r3, [pc, #116]	; (800938c <xTaskResumeAll+0x134>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d010      	beq.n	8009344 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009322:	f000 f847 	bl	80093b4 <xTaskIncrementTick>
 8009326:	4603      	mov	r3, r0
 8009328:	2b00      	cmp	r3, #0
 800932a:	d002      	beq.n	8009332 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800932c:	4b16      	ldr	r3, [pc, #88]	; (8009388 <xTaskResumeAll+0x130>)
 800932e:	2201      	movs	r2, #1
 8009330:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	3b01      	subs	r3, #1
 8009336:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1f1      	bne.n	8009322 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800933e:	4b13      	ldr	r3, [pc, #76]	; (800938c <xTaskResumeAll+0x134>)
 8009340:	2200      	movs	r2, #0
 8009342:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009344:	4b10      	ldr	r3, [pc, #64]	; (8009388 <xTaskResumeAll+0x130>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d009      	beq.n	8009360 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800934c:	2301      	movs	r3, #1
 800934e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009350:	4b0f      	ldr	r3, [pc, #60]	; (8009390 <xTaskResumeAll+0x138>)
 8009352:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009356:	601a      	str	r2, [r3, #0]
 8009358:	f3bf 8f4f 	dsb	sy
 800935c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009360:	f001 f8e0 	bl	800a524 <vPortExitCritical>

	return xAlreadyYielded;
 8009364:	68bb      	ldr	r3, [r7, #8]
}
 8009366:	4618      	mov	r0, r3
 8009368:	3710      	adds	r7, #16
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}
 800936e:	bf00      	nop
 8009370:	20001618 	.word	0x20001618
 8009374:	200015f0 	.word	0x200015f0
 8009378:	200015b0 	.word	0x200015b0
 800937c:	200015f8 	.word	0x200015f8
 8009380:	20001120 	.word	0x20001120
 8009384:	2000111c 	.word	0x2000111c
 8009388:	20001604 	.word	0x20001604
 800938c:	20001600 	.word	0x20001600
 8009390:	e000ed04 	.word	0xe000ed04

08009394 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009394:	b480      	push	{r7}
 8009396:	b083      	sub	sp, #12
 8009398:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800939a:	4b05      	ldr	r3, [pc, #20]	; (80093b0 <xTaskGetTickCount+0x1c>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80093a0:	687b      	ldr	r3, [r7, #4]
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	370c      	adds	r7, #12
 80093a6:	46bd      	mov	sp, r7
 80093a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ac:	4770      	bx	lr
 80093ae:	bf00      	nop
 80093b0:	200015f4 	.word	0x200015f4

080093b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b086      	sub	sp, #24
 80093b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80093ba:	2300      	movs	r3, #0
 80093bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093be:	4b4f      	ldr	r3, [pc, #316]	; (80094fc <xTaskIncrementTick+0x148>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	f040 808f 	bne.w	80094e6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80093c8:	4b4d      	ldr	r3, [pc, #308]	; (8009500 <xTaskIncrementTick+0x14c>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	3301      	adds	r3, #1
 80093ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80093d0:	4a4b      	ldr	r2, [pc, #300]	; (8009500 <xTaskIncrementTick+0x14c>)
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d120      	bne.n	800941e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80093dc:	4b49      	ldr	r3, [pc, #292]	; (8009504 <xTaskIncrementTick+0x150>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d00a      	beq.n	80093fc <xTaskIncrementTick+0x48>
	__asm volatile
 80093e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ea:	f383 8811 	msr	BASEPRI, r3
 80093ee:	f3bf 8f6f 	isb	sy
 80093f2:	f3bf 8f4f 	dsb	sy
 80093f6:	603b      	str	r3, [r7, #0]
}
 80093f8:	bf00      	nop
 80093fa:	e7fe      	b.n	80093fa <xTaskIncrementTick+0x46>
 80093fc:	4b41      	ldr	r3, [pc, #260]	; (8009504 <xTaskIncrementTick+0x150>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	60fb      	str	r3, [r7, #12]
 8009402:	4b41      	ldr	r3, [pc, #260]	; (8009508 <xTaskIncrementTick+0x154>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4a3f      	ldr	r2, [pc, #252]	; (8009504 <xTaskIncrementTick+0x150>)
 8009408:	6013      	str	r3, [r2, #0]
 800940a:	4a3f      	ldr	r2, [pc, #252]	; (8009508 <xTaskIncrementTick+0x154>)
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	6013      	str	r3, [r2, #0]
 8009410:	4b3e      	ldr	r3, [pc, #248]	; (800950c <xTaskIncrementTick+0x158>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	3301      	adds	r3, #1
 8009416:	4a3d      	ldr	r2, [pc, #244]	; (800950c <xTaskIncrementTick+0x158>)
 8009418:	6013      	str	r3, [r2, #0]
 800941a:	f000 fadb 	bl	80099d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800941e:	4b3c      	ldr	r3, [pc, #240]	; (8009510 <xTaskIncrementTick+0x15c>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	693a      	ldr	r2, [r7, #16]
 8009424:	429a      	cmp	r2, r3
 8009426:	d349      	bcc.n	80094bc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009428:	4b36      	ldr	r3, [pc, #216]	; (8009504 <xTaskIncrementTick+0x150>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d104      	bne.n	800943c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009432:	4b37      	ldr	r3, [pc, #220]	; (8009510 <xTaskIncrementTick+0x15c>)
 8009434:	f04f 32ff 	mov.w	r2, #4294967295
 8009438:	601a      	str	r2, [r3, #0]
					break;
 800943a:	e03f      	b.n	80094bc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800943c:	4b31      	ldr	r3, [pc, #196]	; (8009504 <xTaskIncrementTick+0x150>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	68db      	ldr	r3, [r3, #12]
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800944c:	693a      	ldr	r2, [r7, #16]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	429a      	cmp	r2, r3
 8009452:	d203      	bcs.n	800945c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009454:	4a2e      	ldr	r2, [pc, #184]	; (8009510 <xTaskIncrementTick+0x15c>)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800945a:	e02f      	b.n	80094bc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	3304      	adds	r3, #4
 8009460:	4618      	mov	r0, r3
 8009462:	f7fe ff79 	bl	8008358 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800946a:	2b00      	cmp	r3, #0
 800946c:	d004      	beq.n	8009478 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	3318      	adds	r3, #24
 8009472:	4618      	mov	r0, r3
 8009474:	f7fe ff70 	bl	8008358 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800947c:	4b25      	ldr	r3, [pc, #148]	; (8009514 <xTaskIncrementTick+0x160>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	429a      	cmp	r2, r3
 8009482:	d903      	bls.n	800948c <xTaskIncrementTick+0xd8>
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009488:	4a22      	ldr	r2, [pc, #136]	; (8009514 <xTaskIncrementTick+0x160>)
 800948a:	6013      	str	r3, [r2, #0]
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009490:	4613      	mov	r3, r2
 8009492:	009b      	lsls	r3, r3, #2
 8009494:	4413      	add	r3, r2
 8009496:	009b      	lsls	r3, r3, #2
 8009498:	4a1f      	ldr	r2, [pc, #124]	; (8009518 <xTaskIncrementTick+0x164>)
 800949a:	441a      	add	r2, r3
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	3304      	adds	r3, #4
 80094a0:	4619      	mov	r1, r3
 80094a2:	4610      	mov	r0, r2
 80094a4:	f7fe fefb 	bl	800829e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094ac:	4b1b      	ldr	r3, [pc, #108]	; (800951c <xTaskIncrementTick+0x168>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d3b8      	bcc.n	8009428 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80094b6:	2301      	movs	r3, #1
 80094b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094ba:	e7b5      	b.n	8009428 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80094bc:	4b17      	ldr	r3, [pc, #92]	; (800951c <xTaskIncrementTick+0x168>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094c2:	4915      	ldr	r1, [pc, #84]	; (8009518 <xTaskIncrementTick+0x164>)
 80094c4:	4613      	mov	r3, r2
 80094c6:	009b      	lsls	r3, r3, #2
 80094c8:	4413      	add	r3, r2
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	440b      	add	r3, r1
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d901      	bls.n	80094d8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80094d4:	2301      	movs	r3, #1
 80094d6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80094d8:	4b11      	ldr	r3, [pc, #68]	; (8009520 <xTaskIncrementTick+0x16c>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d007      	beq.n	80094f0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80094e0:	2301      	movs	r3, #1
 80094e2:	617b      	str	r3, [r7, #20]
 80094e4:	e004      	b.n	80094f0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80094e6:	4b0f      	ldr	r3, [pc, #60]	; (8009524 <xTaskIncrementTick+0x170>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	3301      	adds	r3, #1
 80094ec:	4a0d      	ldr	r2, [pc, #52]	; (8009524 <xTaskIncrementTick+0x170>)
 80094ee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80094f0:	697b      	ldr	r3, [r7, #20]
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3718      	adds	r7, #24
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
 80094fa:	bf00      	nop
 80094fc:	20001618 	.word	0x20001618
 8009500:	200015f4 	.word	0x200015f4
 8009504:	200015a8 	.word	0x200015a8
 8009508:	200015ac 	.word	0x200015ac
 800950c:	20001608 	.word	0x20001608
 8009510:	20001610 	.word	0x20001610
 8009514:	200015f8 	.word	0x200015f8
 8009518:	20001120 	.word	0x20001120
 800951c:	2000111c 	.word	0x2000111c
 8009520:	20001604 	.word	0x20001604
 8009524:	20001600 	.word	0x20001600

08009528 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009528:	b480      	push	{r7}
 800952a:	b085      	sub	sp, #20
 800952c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800952e:	4b2a      	ldr	r3, [pc, #168]	; (80095d8 <vTaskSwitchContext+0xb0>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d003      	beq.n	800953e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009536:	4b29      	ldr	r3, [pc, #164]	; (80095dc <vTaskSwitchContext+0xb4>)
 8009538:	2201      	movs	r2, #1
 800953a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800953c:	e046      	b.n	80095cc <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800953e:	4b27      	ldr	r3, [pc, #156]	; (80095dc <vTaskSwitchContext+0xb4>)
 8009540:	2200      	movs	r2, #0
 8009542:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009544:	4b26      	ldr	r3, [pc, #152]	; (80095e0 <vTaskSwitchContext+0xb8>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	60fb      	str	r3, [r7, #12]
 800954a:	e010      	b.n	800956e <vTaskSwitchContext+0x46>
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d10a      	bne.n	8009568 <vTaskSwitchContext+0x40>
	__asm volatile
 8009552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009556:	f383 8811 	msr	BASEPRI, r3
 800955a:	f3bf 8f6f 	isb	sy
 800955e:	f3bf 8f4f 	dsb	sy
 8009562:	607b      	str	r3, [r7, #4]
}
 8009564:	bf00      	nop
 8009566:	e7fe      	b.n	8009566 <vTaskSwitchContext+0x3e>
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	3b01      	subs	r3, #1
 800956c:	60fb      	str	r3, [r7, #12]
 800956e:	491d      	ldr	r1, [pc, #116]	; (80095e4 <vTaskSwitchContext+0xbc>)
 8009570:	68fa      	ldr	r2, [r7, #12]
 8009572:	4613      	mov	r3, r2
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	4413      	add	r3, r2
 8009578:	009b      	lsls	r3, r3, #2
 800957a:	440b      	add	r3, r1
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d0e4      	beq.n	800954c <vTaskSwitchContext+0x24>
 8009582:	68fa      	ldr	r2, [r7, #12]
 8009584:	4613      	mov	r3, r2
 8009586:	009b      	lsls	r3, r3, #2
 8009588:	4413      	add	r3, r2
 800958a:	009b      	lsls	r3, r3, #2
 800958c:	4a15      	ldr	r2, [pc, #84]	; (80095e4 <vTaskSwitchContext+0xbc>)
 800958e:	4413      	add	r3, r2
 8009590:	60bb      	str	r3, [r7, #8]
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	685b      	ldr	r3, [r3, #4]
 8009596:	685a      	ldr	r2, [r3, #4]
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	605a      	str	r2, [r3, #4]
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	685a      	ldr	r2, [r3, #4]
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	3308      	adds	r3, #8
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d104      	bne.n	80095b2 <vTaskSwitchContext+0x8a>
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	685a      	ldr	r2, [r3, #4]
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	605a      	str	r2, [r3, #4]
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	685b      	ldr	r3, [r3, #4]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	4a0b      	ldr	r2, [pc, #44]	; (80095e8 <vTaskSwitchContext+0xc0>)
 80095ba:	6013      	str	r3, [r2, #0]
 80095bc:	4a08      	ldr	r2, [pc, #32]	; (80095e0 <vTaskSwitchContext+0xb8>)
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80095c2:	4b09      	ldr	r3, [pc, #36]	; (80095e8 <vTaskSwitchContext+0xc0>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	3354      	adds	r3, #84	; 0x54
 80095c8:	4a08      	ldr	r2, [pc, #32]	; (80095ec <vTaskSwitchContext+0xc4>)
 80095ca:	6013      	str	r3, [r2, #0]
}
 80095cc:	bf00      	nop
 80095ce:	3714      	adds	r7, #20
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr
 80095d8:	20001618 	.word	0x20001618
 80095dc:	20001604 	.word	0x20001604
 80095e0:	200015f8 	.word	0x200015f8
 80095e4:	20001120 	.word	0x20001120
 80095e8:	2000111c 	.word	0x2000111c
 80095ec:	20000010 	.word	0x20000010

080095f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b084      	sub	sp, #16
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d10a      	bne.n	8009616 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009604:	f383 8811 	msr	BASEPRI, r3
 8009608:	f3bf 8f6f 	isb	sy
 800960c:	f3bf 8f4f 	dsb	sy
 8009610:	60fb      	str	r3, [r7, #12]
}
 8009612:	bf00      	nop
 8009614:	e7fe      	b.n	8009614 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009616:	4b07      	ldr	r3, [pc, #28]	; (8009634 <vTaskPlaceOnEventList+0x44>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	3318      	adds	r3, #24
 800961c:	4619      	mov	r1, r3
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f7fe fe61 	bl	80082e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009624:	2101      	movs	r1, #1
 8009626:	6838      	ldr	r0, [r7, #0]
 8009628:	f000 fa80 	bl	8009b2c <prvAddCurrentTaskToDelayedList>
}
 800962c:	bf00      	nop
 800962e:	3710      	adds	r7, #16
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	2000111c 	.word	0x2000111c

08009638 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009638:	b580      	push	{r7, lr}
 800963a:	b086      	sub	sp, #24
 800963c:	af00      	add	r7, sp, #0
 800963e:	60f8      	str	r0, [r7, #12]
 8009640:	60b9      	str	r1, [r7, #8]
 8009642:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d10a      	bne.n	8009660 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800964a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800964e:	f383 8811 	msr	BASEPRI, r3
 8009652:	f3bf 8f6f 	isb	sy
 8009656:	f3bf 8f4f 	dsb	sy
 800965a:	617b      	str	r3, [r7, #20]
}
 800965c:	bf00      	nop
 800965e:	e7fe      	b.n	800965e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009660:	4b0a      	ldr	r3, [pc, #40]	; (800968c <vTaskPlaceOnEventListRestricted+0x54>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	3318      	adds	r3, #24
 8009666:	4619      	mov	r1, r3
 8009668:	68f8      	ldr	r0, [r7, #12]
 800966a:	f7fe fe18 	bl	800829e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d002      	beq.n	800967a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009674:	f04f 33ff 	mov.w	r3, #4294967295
 8009678:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800967a:	6879      	ldr	r1, [r7, #4]
 800967c:	68b8      	ldr	r0, [r7, #8]
 800967e:	f000 fa55 	bl	8009b2c <prvAddCurrentTaskToDelayedList>
	}
 8009682:	bf00      	nop
 8009684:	3718      	adds	r7, #24
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
 800968a:	bf00      	nop
 800968c:	2000111c 	.word	0x2000111c

08009690 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b086      	sub	sp, #24
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	68db      	ldr	r3, [r3, #12]
 800969c:	68db      	ldr	r3, [r3, #12]
 800969e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d10a      	bne.n	80096bc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80096a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096aa:	f383 8811 	msr	BASEPRI, r3
 80096ae:	f3bf 8f6f 	isb	sy
 80096b2:	f3bf 8f4f 	dsb	sy
 80096b6:	60fb      	str	r3, [r7, #12]
}
 80096b8:	bf00      	nop
 80096ba:	e7fe      	b.n	80096ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	3318      	adds	r3, #24
 80096c0:	4618      	mov	r0, r3
 80096c2:	f7fe fe49 	bl	8008358 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096c6:	4b1e      	ldr	r3, [pc, #120]	; (8009740 <xTaskRemoveFromEventList+0xb0>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d11d      	bne.n	800970a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	3304      	adds	r3, #4
 80096d2:	4618      	mov	r0, r3
 80096d4:	f7fe fe40 	bl	8008358 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096dc:	4b19      	ldr	r3, [pc, #100]	; (8009744 <xTaskRemoveFromEventList+0xb4>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d903      	bls.n	80096ec <xTaskRemoveFromEventList+0x5c>
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096e8:	4a16      	ldr	r2, [pc, #88]	; (8009744 <xTaskRemoveFromEventList+0xb4>)
 80096ea:	6013      	str	r3, [r2, #0]
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096f0:	4613      	mov	r3, r2
 80096f2:	009b      	lsls	r3, r3, #2
 80096f4:	4413      	add	r3, r2
 80096f6:	009b      	lsls	r3, r3, #2
 80096f8:	4a13      	ldr	r2, [pc, #76]	; (8009748 <xTaskRemoveFromEventList+0xb8>)
 80096fa:	441a      	add	r2, r3
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	3304      	adds	r3, #4
 8009700:	4619      	mov	r1, r3
 8009702:	4610      	mov	r0, r2
 8009704:	f7fe fdcb 	bl	800829e <vListInsertEnd>
 8009708:	e005      	b.n	8009716 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800970a:	693b      	ldr	r3, [r7, #16]
 800970c:	3318      	adds	r3, #24
 800970e:	4619      	mov	r1, r3
 8009710:	480e      	ldr	r0, [pc, #56]	; (800974c <xTaskRemoveFromEventList+0xbc>)
 8009712:	f7fe fdc4 	bl	800829e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800971a:	4b0d      	ldr	r3, [pc, #52]	; (8009750 <xTaskRemoveFromEventList+0xc0>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009720:	429a      	cmp	r2, r3
 8009722:	d905      	bls.n	8009730 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009724:	2301      	movs	r3, #1
 8009726:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009728:	4b0a      	ldr	r3, [pc, #40]	; (8009754 <xTaskRemoveFromEventList+0xc4>)
 800972a:	2201      	movs	r2, #1
 800972c:	601a      	str	r2, [r3, #0]
 800972e:	e001      	b.n	8009734 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009730:	2300      	movs	r3, #0
 8009732:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009734:	697b      	ldr	r3, [r7, #20]
}
 8009736:	4618      	mov	r0, r3
 8009738:	3718      	adds	r7, #24
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop
 8009740:	20001618 	.word	0x20001618
 8009744:	200015f8 	.word	0x200015f8
 8009748:	20001120 	.word	0x20001120
 800974c:	200015b0 	.word	0x200015b0
 8009750:	2000111c 	.word	0x2000111c
 8009754:	20001604 	.word	0x20001604

08009758 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009760:	4b06      	ldr	r3, [pc, #24]	; (800977c <vTaskInternalSetTimeOutState+0x24>)
 8009762:	681a      	ldr	r2, [r3, #0]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009768:	4b05      	ldr	r3, [pc, #20]	; (8009780 <vTaskInternalSetTimeOutState+0x28>)
 800976a:	681a      	ldr	r2, [r3, #0]
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	605a      	str	r2, [r3, #4]
}
 8009770:	bf00      	nop
 8009772:	370c      	adds	r7, #12
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr
 800977c:	20001608 	.word	0x20001608
 8009780:	200015f4 	.word	0x200015f4

08009784 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b088      	sub	sp, #32
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d10a      	bne.n	80097aa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009798:	f383 8811 	msr	BASEPRI, r3
 800979c:	f3bf 8f6f 	isb	sy
 80097a0:	f3bf 8f4f 	dsb	sy
 80097a4:	613b      	str	r3, [r7, #16]
}
 80097a6:	bf00      	nop
 80097a8:	e7fe      	b.n	80097a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d10a      	bne.n	80097c6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80097b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097b4:	f383 8811 	msr	BASEPRI, r3
 80097b8:	f3bf 8f6f 	isb	sy
 80097bc:	f3bf 8f4f 	dsb	sy
 80097c0:	60fb      	str	r3, [r7, #12]
}
 80097c2:	bf00      	nop
 80097c4:	e7fe      	b.n	80097c4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80097c6:	f000 fe7d 	bl	800a4c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80097ca:	4b1d      	ldr	r3, [pc, #116]	; (8009840 <xTaskCheckForTimeOut+0xbc>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	685b      	ldr	r3, [r3, #4]
 80097d4:	69ba      	ldr	r2, [r7, #24]
 80097d6:	1ad3      	subs	r3, r2, r3
 80097d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097e2:	d102      	bne.n	80097ea <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80097e4:	2300      	movs	r3, #0
 80097e6:	61fb      	str	r3, [r7, #28]
 80097e8:	e023      	b.n	8009832 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	4b15      	ldr	r3, [pc, #84]	; (8009844 <xTaskCheckForTimeOut+0xc0>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d007      	beq.n	8009806 <xTaskCheckForTimeOut+0x82>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	685b      	ldr	r3, [r3, #4]
 80097fa:	69ba      	ldr	r2, [r7, #24]
 80097fc:	429a      	cmp	r2, r3
 80097fe:	d302      	bcc.n	8009806 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009800:	2301      	movs	r3, #1
 8009802:	61fb      	str	r3, [r7, #28]
 8009804:	e015      	b.n	8009832 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	697a      	ldr	r2, [r7, #20]
 800980c:	429a      	cmp	r2, r3
 800980e:	d20b      	bcs.n	8009828 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	681a      	ldr	r2, [r3, #0]
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	1ad2      	subs	r2, r2, r3
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f7ff ff9b 	bl	8009758 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009822:	2300      	movs	r3, #0
 8009824:	61fb      	str	r3, [r7, #28]
 8009826:	e004      	b.n	8009832 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	2200      	movs	r2, #0
 800982c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800982e:	2301      	movs	r3, #1
 8009830:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009832:	f000 fe77 	bl	800a524 <vPortExitCritical>

	return xReturn;
 8009836:	69fb      	ldr	r3, [r7, #28]
}
 8009838:	4618      	mov	r0, r3
 800983a:	3720      	adds	r7, #32
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}
 8009840:	200015f4 	.word	0x200015f4
 8009844:	20001608 	.word	0x20001608

08009848 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009848:	b480      	push	{r7}
 800984a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800984c:	4b03      	ldr	r3, [pc, #12]	; (800985c <vTaskMissedYield+0x14>)
 800984e:	2201      	movs	r2, #1
 8009850:	601a      	str	r2, [r3, #0]
}
 8009852:	bf00      	nop
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr
 800985c:	20001604 	.word	0x20001604

08009860 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b082      	sub	sp, #8
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009868:	f000 f852 	bl	8009910 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800986c:	4b06      	ldr	r3, [pc, #24]	; (8009888 <prvIdleTask+0x28>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	2b01      	cmp	r3, #1
 8009872:	d9f9      	bls.n	8009868 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009874:	4b05      	ldr	r3, [pc, #20]	; (800988c <prvIdleTask+0x2c>)
 8009876:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800987a:	601a      	str	r2, [r3, #0]
 800987c:	f3bf 8f4f 	dsb	sy
 8009880:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009884:	e7f0      	b.n	8009868 <prvIdleTask+0x8>
 8009886:	bf00      	nop
 8009888:	20001120 	.word	0x20001120
 800988c:	e000ed04 	.word	0xe000ed04

08009890 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b082      	sub	sp, #8
 8009894:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009896:	2300      	movs	r3, #0
 8009898:	607b      	str	r3, [r7, #4]
 800989a:	e00c      	b.n	80098b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	4613      	mov	r3, r2
 80098a0:	009b      	lsls	r3, r3, #2
 80098a2:	4413      	add	r3, r2
 80098a4:	009b      	lsls	r3, r3, #2
 80098a6:	4a12      	ldr	r2, [pc, #72]	; (80098f0 <prvInitialiseTaskLists+0x60>)
 80098a8:	4413      	add	r3, r2
 80098aa:	4618      	mov	r0, r3
 80098ac:	f7fe fcca 	bl	8008244 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	3301      	adds	r3, #1
 80098b4:	607b      	str	r3, [r7, #4]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2b37      	cmp	r3, #55	; 0x37
 80098ba:	d9ef      	bls.n	800989c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80098bc:	480d      	ldr	r0, [pc, #52]	; (80098f4 <prvInitialiseTaskLists+0x64>)
 80098be:	f7fe fcc1 	bl	8008244 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80098c2:	480d      	ldr	r0, [pc, #52]	; (80098f8 <prvInitialiseTaskLists+0x68>)
 80098c4:	f7fe fcbe 	bl	8008244 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80098c8:	480c      	ldr	r0, [pc, #48]	; (80098fc <prvInitialiseTaskLists+0x6c>)
 80098ca:	f7fe fcbb 	bl	8008244 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80098ce:	480c      	ldr	r0, [pc, #48]	; (8009900 <prvInitialiseTaskLists+0x70>)
 80098d0:	f7fe fcb8 	bl	8008244 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80098d4:	480b      	ldr	r0, [pc, #44]	; (8009904 <prvInitialiseTaskLists+0x74>)
 80098d6:	f7fe fcb5 	bl	8008244 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80098da:	4b0b      	ldr	r3, [pc, #44]	; (8009908 <prvInitialiseTaskLists+0x78>)
 80098dc:	4a05      	ldr	r2, [pc, #20]	; (80098f4 <prvInitialiseTaskLists+0x64>)
 80098de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80098e0:	4b0a      	ldr	r3, [pc, #40]	; (800990c <prvInitialiseTaskLists+0x7c>)
 80098e2:	4a05      	ldr	r2, [pc, #20]	; (80098f8 <prvInitialiseTaskLists+0x68>)
 80098e4:	601a      	str	r2, [r3, #0]
}
 80098e6:	bf00      	nop
 80098e8:	3708      	adds	r7, #8
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
 80098ee:	bf00      	nop
 80098f0:	20001120 	.word	0x20001120
 80098f4:	20001580 	.word	0x20001580
 80098f8:	20001594 	.word	0x20001594
 80098fc:	200015b0 	.word	0x200015b0
 8009900:	200015c4 	.word	0x200015c4
 8009904:	200015dc 	.word	0x200015dc
 8009908:	200015a8 	.word	0x200015a8
 800990c:	200015ac 	.word	0x200015ac

08009910 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b082      	sub	sp, #8
 8009914:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009916:	e019      	b.n	800994c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009918:	f000 fdd4 	bl	800a4c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800991c:	4b10      	ldr	r3, [pc, #64]	; (8009960 <prvCheckTasksWaitingTermination+0x50>)
 800991e:	68db      	ldr	r3, [r3, #12]
 8009920:	68db      	ldr	r3, [r3, #12]
 8009922:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	3304      	adds	r3, #4
 8009928:	4618      	mov	r0, r3
 800992a:	f7fe fd15 	bl	8008358 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800992e:	4b0d      	ldr	r3, [pc, #52]	; (8009964 <prvCheckTasksWaitingTermination+0x54>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	3b01      	subs	r3, #1
 8009934:	4a0b      	ldr	r2, [pc, #44]	; (8009964 <prvCheckTasksWaitingTermination+0x54>)
 8009936:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009938:	4b0b      	ldr	r3, [pc, #44]	; (8009968 <prvCheckTasksWaitingTermination+0x58>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	3b01      	subs	r3, #1
 800993e:	4a0a      	ldr	r2, [pc, #40]	; (8009968 <prvCheckTasksWaitingTermination+0x58>)
 8009940:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009942:	f000 fdef 	bl	800a524 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f000 f810 	bl	800996c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800994c:	4b06      	ldr	r3, [pc, #24]	; (8009968 <prvCheckTasksWaitingTermination+0x58>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d1e1      	bne.n	8009918 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009954:	bf00      	nop
 8009956:	bf00      	nop
 8009958:	3708      	adds	r7, #8
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}
 800995e:	bf00      	nop
 8009960:	200015c4 	.word	0x200015c4
 8009964:	200015f0 	.word	0x200015f0
 8009968:	200015d8 	.word	0x200015d8

0800996c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800996c:	b580      	push	{r7, lr}
 800996e:	b084      	sub	sp, #16
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	3354      	adds	r3, #84	; 0x54
 8009978:	4618      	mov	r0, r3
 800997a:	f001 fef5 	bl	800b768 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009984:	2b00      	cmp	r3, #0
 8009986:	d108      	bne.n	800999a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800998c:	4618      	mov	r0, r3
 800998e:	f000 ff87 	bl	800a8a0 <vPortFree>
				vPortFree( pxTCB );
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 ff84 	bl	800a8a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009998:	e018      	b.n	80099cc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	d103      	bne.n	80099ac <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 ff7b 	bl	800a8a0 <vPortFree>
	}
 80099aa:	e00f      	b.n	80099cc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80099b2:	2b02      	cmp	r3, #2
 80099b4:	d00a      	beq.n	80099cc <prvDeleteTCB+0x60>
	__asm volatile
 80099b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ba:	f383 8811 	msr	BASEPRI, r3
 80099be:	f3bf 8f6f 	isb	sy
 80099c2:	f3bf 8f4f 	dsb	sy
 80099c6:	60fb      	str	r3, [r7, #12]
}
 80099c8:	bf00      	nop
 80099ca:	e7fe      	b.n	80099ca <prvDeleteTCB+0x5e>
	}
 80099cc:	bf00      	nop
 80099ce:	3710      	adds	r7, #16
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}

080099d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80099d4:	b480      	push	{r7}
 80099d6:	b083      	sub	sp, #12
 80099d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099da:	4b0c      	ldr	r3, [pc, #48]	; (8009a0c <prvResetNextTaskUnblockTime+0x38>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d104      	bne.n	80099ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80099e4:	4b0a      	ldr	r3, [pc, #40]	; (8009a10 <prvResetNextTaskUnblockTime+0x3c>)
 80099e6:	f04f 32ff 	mov.w	r2, #4294967295
 80099ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80099ec:	e008      	b.n	8009a00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099ee:	4b07      	ldr	r3, [pc, #28]	; (8009a0c <prvResetNextTaskUnblockTime+0x38>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	68db      	ldr	r3, [r3, #12]
 80099f4:	68db      	ldr	r3, [r3, #12]
 80099f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	4a04      	ldr	r2, [pc, #16]	; (8009a10 <prvResetNextTaskUnblockTime+0x3c>)
 80099fe:	6013      	str	r3, [r2, #0]
}
 8009a00:	bf00      	nop
 8009a02:	370c      	adds	r7, #12
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr
 8009a0c:	200015a8 	.word	0x200015a8
 8009a10:	20001610 	.word	0x20001610

08009a14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009a14:	b480      	push	{r7}
 8009a16:	b083      	sub	sp, #12
 8009a18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009a1a:	4b0b      	ldr	r3, [pc, #44]	; (8009a48 <xTaskGetSchedulerState+0x34>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d102      	bne.n	8009a28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009a22:	2301      	movs	r3, #1
 8009a24:	607b      	str	r3, [r7, #4]
 8009a26:	e008      	b.n	8009a3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a28:	4b08      	ldr	r3, [pc, #32]	; (8009a4c <xTaskGetSchedulerState+0x38>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d102      	bne.n	8009a36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009a30:	2302      	movs	r3, #2
 8009a32:	607b      	str	r3, [r7, #4]
 8009a34:	e001      	b.n	8009a3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009a36:	2300      	movs	r3, #0
 8009a38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009a3a:	687b      	ldr	r3, [r7, #4]
	}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	370c      	adds	r7, #12
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr
 8009a48:	200015fc 	.word	0x200015fc
 8009a4c:	20001618 	.word	0x20001618

08009a50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b086      	sub	sp, #24
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d056      	beq.n	8009b14 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009a66:	4b2e      	ldr	r3, [pc, #184]	; (8009b20 <xTaskPriorityDisinherit+0xd0>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	693a      	ldr	r2, [r7, #16]
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d00a      	beq.n	8009a86 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a74:	f383 8811 	msr	BASEPRI, r3
 8009a78:	f3bf 8f6f 	isb	sy
 8009a7c:	f3bf 8f4f 	dsb	sy
 8009a80:	60fb      	str	r3, [r7, #12]
}
 8009a82:	bf00      	nop
 8009a84:	e7fe      	b.n	8009a84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009a86:	693b      	ldr	r3, [r7, #16]
 8009a88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d10a      	bne.n	8009aa4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a92:	f383 8811 	msr	BASEPRI, r3
 8009a96:	f3bf 8f6f 	isb	sy
 8009a9a:	f3bf 8f4f 	dsb	sy
 8009a9e:	60bb      	str	r3, [r7, #8]
}
 8009aa0:	bf00      	nop
 8009aa2:	e7fe      	b.n	8009aa2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009aa8:	1e5a      	subs	r2, r3, #1
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ab6:	429a      	cmp	r2, r3
 8009ab8:	d02c      	beq.n	8009b14 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d128      	bne.n	8009b14 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	3304      	adds	r3, #4
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f7fe fc46 	bl	8008358 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ad8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ae4:	4b0f      	ldr	r3, [pc, #60]	; (8009b24 <xTaskPriorityDisinherit+0xd4>)
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d903      	bls.n	8009af4 <xTaskPriorityDisinherit+0xa4>
 8009aec:	693b      	ldr	r3, [r7, #16]
 8009aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009af0:	4a0c      	ldr	r2, [pc, #48]	; (8009b24 <xTaskPriorityDisinherit+0xd4>)
 8009af2:	6013      	str	r3, [r2, #0]
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009af8:	4613      	mov	r3, r2
 8009afa:	009b      	lsls	r3, r3, #2
 8009afc:	4413      	add	r3, r2
 8009afe:	009b      	lsls	r3, r3, #2
 8009b00:	4a09      	ldr	r2, [pc, #36]	; (8009b28 <xTaskPriorityDisinherit+0xd8>)
 8009b02:	441a      	add	r2, r3
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	3304      	adds	r3, #4
 8009b08:	4619      	mov	r1, r3
 8009b0a:	4610      	mov	r0, r2
 8009b0c:	f7fe fbc7 	bl	800829e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009b10:	2301      	movs	r3, #1
 8009b12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009b14:	697b      	ldr	r3, [r7, #20]
	}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3718      	adds	r7, #24
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	2000111c 	.word	0x2000111c
 8009b24:	200015f8 	.word	0x200015f8
 8009b28:	20001120 	.word	0x20001120

08009b2c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b084      	sub	sp, #16
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
 8009b34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009b36:	4b21      	ldr	r3, [pc, #132]	; (8009bbc <prvAddCurrentTaskToDelayedList+0x90>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b3c:	4b20      	ldr	r3, [pc, #128]	; (8009bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	3304      	adds	r3, #4
 8009b42:	4618      	mov	r0, r3
 8009b44:	f7fe fc08 	bl	8008358 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b4e:	d10a      	bne.n	8009b66 <prvAddCurrentTaskToDelayedList+0x3a>
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d007      	beq.n	8009b66 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b56:	4b1a      	ldr	r3, [pc, #104]	; (8009bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	3304      	adds	r3, #4
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	4819      	ldr	r0, [pc, #100]	; (8009bc4 <prvAddCurrentTaskToDelayedList+0x98>)
 8009b60:	f7fe fb9d 	bl	800829e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009b64:	e026      	b.n	8009bb4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009b66:	68fa      	ldr	r2, [r7, #12]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	4413      	add	r3, r2
 8009b6c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009b6e:	4b14      	ldr	r3, [pc, #80]	; (8009bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	68ba      	ldr	r2, [r7, #8]
 8009b74:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009b76:	68ba      	ldr	r2, [r7, #8]
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	429a      	cmp	r2, r3
 8009b7c:	d209      	bcs.n	8009b92 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b7e:	4b12      	ldr	r3, [pc, #72]	; (8009bc8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	4b0f      	ldr	r3, [pc, #60]	; (8009bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	3304      	adds	r3, #4
 8009b88:	4619      	mov	r1, r3
 8009b8a:	4610      	mov	r0, r2
 8009b8c:	f7fe fbab 	bl	80082e6 <vListInsert>
}
 8009b90:	e010      	b.n	8009bb4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b92:	4b0e      	ldr	r3, [pc, #56]	; (8009bcc <prvAddCurrentTaskToDelayedList+0xa0>)
 8009b94:	681a      	ldr	r2, [r3, #0]
 8009b96:	4b0a      	ldr	r3, [pc, #40]	; (8009bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	3304      	adds	r3, #4
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	4610      	mov	r0, r2
 8009ba0:	f7fe fba1 	bl	80082e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009ba4:	4b0a      	ldr	r3, [pc, #40]	; (8009bd0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	68ba      	ldr	r2, [r7, #8]
 8009baa:	429a      	cmp	r2, r3
 8009bac:	d202      	bcs.n	8009bb4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009bae:	4a08      	ldr	r2, [pc, #32]	; (8009bd0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	6013      	str	r3, [r2, #0]
}
 8009bb4:	bf00      	nop
 8009bb6:	3710      	adds	r7, #16
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}
 8009bbc:	200015f4 	.word	0x200015f4
 8009bc0:	2000111c 	.word	0x2000111c
 8009bc4:	200015dc 	.word	0x200015dc
 8009bc8:	200015ac 	.word	0x200015ac
 8009bcc:	200015a8 	.word	0x200015a8
 8009bd0:	20001610 	.word	0x20001610

08009bd4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b08a      	sub	sp, #40	; 0x28
 8009bd8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009bde:	f000 fb07 	bl	800a1f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009be2:	4b1c      	ldr	r3, [pc, #112]	; (8009c54 <xTimerCreateTimerTask+0x80>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d021      	beq.n	8009c2e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009bea:	2300      	movs	r3, #0
 8009bec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009bf2:	1d3a      	adds	r2, r7, #4
 8009bf4:	f107 0108 	add.w	r1, r7, #8
 8009bf8:	f107 030c 	add.w	r3, r7, #12
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	f7fe fb07 	bl	8008210 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009c02:	6879      	ldr	r1, [r7, #4]
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	68fa      	ldr	r2, [r7, #12]
 8009c08:	9202      	str	r2, [sp, #8]
 8009c0a:	9301      	str	r3, [sp, #4]
 8009c0c:	2302      	movs	r3, #2
 8009c0e:	9300      	str	r3, [sp, #0]
 8009c10:	2300      	movs	r3, #0
 8009c12:	460a      	mov	r2, r1
 8009c14:	4910      	ldr	r1, [pc, #64]	; (8009c58 <xTimerCreateTimerTask+0x84>)
 8009c16:	4811      	ldr	r0, [pc, #68]	; (8009c5c <xTimerCreateTimerTask+0x88>)
 8009c18:	f7ff f8b4 	bl	8008d84 <xTaskCreateStatic>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	4a10      	ldr	r2, [pc, #64]	; (8009c60 <xTimerCreateTimerTask+0x8c>)
 8009c20:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009c22:	4b0f      	ldr	r3, [pc, #60]	; (8009c60 <xTimerCreateTimerTask+0x8c>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d001      	beq.n	8009c2e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d10a      	bne.n	8009c4a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c38:	f383 8811 	msr	BASEPRI, r3
 8009c3c:	f3bf 8f6f 	isb	sy
 8009c40:	f3bf 8f4f 	dsb	sy
 8009c44:	613b      	str	r3, [r7, #16]
}
 8009c46:	bf00      	nop
 8009c48:	e7fe      	b.n	8009c48 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009c4a:	697b      	ldr	r3, [r7, #20]
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	3718      	adds	r7, #24
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bd80      	pop	{r7, pc}
 8009c54:	2000164c 	.word	0x2000164c
 8009c58:	0800ec6c 	.word	0x0800ec6c
 8009c5c:	08009d99 	.word	0x08009d99
 8009c60:	20001650 	.word	0x20001650

08009c64 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b08a      	sub	sp, #40	; 0x28
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	60f8      	str	r0, [r7, #12]
 8009c6c:	60b9      	str	r1, [r7, #8]
 8009c6e:	607a      	str	r2, [r7, #4]
 8009c70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009c72:	2300      	movs	r3, #0
 8009c74:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d10a      	bne.n	8009c92 <xTimerGenericCommand+0x2e>
	__asm volatile
 8009c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c80:	f383 8811 	msr	BASEPRI, r3
 8009c84:	f3bf 8f6f 	isb	sy
 8009c88:	f3bf 8f4f 	dsb	sy
 8009c8c:	623b      	str	r3, [r7, #32]
}
 8009c8e:	bf00      	nop
 8009c90:	e7fe      	b.n	8009c90 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009c92:	4b1a      	ldr	r3, [pc, #104]	; (8009cfc <xTimerGenericCommand+0x98>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d02a      	beq.n	8009cf0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	2b05      	cmp	r3, #5
 8009caa:	dc18      	bgt.n	8009cde <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009cac:	f7ff feb2 	bl	8009a14 <xTaskGetSchedulerState>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	2b02      	cmp	r3, #2
 8009cb4:	d109      	bne.n	8009cca <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009cb6:	4b11      	ldr	r3, [pc, #68]	; (8009cfc <xTimerGenericCommand+0x98>)
 8009cb8:	6818      	ldr	r0, [r3, #0]
 8009cba:	f107 0110 	add.w	r1, r7, #16
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cc2:	f7fe fc77 	bl	80085b4 <xQueueGenericSend>
 8009cc6:	6278      	str	r0, [r7, #36]	; 0x24
 8009cc8:	e012      	b.n	8009cf0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009cca:	4b0c      	ldr	r3, [pc, #48]	; (8009cfc <xTimerGenericCommand+0x98>)
 8009ccc:	6818      	ldr	r0, [r3, #0]
 8009cce:	f107 0110 	add.w	r1, r7, #16
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f7fe fc6d 	bl	80085b4 <xQueueGenericSend>
 8009cda:	6278      	str	r0, [r7, #36]	; 0x24
 8009cdc:	e008      	b.n	8009cf0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009cde:	4b07      	ldr	r3, [pc, #28]	; (8009cfc <xTimerGenericCommand+0x98>)
 8009ce0:	6818      	ldr	r0, [r3, #0]
 8009ce2:	f107 0110 	add.w	r1, r7, #16
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	683a      	ldr	r2, [r7, #0]
 8009cea:	f7fe fd61 	bl	80087b0 <xQueueGenericSendFromISR>
 8009cee:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3728      	adds	r7, #40	; 0x28
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}
 8009cfa:	bf00      	nop
 8009cfc:	2000164c 	.word	0x2000164c

08009d00 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b088      	sub	sp, #32
 8009d04:	af02      	add	r7, sp, #8
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d0a:	4b22      	ldr	r3, [pc, #136]	; (8009d94 <prvProcessExpiredTimer+0x94>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	68db      	ldr	r3, [r3, #12]
 8009d10:	68db      	ldr	r3, [r3, #12]
 8009d12:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	3304      	adds	r3, #4
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f7fe fb1d 	bl	8008358 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d24:	f003 0304 	and.w	r3, r3, #4
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d022      	beq.n	8009d72 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009d2c:	697b      	ldr	r3, [r7, #20]
 8009d2e:	699a      	ldr	r2, [r3, #24]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	18d1      	adds	r1, r2, r3
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	683a      	ldr	r2, [r7, #0]
 8009d38:	6978      	ldr	r0, [r7, #20]
 8009d3a:	f000 f8d1 	bl	8009ee0 <prvInsertTimerInActiveList>
 8009d3e:	4603      	mov	r3, r0
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d01f      	beq.n	8009d84 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d44:	2300      	movs	r3, #0
 8009d46:	9300      	str	r3, [sp, #0]
 8009d48:	2300      	movs	r3, #0
 8009d4a:	687a      	ldr	r2, [r7, #4]
 8009d4c:	2100      	movs	r1, #0
 8009d4e:	6978      	ldr	r0, [r7, #20]
 8009d50:	f7ff ff88 	bl	8009c64 <xTimerGenericCommand>
 8009d54:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009d56:	693b      	ldr	r3, [r7, #16]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d113      	bne.n	8009d84 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d60:	f383 8811 	msr	BASEPRI, r3
 8009d64:	f3bf 8f6f 	isb	sy
 8009d68:	f3bf 8f4f 	dsb	sy
 8009d6c:	60fb      	str	r3, [r7, #12]
}
 8009d6e:	bf00      	nop
 8009d70:	e7fe      	b.n	8009d70 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d78:	f023 0301 	bic.w	r3, r3, #1
 8009d7c:	b2da      	uxtb	r2, r3
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	6a1b      	ldr	r3, [r3, #32]
 8009d88:	6978      	ldr	r0, [r7, #20]
 8009d8a:	4798      	blx	r3
}
 8009d8c:	bf00      	nop
 8009d8e:	3718      	adds	r7, #24
 8009d90:	46bd      	mov	sp, r7
 8009d92:	bd80      	pop	{r7, pc}
 8009d94:	20001644 	.word	0x20001644

08009d98 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009da0:	f107 0308 	add.w	r3, r7, #8
 8009da4:	4618      	mov	r0, r3
 8009da6:	f000 f857 	bl	8009e58 <prvGetNextExpireTime>
 8009daa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	4619      	mov	r1, r3
 8009db0:	68f8      	ldr	r0, [r7, #12]
 8009db2:	f000 f803 	bl	8009dbc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009db6:	f000 f8d5 	bl	8009f64 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009dba:	e7f1      	b.n	8009da0 <prvTimerTask+0x8>

08009dbc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b084      	sub	sp, #16
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
 8009dc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009dc6:	f7ff fa39 	bl	800923c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009dca:	f107 0308 	add.w	r3, r7, #8
 8009dce:	4618      	mov	r0, r3
 8009dd0:	f000 f866 	bl	8009ea0 <prvSampleTimeNow>
 8009dd4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d130      	bne.n	8009e3e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d10a      	bne.n	8009df8 <prvProcessTimerOrBlockTask+0x3c>
 8009de2:	687a      	ldr	r2, [r7, #4]
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	429a      	cmp	r2, r3
 8009de8:	d806      	bhi.n	8009df8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009dea:	f7ff fa35 	bl	8009258 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009dee:	68f9      	ldr	r1, [r7, #12]
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	f7ff ff85 	bl	8009d00 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009df6:	e024      	b.n	8009e42 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d008      	beq.n	8009e10 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009dfe:	4b13      	ldr	r3, [pc, #76]	; (8009e4c <prvProcessTimerOrBlockTask+0x90>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d101      	bne.n	8009e0c <prvProcessTimerOrBlockTask+0x50>
 8009e08:	2301      	movs	r3, #1
 8009e0a:	e000      	b.n	8009e0e <prvProcessTimerOrBlockTask+0x52>
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e10:	4b0f      	ldr	r3, [pc, #60]	; (8009e50 <prvProcessTimerOrBlockTask+0x94>)
 8009e12:	6818      	ldr	r0, [r3, #0]
 8009e14:	687a      	ldr	r2, [r7, #4]
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	1ad3      	subs	r3, r2, r3
 8009e1a:	683a      	ldr	r2, [r7, #0]
 8009e1c:	4619      	mov	r1, r3
 8009e1e:	f7fe ff7d 	bl	8008d1c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009e22:	f7ff fa19 	bl	8009258 <xTaskResumeAll>
 8009e26:	4603      	mov	r3, r0
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d10a      	bne.n	8009e42 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009e2c:	4b09      	ldr	r3, [pc, #36]	; (8009e54 <prvProcessTimerOrBlockTask+0x98>)
 8009e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e32:	601a      	str	r2, [r3, #0]
 8009e34:	f3bf 8f4f 	dsb	sy
 8009e38:	f3bf 8f6f 	isb	sy
}
 8009e3c:	e001      	b.n	8009e42 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009e3e:	f7ff fa0b 	bl	8009258 <xTaskResumeAll>
}
 8009e42:	bf00      	nop
 8009e44:	3710      	adds	r7, #16
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}
 8009e4a:	bf00      	nop
 8009e4c:	20001648 	.word	0x20001648
 8009e50:	2000164c 	.word	0x2000164c
 8009e54:	e000ed04 	.word	0xe000ed04

08009e58 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b085      	sub	sp, #20
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009e60:	4b0e      	ldr	r3, [pc, #56]	; (8009e9c <prvGetNextExpireTime+0x44>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d101      	bne.n	8009e6e <prvGetNextExpireTime+0x16>
 8009e6a:	2201      	movs	r2, #1
 8009e6c:	e000      	b.n	8009e70 <prvGetNextExpireTime+0x18>
 8009e6e:	2200      	movs	r2, #0
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d105      	bne.n	8009e88 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009e7c:	4b07      	ldr	r3, [pc, #28]	; (8009e9c <prvGetNextExpireTime+0x44>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	60fb      	str	r3, [r7, #12]
 8009e86:	e001      	b.n	8009e8c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	3714      	adds	r7, #20
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	20001644 	.word	0x20001644

08009ea0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009ea8:	f7ff fa74 	bl	8009394 <xTaskGetTickCount>
 8009eac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009eae:	4b0b      	ldr	r3, [pc, #44]	; (8009edc <prvSampleTimeNow+0x3c>)
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	429a      	cmp	r2, r3
 8009eb6:	d205      	bcs.n	8009ec4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009eb8:	f000 f936 	bl	800a128 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	601a      	str	r2, [r3, #0]
 8009ec2:	e002      	b.n	8009eca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009eca:	4a04      	ldr	r2, [pc, #16]	; (8009edc <prvSampleTimeNow+0x3c>)
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3710      	adds	r7, #16
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}
 8009eda:	bf00      	nop
 8009edc:	20001654 	.word	0x20001654

08009ee0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b086      	sub	sp, #24
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	60f8      	str	r0, [r7, #12]
 8009ee8:	60b9      	str	r1, [r7, #8]
 8009eea:	607a      	str	r2, [r7, #4]
 8009eec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	68ba      	ldr	r2, [r7, #8]
 8009ef6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	68fa      	ldr	r2, [r7, #12]
 8009efc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009efe:	68ba      	ldr	r2, [r7, #8]
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d812      	bhi.n	8009f2c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f06:	687a      	ldr	r2, [r7, #4]
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	1ad2      	subs	r2, r2, r3
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	699b      	ldr	r3, [r3, #24]
 8009f10:	429a      	cmp	r2, r3
 8009f12:	d302      	bcc.n	8009f1a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009f14:	2301      	movs	r3, #1
 8009f16:	617b      	str	r3, [r7, #20]
 8009f18:	e01b      	b.n	8009f52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f1a:	4b10      	ldr	r3, [pc, #64]	; (8009f5c <prvInsertTimerInActiveList+0x7c>)
 8009f1c:	681a      	ldr	r2, [r3, #0]
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	3304      	adds	r3, #4
 8009f22:	4619      	mov	r1, r3
 8009f24:	4610      	mov	r0, r2
 8009f26:	f7fe f9de 	bl	80082e6 <vListInsert>
 8009f2a:	e012      	b.n	8009f52 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009f2c:	687a      	ldr	r2, [r7, #4]
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	429a      	cmp	r2, r3
 8009f32:	d206      	bcs.n	8009f42 <prvInsertTimerInActiveList+0x62>
 8009f34:	68ba      	ldr	r2, [r7, #8]
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d302      	bcc.n	8009f42 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	617b      	str	r3, [r7, #20]
 8009f40:	e007      	b.n	8009f52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009f42:	4b07      	ldr	r3, [pc, #28]	; (8009f60 <prvInsertTimerInActiveList+0x80>)
 8009f44:	681a      	ldr	r2, [r3, #0]
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	3304      	adds	r3, #4
 8009f4a:	4619      	mov	r1, r3
 8009f4c:	4610      	mov	r0, r2
 8009f4e:	f7fe f9ca 	bl	80082e6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009f52:	697b      	ldr	r3, [r7, #20]
}
 8009f54:	4618      	mov	r0, r3
 8009f56:	3718      	adds	r7, #24
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}
 8009f5c:	20001648 	.word	0x20001648
 8009f60:	20001644 	.word	0x20001644

08009f64 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b08e      	sub	sp, #56	; 0x38
 8009f68:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f6a:	e0ca      	b.n	800a102 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	da18      	bge.n	8009fa4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009f72:	1d3b      	adds	r3, r7, #4
 8009f74:	3304      	adds	r3, #4
 8009f76:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d10a      	bne.n	8009f94 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f82:	f383 8811 	msr	BASEPRI, r3
 8009f86:	f3bf 8f6f 	isb	sy
 8009f8a:	f3bf 8f4f 	dsb	sy
 8009f8e:	61fb      	str	r3, [r7, #28]
}
 8009f90:	bf00      	nop
 8009f92:	e7fe      	b.n	8009f92 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f9a:	6850      	ldr	r0, [r2, #4]
 8009f9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f9e:	6892      	ldr	r2, [r2, #8]
 8009fa0:	4611      	mov	r1, r2
 8009fa2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	f2c0 80aa 	blt.w	800a100 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fb2:	695b      	ldr	r3, [r3, #20]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d004      	beq.n	8009fc2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fba:	3304      	adds	r3, #4
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f7fe f9cb 	bl	8008358 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009fc2:	463b      	mov	r3, r7
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	f7ff ff6b 	bl	8009ea0 <prvSampleTimeNow>
 8009fca:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2b09      	cmp	r3, #9
 8009fd0:	f200 8097 	bhi.w	800a102 <prvProcessReceivedCommands+0x19e>
 8009fd4:	a201      	add	r2, pc, #4	; (adr r2, 8009fdc <prvProcessReceivedCommands+0x78>)
 8009fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fda:	bf00      	nop
 8009fdc:	0800a005 	.word	0x0800a005
 8009fe0:	0800a005 	.word	0x0800a005
 8009fe4:	0800a005 	.word	0x0800a005
 8009fe8:	0800a079 	.word	0x0800a079
 8009fec:	0800a08d 	.word	0x0800a08d
 8009ff0:	0800a0d7 	.word	0x0800a0d7
 8009ff4:	0800a005 	.word	0x0800a005
 8009ff8:	0800a005 	.word	0x0800a005
 8009ffc:	0800a079 	.word	0x0800a079
 800a000:	0800a08d 	.word	0x0800a08d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a006:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a00a:	f043 0301 	orr.w	r3, r3, #1
 800a00e:	b2da      	uxtb	r2, r3
 800a010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a012:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a016:	68ba      	ldr	r2, [r7, #8]
 800a018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a01a:	699b      	ldr	r3, [r3, #24]
 800a01c:	18d1      	adds	r1, r2, r3
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a022:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a024:	f7ff ff5c 	bl	8009ee0 <prvInsertTimerInActiveList>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d069      	beq.n	800a102 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a02e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a030:	6a1b      	ldr	r3, [r3, #32]
 800a032:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a034:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a038:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a03c:	f003 0304 	and.w	r3, r3, #4
 800a040:	2b00      	cmp	r3, #0
 800a042:	d05e      	beq.n	800a102 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a044:	68ba      	ldr	r2, [r7, #8]
 800a046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a048:	699b      	ldr	r3, [r3, #24]
 800a04a:	441a      	add	r2, r3
 800a04c:	2300      	movs	r3, #0
 800a04e:	9300      	str	r3, [sp, #0]
 800a050:	2300      	movs	r3, #0
 800a052:	2100      	movs	r1, #0
 800a054:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a056:	f7ff fe05 	bl	8009c64 <xTimerGenericCommand>
 800a05a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a05c:	6a3b      	ldr	r3, [r7, #32]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d14f      	bne.n	800a102 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a062:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a066:	f383 8811 	msr	BASEPRI, r3
 800a06a:	f3bf 8f6f 	isb	sy
 800a06e:	f3bf 8f4f 	dsb	sy
 800a072:	61bb      	str	r3, [r7, #24]
}
 800a074:	bf00      	nop
 800a076:	e7fe      	b.n	800a076 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a07a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a07e:	f023 0301 	bic.w	r3, r3, #1
 800a082:	b2da      	uxtb	r2, r3
 800a084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a086:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a08a:	e03a      	b.n	800a102 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a08c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a08e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a092:	f043 0301 	orr.w	r3, r3, #1
 800a096:	b2da      	uxtb	r2, r3
 800a098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a09a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a09e:	68ba      	ldr	r2, [r7, #8]
 800a0a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a0a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a6:	699b      	ldr	r3, [r3, #24]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d10a      	bne.n	800a0c2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a0ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0b0:	f383 8811 	msr	BASEPRI, r3
 800a0b4:	f3bf 8f6f 	isb	sy
 800a0b8:	f3bf 8f4f 	dsb	sy
 800a0bc:	617b      	str	r3, [r7, #20]
}
 800a0be:	bf00      	nop
 800a0c0:	e7fe      	b.n	800a0c0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a0c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0c4:	699a      	ldr	r2, [r3, #24]
 800a0c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0c8:	18d1      	adds	r1, r2, r3
 800a0ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0d0:	f7ff ff06 	bl	8009ee0 <prvInsertTimerInActiveList>
					break;
 800a0d4:	e015      	b.n	800a102 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a0d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0dc:	f003 0302 	and.w	r3, r3, #2
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d103      	bne.n	800a0ec <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a0e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0e6:	f000 fbdb 	bl	800a8a0 <vPortFree>
 800a0ea:	e00a      	b.n	800a102 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0f2:	f023 0301 	bic.w	r3, r3, #1
 800a0f6:	b2da      	uxtb	r2, r3
 800a0f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a0fe:	e000      	b.n	800a102 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a100:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a102:	4b08      	ldr	r3, [pc, #32]	; (800a124 <prvProcessReceivedCommands+0x1c0>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	1d39      	adds	r1, r7, #4
 800a108:	2200      	movs	r2, #0
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7fe fbec 	bl	80088e8 <xQueueReceive>
 800a110:	4603      	mov	r3, r0
 800a112:	2b00      	cmp	r3, #0
 800a114:	f47f af2a 	bne.w	8009f6c <prvProcessReceivedCommands+0x8>
	}
}
 800a118:	bf00      	nop
 800a11a:	bf00      	nop
 800a11c:	3730      	adds	r7, #48	; 0x30
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}
 800a122:	bf00      	nop
 800a124:	2000164c 	.word	0x2000164c

0800a128 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b088      	sub	sp, #32
 800a12c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a12e:	e048      	b.n	800a1c2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a130:	4b2d      	ldr	r3, [pc, #180]	; (800a1e8 <prvSwitchTimerLists+0xc0>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a13a:	4b2b      	ldr	r3, [pc, #172]	; (800a1e8 <prvSwitchTimerLists+0xc0>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	68db      	ldr	r3, [r3, #12]
 800a140:	68db      	ldr	r3, [r3, #12]
 800a142:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	3304      	adds	r3, #4
 800a148:	4618      	mov	r0, r3
 800a14a:	f7fe f905 	bl	8008358 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	6a1b      	ldr	r3, [r3, #32]
 800a152:	68f8      	ldr	r0, [r7, #12]
 800a154:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a15c:	f003 0304 	and.w	r3, r3, #4
 800a160:	2b00      	cmp	r3, #0
 800a162:	d02e      	beq.n	800a1c2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	699b      	ldr	r3, [r3, #24]
 800a168:	693a      	ldr	r2, [r7, #16]
 800a16a:	4413      	add	r3, r2
 800a16c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a16e:	68ba      	ldr	r2, [r7, #8]
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	429a      	cmp	r2, r3
 800a174:	d90e      	bls.n	800a194 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	68ba      	ldr	r2, [r7, #8]
 800a17a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	68fa      	ldr	r2, [r7, #12]
 800a180:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a182:	4b19      	ldr	r3, [pc, #100]	; (800a1e8 <prvSwitchTimerLists+0xc0>)
 800a184:	681a      	ldr	r2, [r3, #0]
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	3304      	adds	r3, #4
 800a18a:	4619      	mov	r1, r3
 800a18c:	4610      	mov	r0, r2
 800a18e:	f7fe f8aa 	bl	80082e6 <vListInsert>
 800a192:	e016      	b.n	800a1c2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a194:	2300      	movs	r3, #0
 800a196:	9300      	str	r3, [sp, #0]
 800a198:	2300      	movs	r3, #0
 800a19a:	693a      	ldr	r2, [r7, #16]
 800a19c:	2100      	movs	r1, #0
 800a19e:	68f8      	ldr	r0, [r7, #12]
 800a1a0:	f7ff fd60 	bl	8009c64 <xTimerGenericCommand>
 800a1a4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d10a      	bne.n	800a1c2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b0:	f383 8811 	msr	BASEPRI, r3
 800a1b4:	f3bf 8f6f 	isb	sy
 800a1b8:	f3bf 8f4f 	dsb	sy
 800a1bc:	603b      	str	r3, [r7, #0]
}
 800a1be:	bf00      	nop
 800a1c0:	e7fe      	b.n	800a1c0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a1c2:	4b09      	ldr	r3, [pc, #36]	; (800a1e8 <prvSwitchTimerLists+0xc0>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d1b1      	bne.n	800a130 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a1cc:	4b06      	ldr	r3, [pc, #24]	; (800a1e8 <prvSwitchTimerLists+0xc0>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a1d2:	4b06      	ldr	r3, [pc, #24]	; (800a1ec <prvSwitchTimerLists+0xc4>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4a04      	ldr	r2, [pc, #16]	; (800a1e8 <prvSwitchTimerLists+0xc0>)
 800a1d8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a1da:	4a04      	ldr	r2, [pc, #16]	; (800a1ec <prvSwitchTimerLists+0xc4>)
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	6013      	str	r3, [r2, #0]
}
 800a1e0:	bf00      	nop
 800a1e2:	3718      	adds	r7, #24
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}
 800a1e8:	20001644 	.word	0x20001644
 800a1ec:	20001648 	.word	0x20001648

0800a1f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b082      	sub	sp, #8
 800a1f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a1f6:	f000 f965 	bl	800a4c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a1fa:	4b15      	ldr	r3, [pc, #84]	; (800a250 <prvCheckForValidListAndQueue+0x60>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d120      	bne.n	800a244 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a202:	4814      	ldr	r0, [pc, #80]	; (800a254 <prvCheckForValidListAndQueue+0x64>)
 800a204:	f7fe f81e 	bl	8008244 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a208:	4813      	ldr	r0, [pc, #76]	; (800a258 <prvCheckForValidListAndQueue+0x68>)
 800a20a:	f7fe f81b 	bl	8008244 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a20e:	4b13      	ldr	r3, [pc, #76]	; (800a25c <prvCheckForValidListAndQueue+0x6c>)
 800a210:	4a10      	ldr	r2, [pc, #64]	; (800a254 <prvCheckForValidListAndQueue+0x64>)
 800a212:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a214:	4b12      	ldr	r3, [pc, #72]	; (800a260 <prvCheckForValidListAndQueue+0x70>)
 800a216:	4a10      	ldr	r2, [pc, #64]	; (800a258 <prvCheckForValidListAndQueue+0x68>)
 800a218:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a21a:	2300      	movs	r3, #0
 800a21c:	9300      	str	r3, [sp, #0]
 800a21e:	4b11      	ldr	r3, [pc, #68]	; (800a264 <prvCheckForValidListAndQueue+0x74>)
 800a220:	4a11      	ldr	r2, [pc, #68]	; (800a268 <prvCheckForValidListAndQueue+0x78>)
 800a222:	2110      	movs	r1, #16
 800a224:	200a      	movs	r0, #10
 800a226:	f7fe f929 	bl	800847c <xQueueGenericCreateStatic>
 800a22a:	4603      	mov	r3, r0
 800a22c:	4a08      	ldr	r2, [pc, #32]	; (800a250 <prvCheckForValidListAndQueue+0x60>)
 800a22e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a230:	4b07      	ldr	r3, [pc, #28]	; (800a250 <prvCheckForValidListAndQueue+0x60>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d005      	beq.n	800a244 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a238:	4b05      	ldr	r3, [pc, #20]	; (800a250 <prvCheckForValidListAndQueue+0x60>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	490b      	ldr	r1, [pc, #44]	; (800a26c <prvCheckForValidListAndQueue+0x7c>)
 800a23e:	4618      	mov	r0, r3
 800a240:	f7fe fd42 	bl	8008cc8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a244:	f000 f96e 	bl	800a524 <vPortExitCritical>
}
 800a248:	bf00      	nop
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}
 800a24e:	bf00      	nop
 800a250:	2000164c 	.word	0x2000164c
 800a254:	2000161c 	.word	0x2000161c
 800a258:	20001630 	.word	0x20001630
 800a25c:	20001644 	.word	0x20001644
 800a260:	20001648 	.word	0x20001648
 800a264:	200016f8 	.word	0x200016f8
 800a268:	20001658 	.word	0x20001658
 800a26c:	0800ec74 	.word	0x0800ec74

0800a270 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a270:	b480      	push	{r7}
 800a272:	b085      	sub	sp, #20
 800a274:	af00      	add	r7, sp, #0
 800a276:	60f8      	str	r0, [r7, #12]
 800a278:	60b9      	str	r1, [r7, #8]
 800a27a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	3b04      	subs	r3, #4
 800a280:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a288:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	3b04      	subs	r3, #4
 800a28e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	f023 0201 	bic.w	r2, r3, #1
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	3b04      	subs	r3, #4
 800a29e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a2a0:	4a0c      	ldr	r2, [pc, #48]	; (800a2d4 <pxPortInitialiseStack+0x64>)
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	3b14      	subs	r3, #20
 800a2aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	3b04      	subs	r3, #4
 800a2b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f06f 0202 	mvn.w	r2, #2
 800a2be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	3b20      	subs	r3, #32
 800a2c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3714      	adds	r7, #20
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d2:	4770      	bx	lr
 800a2d4:	0800a2d9 	.word	0x0800a2d9

0800a2d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a2d8:	b480      	push	{r7}
 800a2da:	b085      	sub	sp, #20
 800a2dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a2e2:	4b12      	ldr	r3, [pc, #72]	; (800a32c <prvTaskExitError+0x54>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2ea:	d00a      	beq.n	800a302 <prvTaskExitError+0x2a>
	__asm volatile
 800a2ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2f0:	f383 8811 	msr	BASEPRI, r3
 800a2f4:	f3bf 8f6f 	isb	sy
 800a2f8:	f3bf 8f4f 	dsb	sy
 800a2fc:	60fb      	str	r3, [r7, #12]
}
 800a2fe:	bf00      	nop
 800a300:	e7fe      	b.n	800a300 <prvTaskExitError+0x28>
	__asm volatile
 800a302:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a306:	f383 8811 	msr	BASEPRI, r3
 800a30a:	f3bf 8f6f 	isb	sy
 800a30e:	f3bf 8f4f 	dsb	sy
 800a312:	60bb      	str	r3, [r7, #8]
}
 800a314:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a316:	bf00      	nop
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d0fc      	beq.n	800a318 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a31e:	bf00      	nop
 800a320:	bf00      	nop
 800a322:	3714      	adds	r7, #20
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr
 800a32c:	2000000c 	.word	0x2000000c

0800a330 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a330:	4b07      	ldr	r3, [pc, #28]	; (800a350 <pxCurrentTCBConst2>)
 800a332:	6819      	ldr	r1, [r3, #0]
 800a334:	6808      	ldr	r0, [r1, #0]
 800a336:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a33a:	f380 8809 	msr	PSP, r0
 800a33e:	f3bf 8f6f 	isb	sy
 800a342:	f04f 0000 	mov.w	r0, #0
 800a346:	f380 8811 	msr	BASEPRI, r0
 800a34a:	4770      	bx	lr
 800a34c:	f3af 8000 	nop.w

0800a350 <pxCurrentTCBConst2>:
 800a350:	2000111c 	.word	0x2000111c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a354:	bf00      	nop
 800a356:	bf00      	nop

0800a358 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a358:	4808      	ldr	r0, [pc, #32]	; (800a37c <prvPortStartFirstTask+0x24>)
 800a35a:	6800      	ldr	r0, [r0, #0]
 800a35c:	6800      	ldr	r0, [r0, #0]
 800a35e:	f380 8808 	msr	MSP, r0
 800a362:	f04f 0000 	mov.w	r0, #0
 800a366:	f380 8814 	msr	CONTROL, r0
 800a36a:	b662      	cpsie	i
 800a36c:	b661      	cpsie	f
 800a36e:	f3bf 8f4f 	dsb	sy
 800a372:	f3bf 8f6f 	isb	sy
 800a376:	df00      	svc	0
 800a378:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a37a:	bf00      	nop
 800a37c:	e000ed08 	.word	0xe000ed08

0800a380 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b086      	sub	sp, #24
 800a384:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a386:	4b46      	ldr	r3, [pc, #280]	; (800a4a0 <xPortStartScheduler+0x120>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	4a46      	ldr	r2, [pc, #280]	; (800a4a4 <xPortStartScheduler+0x124>)
 800a38c:	4293      	cmp	r3, r2
 800a38e:	d10a      	bne.n	800a3a6 <xPortStartScheduler+0x26>
	__asm volatile
 800a390:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a394:	f383 8811 	msr	BASEPRI, r3
 800a398:	f3bf 8f6f 	isb	sy
 800a39c:	f3bf 8f4f 	dsb	sy
 800a3a0:	613b      	str	r3, [r7, #16]
}
 800a3a2:	bf00      	nop
 800a3a4:	e7fe      	b.n	800a3a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a3a6:	4b3e      	ldr	r3, [pc, #248]	; (800a4a0 <xPortStartScheduler+0x120>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	4a3f      	ldr	r2, [pc, #252]	; (800a4a8 <xPortStartScheduler+0x128>)
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d10a      	bne.n	800a3c6 <xPortStartScheduler+0x46>
	__asm volatile
 800a3b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3b4:	f383 8811 	msr	BASEPRI, r3
 800a3b8:	f3bf 8f6f 	isb	sy
 800a3bc:	f3bf 8f4f 	dsb	sy
 800a3c0:	60fb      	str	r3, [r7, #12]
}
 800a3c2:	bf00      	nop
 800a3c4:	e7fe      	b.n	800a3c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a3c6:	4b39      	ldr	r3, [pc, #228]	; (800a4ac <xPortStartScheduler+0x12c>)
 800a3c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	781b      	ldrb	r3, [r3, #0]
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a3d2:	697b      	ldr	r3, [r7, #20]
 800a3d4:	22ff      	movs	r2, #255	; 0xff
 800a3d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a3d8:	697b      	ldr	r3, [r7, #20]
 800a3da:	781b      	ldrb	r3, [r3, #0]
 800a3dc:	b2db      	uxtb	r3, r3
 800a3de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a3e0:	78fb      	ldrb	r3, [r7, #3]
 800a3e2:	b2db      	uxtb	r3, r3
 800a3e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a3e8:	b2da      	uxtb	r2, r3
 800a3ea:	4b31      	ldr	r3, [pc, #196]	; (800a4b0 <xPortStartScheduler+0x130>)
 800a3ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a3ee:	4b31      	ldr	r3, [pc, #196]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a3f0:	2207      	movs	r2, #7
 800a3f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a3f4:	e009      	b.n	800a40a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a3f6:	4b2f      	ldr	r3, [pc, #188]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	3b01      	subs	r3, #1
 800a3fc:	4a2d      	ldr	r2, [pc, #180]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a3fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a400:	78fb      	ldrb	r3, [r7, #3]
 800a402:	b2db      	uxtb	r3, r3
 800a404:	005b      	lsls	r3, r3, #1
 800a406:	b2db      	uxtb	r3, r3
 800a408:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a40a:	78fb      	ldrb	r3, [r7, #3]
 800a40c:	b2db      	uxtb	r3, r3
 800a40e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a412:	2b80      	cmp	r3, #128	; 0x80
 800a414:	d0ef      	beq.n	800a3f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a416:	4b27      	ldr	r3, [pc, #156]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f1c3 0307 	rsb	r3, r3, #7
 800a41e:	2b04      	cmp	r3, #4
 800a420:	d00a      	beq.n	800a438 <xPortStartScheduler+0xb8>
	__asm volatile
 800a422:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a426:	f383 8811 	msr	BASEPRI, r3
 800a42a:	f3bf 8f6f 	isb	sy
 800a42e:	f3bf 8f4f 	dsb	sy
 800a432:	60bb      	str	r3, [r7, #8]
}
 800a434:	bf00      	nop
 800a436:	e7fe      	b.n	800a436 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a438:	4b1e      	ldr	r3, [pc, #120]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	021b      	lsls	r3, r3, #8
 800a43e:	4a1d      	ldr	r2, [pc, #116]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a440:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a442:	4b1c      	ldr	r3, [pc, #112]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a44a:	4a1a      	ldr	r2, [pc, #104]	; (800a4b4 <xPortStartScheduler+0x134>)
 800a44c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	b2da      	uxtb	r2, r3
 800a452:	697b      	ldr	r3, [r7, #20]
 800a454:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a456:	4b18      	ldr	r3, [pc, #96]	; (800a4b8 <xPortStartScheduler+0x138>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4a17      	ldr	r2, [pc, #92]	; (800a4b8 <xPortStartScheduler+0x138>)
 800a45c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a460:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a462:	4b15      	ldr	r3, [pc, #84]	; (800a4b8 <xPortStartScheduler+0x138>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	4a14      	ldr	r2, [pc, #80]	; (800a4b8 <xPortStartScheduler+0x138>)
 800a468:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a46c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a46e:	f000 f8dd 	bl	800a62c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a472:	4b12      	ldr	r3, [pc, #72]	; (800a4bc <xPortStartScheduler+0x13c>)
 800a474:	2200      	movs	r2, #0
 800a476:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a478:	f000 f8fc 	bl	800a674 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a47c:	4b10      	ldr	r3, [pc, #64]	; (800a4c0 <xPortStartScheduler+0x140>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a0f      	ldr	r2, [pc, #60]	; (800a4c0 <xPortStartScheduler+0x140>)
 800a482:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a486:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a488:	f7ff ff66 	bl	800a358 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a48c:	f7ff f84c 	bl	8009528 <vTaskSwitchContext>
	prvTaskExitError();
 800a490:	f7ff ff22 	bl	800a2d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a494:	2300      	movs	r3, #0
}
 800a496:	4618      	mov	r0, r3
 800a498:	3718      	adds	r7, #24
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bd80      	pop	{r7, pc}
 800a49e:	bf00      	nop
 800a4a0:	e000ed00 	.word	0xe000ed00
 800a4a4:	410fc271 	.word	0x410fc271
 800a4a8:	410fc270 	.word	0x410fc270
 800a4ac:	e000e400 	.word	0xe000e400
 800a4b0:	20001748 	.word	0x20001748
 800a4b4:	2000174c 	.word	0x2000174c
 800a4b8:	e000ed20 	.word	0xe000ed20
 800a4bc:	2000000c 	.word	0x2000000c
 800a4c0:	e000ef34 	.word	0xe000ef34

0800a4c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b083      	sub	sp, #12
 800a4c8:	af00      	add	r7, sp, #0
	__asm volatile
 800a4ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4ce:	f383 8811 	msr	BASEPRI, r3
 800a4d2:	f3bf 8f6f 	isb	sy
 800a4d6:	f3bf 8f4f 	dsb	sy
 800a4da:	607b      	str	r3, [r7, #4]
}
 800a4dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a4de:	4b0f      	ldr	r3, [pc, #60]	; (800a51c <vPortEnterCritical+0x58>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	3301      	adds	r3, #1
 800a4e4:	4a0d      	ldr	r2, [pc, #52]	; (800a51c <vPortEnterCritical+0x58>)
 800a4e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a4e8:	4b0c      	ldr	r3, [pc, #48]	; (800a51c <vPortEnterCritical+0x58>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	2b01      	cmp	r3, #1
 800a4ee:	d10f      	bne.n	800a510 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a4f0:	4b0b      	ldr	r3, [pc, #44]	; (800a520 <vPortEnterCritical+0x5c>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	b2db      	uxtb	r3, r3
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d00a      	beq.n	800a510 <vPortEnterCritical+0x4c>
	__asm volatile
 800a4fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4fe:	f383 8811 	msr	BASEPRI, r3
 800a502:	f3bf 8f6f 	isb	sy
 800a506:	f3bf 8f4f 	dsb	sy
 800a50a:	603b      	str	r3, [r7, #0]
}
 800a50c:	bf00      	nop
 800a50e:	e7fe      	b.n	800a50e <vPortEnterCritical+0x4a>
	}
}
 800a510:	bf00      	nop
 800a512:	370c      	adds	r7, #12
 800a514:	46bd      	mov	sp, r7
 800a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51a:	4770      	bx	lr
 800a51c:	2000000c 	.word	0x2000000c
 800a520:	e000ed04 	.word	0xe000ed04

0800a524 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a524:	b480      	push	{r7}
 800a526:	b083      	sub	sp, #12
 800a528:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a52a:	4b12      	ldr	r3, [pc, #72]	; (800a574 <vPortExitCritical+0x50>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d10a      	bne.n	800a548 <vPortExitCritical+0x24>
	__asm volatile
 800a532:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a536:	f383 8811 	msr	BASEPRI, r3
 800a53a:	f3bf 8f6f 	isb	sy
 800a53e:	f3bf 8f4f 	dsb	sy
 800a542:	607b      	str	r3, [r7, #4]
}
 800a544:	bf00      	nop
 800a546:	e7fe      	b.n	800a546 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a548:	4b0a      	ldr	r3, [pc, #40]	; (800a574 <vPortExitCritical+0x50>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	3b01      	subs	r3, #1
 800a54e:	4a09      	ldr	r2, [pc, #36]	; (800a574 <vPortExitCritical+0x50>)
 800a550:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a552:	4b08      	ldr	r3, [pc, #32]	; (800a574 <vPortExitCritical+0x50>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d105      	bne.n	800a566 <vPortExitCritical+0x42>
 800a55a:	2300      	movs	r3, #0
 800a55c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	f383 8811 	msr	BASEPRI, r3
}
 800a564:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a566:	bf00      	nop
 800a568:	370c      	adds	r7, #12
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr
 800a572:	bf00      	nop
 800a574:	2000000c 	.word	0x2000000c
	...

0800a580 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a580:	f3ef 8009 	mrs	r0, PSP
 800a584:	f3bf 8f6f 	isb	sy
 800a588:	4b15      	ldr	r3, [pc, #84]	; (800a5e0 <pxCurrentTCBConst>)
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	f01e 0f10 	tst.w	lr, #16
 800a590:	bf08      	it	eq
 800a592:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a596:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59a:	6010      	str	r0, [r2, #0]
 800a59c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a5a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a5a4:	f380 8811 	msr	BASEPRI, r0
 800a5a8:	f3bf 8f4f 	dsb	sy
 800a5ac:	f3bf 8f6f 	isb	sy
 800a5b0:	f7fe ffba 	bl	8009528 <vTaskSwitchContext>
 800a5b4:	f04f 0000 	mov.w	r0, #0
 800a5b8:	f380 8811 	msr	BASEPRI, r0
 800a5bc:	bc09      	pop	{r0, r3}
 800a5be:	6819      	ldr	r1, [r3, #0]
 800a5c0:	6808      	ldr	r0, [r1, #0]
 800a5c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c6:	f01e 0f10 	tst.w	lr, #16
 800a5ca:	bf08      	it	eq
 800a5cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a5d0:	f380 8809 	msr	PSP, r0
 800a5d4:	f3bf 8f6f 	isb	sy
 800a5d8:	4770      	bx	lr
 800a5da:	bf00      	nop
 800a5dc:	f3af 8000 	nop.w

0800a5e0 <pxCurrentTCBConst>:
 800a5e0:	2000111c 	.word	0x2000111c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a5e4:	bf00      	nop
 800a5e6:	bf00      	nop

0800a5e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b082      	sub	sp, #8
 800a5ec:	af00      	add	r7, sp, #0
	__asm volatile
 800a5ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5f2:	f383 8811 	msr	BASEPRI, r3
 800a5f6:	f3bf 8f6f 	isb	sy
 800a5fa:	f3bf 8f4f 	dsb	sy
 800a5fe:	607b      	str	r3, [r7, #4]
}
 800a600:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a602:	f7fe fed7 	bl	80093b4 <xTaskIncrementTick>
 800a606:	4603      	mov	r3, r0
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d003      	beq.n	800a614 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a60c:	4b06      	ldr	r3, [pc, #24]	; (800a628 <xPortSysTickHandler+0x40>)
 800a60e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a612:	601a      	str	r2, [r3, #0]
 800a614:	2300      	movs	r3, #0
 800a616:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	f383 8811 	msr	BASEPRI, r3
}
 800a61e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a620:	bf00      	nop
 800a622:	3708      	adds	r7, #8
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}
 800a628:	e000ed04 	.word	0xe000ed04

0800a62c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a62c:	b480      	push	{r7}
 800a62e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a630:	4b0b      	ldr	r3, [pc, #44]	; (800a660 <vPortSetupTimerInterrupt+0x34>)
 800a632:	2200      	movs	r2, #0
 800a634:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a636:	4b0b      	ldr	r3, [pc, #44]	; (800a664 <vPortSetupTimerInterrupt+0x38>)
 800a638:	2200      	movs	r2, #0
 800a63a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a63c:	4b0a      	ldr	r3, [pc, #40]	; (800a668 <vPortSetupTimerInterrupt+0x3c>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	4a0a      	ldr	r2, [pc, #40]	; (800a66c <vPortSetupTimerInterrupt+0x40>)
 800a642:	fba2 2303 	umull	r2, r3, r2, r3
 800a646:	099b      	lsrs	r3, r3, #6
 800a648:	4a09      	ldr	r2, [pc, #36]	; (800a670 <vPortSetupTimerInterrupt+0x44>)
 800a64a:	3b01      	subs	r3, #1
 800a64c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a64e:	4b04      	ldr	r3, [pc, #16]	; (800a660 <vPortSetupTimerInterrupt+0x34>)
 800a650:	2207      	movs	r2, #7
 800a652:	601a      	str	r2, [r3, #0]
}
 800a654:	bf00      	nop
 800a656:	46bd      	mov	sp, r7
 800a658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65c:	4770      	bx	lr
 800a65e:	bf00      	nop
 800a660:	e000e010 	.word	0xe000e010
 800a664:	e000e018 	.word	0xe000e018
 800a668:	20000000 	.word	0x20000000
 800a66c:	10624dd3 	.word	0x10624dd3
 800a670:	e000e014 	.word	0xe000e014

0800a674 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a674:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a684 <vPortEnableVFP+0x10>
 800a678:	6801      	ldr	r1, [r0, #0]
 800a67a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a67e:	6001      	str	r1, [r0, #0]
 800a680:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a682:	bf00      	nop
 800a684:	e000ed88 	.word	0xe000ed88

0800a688 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a688:	b480      	push	{r7}
 800a68a:	b085      	sub	sp, #20
 800a68c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a68e:	f3ef 8305 	mrs	r3, IPSR
 800a692:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	2b0f      	cmp	r3, #15
 800a698:	d914      	bls.n	800a6c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a69a:	4a17      	ldr	r2, [pc, #92]	; (800a6f8 <vPortValidateInterruptPriority+0x70>)
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	4413      	add	r3, r2
 800a6a0:	781b      	ldrb	r3, [r3, #0]
 800a6a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a6a4:	4b15      	ldr	r3, [pc, #84]	; (800a6fc <vPortValidateInterruptPriority+0x74>)
 800a6a6:	781b      	ldrb	r3, [r3, #0]
 800a6a8:	7afa      	ldrb	r2, [r7, #11]
 800a6aa:	429a      	cmp	r2, r3
 800a6ac:	d20a      	bcs.n	800a6c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a6ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b2:	f383 8811 	msr	BASEPRI, r3
 800a6b6:	f3bf 8f6f 	isb	sy
 800a6ba:	f3bf 8f4f 	dsb	sy
 800a6be:	607b      	str	r3, [r7, #4]
}
 800a6c0:	bf00      	nop
 800a6c2:	e7fe      	b.n	800a6c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a6c4:	4b0e      	ldr	r3, [pc, #56]	; (800a700 <vPortValidateInterruptPriority+0x78>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a6cc:	4b0d      	ldr	r3, [pc, #52]	; (800a704 <vPortValidateInterruptPriority+0x7c>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	429a      	cmp	r2, r3
 800a6d2:	d90a      	bls.n	800a6ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a6d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6d8:	f383 8811 	msr	BASEPRI, r3
 800a6dc:	f3bf 8f6f 	isb	sy
 800a6e0:	f3bf 8f4f 	dsb	sy
 800a6e4:	603b      	str	r3, [r7, #0]
}
 800a6e6:	bf00      	nop
 800a6e8:	e7fe      	b.n	800a6e8 <vPortValidateInterruptPriority+0x60>
	}
 800a6ea:	bf00      	nop
 800a6ec:	3714      	adds	r7, #20
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f4:	4770      	bx	lr
 800a6f6:	bf00      	nop
 800a6f8:	e000e3f0 	.word	0xe000e3f0
 800a6fc:	20001748 	.word	0x20001748
 800a700:	e000ed0c 	.word	0xe000ed0c
 800a704:	2000174c 	.word	0x2000174c

0800a708 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b08a      	sub	sp, #40	; 0x28
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a710:	2300      	movs	r3, #0
 800a712:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a714:	f7fe fd92 	bl	800923c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a718:	4b5b      	ldr	r3, [pc, #364]	; (800a888 <pvPortMalloc+0x180>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d101      	bne.n	800a724 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a720:	f000 f920 	bl	800a964 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a724:	4b59      	ldr	r3, [pc, #356]	; (800a88c <pvPortMalloc+0x184>)
 800a726:	681a      	ldr	r2, [r3, #0]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	4013      	ands	r3, r2
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	f040 8093 	bne.w	800a858 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d01d      	beq.n	800a774 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a738:	2208      	movs	r2, #8
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	4413      	add	r3, r2
 800a73e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f003 0307 	and.w	r3, r3, #7
 800a746:	2b00      	cmp	r3, #0
 800a748:	d014      	beq.n	800a774 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f023 0307 	bic.w	r3, r3, #7
 800a750:	3308      	adds	r3, #8
 800a752:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f003 0307 	and.w	r3, r3, #7
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d00a      	beq.n	800a774 <pvPortMalloc+0x6c>
	__asm volatile
 800a75e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a762:	f383 8811 	msr	BASEPRI, r3
 800a766:	f3bf 8f6f 	isb	sy
 800a76a:	f3bf 8f4f 	dsb	sy
 800a76e:	617b      	str	r3, [r7, #20]
}
 800a770:	bf00      	nop
 800a772:	e7fe      	b.n	800a772 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d06e      	beq.n	800a858 <pvPortMalloc+0x150>
 800a77a:	4b45      	ldr	r3, [pc, #276]	; (800a890 <pvPortMalloc+0x188>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	687a      	ldr	r2, [r7, #4]
 800a780:	429a      	cmp	r2, r3
 800a782:	d869      	bhi.n	800a858 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a784:	4b43      	ldr	r3, [pc, #268]	; (800a894 <pvPortMalloc+0x18c>)
 800a786:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a788:	4b42      	ldr	r3, [pc, #264]	; (800a894 <pvPortMalloc+0x18c>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a78e:	e004      	b.n	800a79a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a792:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a79a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a79c:	685b      	ldr	r3, [r3, #4]
 800a79e:	687a      	ldr	r2, [r7, #4]
 800a7a0:	429a      	cmp	r2, r3
 800a7a2:	d903      	bls.n	800a7ac <pvPortMalloc+0xa4>
 800a7a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d1f1      	bne.n	800a790 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a7ac:	4b36      	ldr	r3, [pc, #216]	; (800a888 <pvPortMalloc+0x180>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7b2:	429a      	cmp	r2, r3
 800a7b4:	d050      	beq.n	800a858 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a7b6:	6a3b      	ldr	r3, [r7, #32]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	2208      	movs	r2, #8
 800a7bc:	4413      	add	r3, r2
 800a7be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a7c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7c2:	681a      	ldr	r2, [r3, #0]
 800a7c4:	6a3b      	ldr	r3, [r7, #32]
 800a7c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a7c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ca:	685a      	ldr	r2, [r3, #4]
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	1ad2      	subs	r2, r2, r3
 800a7d0:	2308      	movs	r3, #8
 800a7d2:	005b      	lsls	r3, r3, #1
 800a7d4:	429a      	cmp	r2, r3
 800a7d6:	d91f      	bls.n	800a818 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a7d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	4413      	add	r3, r2
 800a7de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7e0:	69bb      	ldr	r3, [r7, #24]
 800a7e2:	f003 0307 	and.w	r3, r3, #7
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d00a      	beq.n	800a800 <pvPortMalloc+0xf8>
	__asm volatile
 800a7ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ee:	f383 8811 	msr	BASEPRI, r3
 800a7f2:	f3bf 8f6f 	isb	sy
 800a7f6:	f3bf 8f4f 	dsb	sy
 800a7fa:	613b      	str	r3, [r7, #16]
}
 800a7fc:	bf00      	nop
 800a7fe:	e7fe      	b.n	800a7fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a802:	685a      	ldr	r2, [r3, #4]
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	1ad2      	subs	r2, r2, r3
 800a808:	69bb      	ldr	r3, [r7, #24]
 800a80a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a80c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a80e:	687a      	ldr	r2, [r7, #4]
 800a810:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a812:	69b8      	ldr	r0, [r7, #24]
 800a814:	f000 f908 	bl	800aa28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a818:	4b1d      	ldr	r3, [pc, #116]	; (800a890 <pvPortMalloc+0x188>)
 800a81a:	681a      	ldr	r2, [r3, #0]
 800a81c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	1ad3      	subs	r3, r2, r3
 800a822:	4a1b      	ldr	r2, [pc, #108]	; (800a890 <pvPortMalloc+0x188>)
 800a824:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a826:	4b1a      	ldr	r3, [pc, #104]	; (800a890 <pvPortMalloc+0x188>)
 800a828:	681a      	ldr	r2, [r3, #0]
 800a82a:	4b1b      	ldr	r3, [pc, #108]	; (800a898 <pvPortMalloc+0x190>)
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	429a      	cmp	r2, r3
 800a830:	d203      	bcs.n	800a83a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a832:	4b17      	ldr	r3, [pc, #92]	; (800a890 <pvPortMalloc+0x188>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	4a18      	ldr	r2, [pc, #96]	; (800a898 <pvPortMalloc+0x190>)
 800a838:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a83a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a83c:	685a      	ldr	r2, [r3, #4]
 800a83e:	4b13      	ldr	r3, [pc, #76]	; (800a88c <pvPortMalloc+0x184>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	431a      	orrs	r2, r3
 800a844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a846:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a84a:	2200      	movs	r2, #0
 800a84c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a84e:	4b13      	ldr	r3, [pc, #76]	; (800a89c <pvPortMalloc+0x194>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	3301      	adds	r3, #1
 800a854:	4a11      	ldr	r2, [pc, #68]	; (800a89c <pvPortMalloc+0x194>)
 800a856:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a858:	f7fe fcfe 	bl	8009258 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a85c:	69fb      	ldr	r3, [r7, #28]
 800a85e:	f003 0307 	and.w	r3, r3, #7
 800a862:	2b00      	cmp	r3, #0
 800a864:	d00a      	beq.n	800a87c <pvPortMalloc+0x174>
	__asm volatile
 800a866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a86a:	f383 8811 	msr	BASEPRI, r3
 800a86e:	f3bf 8f6f 	isb	sy
 800a872:	f3bf 8f4f 	dsb	sy
 800a876:	60fb      	str	r3, [r7, #12]
}
 800a878:	bf00      	nop
 800a87a:	e7fe      	b.n	800a87a <pvPortMalloc+0x172>
	return pvReturn;
 800a87c:	69fb      	ldr	r3, [r7, #28]
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3728      	adds	r7, #40	; 0x28
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}
 800a886:	bf00      	nop
 800a888:	20002310 	.word	0x20002310
 800a88c:	20002324 	.word	0x20002324
 800a890:	20002314 	.word	0x20002314
 800a894:	20002308 	.word	0x20002308
 800a898:	20002318 	.word	0x20002318
 800a89c:	2000231c 	.word	0x2000231c

0800a8a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b086      	sub	sp, #24
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d04d      	beq.n	800a94e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a8b2:	2308      	movs	r3, #8
 800a8b4:	425b      	negs	r3, r3
 800a8b6:	697a      	ldr	r2, [r7, #20]
 800a8b8:	4413      	add	r3, r2
 800a8ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	685a      	ldr	r2, [r3, #4]
 800a8c4:	4b24      	ldr	r3, [pc, #144]	; (800a958 <vPortFree+0xb8>)
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	4013      	ands	r3, r2
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d10a      	bne.n	800a8e4 <vPortFree+0x44>
	__asm volatile
 800a8ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8d2:	f383 8811 	msr	BASEPRI, r3
 800a8d6:	f3bf 8f6f 	isb	sy
 800a8da:	f3bf 8f4f 	dsb	sy
 800a8de:	60fb      	str	r3, [r7, #12]
}
 800a8e0:	bf00      	nop
 800a8e2:	e7fe      	b.n	800a8e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d00a      	beq.n	800a902 <vPortFree+0x62>
	__asm volatile
 800a8ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8f0:	f383 8811 	msr	BASEPRI, r3
 800a8f4:	f3bf 8f6f 	isb	sy
 800a8f8:	f3bf 8f4f 	dsb	sy
 800a8fc:	60bb      	str	r3, [r7, #8]
}
 800a8fe:	bf00      	nop
 800a900:	e7fe      	b.n	800a900 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a902:	693b      	ldr	r3, [r7, #16]
 800a904:	685a      	ldr	r2, [r3, #4]
 800a906:	4b14      	ldr	r3, [pc, #80]	; (800a958 <vPortFree+0xb8>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	4013      	ands	r3, r2
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d01e      	beq.n	800a94e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a910:	693b      	ldr	r3, [r7, #16]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d11a      	bne.n	800a94e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	685a      	ldr	r2, [r3, #4]
 800a91c:	4b0e      	ldr	r3, [pc, #56]	; (800a958 <vPortFree+0xb8>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	43db      	mvns	r3, r3
 800a922:	401a      	ands	r2, r3
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a928:	f7fe fc88 	bl	800923c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	685a      	ldr	r2, [r3, #4]
 800a930:	4b0a      	ldr	r3, [pc, #40]	; (800a95c <vPortFree+0xbc>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4413      	add	r3, r2
 800a936:	4a09      	ldr	r2, [pc, #36]	; (800a95c <vPortFree+0xbc>)
 800a938:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a93a:	6938      	ldr	r0, [r7, #16]
 800a93c:	f000 f874 	bl	800aa28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a940:	4b07      	ldr	r3, [pc, #28]	; (800a960 <vPortFree+0xc0>)
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	3301      	adds	r3, #1
 800a946:	4a06      	ldr	r2, [pc, #24]	; (800a960 <vPortFree+0xc0>)
 800a948:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a94a:	f7fe fc85 	bl	8009258 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a94e:	bf00      	nop
 800a950:	3718      	adds	r7, #24
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}
 800a956:	bf00      	nop
 800a958:	20002324 	.word	0x20002324
 800a95c:	20002314 	.word	0x20002314
 800a960:	20002320 	.word	0x20002320

0800a964 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a964:	b480      	push	{r7}
 800a966:	b085      	sub	sp, #20
 800a968:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a96a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800a96e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a970:	4b27      	ldr	r3, [pc, #156]	; (800aa10 <prvHeapInit+0xac>)
 800a972:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	f003 0307 	and.w	r3, r3, #7
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d00c      	beq.n	800a998 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	3307      	adds	r3, #7
 800a982:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f023 0307 	bic.w	r3, r3, #7
 800a98a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a98c:	68ba      	ldr	r2, [r7, #8]
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	1ad3      	subs	r3, r2, r3
 800a992:	4a1f      	ldr	r2, [pc, #124]	; (800aa10 <prvHeapInit+0xac>)
 800a994:	4413      	add	r3, r2
 800a996:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a99c:	4a1d      	ldr	r2, [pc, #116]	; (800aa14 <prvHeapInit+0xb0>)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a9a2:	4b1c      	ldr	r3, [pc, #112]	; (800aa14 <prvHeapInit+0xb0>)
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	68ba      	ldr	r2, [r7, #8]
 800a9ac:	4413      	add	r3, r2
 800a9ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a9b0:	2208      	movs	r2, #8
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	1a9b      	subs	r3, r3, r2
 800a9b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	f023 0307 	bic.w	r3, r3, #7
 800a9be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	4a15      	ldr	r2, [pc, #84]	; (800aa18 <prvHeapInit+0xb4>)
 800a9c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a9c6:	4b14      	ldr	r3, [pc, #80]	; (800aa18 <prvHeapInit+0xb4>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a9ce:	4b12      	ldr	r3, [pc, #72]	; (800aa18 <prvHeapInit+0xb4>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	68fa      	ldr	r2, [r7, #12]
 800a9de:	1ad2      	subs	r2, r2, r3
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a9e4:	4b0c      	ldr	r3, [pc, #48]	; (800aa18 <prvHeapInit+0xb4>)
 800a9e6:	681a      	ldr	r2, [r3, #0]
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	685b      	ldr	r3, [r3, #4]
 800a9f0:	4a0a      	ldr	r2, [pc, #40]	; (800aa1c <prvHeapInit+0xb8>)
 800a9f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	685b      	ldr	r3, [r3, #4]
 800a9f8:	4a09      	ldr	r2, [pc, #36]	; (800aa20 <prvHeapInit+0xbc>)
 800a9fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a9fc:	4b09      	ldr	r3, [pc, #36]	; (800aa24 <prvHeapInit+0xc0>)
 800a9fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800aa02:	601a      	str	r2, [r3, #0]
}
 800aa04:	bf00      	nop
 800aa06:	3714      	adds	r7, #20
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0e:	4770      	bx	lr
 800aa10:	20001750 	.word	0x20001750
 800aa14:	20002308 	.word	0x20002308
 800aa18:	20002310 	.word	0x20002310
 800aa1c:	20002318 	.word	0x20002318
 800aa20:	20002314 	.word	0x20002314
 800aa24:	20002324 	.word	0x20002324

0800aa28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b085      	sub	sp, #20
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aa30:	4b28      	ldr	r3, [pc, #160]	; (800aad4 <prvInsertBlockIntoFreeList+0xac>)
 800aa32:	60fb      	str	r3, [r7, #12]
 800aa34:	e002      	b.n	800aa3c <prvInsertBlockIntoFreeList+0x14>
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	60fb      	str	r3, [r7, #12]
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	687a      	ldr	r2, [r7, #4]
 800aa42:	429a      	cmp	r2, r3
 800aa44:	d8f7      	bhi.n	800aa36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	685b      	ldr	r3, [r3, #4]
 800aa4e:	68ba      	ldr	r2, [r7, #8]
 800aa50:	4413      	add	r3, r2
 800aa52:	687a      	ldr	r2, [r7, #4]
 800aa54:	429a      	cmp	r2, r3
 800aa56:	d108      	bne.n	800aa6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	685a      	ldr	r2, [r3, #4]
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	685b      	ldr	r3, [r3, #4]
 800aa60:	441a      	add	r2, r3
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	685b      	ldr	r3, [r3, #4]
 800aa72:	68ba      	ldr	r2, [r7, #8]
 800aa74:	441a      	add	r2, r3
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d118      	bne.n	800aab0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	681a      	ldr	r2, [r3, #0]
 800aa82:	4b15      	ldr	r3, [pc, #84]	; (800aad8 <prvInsertBlockIntoFreeList+0xb0>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d00d      	beq.n	800aaa6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	685a      	ldr	r2, [r3, #4]
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	685b      	ldr	r3, [r3, #4]
 800aa94:	441a      	add	r2, r3
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	681a      	ldr	r2, [r3, #0]
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	601a      	str	r2, [r3, #0]
 800aaa4:	e008      	b.n	800aab8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aaa6:	4b0c      	ldr	r3, [pc, #48]	; (800aad8 <prvInsertBlockIntoFreeList+0xb0>)
 800aaa8:	681a      	ldr	r2, [r3, #0]
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	601a      	str	r2, [r3, #0]
 800aaae:	e003      	b.n	800aab8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681a      	ldr	r2, [r3, #0]
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aab8:	68fa      	ldr	r2, [r7, #12]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	429a      	cmp	r2, r3
 800aabe:	d002      	beq.n	800aac6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	687a      	ldr	r2, [r7, #4]
 800aac4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aac6:	bf00      	nop
 800aac8:	3714      	adds	r7, #20
 800aaca:	46bd      	mov	sp, r7
 800aacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad0:	4770      	bx	lr
 800aad2:	bf00      	nop
 800aad4:	20002308 	.word	0x20002308
 800aad8:	20002310 	.word	0x20002310

0800aadc <__errno>:
 800aadc:	4b01      	ldr	r3, [pc, #4]	; (800aae4 <__errno+0x8>)
 800aade:	6818      	ldr	r0, [r3, #0]
 800aae0:	4770      	bx	lr
 800aae2:	bf00      	nop
 800aae4:	20000010 	.word	0x20000010

0800aae8 <std>:
 800aae8:	2300      	movs	r3, #0
 800aaea:	b510      	push	{r4, lr}
 800aaec:	4604      	mov	r4, r0
 800aaee:	e9c0 3300 	strd	r3, r3, [r0]
 800aaf2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aaf6:	6083      	str	r3, [r0, #8]
 800aaf8:	8181      	strh	r1, [r0, #12]
 800aafa:	6643      	str	r3, [r0, #100]	; 0x64
 800aafc:	81c2      	strh	r2, [r0, #14]
 800aafe:	6183      	str	r3, [r0, #24]
 800ab00:	4619      	mov	r1, r3
 800ab02:	2208      	movs	r2, #8
 800ab04:	305c      	adds	r0, #92	; 0x5c
 800ab06:	f000 f91a 	bl	800ad3e <memset>
 800ab0a:	4b05      	ldr	r3, [pc, #20]	; (800ab20 <std+0x38>)
 800ab0c:	6263      	str	r3, [r4, #36]	; 0x24
 800ab0e:	4b05      	ldr	r3, [pc, #20]	; (800ab24 <std+0x3c>)
 800ab10:	62a3      	str	r3, [r4, #40]	; 0x28
 800ab12:	4b05      	ldr	r3, [pc, #20]	; (800ab28 <std+0x40>)
 800ab14:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ab16:	4b05      	ldr	r3, [pc, #20]	; (800ab2c <std+0x44>)
 800ab18:	6224      	str	r4, [r4, #32]
 800ab1a:	6323      	str	r3, [r4, #48]	; 0x30
 800ab1c:	bd10      	pop	{r4, pc}
 800ab1e:	bf00      	nop
 800ab20:	0800b881 	.word	0x0800b881
 800ab24:	0800b8a3 	.word	0x0800b8a3
 800ab28:	0800b8db 	.word	0x0800b8db
 800ab2c:	0800b8ff 	.word	0x0800b8ff

0800ab30 <_cleanup_r>:
 800ab30:	4901      	ldr	r1, [pc, #4]	; (800ab38 <_cleanup_r+0x8>)
 800ab32:	f000 b8af 	b.w	800ac94 <_fwalk_reent>
 800ab36:	bf00      	nop
 800ab38:	0800c751 	.word	0x0800c751

0800ab3c <__sfmoreglue>:
 800ab3c:	b570      	push	{r4, r5, r6, lr}
 800ab3e:	2268      	movs	r2, #104	; 0x68
 800ab40:	1e4d      	subs	r5, r1, #1
 800ab42:	4355      	muls	r5, r2
 800ab44:	460e      	mov	r6, r1
 800ab46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ab4a:	f000 f921 	bl	800ad90 <_malloc_r>
 800ab4e:	4604      	mov	r4, r0
 800ab50:	b140      	cbz	r0, 800ab64 <__sfmoreglue+0x28>
 800ab52:	2100      	movs	r1, #0
 800ab54:	e9c0 1600 	strd	r1, r6, [r0]
 800ab58:	300c      	adds	r0, #12
 800ab5a:	60a0      	str	r0, [r4, #8]
 800ab5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ab60:	f000 f8ed 	bl	800ad3e <memset>
 800ab64:	4620      	mov	r0, r4
 800ab66:	bd70      	pop	{r4, r5, r6, pc}

0800ab68 <__sfp_lock_acquire>:
 800ab68:	4801      	ldr	r0, [pc, #4]	; (800ab70 <__sfp_lock_acquire+0x8>)
 800ab6a:	f000 b8d8 	b.w	800ad1e <__retarget_lock_acquire_recursive>
 800ab6e:	bf00      	nop
 800ab70:	20002329 	.word	0x20002329

0800ab74 <__sfp_lock_release>:
 800ab74:	4801      	ldr	r0, [pc, #4]	; (800ab7c <__sfp_lock_release+0x8>)
 800ab76:	f000 b8d3 	b.w	800ad20 <__retarget_lock_release_recursive>
 800ab7a:	bf00      	nop
 800ab7c:	20002329 	.word	0x20002329

0800ab80 <__sinit_lock_acquire>:
 800ab80:	4801      	ldr	r0, [pc, #4]	; (800ab88 <__sinit_lock_acquire+0x8>)
 800ab82:	f000 b8cc 	b.w	800ad1e <__retarget_lock_acquire_recursive>
 800ab86:	bf00      	nop
 800ab88:	2000232a 	.word	0x2000232a

0800ab8c <__sinit_lock_release>:
 800ab8c:	4801      	ldr	r0, [pc, #4]	; (800ab94 <__sinit_lock_release+0x8>)
 800ab8e:	f000 b8c7 	b.w	800ad20 <__retarget_lock_release_recursive>
 800ab92:	bf00      	nop
 800ab94:	2000232a 	.word	0x2000232a

0800ab98 <__sinit>:
 800ab98:	b510      	push	{r4, lr}
 800ab9a:	4604      	mov	r4, r0
 800ab9c:	f7ff fff0 	bl	800ab80 <__sinit_lock_acquire>
 800aba0:	69a3      	ldr	r3, [r4, #24]
 800aba2:	b11b      	cbz	r3, 800abac <__sinit+0x14>
 800aba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aba8:	f7ff bff0 	b.w	800ab8c <__sinit_lock_release>
 800abac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800abb0:	6523      	str	r3, [r4, #80]	; 0x50
 800abb2:	4b13      	ldr	r3, [pc, #76]	; (800ac00 <__sinit+0x68>)
 800abb4:	4a13      	ldr	r2, [pc, #76]	; (800ac04 <__sinit+0x6c>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	62a2      	str	r2, [r4, #40]	; 0x28
 800abba:	42a3      	cmp	r3, r4
 800abbc:	bf04      	itt	eq
 800abbe:	2301      	moveq	r3, #1
 800abc0:	61a3      	streq	r3, [r4, #24]
 800abc2:	4620      	mov	r0, r4
 800abc4:	f000 f820 	bl	800ac08 <__sfp>
 800abc8:	6060      	str	r0, [r4, #4]
 800abca:	4620      	mov	r0, r4
 800abcc:	f000 f81c 	bl	800ac08 <__sfp>
 800abd0:	60a0      	str	r0, [r4, #8]
 800abd2:	4620      	mov	r0, r4
 800abd4:	f000 f818 	bl	800ac08 <__sfp>
 800abd8:	2200      	movs	r2, #0
 800abda:	60e0      	str	r0, [r4, #12]
 800abdc:	2104      	movs	r1, #4
 800abde:	6860      	ldr	r0, [r4, #4]
 800abe0:	f7ff ff82 	bl	800aae8 <std>
 800abe4:	68a0      	ldr	r0, [r4, #8]
 800abe6:	2201      	movs	r2, #1
 800abe8:	2109      	movs	r1, #9
 800abea:	f7ff ff7d 	bl	800aae8 <std>
 800abee:	68e0      	ldr	r0, [r4, #12]
 800abf0:	2202      	movs	r2, #2
 800abf2:	2112      	movs	r1, #18
 800abf4:	f7ff ff78 	bl	800aae8 <std>
 800abf8:	2301      	movs	r3, #1
 800abfa:	61a3      	str	r3, [r4, #24]
 800abfc:	e7d2      	b.n	800aba4 <__sinit+0xc>
 800abfe:	bf00      	nop
 800ac00:	0800ed94 	.word	0x0800ed94
 800ac04:	0800ab31 	.word	0x0800ab31

0800ac08 <__sfp>:
 800ac08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac0a:	4607      	mov	r7, r0
 800ac0c:	f7ff ffac 	bl	800ab68 <__sfp_lock_acquire>
 800ac10:	4b1e      	ldr	r3, [pc, #120]	; (800ac8c <__sfp+0x84>)
 800ac12:	681e      	ldr	r6, [r3, #0]
 800ac14:	69b3      	ldr	r3, [r6, #24]
 800ac16:	b913      	cbnz	r3, 800ac1e <__sfp+0x16>
 800ac18:	4630      	mov	r0, r6
 800ac1a:	f7ff ffbd 	bl	800ab98 <__sinit>
 800ac1e:	3648      	adds	r6, #72	; 0x48
 800ac20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ac24:	3b01      	subs	r3, #1
 800ac26:	d503      	bpl.n	800ac30 <__sfp+0x28>
 800ac28:	6833      	ldr	r3, [r6, #0]
 800ac2a:	b30b      	cbz	r3, 800ac70 <__sfp+0x68>
 800ac2c:	6836      	ldr	r6, [r6, #0]
 800ac2e:	e7f7      	b.n	800ac20 <__sfp+0x18>
 800ac30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ac34:	b9d5      	cbnz	r5, 800ac6c <__sfp+0x64>
 800ac36:	4b16      	ldr	r3, [pc, #88]	; (800ac90 <__sfp+0x88>)
 800ac38:	60e3      	str	r3, [r4, #12]
 800ac3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ac3e:	6665      	str	r5, [r4, #100]	; 0x64
 800ac40:	f000 f86c 	bl	800ad1c <__retarget_lock_init_recursive>
 800ac44:	f7ff ff96 	bl	800ab74 <__sfp_lock_release>
 800ac48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ac4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ac50:	6025      	str	r5, [r4, #0]
 800ac52:	61a5      	str	r5, [r4, #24]
 800ac54:	2208      	movs	r2, #8
 800ac56:	4629      	mov	r1, r5
 800ac58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ac5c:	f000 f86f 	bl	800ad3e <memset>
 800ac60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ac64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ac68:	4620      	mov	r0, r4
 800ac6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac6c:	3468      	adds	r4, #104	; 0x68
 800ac6e:	e7d9      	b.n	800ac24 <__sfp+0x1c>
 800ac70:	2104      	movs	r1, #4
 800ac72:	4638      	mov	r0, r7
 800ac74:	f7ff ff62 	bl	800ab3c <__sfmoreglue>
 800ac78:	4604      	mov	r4, r0
 800ac7a:	6030      	str	r0, [r6, #0]
 800ac7c:	2800      	cmp	r0, #0
 800ac7e:	d1d5      	bne.n	800ac2c <__sfp+0x24>
 800ac80:	f7ff ff78 	bl	800ab74 <__sfp_lock_release>
 800ac84:	230c      	movs	r3, #12
 800ac86:	603b      	str	r3, [r7, #0]
 800ac88:	e7ee      	b.n	800ac68 <__sfp+0x60>
 800ac8a:	bf00      	nop
 800ac8c:	0800ed94 	.word	0x0800ed94
 800ac90:	ffff0001 	.word	0xffff0001

0800ac94 <_fwalk_reent>:
 800ac94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac98:	4606      	mov	r6, r0
 800ac9a:	4688      	mov	r8, r1
 800ac9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800aca0:	2700      	movs	r7, #0
 800aca2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aca6:	f1b9 0901 	subs.w	r9, r9, #1
 800acaa:	d505      	bpl.n	800acb8 <_fwalk_reent+0x24>
 800acac:	6824      	ldr	r4, [r4, #0]
 800acae:	2c00      	cmp	r4, #0
 800acb0:	d1f7      	bne.n	800aca2 <_fwalk_reent+0xe>
 800acb2:	4638      	mov	r0, r7
 800acb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acb8:	89ab      	ldrh	r3, [r5, #12]
 800acba:	2b01      	cmp	r3, #1
 800acbc:	d907      	bls.n	800acce <_fwalk_reent+0x3a>
 800acbe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800acc2:	3301      	adds	r3, #1
 800acc4:	d003      	beq.n	800acce <_fwalk_reent+0x3a>
 800acc6:	4629      	mov	r1, r5
 800acc8:	4630      	mov	r0, r6
 800acca:	47c0      	blx	r8
 800accc:	4307      	orrs	r7, r0
 800acce:	3568      	adds	r5, #104	; 0x68
 800acd0:	e7e9      	b.n	800aca6 <_fwalk_reent+0x12>
	...

0800acd4 <__libc_init_array>:
 800acd4:	b570      	push	{r4, r5, r6, lr}
 800acd6:	4d0d      	ldr	r5, [pc, #52]	; (800ad0c <__libc_init_array+0x38>)
 800acd8:	4c0d      	ldr	r4, [pc, #52]	; (800ad10 <__libc_init_array+0x3c>)
 800acda:	1b64      	subs	r4, r4, r5
 800acdc:	10a4      	asrs	r4, r4, #2
 800acde:	2600      	movs	r6, #0
 800ace0:	42a6      	cmp	r6, r4
 800ace2:	d109      	bne.n	800acf8 <__libc_init_array+0x24>
 800ace4:	4d0b      	ldr	r5, [pc, #44]	; (800ad14 <__libc_init_array+0x40>)
 800ace6:	4c0c      	ldr	r4, [pc, #48]	; (800ad18 <__libc_init_array+0x44>)
 800ace8:	f003 ff98 	bl	800ec1c <_init>
 800acec:	1b64      	subs	r4, r4, r5
 800acee:	10a4      	asrs	r4, r4, #2
 800acf0:	2600      	movs	r6, #0
 800acf2:	42a6      	cmp	r6, r4
 800acf4:	d105      	bne.n	800ad02 <__libc_init_array+0x2e>
 800acf6:	bd70      	pop	{r4, r5, r6, pc}
 800acf8:	f855 3b04 	ldr.w	r3, [r5], #4
 800acfc:	4798      	blx	r3
 800acfe:	3601      	adds	r6, #1
 800ad00:	e7ee      	b.n	800ace0 <__libc_init_array+0xc>
 800ad02:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad06:	4798      	blx	r3
 800ad08:	3601      	adds	r6, #1
 800ad0a:	e7f2      	b.n	800acf2 <__libc_init_array+0x1e>
 800ad0c:	0800f148 	.word	0x0800f148
 800ad10:	0800f148 	.word	0x0800f148
 800ad14:	0800f148 	.word	0x0800f148
 800ad18:	0800f14c 	.word	0x0800f14c

0800ad1c <__retarget_lock_init_recursive>:
 800ad1c:	4770      	bx	lr

0800ad1e <__retarget_lock_acquire_recursive>:
 800ad1e:	4770      	bx	lr

0800ad20 <__retarget_lock_release_recursive>:
 800ad20:	4770      	bx	lr

0800ad22 <memcpy>:
 800ad22:	440a      	add	r2, r1
 800ad24:	4291      	cmp	r1, r2
 800ad26:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad2a:	d100      	bne.n	800ad2e <memcpy+0xc>
 800ad2c:	4770      	bx	lr
 800ad2e:	b510      	push	{r4, lr}
 800ad30:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad34:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad38:	4291      	cmp	r1, r2
 800ad3a:	d1f9      	bne.n	800ad30 <memcpy+0xe>
 800ad3c:	bd10      	pop	{r4, pc}

0800ad3e <memset>:
 800ad3e:	4402      	add	r2, r0
 800ad40:	4603      	mov	r3, r0
 800ad42:	4293      	cmp	r3, r2
 800ad44:	d100      	bne.n	800ad48 <memset+0xa>
 800ad46:	4770      	bx	lr
 800ad48:	f803 1b01 	strb.w	r1, [r3], #1
 800ad4c:	e7f9      	b.n	800ad42 <memset+0x4>
	...

0800ad50 <sbrk_aligned>:
 800ad50:	b570      	push	{r4, r5, r6, lr}
 800ad52:	4e0e      	ldr	r6, [pc, #56]	; (800ad8c <sbrk_aligned+0x3c>)
 800ad54:	460c      	mov	r4, r1
 800ad56:	6831      	ldr	r1, [r6, #0]
 800ad58:	4605      	mov	r5, r0
 800ad5a:	b911      	cbnz	r1, 800ad62 <sbrk_aligned+0x12>
 800ad5c:	f000 fd60 	bl	800b820 <_sbrk_r>
 800ad60:	6030      	str	r0, [r6, #0]
 800ad62:	4621      	mov	r1, r4
 800ad64:	4628      	mov	r0, r5
 800ad66:	f000 fd5b 	bl	800b820 <_sbrk_r>
 800ad6a:	1c43      	adds	r3, r0, #1
 800ad6c:	d00a      	beq.n	800ad84 <sbrk_aligned+0x34>
 800ad6e:	1cc4      	adds	r4, r0, #3
 800ad70:	f024 0403 	bic.w	r4, r4, #3
 800ad74:	42a0      	cmp	r0, r4
 800ad76:	d007      	beq.n	800ad88 <sbrk_aligned+0x38>
 800ad78:	1a21      	subs	r1, r4, r0
 800ad7a:	4628      	mov	r0, r5
 800ad7c:	f000 fd50 	bl	800b820 <_sbrk_r>
 800ad80:	3001      	adds	r0, #1
 800ad82:	d101      	bne.n	800ad88 <sbrk_aligned+0x38>
 800ad84:	f04f 34ff 	mov.w	r4, #4294967295
 800ad88:	4620      	mov	r0, r4
 800ad8a:	bd70      	pop	{r4, r5, r6, pc}
 800ad8c:	20002330 	.word	0x20002330

0800ad90 <_malloc_r>:
 800ad90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad94:	1ccd      	adds	r5, r1, #3
 800ad96:	f025 0503 	bic.w	r5, r5, #3
 800ad9a:	3508      	adds	r5, #8
 800ad9c:	2d0c      	cmp	r5, #12
 800ad9e:	bf38      	it	cc
 800ada0:	250c      	movcc	r5, #12
 800ada2:	2d00      	cmp	r5, #0
 800ada4:	4607      	mov	r7, r0
 800ada6:	db01      	blt.n	800adac <_malloc_r+0x1c>
 800ada8:	42a9      	cmp	r1, r5
 800adaa:	d905      	bls.n	800adb8 <_malloc_r+0x28>
 800adac:	230c      	movs	r3, #12
 800adae:	603b      	str	r3, [r7, #0]
 800adb0:	2600      	movs	r6, #0
 800adb2:	4630      	mov	r0, r6
 800adb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adb8:	4e2e      	ldr	r6, [pc, #184]	; (800ae74 <_malloc_r+0xe4>)
 800adba:	f001 fd23 	bl	800c804 <__malloc_lock>
 800adbe:	6833      	ldr	r3, [r6, #0]
 800adc0:	461c      	mov	r4, r3
 800adc2:	bb34      	cbnz	r4, 800ae12 <_malloc_r+0x82>
 800adc4:	4629      	mov	r1, r5
 800adc6:	4638      	mov	r0, r7
 800adc8:	f7ff ffc2 	bl	800ad50 <sbrk_aligned>
 800adcc:	1c43      	adds	r3, r0, #1
 800adce:	4604      	mov	r4, r0
 800add0:	d14d      	bne.n	800ae6e <_malloc_r+0xde>
 800add2:	6834      	ldr	r4, [r6, #0]
 800add4:	4626      	mov	r6, r4
 800add6:	2e00      	cmp	r6, #0
 800add8:	d140      	bne.n	800ae5c <_malloc_r+0xcc>
 800adda:	6823      	ldr	r3, [r4, #0]
 800addc:	4631      	mov	r1, r6
 800adde:	4638      	mov	r0, r7
 800ade0:	eb04 0803 	add.w	r8, r4, r3
 800ade4:	f000 fd1c 	bl	800b820 <_sbrk_r>
 800ade8:	4580      	cmp	r8, r0
 800adea:	d13a      	bne.n	800ae62 <_malloc_r+0xd2>
 800adec:	6821      	ldr	r1, [r4, #0]
 800adee:	3503      	adds	r5, #3
 800adf0:	1a6d      	subs	r5, r5, r1
 800adf2:	f025 0503 	bic.w	r5, r5, #3
 800adf6:	3508      	adds	r5, #8
 800adf8:	2d0c      	cmp	r5, #12
 800adfa:	bf38      	it	cc
 800adfc:	250c      	movcc	r5, #12
 800adfe:	4629      	mov	r1, r5
 800ae00:	4638      	mov	r0, r7
 800ae02:	f7ff ffa5 	bl	800ad50 <sbrk_aligned>
 800ae06:	3001      	adds	r0, #1
 800ae08:	d02b      	beq.n	800ae62 <_malloc_r+0xd2>
 800ae0a:	6823      	ldr	r3, [r4, #0]
 800ae0c:	442b      	add	r3, r5
 800ae0e:	6023      	str	r3, [r4, #0]
 800ae10:	e00e      	b.n	800ae30 <_malloc_r+0xa0>
 800ae12:	6822      	ldr	r2, [r4, #0]
 800ae14:	1b52      	subs	r2, r2, r5
 800ae16:	d41e      	bmi.n	800ae56 <_malloc_r+0xc6>
 800ae18:	2a0b      	cmp	r2, #11
 800ae1a:	d916      	bls.n	800ae4a <_malloc_r+0xba>
 800ae1c:	1961      	adds	r1, r4, r5
 800ae1e:	42a3      	cmp	r3, r4
 800ae20:	6025      	str	r5, [r4, #0]
 800ae22:	bf18      	it	ne
 800ae24:	6059      	strne	r1, [r3, #4]
 800ae26:	6863      	ldr	r3, [r4, #4]
 800ae28:	bf08      	it	eq
 800ae2a:	6031      	streq	r1, [r6, #0]
 800ae2c:	5162      	str	r2, [r4, r5]
 800ae2e:	604b      	str	r3, [r1, #4]
 800ae30:	4638      	mov	r0, r7
 800ae32:	f104 060b 	add.w	r6, r4, #11
 800ae36:	f001 fceb 	bl	800c810 <__malloc_unlock>
 800ae3a:	f026 0607 	bic.w	r6, r6, #7
 800ae3e:	1d23      	adds	r3, r4, #4
 800ae40:	1af2      	subs	r2, r6, r3
 800ae42:	d0b6      	beq.n	800adb2 <_malloc_r+0x22>
 800ae44:	1b9b      	subs	r3, r3, r6
 800ae46:	50a3      	str	r3, [r4, r2]
 800ae48:	e7b3      	b.n	800adb2 <_malloc_r+0x22>
 800ae4a:	6862      	ldr	r2, [r4, #4]
 800ae4c:	42a3      	cmp	r3, r4
 800ae4e:	bf0c      	ite	eq
 800ae50:	6032      	streq	r2, [r6, #0]
 800ae52:	605a      	strne	r2, [r3, #4]
 800ae54:	e7ec      	b.n	800ae30 <_malloc_r+0xa0>
 800ae56:	4623      	mov	r3, r4
 800ae58:	6864      	ldr	r4, [r4, #4]
 800ae5a:	e7b2      	b.n	800adc2 <_malloc_r+0x32>
 800ae5c:	4634      	mov	r4, r6
 800ae5e:	6876      	ldr	r6, [r6, #4]
 800ae60:	e7b9      	b.n	800add6 <_malloc_r+0x46>
 800ae62:	230c      	movs	r3, #12
 800ae64:	603b      	str	r3, [r7, #0]
 800ae66:	4638      	mov	r0, r7
 800ae68:	f001 fcd2 	bl	800c810 <__malloc_unlock>
 800ae6c:	e7a1      	b.n	800adb2 <_malloc_r+0x22>
 800ae6e:	6025      	str	r5, [r4, #0]
 800ae70:	e7de      	b.n	800ae30 <_malloc_r+0xa0>
 800ae72:	bf00      	nop
 800ae74:	2000232c 	.word	0x2000232c

0800ae78 <__cvt>:
 800ae78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae7c:	ec55 4b10 	vmov	r4, r5, d0
 800ae80:	2d00      	cmp	r5, #0
 800ae82:	460e      	mov	r6, r1
 800ae84:	4619      	mov	r1, r3
 800ae86:	462b      	mov	r3, r5
 800ae88:	bfbb      	ittet	lt
 800ae8a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ae8e:	461d      	movlt	r5, r3
 800ae90:	2300      	movge	r3, #0
 800ae92:	232d      	movlt	r3, #45	; 0x2d
 800ae94:	700b      	strb	r3, [r1, #0]
 800ae96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae98:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ae9c:	4691      	mov	r9, r2
 800ae9e:	f023 0820 	bic.w	r8, r3, #32
 800aea2:	bfbc      	itt	lt
 800aea4:	4622      	movlt	r2, r4
 800aea6:	4614      	movlt	r4, r2
 800aea8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aeac:	d005      	beq.n	800aeba <__cvt+0x42>
 800aeae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800aeb2:	d100      	bne.n	800aeb6 <__cvt+0x3e>
 800aeb4:	3601      	adds	r6, #1
 800aeb6:	2102      	movs	r1, #2
 800aeb8:	e000      	b.n	800aebc <__cvt+0x44>
 800aeba:	2103      	movs	r1, #3
 800aebc:	ab03      	add	r3, sp, #12
 800aebe:	9301      	str	r3, [sp, #4]
 800aec0:	ab02      	add	r3, sp, #8
 800aec2:	9300      	str	r3, [sp, #0]
 800aec4:	ec45 4b10 	vmov	d0, r4, r5
 800aec8:	4653      	mov	r3, sl
 800aeca:	4632      	mov	r2, r6
 800aecc:	f000 fdcc 	bl	800ba68 <_dtoa_r>
 800aed0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800aed4:	4607      	mov	r7, r0
 800aed6:	d102      	bne.n	800aede <__cvt+0x66>
 800aed8:	f019 0f01 	tst.w	r9, #1
 800aedc:	d022      	beq.n	800af24 <__cvt+0xac>
 800aede:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aee2:	eb07 0906 	add.w	r9, r7, r6
 800aee6:	d110      	bne.n	800af0a <__cvt+0x92>
 800aee8:	783b      	ldrb	r3, [r7, #0]
 800aeea:	2b30      	cmp	r3, #48	; 0x30
 800aeec:	d10a      	bne.n	800af04 <__cvt+0x8c>
 800aeee:	2200      	movs	r2, #0
 800aef0:	2300      	movs	r3, #0
 800aef2:	4620      	mov	r0, r4
 800aef4:	4629      	mov	r1, r5
 800aef6:	f7f5 fdff 	bl	8000af8 <__aeabi_dcmpeq>
 800aefa:	b918      	cbnz	r0, 800af04 <__cvt+0x8c>
 800aefc:	f1c6 0601 	rsb	r6, r6, #1
 800af00:	f8ca 6000 	str.w	r6, [sl]
 800af04:	f8da 3000 	ldr.w	r3, [sl]
 800af08:	4499      	add	r9, r3
 800af0a:	2200      	movs	r2, #0
 800af0c:	2300      	movs	r3, #0
 800af0e:	4620      	mov	r0, r4
 800af10:	4629      	mov	r1, r5
 800af12:	f7f5 fdf1 	bl	8000af8 <__aeabi_dcmpeq>
 800af16:	b108      	cbz	r0, 800af1c <__cvt+0xa4>
 800af18:	f8cd 900c 	str.w	r9, [sp, #12]
 800af1c:	2230      	movs	r2, #48	; 0x30
 800af1e:	9b03      	ldr	r3, [sp, #12]
 800af20:	454b      	cmp	r3, r9
 800af22:	d307      	bcc.n	800af34 <__cvt+0xbc>
 800af24:	9b03      	ldr	r3, [sp, #12]
 800af26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af28:	1bdb      	subs	r3, r3, r7
 800af2a:	4638      	mov	r0, r7
 800af2c:	6013      	str	r3, [r2, #0]
 800af2e:	b004      	add	sp, #16
 800af30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af34:	1c59      	adds	r1, r3, #1
 800af36:	9103      	str	r1, [sp, #12]
 800af38:	701a      	strb	r2, [r3, #0]
 800af3a:	e7f0      	b.n	800af1e <__cvt+0xa6>

0800af3c <__exponent>:
 800af3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af3e:	4603      	mov	r3, r0
 800af40:	2900      	cmp	r1, #0
 800af42:	bfb8      	it	lt
 800af44:	4249      	neglt	r1, r1
 800af46:	f803 2b02 	strb.w	r2, [r3], #2
 800af4a:	bfb4      	ite	lt
 800af4c:	222d      	movlt	r2, #45	; 0x2d
 800af4e:	222b      	movge	r2, #43	; 0x2b
 800af50:	2909      	cmp	r1, #9
 800af52:	7042      	strb	r2, [r0, #1]
 800af54:	dd2a      	ble.n	800afac <__exponent+0x70>
 800af56:	f10d 0407 	add.w	r4, sp, #7
 800af5a:	46a4      	mov	ip, r4
 800af5c:	270a      	movs	r7, #10
 800af5e:	46a6      	mov	lr, r4
 800af60:	460a      	mov	r2, r1
 800af62:	fb91 f6f7 	sdiv	r6, r1, r7
 800af66:	fb07 1516 	mls	r5, r7, r6, r1
 800af6a:	3530      	adds	r5, #48	; 0x30
 800af6c:	2a63      	cmp	r2, #99	; 0x63
 800af6e:	f104 34ff 	add.w	r4, r4, #4294967295
 800af72:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800af76:	4631      	mov	r1, r6
 800af78:	dcf1      	bgt.n	800af5e <__exponent+0x22>
 800af7a:	3130      	adds	r1, #48	; 0x30
 800af7c:	f1ae 0502 	sub.w	r5, lr, #2
 800af80:	f804 1c01 	strb.w	r1, [r4, #-1]
 800af84:	1c44      	adds	r4, r0, #1
 800af86:	4629      	mov	r1, r5
 800af88:	4561      	cmp	r1, ip
 800af8a:	d30a      	bcc.n	800afa2 <__exponent+0x66>
 800af8c:	f10d 0209 	add.w	r2, sp, #9
 800af90:	eba2 020e 	sub.w	r2, r2, lr
 800af94:	4565      	cmp	r5, ip
 800af96:	bf88      	it	hi
 800af98:	2200      	movhi	r2, #0
 800af9a:	4413      	add	r3, r2
 800af9c:	1a18      	subs	r0, r3, r0
 800af9e:	b003      	add	sp, #12
 800afa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afa2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800afa6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800afaa:	e7ed      	b.n	800af88 <__exponent+0x4c>
 800afac:	2330      	movs	r3, #48	; 0x30
 800afae:	3130      	adds	r1, #48	; 0x30
 800afb0:	7083      	strb	r3, [r0, #2]
 800afb2:	70c1      	strb	r1, [r0, #3]
 800afb4:	1d03      	adds	r3, r0, #4
 800afb6:	e7f1      	b.n	800af9c <__exponent+0x60>

0800afb8 <_printf_float>:
 800afb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afbc:	ed2d 8b02 	vpush	{d8}
 800afc0:	b08d      	sub	sp, #52	; 0x34
 800afc2:	460c      	mov	r4, r1
 800afc4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800afc8:	4616      	mov	r6, r2
 800afca:	461f      	mov	r7, r3
 800afcc:	4605      	mov	r5, r0
 800afce:	f001 fbfb 	bl	800c7c8 <_localeconv_r>
 800afd2:	f8d0 a000 	ldr.w	sl, [r0]
 800afd6:	4650      	mov	r0, sl
 800afd8:	f7f5 f912 	bl	8000200 <strlen>
 800afdc:	2300      	movs	r3, #0
 800afde:	930a      	str	r3, [sp, #40]	; 0x28
 800afe0:	6823      	ldr	r3, [r4, #0]
 800afe2:	9305      	str	r3, [sp, #20]
 800afe4:	f8d8 3000 	ldr.w	r3, [r8]
 800afe8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800afec:	3307      	adds	r3, #7
 800afee:	f023 0307 	bic.w	r3, r3, #7
 800aff2:	f103 0208 	add.w	r2, r3, #8
 800aff6:	f8c8 2000 	str.w	r2, [r8]
 800affa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800affe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b002:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b006:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b00a:	9307      	str	r3, [sp, #28]
 800b00c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b010:	ee08 0a10 	vmov	s16, r0
 800b014:	4b9f      	ldr	r3, [pc, #636]	; (800b294 <_printf_float+0x2dc>)
 800b016:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b01a:	f04f 32ff 	mov.w	r2, #4294967295
 800b01e:	f7f5 fd9d 	bl	8000b5c <__aeabi_dcmpun>
 800b022:	bb88      	cbnz	r0, 800b088 <_printf_float+0xd0>
 800b024:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b028:	4b9a      	ldr	r3, [pc, #616]	; (800b294 <_printf_float+0x2dc>)
 800b02a:	f04f 32ff 	mov.w	r2, #4294967295
 800b02e:	f7f5 fd77 	bl	8000b20 <__aeabi_dcmple>
 800b032:	bb48      	cbnz	r0, 800b088 <_printf_float+0xd0>
 800b034:	2200      	movs	r2, #0
 800b036:	2300      	movs	r3, #0
 800b038:	4640      	mov	r0, r8
 800b03a:	4649      	mov	r1, r9
 800b03c:	f7f5 fd66 	bl	8000b0c <__aeabi_dcmplt>
 800b040:	b110      	cbz	r0, 800b048 <_printf_float+0x90>
 800b042:	232d      	movs	r3, #45	; 0x2d
 800b044:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b048:	4b93      	ldr	r3, [pc, #588]	; (800b298 <_printf_float+0x2e0>)
 800b04a:	4894      	ldr	r0, [pc, #592]	; (800b29c <_printf_float+0x2e4>)
 800b04c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b050:	bf94      	ite	ls
 800b052:	4698      	movls	r8, r3
 800b054:	4680      	movhi	r8, r0
 800b056:	2303      	movs	r3, #3
 800b058:	6123      	str	r3, [r4, #16]
 800b05a:	9b05      	ldr	r3, [sp, #20]
 800b05c:	f023 0204 	bic.w	r2, r3, #4
 800b060:	6022      	str	r2, [r4, #0]
 800b062:	f04f 0900 	mov.w	r9, #0
 800b066:	9700      	str	r7, [sp, #0]
 800b068:	4633      	mov	r3, r6
 800b06a:	aa0b      	add	r2, sp, #44	; 0x2c
 800b06c:	4621      	mov	r1, r4
 800b06e:	4628      	mov	r0, r5
 800b070:	f000 f9d8 	bl	800b424 <_printf_common>
 800b074:	3001      	adds	r0, #1
 800b076:	f040 8090 	bne.w	800b19a <_printf_float+0x1e2>
 800b07a:	f04f 30ff 	mov.w	r0, #4294967295
 800b07e:	b00d      	add	sp, #52	; 0x34
 800b080:	ecbd 8b02 	vpop	{d8}
 800b084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b088:	4642      	mov	r2, r8
 800b08a:	464b      	mov	r3, r9
 800b08c:	4640      	mov	r0, r8
 800b08e:	4649      	mov	r1, r9
 800b090:	f7f5 fd64 	bl	8000b5c <__aeabi_dcmpun>
 800b094:	b140      	cbz	r0, 800b0a8 <_printf_float+0xf0>
 800b096:	464b      	mov	r3, r9
 800b098:	2b00      	cmp	r3, #0
 800b09a:	bfbc      	itt	lt
 800b09c:	232d      	movlt	r3, #45	; 0x2d
 800b09e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b0a2:	487f      	ldr	r0, [pc, #508]	; (800b2a0 <_printf_float+0x2e8>)
 800b0a4:	4b7f      	ldr	r3, [pc, #508]	; (800b2a4 <_printf_float+0x2ec>)
 800b0a6:	e7d1      	b.n	800b04c <_printf_float+0x94>
 800b0a8:	6863      	ldr	r3, [r4, #4]
 800b0aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b0ae:	9206      	str	r2, [sp, #24]
 800b0b0:	1c5a      	adds	r2, r3, #1
 800b0b2:	d13f      	bne.n	800b134 <_printf_float+0x17c>
 800b0b4:	2306      	movs	r3, #6
 800b0b6:	6063      	str	r3, [r4, #4]
 800b0b8:	9b05      	ldr	r3, [sp, #20]
 800b0ba:	6861      	ldr	r1, [r4, #4]
 800b0bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	9303      	str	r3, [sp, #12]
 800b0c4:	ab0a      	add	r3, sp, #40	; 0x28
 800b0c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b0ca:	ab09      	add	r3, sp, #36	; 0x24
 800b0cc:	ec49 8b10 	vmov	d0, r8, r9
 800b0d0:	9300      	str	r3, [sp, #0]
 800b0d2:	6022      	str	r2, [r4, #0]
 800b0d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b0d8:	4628      	mov	r0, r5
 800b0da:	f7ff fecd 	bl	800ae78 <__cvt>
 800b0de:	9b06      	ldr	r3, [sp, #24]
 800b0e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b0e2:	2b47      	cmp	r3, #71	; 0x47
 800b0e4:	4680      	mov	r8, r0
 800b0e6:	d108      	bne.n	800b0fa <_printf_float+0x142>
 800b0e8:	1cc8      	adds	r0, r1, #3
 800b0ea:	db02      	blt.n	800b0f2 <_printf_float+0x13a>
 800b0ec:	6863      	ldr	r3, [r4, #4]
 800b0ee:	4299      	cmp	r1, r3
 800b0f0:	dd41      	ble.n	800b176 <_printf_float+0x1be>
 800b0f2:	f1ab 0b02 	sub.w	fp, fp, #2
 800b0f6:	fa5f fb8b 	uxtb.w	fp, fp
 800b0fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b0fe:	d820      	bhi.n	800b142 <_printf_float+0x18a>
 800b100:	3901      	subs	r1, #1
 800b102:	465a      	mov	r2, fp
 800b104:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b108:	9109      	str	r1, [sp, #36]	; 0x24
 800b10a:	f7ff ff17 	bl	800af3c <__exponent>
 800b10e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b110:	1813      	adds	r3, r2, r0
 800b112:	2a01      	cmp	r2, #1
 800b114:	4681      	mov	r9, r0
 800b116:	6123      	str	r3, [r4, #16]
 800b118:	dc02      	bgt.n	800b120 <_printf_float+0x168>
 800b11a:	6822      	ldr	r2, [r4, #0]
 800b11c:	07d2      	lsls	r2, r2, #31
 800b11e:	d501      	bpl.n	800b124 <_printf_float+0x16c>
 800b120:	3301      	adds	r3, #1
 800b122:	6123      	str	r3, [r4, #16]
 800b124:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d09c      	beq.n	800b066 <_printf_float+0xae>
 800b12c:	232d      	movs	r3, #45	; 0x2d
 800b12e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b132:	e798      	b.n	800b066 <_printf_float+0xae>
 800b134:	9a06      	ldr	r2, [sp, #24]
 800b136:	2a47      	cmp	r2, #71	; 0x47
 800b138:	d1be      	bne.n	800b0b8 <_printf_float+0x100>
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d1bc      	bne.n	800b0b8 <_printf_float+0x100>
 800b13e:	2301      	movs	r3, #1
 800b140:	e7b9      	b.n	800b0b6 <_printf_float+0xfe>
 800b142:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b146:	d118      	bne.n	800b17a <_printf_float+0x1c2>
 800b148:	2900      	cmp	r1, #0
 800b14a:	6863      	ldr	r3, [r4, #4]
 800b14c:	dd0b      	ble.n	800b166 <_printf_float+0x1ae>
 800b14e:	6121      	str	r1, [r4, #16]
 800b150:	b913      	cbnz	r3, 800b158 <_printf_float+0x1a0>
 800b152:	6822      	ldr	r2, [r4, #0]
 800b154:	07d0      	lsls	r0, r2, #31
 800b156:	d502      	bpl.n	800b15e <_printf_float+0x1a6>
 800b158:	3301      	adds	r3, #1
 800b15a:	440b      	add	r3, r1
 800b15c:	6123      	str	r3, [r4, #16]
 800b15e:	65a1      	str	r1, [r4, #88]	; 0x58
 800b160:	f04f 0900 	mov.w	r9, #0
 800b164:	e7de      	b.n	800b124 <_printf_float+0x16c>
 800b166:	b913      	cbnz	r3, 800b16e <_printf_float+0x1b6>
 800b168:	6822      	ldr	r2, [r4, #0]
 800b16a:	07d2      	lsls	r2, r2, #31
 800b16c:	d501      	bpl.n	800b172 <_printf_float+0x1ba>
 800b16e:	3302      	adds	r3, #2
 800b170:	e7f4      	b.n	800b15c <_printf_float+0x1a4>
 800b172:	2301      	movs	r3, #1
 800b174:	e7f2      	b.n	800b15c <_printf_float+0x1a4>
 800b176:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b17a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b17c:	4299      	cmp	r1, r3
 800b17e:	db05      	blt.n	800b18c <_printf_float+0x1d4>
 800b180:	6823      	ldr	r3, [r4, #0]
 800b182:	6121      	str	r1, [r4, #16]
 800b184:	07d8      	lsls	r0, r3, #31
 800b186:	d5ea      	bpl.n	800b15e <_printf_float+0x1a6>
 800b188:	1c4b      	adds	r3, r1, #1
 800b18a:	e7e7      	b.n	800b15c <_printf_float+0x1a4>
 800b18c:	2900      	cmp	r1, #0
 800b18e:	bfd4      	ite	le
 800b190:	f1c1 0202 	rsble	r2, r1, #2
 800b194:	2201      	movgt	r2, #1
 800b196:	4413      	add	r3, r2
 800b198:	e7e0      	b.n	800b15c <_printf_float+0x1a4>
 800b19a:	6823      	ldr	r3, [r4, #0]
 800b19c:	055a      	lsls	r2, r3, #21
 800b19e:	d407      	bmi.n	800b1b0 <_printf_float+0x1f8>
 800b1a0:	6923      	ldr	r3, [r4, #16]
 800b1a2:	4642      	mov	r2, r8
 800b1a4:	4631      	mov	r1, r6
 800b1a6:	4628      	mov	r0, r5
 800b1a8:	47b8      	blx	r7
 800b1aa:	3001      	adds	r0, #1
 800b1ac:	d12c      	bne.n	800b208 <_printf_float+0x250>
 800b1ae:	e764      	b.n	800b07a <_printf_float+0xc2>
 800b1b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b1b4:	f240 80e0 	bls.w	800b378 <_printf_float+0x3c0>
 800b1b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b1bc:	2200      	movs	r2, #0
 800b1be:	2300      	movs	r3, #0
 800b1c0:	f7f5 fc9a 	bl	8000af8 <__aeabi_dcmpeq>
 800b1c4:	2800      	cmp	r0, #0
 800b1c6:	d034      	beq.n	800b232 <_printf_float+0x27a>
 800b1c8:	4a37      	ldr	r2, [pc, #220]	; (800b2a8 <_printf_float+0x2f0>)
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	4631      	mov	r1, r6
 800b1ce:	4628      	mov	r0, r5
 800b1d0:	47b8      	blx	r7
 800b1d2:	3001      	adds	r0, #1
 800b1d4:	f43f af51 	beq.w	800b07a <_printf_float+0xc2>
 800b1d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b1dc:	429a      	cmp	r2, r3
 800b1de:	db02      	blt.n	800b1e6 <_printf_float+0x22e>
 800b1e0:	6823      	ldr	r3, [r4, #0]
 800b1e2:	07d8      	lsls	r0, r3, #31
 800b1e4:	d510      	bpl.n	800b208 <_printf_float+0x250>
 800b1e6:	ee18 3a10 	vmov	r3, s16
 800b1ea:	4652      	mov	r2, sl
 800b1ec:	4631      	mov	r1, r6
 800b1ee:	4628      	mov	r0, r5
 800b1f0:	47b8      	blx	r7
 800b1f2:	3001      	adds	r0, #1
 800b1f4:	f43f af41 	beq.w	800b07a <_printf_float+0xc2>
 800b1f8:	f04f 0800 	mov.w	r8, #0
 800b1fc:	f104 091a 	add.w	r9, r4, #26
 800b200:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b202:	3b01      	subs	r3, #1
 800b204:	4543      	cmp	r3, r8
 800b206:	dc09      	bgt.n	800b21c <_printf_float+0x264>
 800b208:	6823      	ldr	r3, [r4, #0]
 800b20a:	079b      	lsls	r3, r3, #30
 800b20c:	f100 8105 	bmi.w	800b41a <_printf_float+0x462>
 800b210:	68e0      	ldr	r0, [r4, #12]
 800b212:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b214:	4298      	cmp	r0, r3
 800b216:	bfb8      	it	lt
 800b218:	4618      	movlt	r0, r3
 800b21a:	e730      	b.n	800b07e <_printf_float+0xc6>
 800b21c:	2301      	movs	r3, #1
 800b21e:	464a      	mov	r2, r9
 800b220:	4631      	mov	r1, r6
 800b222:	4628      	mov	r0, r5
 800b224:	47b8      	blx	r7
 800b226:	3001      	adds	r0, #1
 800b228:	f43f af27 	beq.w	800b07a <_printf_float+0xc2>
 800b22c:	f108 0801 	add.w	r8, r8, #1
 800b230:	e7e6      	b.n	800b200 <_printf_float+0x248>
 800b232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b234:	2b00      	cmp	r3, #0
 800b236:	dc39      	bgt.n	800b2ac <_printf_float+0x2f4>
 800b238:	4a1b      	ldr	r2, [pc, #108]	; (800b2a8 <_printf_float+0x2f0>)
 800b23a:	2301      	movs	r3, #1
 800b23c:	4631      	mov	r1, r6
 800b23e:	4628      	mov	r0, r5
 800b240:	47b8      	blx	r7
 800b242:	3001      	adds	r0, #1
 800b244:	f43f af19 	beq.w	800b07a <_printf_float+0xc2>
 800b248:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b24c:	4313      	orrs	r3, r2
 800b24e:	d102      	bne.n	800b256 <_printf_float+0x29e>
 800b250:	6823      	ldr	r3, [r4, #0]
 800b252:	07d9      	lsls	r1, r3, #31
 800b254:	d5d8      	bpl.n	800b208 <_printf_float+0x250>
 800b256:	ee18 3a10 	vmov	r3, s16
 800b25a:	4652      	mov	r2, sl
 800b25c:	4631      	mov	r1, r6
 800b25e:	4628      	mov	r0, r5
 800b260:	47b8      	blx	r7
 800b262:	3001      	adds	r0, #1
 800b264:	f43f af09 	beq.w	800b07a <_printf_float+0xc2>
 800b268:	f04f 0900 	mov.w	r9, #0
 800b26c:	f104 0a1a 	add.w	sl, r4, #26
 800b270:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b272:	425b      	negs	r3, r3
 800b274:	454b      	cmp	r3, r9
 800b276:	dc01      	bgt.n	800b27c <_printf_float+0x2c4>
 800b278:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b27a:	e792      	b.n	800b1a2 <_printf_float+0x1ea>
 800b27c:	2301      	movs	r3, #1
 800b27e:	4652      	mov	r2, sl
 800b280:	4631      	mov	r1, r6
 800b282:	4628      	mov	r0, r5
 800b284:	47b8      	blx	r7
 800b286:	3001      	adds	r0, #1
 800b288:	f43f aef7 	beq.w	800b07a <_printf_float+0xc2>
 800b28c:	f109 0901 	add.w	r9, r9, #1
 800b290:	e7ee      	b.n	800b270 <_printf_float+0x2b8>
 800b292:	bf00      	nop
 800b294:	7fefffff 	.word	0x7fefffff
 800b298:	0800ed98 	.word	0x0800ed98
 800b29c:	0800ed9c 	.word	0x0800ed9c
 800b2a0:	0800eda4 	.word	0x0800eda4
 800b2a4:	0800eda0 	.word	0x0800eda0
 800b2a8:	0800eda8 	.word	0x0800eda8
 800b2ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	bfa8      	it	ge
 800b2b4:	461a      	movge	r2, r3
 800b2b6:	2a00      	cmp	r2, #0
 800b2b8:	4691      	mov	r9, r2
 800b2ba:	dc37      	bgt.n	800b32c <_printf_float+0x374>
 800b2bc:	f04f 0b00 	mov.w	fp, #0
 800b2c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b2c4:	f104 021a 	add.w	r2, r4, #26
 800b2c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b2ca:	9305      	str	r3, [sp, #20]
 800b2cc:	eba3 0309 	sub.w	r3, r3, r9
 800b2d0:	455b      	cmp	r3, fp
 800b2d2:	dc33      	bgt.n	800b33c <_printf_float+0x384>
 800b2d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	db3b      	blt.n	800b354 <_printf_float+0x39c>
 800b2dc:	6823      	ldr	r3, [r4, #0]
 800b2de:	07da      	lsls	r2, r3, #31
 800b2e0:	d438      	bmi.n	800b354 <_printf_float+0x39c>
 800b2e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2e4:	9a05      	ldr	r2, [sp, #20]
 800b2e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b2e8:	1a9a      	subs	r2, r3, r2
 800b2ea:	eba3 0901 	sub.w	r9, r3, r1
 800b2ee:	4591      	cmp	r9, r2
 800b2f0:	bfa8      	it	ge
 800b2f2:	4691      	movge	r9, r2
 800b2f4:	f1b9 0f00 	cmp.w	r9, #0
 800b2f8:	dc35      	bgt.n	800b366 <_printf_float+0x3ae>
 800b2fa:	f04f 0800 	mov.w	r8, #0
 800b2fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b302:	f104 0a1a 	add.w	sl, r4, #26
 800b306:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b30a:	1a9b      	subs	r3, r3, r2
 800b30c:	eba3 0309 	sub.w	r3, r3, r9
 800b310:	4543      	cmp	r3, r8
 800b312:	f77f af79 	ble.w	800b208 <_printf_float+0x250>
 800b316:	2301      	movs	r3, #1
 800b318:	4652      	mov	r2, sl
 800b31a:	4631      	mov	r1, r6
 800b31c:	4628      	mov	r0, r5
 800b31e:	47b8      	blx	r7
 800b320:	3001      	adds	r0, #1
 800b322:	f43f aeaa 	beq.w	800b07a <_printf_float+0xc2>
 800b326:	f108 0801 	add.w	r8, r8, #1
 800b32a:	e7ec      	b.n	800b306 <_printf_float+0x34e>
 800b32c:	4613      	mov	r3, r2
 800b32e:	4631      	mov	r1, r6
 800b330:	4642      	mov	r2, r8
 800b332:	4628      	mov	r0, r5
 800b334:	47b8      	blx	r7
 800b336:	3001      	adds	r0, #1
 800b338:	d1c0      	bne.n	800b2bc <_printf_float+0x304>
 800b33a:	e69e      	b.n	800b07a <_printf_float+0xc2>
 800b33c:	2301      	movs	r3, #1
 800b33e:	4631      	mov	r1, r6
 800b340:	4628      	mov	r0, r5
 800b342:	9205      	str	r2, [sp, #20]
 800b344:	47b8      	blx	r7
 800b346:	3001      	adds	r0, #1
 800b348:	f43f ae97 	beq.w	800b07a <_printf_float+0xc2>
 800b34c:	9a05      	ldr	r2, [sp, #20]
 800b34e:	f10b 0b01 	add.w	fp, fp, #1
 800b352:	e7b9      	b.n	800b2c8 <_printf_float+0x310>
 800b354:	ee18 3a10 	vmov	r3, s16
 800b358:	4652      	mov	r2, sl
 800b35a:	4631      	mov	r1, r6
 800b35c:	4628      	mov	r0, r5
 800b35e:	47b8      	blx	r7
 800b360:	3001      	adds	r0, #1
 800b362:	d1be      	bne.n	800b2e2 <_printf_float+0x32a>
 800b364:	e689      	b.n	800b07a <_printf_float+0xc2>
 800b366:	9a05      	ldr	r2, [sp, #20]
 800b368:	464b      	mov	r3, r9
 800b36a:	4442      	add	r2, r8
 800b36c:	4631      	mov	r1, r6
 800b36e:	4628      	mov	r0, r5
 800b370:	47b8      	blx	r7
 800b372:	3001      	adds	r0, #1
 800b374:	d1c1      	bne.n	800b2fa <_printf_float+0x342>
 800b376:	e680      	b.n	800b07a <_printf_float+0xc2>
 800b378:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b37a:	2a01      	cmp	r2, #1
 800b37c:	dc01      	bgt.n	800b382 <_printf_float+0x3ca>
 800b37e:	07db      	lsls	r3, r3, #31
 800b380:	d538      	bpl.n	800b3f4 <_printf_float+0x43c>
 800b382:	2301      	movs	r3, #1
 800b384:	4642      	mov	r2, r8
 800b386:	4631      	mov	r1, r6
 800b388:	4628      	mov	r0, r5
 800b38a:	47b8      	blx	r7
 800b38c:	3001      	adds	r0, #1
 800b38e:	f43f ae74 	beq.w	800b07a <_printf_float+0xc2>
 800b392:	ee18 3a10 	vmov	r3, s16
 800b396:	4652      	mov	r2, sl
 800b398:	4631      	mov	r1, r6
 800b39a:	4628      	mov	r0, r5
 800b39c:	47b8      	blx	r7
 800b39e:	3001      	adds	r0, #1
 800b3a0:	f43f ae6b 	beq.w	800b07a <_printf_float+0xc2>
 800b3a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	f7f5 fba4 	bl	8000af8 <__aeabi_dcmpeq>
 800b3b0:	b9d8      	cbnz	r0, 800b3ea <_printf_float+0x432>
 800b3b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3b4:	f108 0201 	add.w	r2, r8, #1
 800b3b8:	3b01      	subs	r3, #1
 800b3ba:	4631      	mov	r1, r6
 800b3bc:	4628      	mov	r0, r5
 800b3be:	47b8      	blx	r7
 800b3c0:	3001      	adds	r0, #1
 800b3c2:	d10e      	bne.n	800b3e2 <_printf_float+0x42a>
 800b3c4:	e659      	b.n	800b07a <_printf_float+0xc2>
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	4652      	mov	r2, sl
 800b3ca:	4631      	mov	r1, r6
 800b3cc:	4628      	mov	r0, r5
 800b3ce:	47b8      	blx	r7
 800b3d0:	3001      	adds	r0, #1
 800b3d2:	f43f ae52 	beq.w	800b07a <_printf_float+0xc2>
 800b3d6:	f108 0801 	add.w	r8, r8, #1
 800b3da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3dc:	3b01      	subs	r3, #1
 800b3de:	4543      	cmp	r3, r8
 800b3e0:	dcf1      	bgt.n	800b3c6 <_printf_float+0x40e>
 800b3e2:	464b      	mov	r3, r9
 800b3e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b3e8:	e6dc      	b.n	800b1a4 <_printf_float+0x1ec>
 800b3ea:	f04f 0800 	mov.w	r8, #0
 800b3ee:	f104 0a1a 	add.w	sl, r4, #26
 800b3f2:	e7f2      	b.n	800b3da <_printf_float+0x422>
 800b3f4:	2301      	movs	r3, #1
 800b3f6:	4642      	mov	r2, r8
 800b3f8:	e7df      	b.n	800b3ba <_printf_float+0x402>
 800b3fa:	2301      	movs	r3, #1
 800b3fc:	464a      	mov	r2, r9
 800b3fe:	4631      	mov	r1, r6
 800b400:	4628      	mov	r0, r5
 800b402:	47b8      	blx	r7
 800b404:	3001      	adds	r0, #1
 800b406:	f43f ae38 	beq.w	800b07a <_printf_float+0xc2>
 800b40a:	f108 0801 	add.w	r8, r8, #1
 800b40e:	68e3      	ldr	r3, [r4, #12]
 800b410:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b412:	1a5b      	subs	r3, r3, r1
 800b414:	4543      	cmp	r3, r8
 800b416:	dcf0      	bgt.n	800b3fa <_printf_float+0x442>
 800b418:	e6fa      	b.n	800b210 <_printf_float+0x258>
 800b41a:	f04f 0800 	mov.w	r8, #0
 800b41e:	f104 0919 	add.w	r9, r4, #25
 800b422:	e7f4      	b.n	800b40e <_printf_float+0x456>

0800b424 <_printf_common>:
 800b424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b428:	4616      	mov	r6, r2
 800b42a:	4699      	mov	r9, r3
 800b42c:	688a      	ldr	r2, [r1, #8]
 800b42e:	690b      	ldr	r3, [r1, #16]
 800b430:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b434:	4293      	cmp	r3, r2
 800b436:	bfb8      	it	lt
 800b438:	4613      	movlt	r3, r2
 800b43a:	6033      	str	r3, [r6, #0]
 800b43c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b440:	4607      	mov	r7, r0
 800b442:	460c      	mov	r4, r1
 800b444:	b10a      	cbz	r2, 800b44a <_printf_common+0x26>
 800b446:	3301      	adds	r3, #1
 800b448:	6033      	str	r3, [r6, #0]
 800b44a:	6823      	ldr	r3, [r4, #0]
 800b44c:	0699      	lsls	r1, r3, #26
 800b44e:	bf42      	ittt	mi
 800b450:	6833      	ldrmi	r3, [r6, #0]
 800b452:	3302      	addmi	r3, #2
 800b454:	6033      	strmi	r3, [r6, #0]
 800b456:	6825      	ldr	r5, [r4, #0]
 800b458:	f015 0506 	ands.w	r5, r5, #6
 800b45c:	d106      	bne.n	800b46c <_printf_common+0x48>
 800b45e:	f104 0a19 	add.w	sl, r4, #25
 800b462:	68e3      	ldr	r3, [r4, #12]
 800b464:	6832      	ldr	r2, [r6, #0]
 800b466:	1a9b      	subs	r3, r3, r2
 800b468:	42ab      	cmp	r3, r5
 800b46a:	dc26      	bgt.n	800b4ba <_printf_common+0x96>
 800b46c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b470:	1e13      	subs	r3, r2, #0
 800b472:	6822      	ldr	r2, [r4, #0]
 800b474:	bf18      	it	ne
 800b476:	2301      	movne	r3, #1
 800b478:	0692      	lsls	r2, r2, #26
 800b47a:	d42b      	bmi.n	800b4d4 <_printf_common+0xb0>
 800b47c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b480:	4649      	mov	r1, r9
 800b482:	4638      	mov	r0, r7
 800b484:	47c0      	blx	r8
 800b486:	3001      	adds	r0, #1
 800b488:	d01e      	beq.n	800b4c8 <_printf_common+0xa4>
 800b48a:	6823      	ldr	r3, [r4, #0]
 800b48c:	68e5      	ldr	r5, [r4, #12]
 800b48e:	6832      	ldr	r2, [r6, #0]
 800b490:	f003 0306 	and.w	r3, r3, #6
 800b494:	2b04      	cmp	r3, #4
 800b496:	bf08      	it	eq
 800b498:	1aad      	subeq	r5, r5, r2
 800b49a:	68a3      	ldr	r3, [r4, #8]
 800b49c:	6922      	ldr	r2, [r4, #16]
 800b49e:	bf0c      	ite	eq
 800b4a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b4a4:	2500      	movne	r5, #0
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	bfc4      	itt	gt
 800b4aa:	1a9b      	subgt	r3, r3, r2
 800b4ac:	18ed      	addgt	r5, r5, r3
 800b4ae:	2600      	movs	r6, #0
 800b4b0:	341a      	adds	r4, #26
 800b4b2:	42b5      	cmp	r5, r6
 800b4b4:	d11a      	bne.n	800b4ec <_printf_common+0xc8>
 800b4b6:	2000      	movs	r0, #0
 800b4b8:	e008      	b.n	800b4cc <_printf_common+0xa8>
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	4652      	mov	r2, sl
 800b4be:	4649      	mov	r1, r9
 800b4c0:	4638      	mov	r0, r7
 800b4c2:	47c0      	blx	r8
 800b4c4:	3001      	adds	r0, #1
 800b4c6:	d103      	bne.n	800b4d0 <_printf_common+0xac>
 800b4c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b4cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4d0:	3501      	adds	r5, #1
 800b4d2:	e7c6      	b.n	800b462 <_printf_common+0x3e>
 800b4d4:	18e1      	adds	r1, r4, r3
 800b4d6:	1c5a      	adds	r2, r3, #1
 800b4d8:	2030      	movs	r0, #48	; 0x30
 800b4da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b4de:	4422      	add	r2, r4
 800b4e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b4e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b4e8:	3302      	adds	r3, #2
 800b4ea:	e7c7      	b.n	800b47c <_printf_common+0x58>
 800b4ec:	2301      	movs	r3, #1
 800b4ee:	4622      	mov	r2, r4
 800b4f0:	4649      	mov	r1, r9
 800b4f2:	4638      	mov	r0, r7
 800b4f4:	47c0      	blx	r8
 800b4f6:	3001      	adds	r0, #1
 800b4f8:	d0e6      	beq.n	800b4c8 <_printf_common+0xa4>
 800b4fa:	3601      	adds	r6, #1
 800b4fc:	e7d9      	b.n	800b4b2 <_printf_common+0x8e>
	...

0800b500 <_printf_i>:
 800b500:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b504:	7e0f      	ldrb	r7, [r1, #24]
 800b506:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b508:	2f78      	cmp	r7, #120	; 0x78
 800b50a:	4691      	mov	r9, r2
 800b50c:	4680      	mov	r8, r0
 800b50e:	460c      	mov	r4, r1
 800b510:	469a      	mov	sl, r3
 800b512:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b516:	d807      	bhi.n	800b528 <_printf_i+0x28>
 800b518:	2f62      	cmp	r7, #98	; 0x62
 800b51a:	d80a      	bhi.n	800b532 <_printf_i+0x32>
 800b51c:	2f00      	cmp	r7, #0
 800b51e:	f000 80d8 	beq.w	800b6d2 <_printf_i+0x1d2>
 800b522:	2f58      	cmp	r7, #88	; 0x58
 800b524:	f000 80a3 	beq.w	800b66e <_printf_i+0x16e>
 800b528:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b52c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b530:	e03a      	b.n	800b5a8 <_printf_i+0xa8>
 800b532:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b536:	2b15      	cmp	r3, #21
 800b538:	d8f6      	bhi.n	800b528 <_printf_i+0x28>
 800b53a:	a101      	add	r1, pc, #4	; (adr r1, 800b540 <_printf_i+0x40>)
 800b53c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b540:	0800b599 	.word	0x0800b599
 800b544:	0800b5ad 	.word	0x0800b5ad
 800b548:	0800b529 	.word	0x0800b529
 800b54c:	0800b529 	.word	0x0800b529
 800b550:	0800b529 	.word	0x0800b529
 800b554:	0800b529 	.word	0x0800b529
 800b558:	0800b5ad 	.word	0x0800b5ad
 800b55c:	0800b529 	.word	0x0800b529
 800b560:	0800b529 	.word	0x0800b529
 800b564:	0800b529 	.word	0x0800b529
 800b568:	0800b529 	.word	0x0800b529
 800b56c:	0800b6b9 	.word	0x0800b6b9
 800b570:	0800b5dd 	.word	0x0800b5dd
 800b574:	0800b69b 	.word	0x0800b69b
 800b578:	0800b529 	.word	0x0800b529
 800b57c:	0800b529 	.word	0x0800b529
 800b580:	0800b6db 	.word	0x0800b6db
 800b584:	0800b529 	.word	0x0800b529
 800b588:	0800b5dd 	.word	0x0800b5dd
 800b58c:	0800b529 	.word	0x0800b529
 800b590:	0800b529 	.word	0x0800b529
 800b594:	0800b6a3 	.word	0x0800b6a3
 800b598:	682b      	ldr	r3, [r5, #0]
 800b59a:	1d1a      	adds	r2, r3, #4
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	602a      	str	r2, [r5, #0]
 800b5a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b5a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b5a8:	2301      	movs	r3, #1
 800b5aa:	e0a3      	b.n	800b6f4 <_printf_i+0x1f4>
 800b5ac:	6820      	ldr	r0, [r4, #0]
 800b5ae:	6829      	ldr	r1, [r5, #0]
 800b5b0:	0606      	lsls	r6, r0, #24
 800b5b2:	f101 0304 	add.w	r3, r1, #4
 800b5b6:	d50a      	bpl.n	800b5ce <_printf_i+0xce>
 800b5b8:	680e      	ldr	r6, [r1, #0]
 800b5ba:	602b      	str	r3, [r5, #0]
 800b5bc:	2e00      	cmp	r6, #0
 800b5be:	da03      	bge.n	800b5c8 <_printf_i+0xc8>
 800b5c0:	232d      	movs	r3, #45	; 0x2d
 800b5c2:	4276      	negs	r6, r6
 800b5c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5c8:	485e      	ldr	r0, [pc, #376]	; (800b744 <_printf_i+0x244>)
 800b5ca:	230a      	movs	r3, #10
 800b5cc:	e019      	b.n	800b602 <_printf_i+0x102>
 800b5ce:	680e      	ldr	r6, [r1, #0]
 800b5d0:	602b      	str	r3, [r5, #0]
 800b5d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b5d6:	bf18      	it	ne
 800b5d8:	b236      	sxthne	r6, r6
 800b5da:	e7ef      	b.n	800b5bc <_printf_i+0xbc>
 800b5dc:	682b      	ldr	r3, [r5, #0]
 800b5de:	6820      	ldr	r0, [r4, #0]
 800b5e0:	1d19      	adds	r1, r3, #4
 800b5e2:	6029      	str	r1, [r5, #0]
 800b5e4:	0601      	lsls	r1, r0, #24
 800b5e6:	d501      	bpl.n	800b5ec <_printf_i+0xec>
 800b5e8:	681e      	ldr	r6, [r3, #0]
 800b5ea:	e002      	b.n	800b5f2 <_printf_i+0xf2>
 800b5ec:	0646      	lsls	r6, r0, #25
 800b5ee:	d5fb      	bpl.n	800b5e8 <_printf_i+0xe8>
 800b5f0:	881e      	ldrh	r6, [r3, #0]
 800b5f2:	4854      	ldr	r0, [pc, #336]	; (800b744 <_printf_i+0x244>)
 800b5f4:	2f6f      	cmp	r7, #111	; 0x6f
 800b5f6:	bf0c      	ite	eq
 800b5f8:	2308      	moveq	r3, #8
 800b5fa:	230a      	movne	r3, #10
 800b5fc:	2100      	movs	r1, #0
 800b5fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b602:	6865      	ldr	r5, [r4, #4]
 800b604:	60a5      	str	r5, [r4, #8]
 800b606:	2d00      	cmp	r5, #0
 800b608:	bfa2      	ittt	ge
 800b60a:	6821      	ldrge	r1, [r4, #0]
 800b60c:	f021 0104 	bicge.w	r1, r1, #4
 800b610:	6021      	strge	r1, [r4, #0]
 800b612:	b90e      	cbnz	r6, 800b618 <_printf_i+0x118>
 800b614:	2d00      	cmp	r5, #0
 800b616:	d04d      	beq.n	800b6b4 <_printf_i+0x1b4>
 800b618:	4615      	mov	r5, r2
 800b61a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b61e:	fb03 6711 	mls	r7, r3, r1, r6
 800b622:	5dc7      	ldrb	r7, [r0, r7]
 800b624:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b628:	4637      	mov	r7, r6
 800b62a:	42bb      	cmp	r3, r7
 800b62c:	460e      	mov	r6, r1
 800b62e:	d9f4      	bls.n	800b61a <_printf_i+0x11a>
 800b630:	2b08      	cmp	r3, #8
 800b632:	d10b      	bne.n	800b64c <_printf_i+0x14c>
 800b634:	6823      	ldr	r3, [r4, #0]
 800b636:	07de      	lsls	r6, r3, #31
 800b638:	d508      	bpl.n	800b64c <_printf_i+0x14c>
 800b63a:	6923      	ldr	r3, [r4, #16]
 800b63c:	6861      	ldr	r1, [r4, #4]
 800b63e:	4299      	cmp	r1, r3
 800b640:	bfde      	ittt	le
 800b642:	2330      	movle	r3, #48	; 0x30
 800b644:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b648:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b64c:	1b52      	subs	r2, r2, r5
 800b64e:	6122      	str	r2, [r4, #16]
 800b650:	f8cd a000 	str.w	sl, [sp]
 800b654:	464b      	mov	r3, r9
 800b656:	aa03      	add	r2, sp, #12
 800b658:	4621      	mov	r1, r4
 800b65a:	4640      	mov	r0, r8
 800b65c:	f7ff fee2 	bl	800b424 <_printf_common>
 800b660:	3001      	adds	r0, #1
 800b662:	d14c      	bne.n	800b6fe <_printf_i+0x1fe>
 800b664:	f04f 30ff 	mov.w	r0, #4294967295
 800b668:	b004      	add	sp, #16
 800b66a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b66e:	4835      	ldr	r0, [pc, #212]	; (800b744 <_printf_i+0x244>)
 800b670:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b674:	6829      	ldr	r1, [r5, #0]
 800b676:	6823      	ldr	r3, [r4, #0]
 800b678:	f851 6b04 	ldr.w	r6, [r1], #4
 800b67c:	6029      	str	r1, [r5, #0]
 800b67e:	061d      	lsls	r5, r3, #24
 800b680:	d514      	bpl.n	800b6ac <_printf_i+0x1ac>
 800b682:	07df      	lsls	r7, r3, #31
 800b684:	bf44      	itt	mi
 800b686:	f043 0320 	orrmi.w	r3, r3, #32
 800b68a:	6023      	strmi	r3, [r4, #0]
 800b68c:	b91e      	cbnz	r6, 800b696 <_printf_i+0x196>
 800b68e:	6823      	ldr	r3, [r4, #0]
 800b690:	f023 0320 	bic.w	r3, r3, #32
 800b694:	6023      	str	r3, [r4, #0]
 800b696:	2310      	movs	r3, #16
 800b698:	e7b0      	b.n	800b5fc <_printf_i+0xfc>
 800b69a:	6823      	ldr	r3, [r4, #0]
 800b69c:	f043 0320 	orr.w	r3, r3, #32
 800b6a0:	6023      	str	r3, [r4, #0]
 800b6a2:	2378      	movs	r3, #120	; 0x78
 800b6a4:	4828      	ldr	r0, [pc, #160]	; (800b748 <_printf_i+0x248>)
 800b6a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b6aa:	e7e3      	b.n	800b674 <_printf_i+0x174>
 800b6ac:	0659      	lsls	r1, r3, #25
 800b6ae:	bf48      	it	mi
 800b6b0:	b2b6      	uxthmi	r6, r6
 800b6b2:	e7e6      	b.n	800b682 <_printf_i+0x182>
 800b6b4:	4615      	mov	r5, r2
 800b6b6:	e7bb      	b.n	800b630 <_printf_i+0x130>
 800b6b8:	682b      	ldr	r3, [r5, #0]
 800b6ba:	6826      	ldr	r6, [r4, #0]
 800b6bc:	6961      	ldr	r1, [r4, #20]
 800b6be:	1d18      	adds	r0, r3, #4
 800b6c0:	6028      	str	r0, [r5, #0]
 800b6c2:	0635      	lsls	r5, r6, #24
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	d501      	bpl.n	800b6cc <_printf_i+0x1cc>
 800b6c8:	6019      	str	r1, [r3, #0]
 800b6ca:	e002      	b.n	800b6d2 <_printf_i+0x1d2>
 800b6cc:	0670      	lsls	r0, r6, #25
 800b6ce:	d5fb      	bpl.n	800b6c8 <_printf_i+0x1c8>
 800b6d0:	8019      	strh	r1, [r3, #0]
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	6123      	str	r3, [r4, #16]
 800b6d6:	4615      	mov	r5, r2
 800b6d8:	e7ba      	b.n	800b650 <_printf_i+0x150>
 800b6da:	682b      	ldr	r3, [r5, #0]
 800b6dc:	1d1a      	adds	r2, r3, #4
 800b6de:	602a      	str	r2, [r5, #0]
 800b6e0:	681d      	ldr	r5, [r3, #0]
 800b6e2:	6862      	ldr	r2, [r4, #4]
 800b6e4:	2100      	movs	r1, #0
 800b6e6:	4628      	mov	r0, r5
 800b6e8:	f7f4 fd92 	bl	8000210 <memchr>
 800b6ec:	b108      	cbz	r0, 800b6f2 <_printf_i+0x1f2>
 800b6ee:	1b40      	subs	r0, r0, r5
 800b6f0:	6060      	str	r0, [r4, #4]
 800b6f2:	6863      	ldr	r3, [r4, #4]
 800b6f4:	6123      	str	r3, [r4, #16]
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6fc:	e7a8      	b.n	800b650 <_printf_i+0x150>
 800b6fe:	6923      	ldr	r3, [r4, #16]
 800b700:	462a      	mov	r2, r5
 800b702:	4649      	mov	r1, r9
 800b704:	4640      	mov	r0, r8
 800b706:	47d0      	blx	sl
 800b708:	3001      	adds	r0, #1
 800b70a:	d0ab      	beq.n	800b664 <_printf_i+0x164>
 800b70c:	6823      	ldr	r3, [r4, #0]
 800b70e:	079b      	lsls	r3, r3, #30
 800b710:	d413      	bmi.n	800b73a <_printf_i+0x23a>
 800b712:	68e0      	ldr	r0, [r4, #12]
 800b714:	9b03      	ldr	r3, [sp, #12]
 800b716:	4298      	cmp	r0, r3
 800b718:	bfb8      	it	lt
 800b71a:	4618      	movlt	r0, r3
 800b71c:	e7a4      	b.n	800b668 <_printf_i+0x168>
 800b71e:	2301      	movs	r3, #1
 800b720:	4632      	mov	r2, r6
 800b722:	4649      	mov	r1, r9
 800b724:	4640      	mov	r0, r8
 800b726:	47d0      	blx	sl
 800b728:	3001      	adds	r0, #1
 800b72a:	d09b      	beq.n	800b664 <_printf_i+0x164>
 800b72c:	3501      	adds	r5, #1
 800b72e:	68e3      	ldr	r3, [r4, #12]
 800b730:	9903      	ldr	r1, [sp, #12]
 800b732:	1a5b      	subs	r3, r3, r1
 800b734:	42ab      	cmp	r3, r5
 800b736:	dcf2      	bgt.n	800b71e <_printf_i+0x21e>
 800b738:	e7eb      	b.n	800b712 <_printf_i+0x212>
 800b73a:	2500      	movs	r5, #0
 800b73c:	f104 0619 	add.w	r6, r4, #25
 800b740:	e7f5      	b.n	800b72e <_printf_i+0x22e>
 800b742:	bf00      	nop
 800b744:	0800edaa 	.word	0x0800edaa
 800b748:	0800edbb 	.word	0x0800edbb

0800b74c <cleanup_glue>:
 800b74c:	b538      	push	{r3, r4, r5, lr}
 800b74e:	460c      	mov	r4, r1
 800b750:	6809      	ldr	r1, [r1, #0]
 800b752:	4605      	mov	r5, r0
 800b754:	b109      	cbz	r1, 800b75a <cleanup_glue+0xe>
 800b756:	f7ff fff9 	bl	800b74c <cleanup_glue>
 800b75a:	4621      	mov	r1, r4
 800b75c:	4628      	mov	r0, r5
 800b75e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b762:	f001 bbf5 	b.w	800cf50 <_free_r>
	...

0800b768 <_reclaim_reent>:
 800b768:	4b2c      	ldr	r3, [pc, #176]	; (800b81c <_reclaim_reent+0xb4>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	4283      	cmp	r3, r0
 800b76e:	b570      	push	{r4, r5, r6, lr}
 800b770:	4604      	mov	r4, r0
 800b772:	d051      	beq.n	800b818 <_reclaim_reent+0xb0>
 800b774:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b776:	b143      	cbz	r3, 800b78a <_reclaim_reent+0x22>
 800b778:	68db      	ldr	r3, [r3, #12]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d14a      	bne.n	800b814 <_reclaim_reent+0xac>
 800b77e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b780:	6819      	ldr	r1, [r3, #0]
 800b782:	b111      	cbz	r1, 800b78a <_reclaim_reent+0x22>
 800b784:	4620      	mov	r0, r4
 800b786:	f001 fbe3 	bl	800cf50 <_free_r>
 800b78a:	6961      	ldr	r1, [r4, #20]
 800b78c:	b111      	cbz	r1, 800b794 <_reclaim_reent+0x2c>
 800b78e:	4620      	mov	r0, r4
 800b790:	f001 fbde 	bl	800cf50 <_free_r>
 800b794:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b796:	b111      	cbz	r1, 800b79e <_reclaim_reent+0x36>
 800b798:	4620      	mov	r0, r4
 800b79a:	f001 fbd9 	bl	800cf50 <_free_r>
 800b79e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b7a0:	b111      	cbz	r1, 800b7a8 <_reclaim_reent+0x40>
 800b7a2:	4620      	mov	r0, r4
 800b7a4:	f001 fbd4 	bl	800cf50 <_free_r>
 800b7a8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b7aa:	b111      	cbz	r1, 800b7b2 <_reclaim_reent+0x4a>
 800b7ac:	4620      	mov	r0, r4
 800b7ae:	f001 fbcf 	bl	800cf50 <_free_r>
 800b7b2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b7b4:	b111      	cbz	r1, 800b7bc <_reclaim_reent+0x54>
 800b7b6:	4620      	mov	r0, r4
 800b7b8:	f001 fbca 	bl	800cf50 <_free_r>
 800b7bc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b7be:	b111      	cbz	r1, 800b7c6 <_reclaim_reent+0x5e>
 800b7c0:	4620      	mov	r0, r4
 800b7c2:	f001 fbc5 	bl	800cf50 <_free_r>
 800b7c6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b7c8:	b111      	cbz	r1, 800b7d0 <_reclaim_reent+0x68>
 800b7ca:	4620      	mov	r0, r4
 800b7cc:	f001 fbc0 	bl	800cf50 <_free_r>
 800b7d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b7d2:	b111      	cbz	r1, 800b7da <_reclaim_reent+0x72>
 800b7d4:	4620      	mov	r0, r4
 800b7d6:	f001 fbbb 	bl	800cf50 <_free_r>
 800b7da:	69a3      	ldr	r3, [r4, #24]
 800b7dc:	b1e3      	cbz	r3, 800b818 <_reclaim_reent+0xb0>
 800b7de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b7e0:	4620      	mov	r0, r4
 800b7e2:	4798      	blx	r3
 800b7e4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b7e6:	b1b9      	cbz	r1, 800b818 <_reclaim_reent+0xb0>
 800b7e8:	4620      	mov	r0, r4
 800b7ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b7ee:	f7ff bfad 	b.w	800b74c <cleanup_glue>
 800b7f2:	5949      	ldr	r1, [r1, r5]
 800b7f4:	b941      	cbnz	r1, 800b808 <_reclaim_reent+0xa0>
 800b7f6:	3504      	adds	r5, #4
 800b7f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b7fa:	2d80      	cmp	r5, #128	; 0x80
 800b7fc:	68d9      	ldr	r1, [r3, #12]
 800b7fe:	d1f8      	bne.n	800b7f2 <_reclaim_reent+0x8a>
 800b800:	4620      	mov	r0, r4
 800b802:	f001 fba5 	bl	800cf50 <_free_r>
 800b806:	e7ba      	b.n	800b77e <_reclaim_reent+0x16>
 800b808:	680e      	ldr	r6, [r1, #0]
 800b80a:	4620      	mov	r0, r4
 800b80c:	f001 fba0 	bl	800cf50 <_free_r>
 800b810:	4631      	mov	r1, r6
 800b812:	e7ef      	b.n	800b7f4 <_reclaim_reent+0x8c>
 800b814:	2500      	movs	r5, #0
 800b816:	e7ef      	b.n	800b7f8 <_reclaim_reent+0x90>
 800b818:	bd70      	pop	{r4, r5, r6, pc}
 800b81a:	bf00      	nop
 800b81c:	20000010 	.word	0x20000010

0800b820 <_sbrk_r>:
 800b820:	b538      	push	{r3, r4, r5, lr}
 800b822:	4d06      	ldr	r5, [pc, #24]	; (800b83c <_sbrk_r+0x1c>)
 800b824:	2300      	movs	r3, #0
 800b826:	4604      	mov	r4, r0
 800b828:	4608      	mov	r0, r1
 800b82a:	602b      	str	r3, [r5, #0]
 800b82c:	f7f6 faea 	bl	8001e04 <_sbrk>
 800b830:	1c43      	adds	r3, r0, #1
 800b832:	d102      	bne.n	800b83a <_sbrk_r+0x1a>
 800b834:	682b      	ldr	r3, [r5, #0]
 800b836:	b103      	cbz	r3, 800b83a <_sbrk_r+0x1a>
 800b838:	6023      	str	r3, [r4, #0]
 800b83a:	bd38      	pop	{r3, r4, r5, pc}
 800b83c:	20002334 	.word	0x20002334

0800b840 <siprintf>:
 800b840:	b40e      	push	{r1, r2, r3}
 800b842:	b500      	push	{lr}
 800b844:	b09c      	sub	sp, #112	; 0x70
 800b846:	ab1d      	add	r3, sp, #116	; 0x74
 800b848:	9002      	str	r0, [sp, #8]
 800b84a:	9006      	str	r0, [sp, #24]
 800b84c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b850:	4809      	ldr	r0, [pc, #36]	; (800b878 <siprintf+0x38>)
 800b852:	9107      	str	r1, [sp, #28]
 800b854:	9104      	str	r1, [sp, #16]
 800b856:	4909      	ldr	r1, [pc, #36]	; (800b87c <siprintf+0x3c>)
 800b858:	f853 2b04 	ldr.w	r2, [r3], #4
 800b85c:	9105      	str	r1, [sp, #20]
 800b85e:	6800      	ldr	r0, [r0, #0]
 800b860:	9301      	str	r3, [sp, #4]
 800b862:	a902      	add	r1, sp, #8
 800b864:	f001 fc1c 	bl	800d0a0 <_svfiprintf_r>
 800b868:	9b02      	ldr	r3, [sp, #8]
 800b86a:	2200      	movs	r2, #0
 800b86c:	701a      	strb	r2, [r3, #0]
 800b86e:	b01c      	add	sp, #112	; 0x70
 800b870:	f85d eb04 	ldr.w	lr, [sp], #4
 800b874:	b003      	add	sp, #12
 800b876:	4770      	bx	lr
 800b878:	20000010 	.word	0x20000010
 800b87c:	ffff0208 	.word	0xffff0208

0800b880 <__sread>:
 800b880:	b510      	push	{r4, lr}
 800b882:	460c      	mov	r4, r1
 800b884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b888:	f001 fd0a 	bl	800d2a0 <_read_r>
 800b88c:	2800      	cmp	r0, #0
 800b88e:	bfab      	itete	ge
 800b890:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b892:	89a3      	ldrhlt	r3, [r4, #12]
 800b894:	181b      	addge	r3, r3, r0
 800b896:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b89a:	bfac      	ite	ge
 800b89c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b89e:	81a3      	strhlt	r3, [r4, #12]
 800b8a0:	bd10      	pop	{r4, pc}

0800b8a2 <__swrite>:
 800b8a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8a6:	461f      	mov	r7, r3
 800b8a8:	898b      	ldrh	r3, [r1, #12]
 800b8aa:	05db      	lsls	r3, r3, #23
 800b8ac:	4605      	mov	r5, r0
 800b8ae:	460c      	mov	r4, r1
 800b8b0:	4616      	mov	r6, r2
 800b8b2:	d505      	bpl.n	800b8c0 <__swrite+0x1e>
 800b8b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8b8:	2302      	movs	r3, #2
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	f000 ff88 	bl	800c7d0 <_lseek_r>
 800b8c0:	89a3      	ldrh	r3, [r4, #12]
 800b8c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b8ca:	81a3      	strh	r3, [r4, #12]
 800b8cc:	4632      	mov	r2, r6
 800b8ce:	463b      	mov	r3, r7
 800b8d0:	4628      	mov	r0, r5
 800b8d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8d6:	f000 b817 	b.w	800b908 <_write_r>

0800b8da <__sseek>:
 800b8da:	b510      	push	{r4, lr}
 800b8dc:	460c      	mov	r4, r1
 800b8de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8e2:	f000 ff75 	bl	800c7d0 <_lseek_r>
 800b8e6:	1c43      	adds	r3, r0, #1
 800b8e8:	89a3      	ldrh	r3, [r4, #12]
 800b8ea:	bf15      	itete	ne
 800b8ec:	6560      	strne	r0, [r4, #84]	; 0x54
 800b8ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b8f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b8f6:	81a3      	strheq	r3, [r4, #12]
 800b8f8:	bf18      	it	ne
 800b8fa:	81a3      	strhne	r3, [r4, #12]
 800b8fc:	bd10      	pop	{r4, pc}

0800b8fe <__sclose>:
 800b8fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b902:	f000 b813 	b.w	800b92c <_close_r>
	...

0800b908 <_write_r>:
 800b908:	b538      	push	{r3, r4, r5, lr}
 800b90a:	4d07      	ldr	r5, [pc, #28]	; (800b928 <_write_r+0x20>)
 800b90c:	4604      	mov	r4, r0
 800b90e:	4608      	mov	r0, r1
 800b910:	4611      	mov	r1, r2
 800b912:	2200      	movs	r2, #0
 800b914:	602a      	str	r2, [r5, #0]
 800b916:	461a      	mov	r2, r3
 800b918:	f7f6 fa23 	bl	8001d62 <_write>
 800b91c:	1c43      	adds	r3, r0, #1
 800b91e:	d102      	bne.n	800b926 <_write_r+0x1e>
 800b920:	682b      	ldr	r3, [r5, #0]
 800b922:	b103      	cbz	r3, 800b926 <_write_r+0x1e>
 800b924:	6023      	str	r3, [r4, #0]
 800b926:	bd38      	pop	{r3, r4, r5, pc}
 800b928:	20002334 	.word	0x20002334

0800b92c <_close_r>:
 800b92c:	b538      	push	{r3, r4, r5, lr}
 800b92e:	4d06      	ldr	r5, [pc, #24]	; (800b948 <_close_r+0x1c>)
 800b930:	2300      	movs	r3, #0
 800b932:	4604      	mov	r4, r0
 800b934:	4608      	mov	r0, r1
 800b936:	602b      	str	r3, [r5, #0]
 800b938:	f7f6 fa2f 	bl	8001d9a <_close>
 800b93c:	1c43      	adds	r3, r0, #1
 800b93e:	d102      	bne.n	800b946 <_close_r+0x1a>
 800b940:	682b      	ldr	r3, [r5, #0]
 800b942:	b103      	cbz	r3, 800b946 <_close_r+0x1a>
 800b944:	6023      	str	r3, [r4, #0]
 800b946:	bd38      	pop	{r3, r4, r5, pc}
 800b948:	20002334 	.word	0x20002334

0800b94c <quorem>:
 800b94c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b950:	6903      	ldr	r3, [r0, #16]
 800b952:	690c      	ldr	r4, [r1, #16]
 800b954:	42a3      	cmp	r3, r4
 800b956:	4607      	mov	r7, r0
 800b958:	f2c0 8081 	blt.w	800ba5e <quorem+0x112>
 800b95c:	3c01      	subs	r4, #1
 800b95e:	f101 0814 	add.w	r8, r1, #20
 800b962:	f100 0514 	add.w	r5, r0, #20
 800b966:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b96a:	9301      	str	r3, [sp, #4]
 800b96c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b970:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b974:	3301      	adds	r3, #1
 800b976:	429a      	cmp	r2, r3
 800b978:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b97c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b980:	fbb2 f6f3 	udiv	r6, r2, r3
 800b984:	d331      	bcc.n	800b9ea <quorem+0x9e>
 800b986:	f04f 0e00 	mov.w	lr, #0
 800b98a:	4640      	mov	r0, r8
 800b98c:	46ac      	mov	ip, r5
 800b98e:	46f2      	mov	sl, lr
 800b990:	f850 2b04 	ldr.w	r2, [r0], #4
 800b994:	b293      	uxth	r3, r2
 800b996:	fb06 e303 	mla	r3, r6, r3, lr
 800b99a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b99e:	b29b      	uxth	r3, r3
 800b9a0:	ebaa 0303 	sub.w	r3, sl, r3
 800b9a4:	f8dc a000 	ldr.w	sl, [ip]
 800b9a8:	0c12      	lsrs	r2, r2, #16
 800b9aa:	fa13 f38a 	uxtah	r3, r3, sl
 800b9ae:	fb06 e202 	mla	r2, r6, r2, lr
 800b9b2:	9300      	str	r3, [sp, #0]
 800b9b4:	9b00      	ldr	r3, [sp, #0]
 800b9b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b9ba:	b292      	uxth	r2, r2
 800b9bc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b9c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b9c4:	f8bd 3000 	ldrh.w	r3, [sp]
 800b9c8:	4581      	cmp	r9, r0
 800b9ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b9ce:	f84c 3b04 	str.w	r3, [ip], #4
 800b9d2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b9d6:	d2db      	bcs.n	800b990 <quorem+0x44>
 800b9d8:	f855 300b 	ldr.w	r3, [r5, fp]
 800b9dc:	b92b      	cbnz	r3, 800b9ea <quorem+0x9e>
 800b9de:	9b01      	ldr	r3, [sp, #4]
 800b9e0:	3b04      	subs	r3, #4
 800b9e2:	429d      	cmp	r5, r3
 800b9e4:	461a      	mov	r2, r3
 800b9e6:	d32e      	bcc.n	800ba46 <quorem+0xfa>
 800b9e8:	613c      	str	r4, [r7, #16]
 800b9ea:	4638      	mov	r0, r7
 800b9ec:	f001 f998 	bl	800cd20 <__mcmp>
 800b9f0:	2800      	cmp	r0, #0
 800b9f2:	db24      	blt.n	800ba3e <quorem+0xf2>
 800b9f4:	3601      	adds	r6, #1
 800b9f6:	4628      	mov	r0, r5
 800b9f8:	f04f 0c00 	mov.w	ip, #0
 800b9fc:	f858 2b04 	ldr.w	r2, [r8], #4
 800ba00:	f8d0 e000 	ldr.w	lr, [r0]
 800ba04:	b293      	uxth	r3, r2
 800ba06:	ebac 0303 	sub.w	r3, ip, r3
 800ba0a:	0c12      	lsrs	r2, r2, #16
 800ba0c:	fa13 f38e 	uxtah	r3, r3, lr
 800ba10:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ba14:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ba18:	b29b      	uxth	r3, r3
 800ba1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba1e:	45c1      	cmp	r9, r8
 800ba20:	f840 3b04 	str.w	r3, [r0], #4
 800ba24:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ba28:	d2e8      	bcs.n	800b9fc <quorem+0xb0>
 800ba2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba32:	b922      	cbnz	r2, 800ba3e <quorem+0xf2>
 800ba34:	3b04      	subs	r3, #4
 800ba36:	429d      	cmp	r5, r3
 800ba38:	461a      	mov	r2, r3
 800ba3a:	d30a      	bcc.n	800ba52 <quorem+0x106>
 800ba3c:	613c      	str	r4, [r7, #16]
 800ba3e:	4630      	mov	r0, r6
 800ba40:	b003      	add	sp, #12
 800ba42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba46:	6812      	ldr	r2, [r2, #0]
 800ba48:	3b04      	subs	r3, #4
 800ba4a:	2a00      	cmp	r2, #0
 800ba4c:	d1cc      	bne.n	800b9e8 <quorem+0x9c>
 800ba4e:	3c01      	subs	r4, #1
 800ba50:	e7c7      	b.n	800b9e2 <quorem+0x96>
 800ba52:	6812      	ldr	r2, [r2, #0]
 800ba54:	3b04      	subs	r3, #4
 800ba56:	2a00      	cmp	r2, #0
 800ba58:	d1f0      	bne.n	800ba3c <quorem+0xf0>
 800ba5a:	3c01      	subs	r4, #1
 800ba5c:	e7eb      	b.n	800ba36 <quorem+0xea>
 800ba5e:	2000      	movs	r0, #0
 800ba60:	e7ee      	b.n	800ba40 <quorem+0xf4>
 800ba62:	0000      	movs	r0, r0
 800ba64:	0000      	movs	r0, r0
	...

0800ba68 <_dtoa_r>:
 800ba68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba6c:	ed2d 8b04 	vpush	{d8-d9}
 800ba70:	ec57 6b10 	vmov	r6, r7, d0
 800ba74:	b093      	sub	sp, #76	; 0x4c
 800ba76:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ba78:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ba7c:	9106      	str	r1, [sp, #24]
 800ba7e:	ee10 aa10 	vmov	sl, s0
 800ba82:	4604      	mov	r4, r0
 800ba84:	9209      	str	r2, [sp, #36]	; 0x24
 800ba86:	930c      	str	r3, [sp, #48]	; 0x30
 800ba88:	46bb      	mov	fp, r7
 800ba8a:	b975      	cbnz	r5, 800baaa <_dtoa_r+0x42>
 800ba8c:	2010      	movs	r0, #16
 800ba8e:	f000 feb1 	bl	800c7f4 <malloc>
 800ba92:	4602      	mov	r2, r0
 800ba94:	6260      	str	r0, [r4, #36]	; 0x24
 800ba96:	b920      	cbnz	r0, 800baa2 <_dtoa_r+0x3a>
 800ba98:	4ba7      	ldr	r3, [pc, #668]	; (800bd38 <_dtoa_r+0x2d0>)
 800ba9a:	21ea      	movs	r1, #234	; 0xea
 800ba9c:	48a7      	ldr	r0, [pc, #668]	; (800bd3c <_dtoa_r+0x2d4>)
 800ba9e:	f001 fc11 	bl	800d2c4 <__assert_func>
 800baa2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800baa6:	6005      	str	r5, [r0, #0]
 800baa8:	60c5      	str	r5, [r0, #12]
 800baaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800baac:	6819      	ldr	r1, [r3, #0]
 800baae:	b151      	cbz	r1, 800bac6 <_dtoa_r+0x5e>
 800bab0:	685a      	ldr	r2, [r3, #4]
 800bab2:	604a      	str	r2, [r1, #4]
 800bab4:	2301      	movs	r3, #1
 800bab6:	4093      	lsls	r3, r2
 800bab8:	608b      	str	r3, [r1, #8]
 800baba:	4620      	mov	r0, r4
 800babc:	f000 feee 	bl	800c89c <_Bfree>
 800bac0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bac2:	2200      	movs	r2, #0
 800bac4:	601a      	str	r2, [r3, #0]
 800bac6:	1e3b      	subs	r3, r7, #0
 800bac8:	bfaa      	itet	ge
 800baca:	2300      	movge	r3, #0
 800bacc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bad0:	f8c8 3000 	strge.w	r3, [r8]
 800bad4:	4b9a      	ldr	r3, [pc, #616]	; (800bd40 <_dtoa_r+0x2d8>)
 800bad6:	bfbc      	itt	lt
 800bad8:	2201      	movlt	r2, #1
 800bada:	f8c8 2000 	strlt.w	r2, [r8]
 800bade:	ea33 030b 	bics.w	r3, r3, fp
 800bae2:	d11b      	bne.n	800bb1c <_dtoa_r+0xb4>
 800bae4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bae6:	f242 730f 	movw	r3, #9999	; 0x270f
 800baea:	6013      	str	r3, [r2, #0]
 800baec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800baf0:	4333      	orrs	r3, r6
 800baf2:	f000 8592 	beq.w	800c61a <_dtoa_r+0xbb2>
 800baf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800baf8:	b963      	cbnz	r3, 800bb14 <_dtoa_r+0xac>
 800bafa:	4b92      	ldr	r3, [pc, #584]	; (800bd44 <_dtoa_r+0x2dc>)
 800bafc:	e022      	b.n	800bb44 <_dtoa_r+0xdc>
 800bafe:	4b92      	ldr	r3, [pc, #584]	; (800bd48 <_dtoa_r+0x2e0>)
 800bb00:	9301      	str	r3, [sp, #4]
 800bb02:	3308      	adds	r3, #8
 800bb04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bb06:	6013      	str	r3, [r2, #0]
 800bb08:	9801      	ldr	r0, [sp, #4]
 800bb0a:	b013      	add	sp, #76	; 0x4c
 800bb0c:	ecbd 8b04 	vpop	{d8-d9}
 800bb10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb14:	4b8b      	ldr	r3, [pc, #556]	; (800bd44 <_dtoa_r+0x2dc>)
 800bb16:	9301      	str	r3, [sp, #4]
 800bb18:	3303      	adds	r3, #3
 800bb1a:	e7f3      	b.n	800bb04 <_dtoa_r+0x9c>
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	2300      	movs	r3, #0
 800bb20:	4650      	mov	r0, sl
 800bb22:	4659      	mov	r1, fp
 800bb24:	f7f4 ffe8 	bl	8000af8 <__aeabi_dcmpeq>
 800bb28:	ec4b ab19 	vmov	d9, sl, fp
 800bb2c:	4680      	mov	r8, r0
 800bb2e:	b158      	cbz	r0, 800bb48 <_dtoa_r+0xe0>
 800bb30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb32:	2301      	movs	r3, #1
 800bb34:	6013      	str	r3, [r2, #0]
 800bb36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	f000 856b 	beq.w	800c614 <_dtoa_r+0xbac>
 800bb3e:	4883      	ldr	r0, [pc, #524]	; (800bd4c <_dtoa_r+0x2e4>)
 800bb40:	6018      	str	r0, [r3, #0]
 800bb42:	1e43      	subs	r3, r0, #1
 800bb44:	9301      	str	r3, [sp, #4]
 800bb46:	e7df      	b.n	800bb08 <_dtoa_r+0xa0>
 800bb48:	ec4b ab10 	vmov	d0, sl, fp
 800bb4c:	aa10      	add	r2, sp, #64	; 0x40
 800bb4e:	a911      	add	r1, sp, #68	; 0x44
 800bb50:	4620      	mov	r0, r4
 800bb52:	f001 f98b 	bl	800ce6c <__d2b>
 800bb56:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800bb5a:	ee08 0a10 	vmov	s16, r0
 800bb5e:	2d00      	cmp	r5, #0
 800bb60:	f000 8084 	beq.w	800bc6c <_dtoa_r+0x204>
 800bb64:	ee19 3a90 	vmov	r3, s19
 800bb68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb6c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bb70:	4656      	mov	r6, sl
 800bb72:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bb76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bb7a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800bb7e:	4b74      	ldr	r3, [pc, #464]	; (800bd50 <_dtoa_r+0x2e8>)
 800bb80:	2200      	movs	r2, #0
 800bb82:	4630      	mov	r0, r6
 800bb84:	4639      	mov	r1, r7
 800bb86:	f7f4 fb97 	bl	80002b8 <__aeabi_dsub>
 800bb8a:	a365      	add	r3, pc, #404	; (adr r3, 800bd20 <_dtoa_r+0x2b8>)
 800bb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb90:	f7f4 fd4a 	bl	8000628 <__aeabi_dmul>
 800bb94:	a364      	add	r3, pc, #400	; (adr r3, 800bd28 <_dtoa_r+0x2c0>)
 800bb96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb9a:	f7f4 fb8f 	bl	80002bc <__adddf3>
 800bb9e:	4606      	mov	r6, r0
 800bba0:	4628      	mov	r0, r5
 800bba2:	460f      	mov	r7, r1
 800bba4:	f7f4 fcd6 	bl	8000554 <__aeabi_i2d>
 800bba8:	a361      	add	r3, pc, #388	; (adr r3, 800bd30 <_dtoa_r+0x2c8>)
 800bbaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbae:	f7f4 fd3b 	bl	8000628 <__aeabi_dmul>
 800bbb2:	4602      	mov	r2, r0
 800bbb4:	460b      	mov	r3, r1
 800bbb6:	4630      	mov	r0, r6
 800bbb8:	4639      	mov	r1, r7
 800bbba:	f7f4 fb7f 	bl	80002bc <__adddf3>
 800bbbe:	4606      	mov	r6, r0
 800bbc0:	460f      	mov	r7, r1
 800bbc2:	f7f4 ffe1 	bl	8000b88 <__aeabi_d2iz>
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	9000      	str	r0, [sp, #0]
 800bbca:	2300      	movs	r3, #0
 800bbcc:	4630      	mov	r0, r6
 800bbce:	4639      	mov	r1, r7
 800bbd0:	f7f4 ff9c 	bl	8000b0c <__aeabi_dcmplt>
 800bbd4:	b150      	cbz	r0, 800bbec <_dtoa_r+0x184>
 800bbd6:	9800      	ldr	r0, [sp, #0]
 800bbd8:	f7f4 fcbc 	bl	8000554 <__aeabi_i2d>
 800bbdc:	4632      	mov	r2, r6
 800bbde:	463b      	mov	r3, r7
 800bbe0:	f7f4 ff8a 	bl	8000af8 <__aeabi_dcmpeq>
 800bbe4:	b910      	cbnz	r0, 800bbec <_dtoa_r+0x184>
 800bbe6:	9b00      	ldr	r3, [sp, #0]
 800bbe8:	3b01      	subs	r3, #1
 800bbea:	9300      	str	r3, [sp, #0]
 800bbec:	9b00      	ldr	r3, [sp, #0]
 800bbee:	2b16      	cmp	r3, #22
 800bbf0:	d85a      	bhi.n	800bca8 <_dtoa_r+0x240>
 800bbf2:	9a00      	ldr	r2, [sp, #0]
 800bbf4:	4b57      	ldr	r3, [pc, #348]	; (800bd54 <_dtoa_r+0x2ec>)
 800bbf6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbfe:	ec51 0b19 	vmov	r0, r1, d9
 800bc02:	f7f4 ff83 	bl	8000b0c <__aeabi_dcmplt>
 800bc06:	2800      	cmp	r0, #0
 800bc08:	d050      	beq.n	800bcac <_dtoa_r+0x244>
 800bc0a:	9b00      	ldr	r3, [sp, #0]
 800bc0c:	3b01      	subs	r3, #1
 800bc0e:	9300      	str	r3, [sp, #0]
 800bc10:	2300      	movs	r3, #0
 800bc12:	930b      	str	r3, [sp, #44]	; 0x2c
 800bc14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bc16:	1b5d      	subs	r5, r3, r5
 800bc18:	1e6b      	subs	r3, r5, #1
 800bc1a:	9305      	str	r3, [sp, #20]
 800bc1c:	bf45      	ittet	mi
 800bc1e:	f1c5 0301 	rsbmi	r3, r5, #1
 800bc22:	9304      	strmi	r3, [sp, #16]
 800bc24:	2300      	movpl	r3, #0
 800bc26:	2300      	movmi	r3, #0
 800bc28:	bf4c      	ite	mi
 800bc2a:	9305      	strmi	r3, [sp, #20]
 800bc2c:	9304      	strpl	r3, [sp, #16]
 800bc2e:	9b00      	ldr	r3, [sp, #0]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	db3d      	blt.n	800bcb0 <_dtoa_r+0x248>
 800bc34:	9b05      	ldr	r3, [sp, #20]
 800bc36:	9a00      	ldr	r2, [sp, #0]
 800bc38:	920a      	str	r2, [sp, #40]	; 0x28
 800bc3a:	4413      	add	r3, r2
 800bc3c:	9305      	str	r3, [sp, #20]
 800bc3e:	2300      	movs	r3, #0
 800bc40:	9307      	str	r3, [sp, #28]
 800bc42:	9b06      	ldr	r3, [sp, #24]
 800bc44:	2b09      	cmp	r3, #9
 800bc46:	f200 8089 	bhi.w	800bd5c <_dtoa_r+0x2f4>
 800bc4a:	2b05      	cmp	r3, #5
 800bc4c:	bfc4      	itt	gt
 800bc4e:	3b04      	subgt	r3, #4
 800bc50:	9306      	strgt	r3, [sp, #24]
 800bc52:	9b06      	ldr	r3, [sp, #24]
 800bc54:	f1a3 0302 	sub.w	r3, r3, #2
 800bc58:	bfcc      	ite	gt
 800bc5a:	2500      	movgt	r5, #0
 800bc5c:	2501      	movle	r5, #1
 800bc5e:	2b03      	cmp	r3, #3
 800bc60:	f200 8087 	bhi.w	800bd72 <_dtoa_r+0x30a>
 800bc64:	e8df f003 	tbb	[pc, r3]
 800bc68:	59383a2d 	.word	0x59383a2d
 800bc6c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bc70:	441d      	add	r5, r3
 800bc72:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bc76:	2b20      	cmp	r3, #32
 800bc78:	bfc1      	itttt	gt
 800bc7a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bc7e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bc82:	fa0b f303 	lslgt.w	r3, fp, r3
 800bc86:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bc8a:	bfda      	itte	le
 800bc8c:	f1c3 0320 	rsble	r3, r3, #32
 800bc90:	fa06 f003 	lslle.w	r0, r6, r3
 800bc94:	4318      	orrgt	r0, r3
 800bc96:	f7f4 fc4d 	bl	8000534 <__aeabi_ui2d>
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	4606      	mov	r6, r0
 800bc9e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bca2:	3d01      	subs	r5, #1
 800bca4:	930e      	str	r3, [sp, #56]	; 0x38
 800bca6:	e76a      	b.n	800bb7e <_dtoa_r+0x116>
 800bca8:	2301      	movs	r3, #1
 800bcaa:	e7b2      	b.n	800bc12 <_dtoa_r+0x1aa>
 800bcac:	900b      	str	r0, [sp, #44]	; 0x2c
 800bcae:	e7b1      	b.n	800bc14 <_dtoa_r+0x1ac>
 800bcb0:	9b04      	ldr	r3, [sp, #16]
 800bcb2:	9a00      	ldr	r2, [sp, #0]
 800bcb4:	1a9b      	subs	r3, r3, r2
 800bcb6:	9304      	str	r3, [sp, #16]
 800bcb8:	4253      	negs	r3, r2
 800bcba:	9307      	str	r3, [sp, #28]
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	930a      	str	r3, [sp, #40]	; 0x28
 800bcc0:	e7bf      	b.n	800bc42 <_dtoa_r+0x1da>
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	9308      	str	r3, [sp, #32]
 800bcc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	dc55      	bgt.n	800bd78 <_dtoa_r+0x310>
 800bccc:	2301      	movs	r3, #1
 800bcce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bcd2:	461a      	mov	r2, r3
 800bcd4:	9209      	str	r2, [sp, #36]	; 0x24
 800bcd6:	e00c      	b.n	800bcf2 <_dtoa_r+0x28a>
 800bcd8:	2301      	movs	r3, #1
 800bcda:	e7f3      	b.n	800bcc4 <_dtoa_r+0x25c>
 800bcdc:	2300      	movs	r3, #0
 800bcde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bce0:	9308      	str	r3, [sp, #32]
 800bce2:	9b00      	ldr	r3, [sp, #0]
 800bce4:	4413      	add	r3, r2
 800bce6:	9302      	str	r3, [sp, #8]
 800bce8:	3301      	adds	r3, #1
 800bcea:	2b01      	cmp	r3, #1
 800bcec:	9303      	str	r3, [sp, #12]
 800bcee:	bfb8      	it	lt
 800bcf0:	2301      	movlt	r3, #1
 800bcf2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	6042      	str	r2, [r0, #4]
 800bcf8:	2204      	movs	r2, #4
 800bcfa:	f102 0614 	add.w	r6, r2, #20
 800bcfe:	429e      	cmp	r6, r3
 800bd00:	6841      	ldr	r1, [r0, #4]
 800bd02:	d93d      	bls.n	800bd80 <_dtoa_r+0x318>
 800bd04:	4620      	mov	r0, r4
 800bd06:	f000 fd89 	bl	800c81c <_Balloc>
 800bd0a:	9001      	str	r0, [sp, #4]
 800bd0c:	2800      	cmp	r0, #0
 800bd0e:	d13b      	bne.n	800bd88 <_dtoa_r+0x320>
 800bd10:	4b11      	ldr	r3, [pc, #68]	; (800bd58 <_dtoa_r+0x2f0>)
 800bd12:	4602      	mov	r2, r0
 800bd14:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bd18:	e6c0      	b.n	800ba9c <_dtoa_r+0x34>
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	e7df      	b.n	800bcde <_dtoa_r+0x276>
 800bd1e:	bf00      	nop
 800bd20:	636f4361 	.word	0x636f4361
 800bd24:	3fd287a7 	.word	0x3fd287a7
 800bd28:	8b60c8b3 	.word	0x8b60c8b3
 800bd2c:	3fc68a28 	.word	0x3fc68a28
 800bd30:	509f79fb 	.word	0x509f79fb
 800bd34:	3fd34413 	.word	0x3fd34413
 800bd38:	0800edd9 	.word	0x0800edd9
 800bd3c:	0800edf0 	.word	0x0800edf0
 800bd40:	7ff00000 	.word	0x7ff00000
 800bd44:	0800edd5 	.word	0x0800edd5
 800bd48:	0800edcc 	.word	0x0800edcc
 800bd4c:	0800eda9 	.word	0x0800eda9
 800bd50:	3ff80000 	.word	0x3ff80000
 800bd54:	0800eee0 	.word	0x0800eee0
 800bd58:	0800ee4b 	.word	0x0800ee4b
 800bd5c:	2501      	movs	r5, #1
 800bd5e:	2300      	movs	r3, #0
 800bd60:	9306      	str	r3, [sp, #24]
 800bd62:	9508      	str	r5, [sp, #32]
 800bd64:	f04f 33ff 	mov.w	r3, #4294967295
 800bd68:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	2312      	movs	r3, #18
 800bd70:	e7b0      	b.n	800bcd4 <_dtoa_r+0x26c>
 800bd72:	2301      	movs	r3, #1
 800bd74:	9308      	str	r3, [sp, #32]
 800bd76:	e7f5      	b.n	800bd64 <_dtoa_r+0x2fc>
 800bd78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd7a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bd7e:	e7b8      	b.n	800bcf2 <_dtoa_r+0x28a>
 800bd80:	3101      	adds	r1, #1
 800bd82:	6041      	str	r1, [r0, #4]
 800bd84:	0052      	lsls	r2, r2, #1
 800bd86:	e7b8      	b.n	800bcfa <_dtoa_r+0x292>
 800bd88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd8a:	9a01      	ldr	r2, [sp, #4]
 800bd8c:	601a      	str	r2, [r3, #0]
 800bd8e:	9b03      	ldr	r3, [sp, #12]
 800bd90:	2b0e      	cmp	r3, #14
 800bd92:	f200 809d 	bhi.w	800bed0 <_dtoa_r+0x468>
 800bd96:	2d00      	cmp	r5, #0
 800bd98:	f000 809a 	beq.w	800bed0 <_dtoa_r+0x468>
 800bd9c:	9b00      	ldr	r3, [sp, #0]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	dd32      	ble.n	800be08 <_dtoa_r+0x3a0>
 800bda2:	4ab7      	ldr	r2, [pc, #732]	; (800c080 <_dtoa_r+0x618>)
 800bda4:	f003 030f 	and.w	r3, r3, #15
 800bda8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bdac:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bdb0:	9b00      	ldr	r3, [sp, #0]
 800bdb2:	05d8      	lsls	r0, r3, #23
 800bdb4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800bdb8:	d516      	bpl.n	800bde8 <_dtoa_r+0x380>
 800bdba:	4bb2      	ldr	r3, [pc, #712]	; (800c084 <_dtoa_r+0x61c>)
 800bdbc:	ec51 0b19 	vmov	r0, r1, d9
 800bdc0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bdc4:	f7f4 fd5a 	bl	800087c <__aeabi_ddiv>
 800bdc8:	f007 070f 	and.w	r7, r7, #15
 800bdcc:	4682      	mov	sl, r0
 800bdce:	468b      	mov	fp, r1
 800bdd0:	2503      	movs	r5, #3
 800bdd2:	4eac      	ldr	r6, [pc, #688]	; (800c084 <_dtoa_r+0x61c>)
 800bdd4:	b957      	cbnz	r7, 800bdec <_dtoa_r+0x384>
 800bdd6:	4642      	mov	r2, r8
 800bdd8:	464b      	mov	r3, r9
 800bdda:	4650      	mov	r0, sl
 800bddc:	4659      	mov	r1, fp
 800bdde:	f7f4 fd4d 	bl	800087c <__aeabi_ddiv>
 800bde2:	4682      	mov	sl, r0
 800bde4:	468b      	mov	fp, r1
 800bde6:	e028      	b.n	800be3a <_dtoa_r+0x3d2>
 800bde8:	2502      	movs	r5, #2
 800bdea:	e7f2      	b.n	800bdd2 <_dtoa_r+0x36a>
 800bdec:	07f9      	lsls	r1, r7, #31
 800bdee:	d508      	bpl.n	800be02 <_dtoa_r+0x39a>
 800bdf0:	4640      	mov	r0, r8
 800bdf2:	4649      	mov	r1, r9
 800bdf4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bdf8:	f7f4 fc16 	bl	8000628 <__aeabi_dmul>
 800bdfc:	3501      	adds	r5, #1
 800bdfe:	4680      	mov	r8, r0
 800be00:	4689      	mov	r9, r1
 800be02:	107f      	asrs	r7, r7, #1
 800be04:	3608      	adds	r6, #8
 800be06:	e7e5      	b.n	800bdd4 <_dtoa_r+0x36c>
 800be08:	f000 809b 	beq.w	800bf42 <_dtoa_r+0x4da>
 800be0c:	9b00      	ldr	r3, [sp, #0]
 800be0e:	4f9d      	ldr	r7, [pc, #628]	; (800c084 <_dtoa_r+0x61c>)
 800be10:	425e      	negs	r6, r3
 800be12:	4b9b      	ldr	r3, [pc, #620]	; (800c080 <_dtoa_r+0x618>)
 800be14:	f006 020f 	and.w	r2, r6, #15
 800be18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be20:	ec51 0b19 	vmov	r0, r1, d9
 800be24:	f7f4 fc00 	bl	8000628 <__aeabi_dmul>
 800be28:	1136      	asrs	r6, r6, #4
 800be2a:	4682      	mov	sl, r0
 800be2c:	468b      	mov	fp, r1
 800be2e:	2300      	movs	r3, #0
 800be30:	2502      	movs	r5, #2
 800be32:	2e00      	cmp	r6, #0
 800be34:	d17a      	bne.n	800bf2c <_dtoa_r+0x4c4>
 800be36:	2b00      	cmp	r3, #0
 800be38:	d1d3      	bne.n	800bde2 <_dtoa_r+0x37a>
 800be3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	f000 8082 	beq.w	800bf46 <_dtoa_r+0x4de>
 800be42:	4b91      	ldr	r3, [pc, #580]	; (800c088 <_dtoa_r+0x620>)
 800be44:	2200      	movs	r2, #0
 800be46:	4650      	mov	r0, sl
 800be48:	4659      	mov	r1, fp
 800be4a:	f7f4 fe5f 	bl	8000b0c <__aeabi_dcmplt>
 800be4e:	2800      	cmp	r0, #0
 800be50:	d079      	beq.n	800bf46 <_dtoa_r+0x4de>
 800be52:	9b03      	ldr	r3, [sp, #12]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d076      	beq.n	800bf46 <_dtoa_r+0x4de>
 800be58:	9b02      	ldr	r3, [sp, #8]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	dd36      	ble.n	800becc <_dtoa_r+0x464>
 800be5e:	9b00      	ldr	r3, [sp, #0]
 800be60:	4650      	mov	r0, sl
 800be62:	4659      	mov	r1, fp
 800be64:	1e5f      	subs	r7, r3, #1
 800be66:	2200      	movs	r2, #0
 800be68:	4b88      	ldr	r3, [pc, #544]	; (800c08c <_dtoa_r+0x624>)
 800be6a:	f7f4 fbdd 	bl	8000628 <__aeabi_dmul>
 800be6e:	9e02      	ldr	r6, [sp, #8]
 800be70:	4682      	mov	sl, r0
 800be72:	468b      	mov	fp, r1
 800be74:	3501      	adds	r5, #1
 800be76:	4628      	mov	r0, r5
 800be78:	f7f4 fb6c 	bl	8000554 <__aeabi_i2d>
 800be7c:	4652      	mov	r2, sl
 800be7e:	465b      	mov	r3, fp
 800be80:	f7f4 fbd2 	bl	8000628 <__aeabi_dmul>
 800be84:	4b82      	ldr	r3, [pc, #520]	; (800c090 <_dtoa_r+0x628>)
 800be86:	2200      	movs	r2, #0
 800be88:	f7f4 fa18 	bl	80002bc <__adddf3>
 800be8c:	46d0      	mov	r8, sl
 800be8e:	46d9      	mov	r9, fp
 800be90:	4682      	mov	sl, r0
 800be92:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800be96:	2e00      	cmp	r6, #0
 800be98:	d158      	bne.n	800bf4c <_dtoa_r+0x4e4>
 800be9a:	4b7e      	ldr	r3, [pc, #504]	; (800c094 <_dtoa_r+0x62c>)
 800be9c:	2200      	movs	r2, #0
 800be9e:	4640      	mov	r0, r8
 800bea0:	4649      	mov	r1, r9
 800bea2:	f7f4 fa09 	bl	80002b8 <__aeabi_dsub>
 800bea6:	4652      	mov	r2, sl
 800bea8:	465b      	mov	r3, fp
 800beaa:	4680      	mov	r8, r0
 800beac:	4689      	mov	r9, r1
 800beae:	f7f4 fe4b 	bl	8000b48 <__aeabi_dcmpgt>
 800beb2:	2800      	cmp	r0, #0
 800beb4:	f040 8295 	bne.w	800c3e2 <_dtoa_r+0x97a>
 800beb8:	4652      	mov	r2, sl
 800beba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bebe:	4640      	mov	r0, r8
 800bec0:	4649      	mov	r1, r9
 800bec2:	f7f4 fe23 	bl	8000b0c <__aeabi_dcmplt>
 800bec6:	2800      	cmp	r0, #0
 800bec8:	f040 8289 	bne.w	800c3de <_dtoa_r+0x976>
 800becc:	ec5b ab19 	vmov	sl, fp, d9
 800bed0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	f2c0 8148 	blt.w	800c168 <_dtoa_r+0x700>
 800bed8:	9a00      	ldr	r2, [sp, #0]
 800beda:	2a0e      	cmp	r2, #14
 800bedc:	f300 8144 	bgt.w	800c168 <_dtoa_r+0x700>
 800bee0:	4b67      	ldr	r3, [pc, #412]	; (800c080 <_dtoa_r+0x618>)
 800bee2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bee6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800beea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800beec:	2b00      	cmp	r3, #0
 800beee:	f280 80d5 	bge.w	800c09c <_dtoa_r+0x634>
 800bef2:	9b03      	ldr	r3, [sp, #12]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	f300 80d1 	bgt.w	800c09c <_dtoa_r+0x634>
 800befa:	f040 826f 	bne.w	800c3dc <_dtoa_r+0x974>
 800befe:	4b65      	ldr	r3, [pc, #404]	; (800c094 <_dtoa_r+0x62c>)
 800bf00:	2200      	movs	r2, #0
 800bf02:	4640      	mov	r0, r8
 800bf04:	4649      	mov	r1, r9
 800bf06:	f7f4 fb8f 	bl	8000628 <__aeabi_dmul>
 800bf0a:	4652      	mov	r2, sl
 800bf0c:	465b      	mov	r3, fp
 800bf0e:	f7f4 fe11 	bl	8000b34 <__aeabi_dcmpge>
 800bf12:	9e03      	ldr	r6, [sp, #12]
 800bf14:	4637      	mov	r7, r6
 800bf16:	2800      	cmp	r0, #0
 800bf18:	f040 8245 	bne.w	800c3a6 <_dtoa_r+0x93e>
 800bf1c:	9d01      	ldr	r5, [sp, #4]
 800bf1e:	2331      	movs	r3, #49	; 0x31
 800bf20:	f805 3b01 	strb.w	r3, [r5], #1
 800bf24:	9b00      	ldr	r3, [sp, #0]
 800bf26:	3301      	adds	r3, #1
 800bf28:	9300      	str	r3, [sp, #0]
 800bf2a:	e240      	b.n	800c3ae <_dtoa_r+0x946>
 800bf2c:	07f2      	lsls	r2, r6, #31
 800bf2e:	d505      	bpl.n	800bf3c <_dtoa_r+0x4d4>
 800bf30:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf34:	f7f4 fb78 	bl	8000628 <__aeabi_dmul>
 800bf38:	3501      	adds	r5, #1
 800bf3a:	2301      	movs	r3, #1
 800bf3c:	1076      	asrs	r6, r6, #1
 800bf3e:	3708      	adds	r7, #8
 800bf40:	e777      	b.n	800be32 <_dtoa_r+0x3ca>
 800bf42:	2502      	movs	r5, #2
 800bf44:	e779      	b.n	800be3a <_dtoa_r+0x3d2>
 800bf46:	9f00      	ldr	r7, [sp, #0]
 800bf48:	9e03      	ldr	r6, [sp, #12]
 800bf4a:	e794      	b.n	800be76 <_dtoa_r+0x40e>
 800bf4c:	9901      	ldr	r1, [sp, #4]
 800bf4e:	4b4c      	ldr	r3, [pc, #304]	; (800c080 <_dtoa_r+0x618>)
 800bf50:	4431      	add	r1, r6
 800bf52:	910d      	str	r1, [sp, #52]	; 0x34
 800bf54:	9908      	ldr	r1, [sp, #32]
 800bf56:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bf5a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bf5e:	2900      	cmp	r1, #0
 800bf60:	d043      	beq.n	800bfea <_dtoa_r+0x582>
 800bf62:	494d      	ldr	r1, [pc, #308]	; (800c098 <_dtoa_r+0x630>)
 800bf64:	2000      	movs	r0, #0
 800bf66:	f7f4 fc89 	bl	800087c <__aeabi_ddiv>
 800bf6a:	4652      	mov	r2, sl
 800bf6c:	465b      	mov	r3, fp
 800bf6e:	f7f4 f9a3 	bl	80002b8 <__aeabi_dsub>
 800bf72:	9d01      	ldr	r5, [sp, #4]
 800bf74:	4682      	mov	sl, r0
 800bf76:	468b      	mov	fp, r1
 800bf78:	4649      	mov	r1, r9
 800bf7a:	4640      	mov	r0, r8
 800bf7c:	f7f4 fe04 	bl	8000b88 <__aeabi_d2iz>
 800bf80:	4606      	mov	r6, r0
 800bf82:	f7f4 fae7 	bl	8000554 <__aeabi_i2d>
 800bf86:	4602      	mov	r2, r0
 800bf88:	460b      	mov	r3, r1
 800bf8a:	4640      	mov	r0, r8
 800bf8c:	4649      	mov	r1, r9
 800bf8e:	f7f4 f993 	bl	80002b8 <__aeabi_dsub>
 800bf92:	3630      	adds	r6, #48	; 0x30
 800bf94:	f805 6b01 	strb.w	r6, [r5], #1
 800bf98:	4652      	mov	r2, sl
 800bf9a:	465b      	mov	r3, fp
 800bf9c:	4680      	mov	r8, r0
 800bf9e:	4689      	mov	r9, r1
 800bfa0:	f7f4 fdb4 	bl	8000b0c <__aeabi_dcmplt>
 800bfa4:	2800      	cmp	r0, #0
 800bfa6:	d163      	bne.n	800c070 <_dtoa_r+0x608>
 800bfa8:	4642      	mov	r2, r8
 800bfaa:	464b      	mov	r3, r9
 800bfac:	4936      	ldr	r1, [pc, #216]	; (800c088 <_dtoa_r+0x620>)
 800bfae:	2000      	movs	r0, #0
 800bfb0:	f7f4 f982 	bl	80002b8 <__aeabi_dsub>
 800bfb4:	4652      	mov	r2, sl
 800bfb6:	465b      	mov	r3, fp
 800bfb8:	f7f4 fda8 	bl	8000b0c <__aeabi_dcmplt>
 800bfbc:	2800      	cmp	r0, #0
 800bfbe:	f040 80b5 	bne.w	800c12c <_dtoa_r+0x6c4>
 800bfc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bfc4:	429d      	cmp	r5, r3
 800bfc6:	d081      	beq.n	800becc <_dtoa_r+0x464>
 800bfc8:	4b30      	ldr	r3, [pc, #192]	; (800c08c <_dtoa_r+0x624>)
 800bfca:	2200      	movs	r2, #0
 800bfcc:	4650      	mov	r0, sl
 800bfce:	4659      	mov	r1, fp
 800bfd0:	f7f4 fb2a 	bl	8000628 <__aeabi_dmul>
 800bfd4:	4b2d      	ldr	r3, [pc, #180]	; (800c08c <_dtoa_r+0x624>)
 800bfd6:	4682      	mov	sl, r0
 800bfd8:	468b      	mov	fp, r1
 800bfda:	4640      	mov	r0, r8
 800bfdc:	4649      	mov	r1, r9
 800bfde:	2200      	movs	r2, #0
 800bfe0:	f7f4 fb22 	bl	8000628 <__aeabi_dmul>
 800bfe4:	4680      	mov	r8, r0
 800bfe6:	4689      	mov	r9, r1
 800bfe8:	e7c6      	b.n	800bf78 <_dtoa_r+0x510>
 800bfea:	4650      	mov	r0, sl
 800bfec:	4659      	mov	r1, fp
 800bfee:	f7f4 fb1b 	bl	8000628 <__aeabi_dmul>
 800bff2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bff4:	9d01      	ldr	r5, [sp, #4]
 800bff6:	930f      	str	r3, [sp, #60]	; 0x3c
 800bff8:	4682      	mov	sl, r0
 800bffa:	468b      	mov	fp, r1
 800bffc:	4649      	mov	r1, r9
 800bffe:	4640      	mov	r0, r8
 800c000:	f7f4 fdc2 	bl	8000b88 <__aeabi_d2iz>
 800c004:	4606      	mov	r6, r0
 800c006:	f7f4 faa5 	bl	8000554 <__aeabi_i2d>
 800c00a:	3630      	adds	r6, #48	; 0x30
 800c00c:	4602      	mov	r2, r0
 800c00e:	460b      	mov	r3, r1
 800c010:	4640      	mov	r0, r8
 800c012:	4649      	mov	r1, r9
 800c014:	f7f4 f950 	bl	80002b8 <__aeabi_dsub>
 800c018:	f805 6b01 	strb.w	r6, [r5], #1
 800c01c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c01e:	429d      	cmp	r5, r3
 800c020:	4680      	mov	r8, r0
 800c022:	4689      	mov	r9, r1
 800c024:	f04f 0200 	mov.w	r2, #0
 800c028:	d124      	bne.n	800c074 <_dtoa_r+0x60c>
 800c02a:	4b1b      	ldr	r3, [pc, #108]	; (800c098 <_dtoa_r+0x630>)
 800c02c:	4650      	mov	r0, sl
 800c02e:	4659      	mov	r1, fp
 800c030:	f7f4 f944 	bl	80002bc <__adddf3>
 800c034:	4602      	mov	r2, r0
 800c036:	460b      	mov	r3, r1
 800c038:	4640      	mov	r0, r8
 800c03a:	4649      	mov	r1, r9
 800c03c:	f7f4 fd84 	bl	8000b48 <__aeabi_dcmpgt>
 800c040:	2800      	cmp	r0, #0
 800c042:	d173      	bne.n	800c12c <_dtoa_r+0x6c4>
 800c044:	4652      	mov	r2, sl
 800c046:	465b      	mov	r3, fp
 800c048:	4913      	ldr	r1, [pc, #76]	; (800c098 <_dtoa_r+0x630>)
 800c04a:	2000      	movs	r0, #0
 800c04c:	f7f4 f934 	bl	80002b8 <__aeabi_dsub>
 800c050:	4602      	mov	r2, r0
 800c052:	460b      	mov	r3, r1
 800c054:	4640      	mov	r0, r8
 800c056:	4649      	mov	r1, r9
 800c058:	f7f4 fd58 	bl	8000b0c <__aeabi_dcmplt>
 800c05c:	2800      	cmp	r0, #0
 800c05e:	f43f af35 	beq.w	800becc <_dtoa_r+0x464>
 800c062:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c064:	1e6b      	subs	r3, r5, #1
 800c066:	930f      	str	r3, [sp, #60]	; 0x3c
 800c068:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c06c:	2b30      	cmp	r3, #48	; 0x30
 800c06e:	d0f8      	beq.n	800c062 <_dtoa_r+0x5fa>
 800c070:	9700      	str	r7, [sp, #0]
 800c072:	e049      	b.n	800c108 <_dtoa_r+0x6a0>
 800c074:	4b05      	ldr	r3, [pc, #20]	; (800c08c <_dtoa_r+0x624>)
 800c076:	f7f4 fad7 	bl	8000628 <__aeabi_dmul>
 800c07a:	4680      	mov	r8, r0
 800c07c:	4689      	mov	r9, r1
 800c07e:	e7bd      	b.n	800bffc <_dtoa_r+0x594>
 800c080:	0800eee0 	.word	0x0800eee0
 800c084:	0800eeb8 	.word	0x0800eeb8
 800c088:	3ff00000 	.word	0x3ff00000
 800c08c:	40240000 	.word	0x40240000
 800c090:	401c0000 	.word	0x401c0000
 800c094:	40140000 	.word	0x40140000
 800c098:	3fe00000 	.word	0x3fe00000
 800c09c:	9d01      	ldr	r5, [sp, #4]
 800c09e:	4656      	mov	r6, sl
 800c0a0:	465f      	mov	r7, fp
 800c0a2:	4642      	mov	r2, r8
 800c0a4:	464b      	mov	r3, r9
 800c0a6:	4630      	mov	r0, r6
 800c0a8:	4639      	mov	r1, r7
 800c0aa:	f7f4 fbe7 	bl	800087c <__aeabi_ddiv>
 800c0ae:	f7f4 fd6b 	bl	8000b88 <__aeabi_d2iz>
 800c0b2:	4682      	mov	sl, r0
 800c0b4:	f7f4 fa4e 	bl	8000554 <__aeabi_i2d>
 800c0b8:	4642      	mov	r2, r8
 800c0ba:	464b      	mov	r3, r9
 800c0bc:	f7f4 fab4 	bl	8000628 <__aeabi_dmul>
 800c0c0:	4602      	mov	r2, r0
 800c0c2:	460b      	mov	r3, r1
 800c0c4:	4630      	mov	r0, r6
 800c0c6:	4639      	mov	r1, r7
 800c0c8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c0cc:	f7f4 f8f4 	bl	80002b8 <__aeabi_dsub>
 800c0d0:	f805 6b01 	strb.w	r6, [r5], #1
 800c0d4:	9e01      	ldr	r6, [sp, #4]
 800c0d6:	9f03      	ldr	r7, [sp, #12]
 800c0d8:	1bae      	subs	r6, r5, r6
 800c0da:	42b7      	cmp	r7, r6
 800c0dc:	4602      	mov	r2, r0
 800c0de:	460b      	mov	r3, r1
 800c0e0:	d135      	bne.n	800c14e <_dtoa_r+0x6e6>
 800c0e2:	f7f4 f8eb 	bl	80002bc <__adddf3>
 800c0e6:	4642      	mov	r2, r8
 800c0e8:	464b      	mov	r3, r9
 800c0ea:	4606      	mov	r6, r0
 800c0ec:	460f      	mov	r7, r1
 800c0ee:	f7f4 fd2b 	bl	8000b48 <__aeabi_dcmpgt>
 800c0f2:	b9d0      	cbnz	r0, 800c12a <_dtoa_r+0x6c2>
 800c0f4:	4642      	mov	r2, r8
 800c0f6:	464b      	mov	r3, r9
 800c0f8:	4630      	mov	r0, r6
 800c0fa:	4639      	mov	r1, r7
 800c0fc:	f7f4 fcfc 	bl	8000af8 <__aeabi_dcmpeq>
 800c100:	b110      	cbz	r0, 800c108 <_dtoa_r+0x6a0>
 800c102:	f01a 0f01 	tst.w	sl, #1
 800c106:	d110      	bne.n	800c12a <_dtoa_r+0x6c2>
 800c108:	4620      	mov	r0, r4
 800c10a:	ee18 1a10 	vmov	r1, s16
 800c10e:	f000 fbc5 	bl	800c89c <_Bfree>
 800c112:	2300      	movs	r3, #0
 800c114:	9800      	ldr	r0, [sp, #0]
 800c116:	702b      	strb	r3, [r5, #0]
 800c118:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c11a:	3001      	adds	r0, #1
 800c11c:	6018      	str	r0, [r3, #0]
 800c11e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c120:	2b00      	cmp	r3, #0
 800c122:	f43f acf1 	beq.w	800bb08 <_dtoa_r+0xa0>
 800c126:	601d      	str	r5, [r3, #0]
 800c128:	e4ee      	b.n	800bb08 <_dtoa_r+0xa0>
 800c12a:	9f00      	ldr	r7, [sp, #0]
 800c12c:	462b      	mov	r3, r5
 800c12e:	461d      	mov	r5, r3
 800c130:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c134:	2a39      	cmp	r2, #57	; 0x39
 800c136:	d106      	bne.n	800c146 <_dtoa_r+0x6de>
 800c138:	9a01      	ldr	r2, [sp, #4]
 800c13a:	429a      	cmp	r2, r3
 800c13c:	d1f7      	bne.n	800c12e <_dtoa_r+0x6c6>
 800c13e:	9901      	ldr	r1, [sp, #4]
 800c140:	2230      	movs	r2, #48	; 0x30
 800c142:	3701      	adds	r7, #1
 800c144:	700a      	strb	r2, [r1, #0]
 800c146:	781a      	ldrb	r2, [r3, #0]
 800c148:	3201      	adds	r2, #1
 800c14a:	701a      	strb	r2, [r3, #0]
 800c14c:	e790      	b.n	800c070 <_dtoa_r+0x608>
 800c14e:	4ba6      	ldr	r3, [pc, #664]	; (800c3e8 <_dtoa_r+0x980>)
 800c150:	2200      	movs	r2, #0
 800c152:	f7f4 fa69 	bl	8000628 <__aeabi_dmul>
 800c156:	2200      	movs	r2, #0
 800c158:	2300      	movs	r3, #0
 800c15a:	4606      	mov	r6, r0
 800c15c:	460f      	mov	r7, r1
 800c15e:	f7f4 fccb 	bl	8000af8 <__aeabi_dcmpeq>
 800c162:	2800      	cmp	r0, #0
 800c164:	d09d      	beq.n	800c0a2 <_dtoa_r+0x63a>
 800c166:	e7cf      	b.n	800c108 <_dtoa_r+0x6a0>
 800c168:	9a08      	ldr	r2, [sp, #32]
 800c16a:	2a00      	cmp	r2, #0
 800c16c:	f000 80d7 	beq.w	800c31e <_dtoa_r+0x8b6>
 800c170:	9a06      	ldr	r2, [sp, #24]
 800c172:	2a01      	cmp	r2, #1
 800c174:	f300 80ba 	bgt.w	800c2ec <_dtoa_r+0x884>
 800c178:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c17a:	2a00      	cmp	r2, #0
 800c17c:	f000 80b2 	beq.w	800c2e4 <_dtoa_r+0x87c>
 800c180:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c184:	9e07      	ldr	r6, [sp, #28]
 800c186:	9d04      	ldr	r5, [sp, #16]
 800c188:	9a04      	ldr	r2, [sp, #16]
 800c18a:	441a      	add	r2, r3
 800c18c:	9204      	str	r2, [sp, #16]
 800c18e:	9a05      	ldr	r2, [sp, #20]
 800c190:	2101      	movs	r1, #1
 800c192:	441a      	add	r2, r3
 800c194:	4620      	mov	r0, r4
 800c196:	9205      	str	r2, [sp, #20]
 800c198:	f000 fc38 	bl	800ca0c <__i2b>
 800c19c:	4607      	mov	r7, r0
 800c19e:	2d00      	cmp	r5, #0
 800c1a0:	dd0c      	ble.n	800c1bc <_dtoa_r+0x754>
 800c1a2:	9b05      	ldr	r3, [sp, #20]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	dd09      	ble.n	800c1bc <_dtoa_r+0x754>
 800c1a8:	42ab      	cmp	r3, r5
 800c1aa:	9a04      	ldr	r2, [sp, #16]
 800c1ac:	bfa8      	it	ge
 800c1ae:	462b      	movge	r3, r5
 800c1b0:	1ad2      	subs	r2, r2, r3
 800c1b2:	9204      	str	r2, [sp, #16]
 800c1b4:	9a05      	ldr	r2, [sp, #20]
 800c1b6:	1aed      	subs	r5, r5, r3
 800c1b8:	1ad3      	subs	r3, r2, r3
 800c1ba:	9305      	str	r3, [sp, #20]
 800c1bc:	9b07      	ldr	r3, [sp, #28]
 800c1be:	b31b      	cbz	r3, 800c208 <_dtoa_r+0x7a0>
 800c1c0:	9b08      	ldr	r3, [sp, #32]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	f000 80af 	beq.w	800c326 <_dtoa_r+0x8be>
 800c1c8:	2e00      	cmp	r6, #0
 800c1ca:	dd13      	ble.n	800c1f4 <_dtoa_r+0x78c>
 800c1cc:	4639      	mov	r1, r7
 800c1ce:	4632      	mov	r2, r6
 800c1d0:	4620      	mov	r0, r4
 800c1d2:	f000 fcdb 	bl	800cb8c <__pow5mult>
 800c1d6:	ee18 2a10 	vmov	r2, s16
 800c1da:	4601      	mov	r1, r0
 800c1dc:	4607      	mov	r7, r0
 800c1de:	4620      	mov	r0, r4
 800c1e0:	f000 fc2a 	bl	800ca38 <__multiply>
 800c1e4:	ee18 1a10 	vmov	r1, s16
 800c1e8:	4680      	mov	r8, r0
 800c1ea:	4620      	mov	r0, r4
 800c1ec:	f000 fb56 	bl	800c89c <_Bfree>
 800c1f0:	ee08 8a10 	vmov	s16, r8
 800c1f4:	9b07      	ldr	r3, [sp, #28]
 800c1f6:	1b9a      	subs	r2, r3, r6
 800c1f8:	d006      	beq.n	800c208 <_dtoa_r+0x7a0>
 800c1fa:	ee18 1a10 	vmov	r1, s16
 800c1fe:	4620      	mov	r0, r4
 800c200:	f000 fcc4 	bl	800cb8c <__pow5mult>
 800c204:	ee08 0a10 	vmov	s16, r0
 800c208:	2101      	movs	r1, #1
 800c20a:	4620      	mov	r0, r4
 800c20c:	f000 fbfe 	bl	800ca0c <__i2b>
 800c210:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c212:	2b00      	cmp	r3, #0
 800c214:	4606      	mov	r6, r0
 800c216:	f340 8088 	ble.w	800c32a <_dtoa_r+0x8c2>
 800c21a:	461a      	mov	r2, r3
 800c21c:	4601      	mov	r1, r0
 800c21e:	4620      	mov	r0, r4
 800c220:	f000 fcb4 	bl	800cb8c <__pow5mult>
 800c224:	9b06      	ldr	r3, [sp, #24]
 800c226:	2b01      	cmp	r3, #1
 800c228:	4606      	mov	r6, r0
 800c22a:	f340 8081 	ble.w	800c330 <_dtoa_r+0x8c8>
 800c22e:	f04f 0800 	mov.w	r8, #0
 800c232:	6933      	ldr	r3, [r6, #16]
 800c234:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c238:	6918      	ldr	r0, [r3, #16]
 800c23a:	f000 fb97 	bl	800c96c <__hi0bits>
 800c23e:	f1c0 0020 	rsb	r0, r0, #32
 800c242:	9b05      	ldr	r3, [sp, #20]
 800c244:	4418      	add	r0, r3
 800c246:	f010 001f 	ands.w	r0, r0, #31
 800c24a:	f000 8092 	beq.w	800c372 <_dtoa_r+0x90a>
 800c24e:	f1c0 0320 	rsb	r3, r0, #32
 800c252:	2b04      	cmp	r3, #4
 800c254:	f340 808a 	ble.w	800c36c <_dtoa_r+0x904>
 800c258:	f1c0 001c 	rsb	r0, r0, #28
 800c25c:	9b04      	ldr	r3, [sp, #16]
 800c25e:	4403      	add	r3, r0
 800c260:	9304      	str	r3, [sp, #16]
 800c262:	9b05      	ldr	r3, [sp, #20]
 800c264:	4403      	add	r3, r0
 800c266:	4405      	add	r5, r0
 800c268:	9305      	str	r3, [sp, #20]
 800c26a:	9b04      	ldr	r3, [sp, #16]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	dd07      	ble.n	800c280 <_dtoa_r+0x818>
 800c270:	ee18 1a10 	vmov	r1, s16
 800c274:	461a      	mov	r2, r3
 800c276:	4620      	mov	r0, r4
 800c278:	f000 fce2 	bl	800cc40 <__lshift>
 800c27c:	ee08 0a10 	vmov	s16, r0
 800c280:	9b05      	ldr	r3, [sp, #20]
 800c282:	2b00      	cmp	r3, #0
 800c284:	dd05      	ble.n	800c292 <_dtoa_r+0x82a>
 800c286:	4631      	mov	r1, r6
 800c288:	461a      	mov	r2, r3
 800c28a:	4620      	mov	r0, r4
 800c28c:	f000 fcd8 	bl	800cc40 <__lshift>
 800c290:	4606      	mov	r6, r0
 800c292:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c294:	2b00      	cmp	r3, #0
 800c296:	d06e      	beq.n	800c376 <_dtoa_r+0x90e>
 800c298:	ee18 0a10 	vmov	r0, s16
 800c29c:	4631      	mov	r1, r6
 800c29e:	f000 fd3f 	bl	800cd20 <__mcmp>
 800c2a2:	2800      	cmp	r0, #0
 800c2a4:	da67      	bge.n	800c376 <_dtoa_r+0x90e>
 800c2a6:	9b00      	ldr	r3, [sp, #0]
 800c2a8:	3b01      	subs	r3, #1
 800c2aa:	ee18 1a10 	vmov	r1, s16
 800c2ae:	9300      	str	r3, [sp, #0]
 800c2b0:	220a      	movs	r2, #10
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	4620      	mov	r0, r4
 800c2b6:	f000 fb13 	bl	800c8e0 <__multadd>
 800c2ba:	9b08      	ldr	r3, [sp, #32]
 800c2bc:	ee08 0a10 	vmov	s16, r0
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	f000 81b1 	beq.w	800c628 <_dtoa_r+0xbc0>
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	4639      	mov	r1, r7
 800c2ca:	220a      	movs	r2, #10
 800c2cc:	4620      	mov	r0, r4
 800c2ce:	f000 fb07 	bl	800c8e0 <__multadd>
 800c2d2:	9b02      	ldr	r3, [sp, #8]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	4607      	mov	r7, r0
 800c2d8:	f300 808e 	bgt.w	800c3f8 <_dtoa_r+0x990>
 800c2dc:	9b06      	ldr	r3, [sp, #24]
 800c2de:	2b02      	cmp	r3, #2
 800c2e0:	dc51      	bgt.n	800c386 <_dtoa_r+0x91e>
 800c2e2:	e089      	b.n	800c3f8 <_dtoa_r+0x990>
 800c2e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c2e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c2ea:	e74b      	b.n	800c184 <_dtoa_r+0x71c>
 800c2ec:	9b03      	ldr	r3, [sp, #12]
 800c2ee:	1e5e      	subs	r6, r3, #1
 800c2f0:	9b07      	ldr	r3, [sp, #28]
 800c2f2:	42b3      	cmp	r3, r6
 800c2f4:	bfbf      	itttt	lt
 800c2f6:	9b07      	ldrlt	r3, [sp, #28]
 800c2f8:	9607      	strlt	r6, [sp, #28]
 800c2fa:	1af2      	sublt	r2, r6, r3
 800c2fc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c2fe:	bfb6      	itet	lt
 800c300:	189b      	addlt	r3, r3, r2
 800c302:	1b9e      	subge	r6, r3, r6
 800c304:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c306:	9b03      	ldr	r3, [sp, #12]
 800c308:	bfb8      	it	lt
 800c30a:	2600      	movlt	r6, #0
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	bfb7      	itett	lt
 800c310:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c314:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c318:	1a9d      	sublt	r5, r3, r2
 800c31a:	2300      	movlt	r3, #0
 800c31c:	e734      	b.n	800c188 <_dtoa_r+0x720>
 800c31e:	9e07      	ldr	r6, [sp, #28]
 800c320:	9d04      	ldr	r5, [sp, #16]
 800c322:	9f08      	ldr	r7, [sp, #32]
 800c324:	e73b      	b.n	800c19e <_dtoa_r+0x736>
 800c326:	9a07      	ldr	r2, [sp, #28]
 800c328:	e767      	b.n	800c1fa <_dtoa_r+0x792>
 800c32a:	9b06      	ldr	r3, [sp, #24]
 800c32c:	2b01      	cmp	r3, #1
 800c32e:	dc18      	bgt.n	800c362 <_dtoa_r+0x8fa>
 800c330:	f1ba 0f00 	cmp.w	sl, #0
 800c334:	d115      	bne.n	800c362 <_dtoa_r+0x8fa>
 800c336:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c33a:	b993      	cbnz	r3, 800c362 <_dtoa_r+0x8fa>
 800c33c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c340:	0d1b      	lsrs	r3, r3, #20
 800c342:	051b      	lsls	r3, r3, #20
 800c344:	b183      	cbz	r3, 800c368 <_dtoa_r+0x900>
 800c346:	9b04      	ldr	r3, [sp, #16]
 800c348:	3301      	adds	r3, #1
 800c34a:	9304      	str	r3, [sp, #16]
 800c34c:	9b05      	ldr	r3, [sp, #20]
 800c34e:	3301      	adds	r3, #1
 800c350:	9305      	str	r3, [sp, #20]
 800c352:	f04f 0801 	mov.w	r8, #1
 800c356:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c358:	2b00      	cmp	r3, #0
 800c35a:	f47f af6a 	bne.w	800c232 <_dtoa_r+0x7ca>
 800c35e:	2001      	movs	r0, #1
 800c360:	e76f      	b.n	800c242 <_dtoa_r+0x7da>
 800c362:	f04f 0800 	mov.w	r8, #0
 800c366:	e7f6      	b.n	800c356 <_dtoa_r+0x8ee>
 800c368:	4698      	mov	r8, r3
 800c36a:	e7f4      	b.n	800c356 <_dtoa_r+0x8ee>
 800c36c:	f43f af7d 	beq.w	800c26a <_dtoa_r+0x802>
 800c370:	4618      	mov	r0, r3
 800c372:	301c      	adds	r0, #28
 800c374:	e772      	b.n	800c25c <_dtoa_r+0x7f4>
 800c376:	9b03      	ldr	r3, [sp, #12]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	dc37      	bgt.n	800c3ec <_dtoa_r+0x984>
 800c37c:	9b06      	ldr	r3, [sp, #24]
 800c37e:	2b02      	cmp	r3, #2
 800c380:	dd34      	ble.n	800c3ec <_dtoa_r+0x984>
 800c382:	9b03      	ldr	r3, [sp, #12]
 800c384:	9302      	str	r3, [sp, #8]
 800c386:	9b02      	ldr	r3, [sp, #8]
 800c388:	b96b      	cbnz	r3, 800c3a6 <_dtoa_r+0x93e>
 800c38a:	4631      	mov	r1, r6
 800c38c:	2205      	movs	r2, #5
 800c38e:	4620      	mov	r0, r4
 800c390:	f000 faa6 	bl	800c8e0 <__multadd>
 800c394:	4601      	mov	r1, r0
 800c396:	4606      	mov	r6, r0
 800c398:	ee18 0a10 	vmov	r0, s16
 800c39c:	f000 fcc0 	bl	800cd20 <__mcmp>
 800c3a0:	2800      	cmp	r0, #0
 800c3a2:	f73f adbb 	bgt.w	800bf1c <_dtoa_r+0x4b4>
 800c3a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3a8:	9d01      	ldr	r5, [sp, #4]
 800c3aa:	43db      	mvns	r3, r3
 800c3ac:	9300      	str	r3, [sp, #0]
 800c3ae:	f04f 0800 	mov.w	r8, #0
 800c3b2:	4631      	mov	r1, r6
 800c3b4:	4620      	mov	r0, r4
 800c3b6:	f000 fa71 	bl	800c89c <_Bfree>
 800c3ba:	2f00      	cmp	r7, #0
 800c3bc:	f43f aea4 	beq.w	800c108 <_dtoa_r+0x6a0>
 800c3c0:	f1b8 0f00 	cmp.w	r8, #0
 800c3c4:	d005      	beq.n	800c3d2 <_dtoa_r+0x96a>
 800c3c6:	45b8      	cmp	r8, r7
 800c3c8:	d003      	beq.n	800c3d2 <_dtoa_r+0x96a>
 800c3ca:	4641      	mov	r1, r8
 800c3cc:	4620      	mov	r0, r4
 800c3ce:	f000 fa65 	bl	800c89c <_Bfree>
 800c3d2:	4639      	mov	r1, r7
 800c3d4:	4620      	mov	r0, r4
 800c3d6:	f000 fa61 	bl	800c89c <_Bfree>
 800c3da:	e695      	b.n	800c108 <_dtoa_r+0x6a0>
 800c3dc:	2600      	movs	r6, #0
 800c3de:	4637      	mov	r7, r6
 800c3e0:	e7e1      	b.n	800c3a6 <_dtoa_r+0x93e>
 800c3e2:	9700      	str	r7, [sp, #0]
 800c3e4:	4637      	mov	r7, r6
 800c3e6:	e599      	b.n	800bf1c <_dtoa_r+0x4b4>
 800c3e8:	40240000 	.word	0x40240000
 800c3ec:	9b08      	ldr	r3, [sp, #32]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	f000 80ca 	beq.w	800c588 <_dtoa_r+0xb20>
 800c3f4:	9b03      	ldr	r3, [sp, #12]
 800c3f6:	9302      	str	r3, [sp, #8]
 800c3f8:	2d00      	cmp	r5, #0
 800c3fa:	dd05      	ble.n	800c408 <_dtoa_r+0x9a0>
 800c3fc:	4639      	mov	r1, r7
 800c3fe:	462a      	mov	r2, r5
 800c400:	4620      	mov	r0, r4
 800c402:	f000 fc1d 	bl	800cc40 <__lshift>
 800c406:	4607      	mov	r7, r0
 800c408:	f1b8 0f00 	cmp.w	r8, #0
 800c40c:	d05b      	beq.n	800c4c6 <_dtoa_r+0xa5e>
 800c40e:	6879      	ldr	r1, [r7, #4]
 800c410:	4620      	mov	r0, r4
 800c412:	f000 fa03 	bl	800c81c <_Balloc>
 800c416:	4605      	mov	r5, r0
 800c418:	b928      	cbnz	r0, 800c426 <_dtoa_r+0x9be>
 800c41a:	4b87      	ldr	r3, [pc, #540]	; (800c638 <_dtoa_r+0xbd0>)
 800c41c:	4602      	mov	r2, r0
 800c41e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c422:	f7ff bb3b 	b.w	800ba9c <_dtoa_r+0x34>
 800c426:	693a      	ldr	r2, [r7, #16]
 800c428:	3202      	adds	r2, #2
 800c42a:	0092      	lsls	r2, r2, #2
 800c42c:	f107 010c 	add.w	r1, r7, #12
 800c430:	300c      	adds	r0, #12
 800c432:	f7fe fc76 	bl	800ad22 <memcpy>
 800c436:	2201      	movs	r2, #1
 800c438:	4629      	mov	r1, r5
 800c43a:	4620      	mov	r0, r4
 800c43c:	f000 fc00 	bl	800cc40 <__lshift>
 800c440:	9b01      	ldr	r3, [sp, #4]
 800c442:	f103 0901 	add.w	r9, r3, #1
 800c446:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c44a:	4413      	add	r3, r2
 800c44c:	9305      	str	r3, [sp, #20]
 800c44e:	f00a 0301 	and.w	r3, sl, #1
 800c452:	46b8      	mov	r8, r7
 800c454:	9304      	str	r3, [sp, #16]
 800c456:	4607      	mov	r7, r0
 800c458:	4631      	mov	r1, r6
 800c45a:	ee18 0a10 	vmov	r0, s16
 800c45e:	f7ff fa75 	bl	800b94c <quorem>
 800c462:	4641      	mov	r1, r8
 800c464:	9002      	str	r0, [sp, #8]
 800c466:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c46a:	ee18 0a10 	vmov	r0, s16
 800c46e:	f000 fc57 	bl	800cd20 <__mcmp>
 800c472:	463a      	mov	r2, r7
 800c474:	9003      	str	r0, [sp, #12]
 800c476:	4631      	mov	r1, r6
 800c478:	4620      	mov	r0, r4
 800c47a:	f000 fc6d 	bl	800cd58 <__mdiff>
 800c47e:	68c2      	ldr	r2, [r0, #12]
 800c480:	f109 3bff 	add.w	fp, r9, #4294967295
 800c484:	4605      	mov	r5, r0
 800c486:	bb02      	cbnz	r2, 800c4ca <_dtoa_r+0xa62>
 800c488:	4601      	mov	r1, r0
 800c48a:	ee18 0a10 	vmov	r0, s16
 800c48e:	f000 fc47 	bl	800cd20 <__mcmp>
 800c492:	4602      	mov	r2, r0
 800c494:	4629      	mov	r1, r5
 800c496:	4620      	mov	r0, r4
 800c498:	9207      	str	r2, [sp, #28]
 800c49a:	f000 f9ff 	bl	800c89c <_Bfree>
 800c49e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c4a2:	ea43 0102 	orr.w	r1, r3, r2
 800c4a6:	9b04      	ldr	r3, [sp, #16]
 800c4a8:	430b      	orrs	r3, r1
 800c4aa:	464d      	mov	r5, r9
 800c4ac:	d10f      	bne.n	800c4ce <_dtoa_r+0xa66>
 800c4ae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c4b2:	d02a      	beq.n	800c50a <_dtoa_r+0xaa2>
 800c4b4:	9b03      	ldr	r3, [sp, #12]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	dd02      	ble.n	800c4c0 <_dtoa_r+0xa58>
 800c4ba:	9b02      	ldr	r3, [sp, #8]
 800c4bc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c4c0:	f88b a000 	strb.w	sl, [fp]
 800c4c4:	e775      	b.n	800c3b2 <_dtoa_r+0x94a>
 800c4c6:	4638      	mov	r0, r7
 800c4c8:	e7ba      	b.n	800c440 <_dtoa_r+0x9d8>
 800c4ca:	2201      	movs	r2, #1
 800c4cc:	e7e2      	b.n	800c494 <_dtoa_r+0xa2c>
 800c4ce:	9b03      	ldr	r3, [sp, #12]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	db04      	blt.n	800c4de <_dtoa_r+0xa76>
 800c4d4:	9906      	ldr	r1, [sp, #24]
 800c4d6:	430b      	orrs	r3, r1
 800c4d8:	9904      	ldr	r1, [sp, #16]
 800c4da:	430b      	orrs	r3, r1
 800c4dc:	d122      	bne.n	800c524 <_dtoa_r+0xabc>
 800c4de:	2a00      	cmp	r2, #0
 800c4e0:	ddee      	ble.n	800c4c0 <_dtoa_r+0xa58>
 800c4e2:	ee18 1a10 	vmov	r1, s16
 800c4e6:	2201      	movs	r2, #1
 800c4e8:	4620      	mov	r0, r4
 800c4ea:	f000 fba9 	bl	800cc40 <__lshift>
 800c4ee:	4631      	mov	r1, r6
 800c4f0:	ee08 0a10 	vmov	s16, r0
 800c4f4:	f000 fc14 	bl	800cd20 <__mcmp>
 800c4f8:	2800      	cmp	r0, #0
 800c4fa:	dc03      	bgt.n	800c504 <_dtoa_r+0xa9c>
 800c4fc:	d1e0      	bne.n	800c4c0 <_dtoa_r+0xa58>
 800c4fe:	f01a 0f01 	tst.w	sl, #1
 800c502:	d0dd      	beq.n	800c4c0 <_dtoa_r+0xa58>
 800c504:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c508:	d1d7      	bne.n	800c4ba <_dtoa_r+0xa52>
 800c50a:	2339      	movs	r3, #57	; 0x39
 800c50c:	f88b 3000 	strb.w	r3, [fp]
 800c510:	462b      	mov	r3, r5
 800c512:	461d      	mov	r5, r3
 800c514:	3b01      	subs	r3, #1
 800c516:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c51a:	2a39      	cmp	r2, #57	; 0x39
 800c51c:	d071      	beq.n	800c602 <_dtoa_r+0xb9a>
 800c51e:	3201      	adds	r2, #1
 800c520:	701a      	strb	r2, [r3, #0]
 800c522:	e746      	b.n	800c3b2 <_dtoa_r+0x94a>
 800c524:	2a00      	cmp	r2, #0
 800c526:	dd07      	ble.n	800c538 <_dtoa_r+0xad0>
 800c528:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c52c:	d0ed      	beq.n	800c50a <_dtoa_r+0xaa2>
 800c52e:	f10a 0301 	add.w	r3, sl, #1
 800c532:	f88b 3000 	strb.w	r3, [fp]
 800c536:	e73c      	b.n	800c3b2 <_dtoa_r+0x94a>
 800c538:	9b05      	ldr	r3, [sp, #20]
 800c53a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c53e:	4599      	cmp	r9, r3
 800c540:	d047      	beq.n	800c5d2 <_dtoa_r+0xb6a>
 800c542:	ee18 1a10 	vmov	r1, s16
 800c546:	2300      	movs	r3, #0
 800c548:	220a      	movs	r2, #10
 800c54a:	4620      	mov	r0, r4
 800c54c:	f000 f9c8 	bl	800c8e0 <__multadd>
 800c550:	45b8      	cmp	r8, r7
 800c552:	ee08 0a10 	vmov	s16, r0
 800c556:	f04f 0300 	mov.w	r3, #0
 800c55a:	f04f 020a 	mov.w	r2, #10
 800c55e:	4641      	mov	r1, r8
 800c560:	4620      	mov	r0, r4
 800c562:	d106      	bne.n	800c572 <_dtoa_r+0xb0a>
 800c564:	f000 f9bc 	bl	800c8e0 <__multadd>
 800c568:	4680      	mov	r8, r0
 800c56a:	4607      	mov	r7, r0
 800c56c:	f109 0901 	add.w	r9, r9, #1
 800c570:	e772      	b.n	800c458 <_dtoa_r+0x9f0>
 800c572:	f000 f9b5 	bl	800c8e0 <__multadd>
 800c576:	4639      	mov	r1, r7
 800c578:	4680      	mov	r8, r0
 800c57a:	2300      	movs	r3, #0
 800c57c:	220a      	movs	r2, #10
 800c57e:	4620      	mov	r0, r4
 800c580:	f000 f9ae 	bl	800c8e0 <__multadd>
 800c584:	4607      	mov	r7, r0
 800c586:	e7f1      	b.n	800c56c <_dtoa_r+0xb04>
 800c588:	9b03      	ldr	r3, [sp, #12]
 800c58a:	9302      	str	r3, [sp, #8]
 800c58c:	9d01      	ldr	r5, [sp, #4]
 800c58e:	ee18 0a10 	vmov	r0, s16
 800c592:	4631      	mov	r1, r6
 800c594:	f7ff f9da 	bl	800b94c <quorem>
 800c598:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c59c:	9b01      	ldr	r3, [sp, #4]
 800c59e:	f805 ab01 	strb.w	sl, [r5], #1
 800c5a2:	1aea      	subs	r2, r5, r3
 800c5a4:	9b02      	ldr	r3, [sp, #8]
 800c5a6:	4293      	cmp	r3, r2
 800c5a8:	dd09      	ble.n	800c5be <_dtoa_r+0xb56>
 800c5aa:	ee18 1a10 	vmov	r1, s16
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	220a      	movs	r2, #10
 800c5b2:	4620      	mov	r0, r4
 800c5b4:	f000 f994 	bl	800c8e0 <__multadd>
 800c5b8:	ee08 0a10 	vmov	s16, r0
 800c5bc:	e7e7      	b.n	800c58e <_dtoa_r+0xb26>
 800c5be:	9b02      	ldr	r3, [sp, #8]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	bfc8      	it	gt
 800c5c4:	461d      	movgt	r5, r3
 800c5c6:	9b01      	ldr	r3, [sp, #4]
 800c5c8:	bfd8      	it	le
 800c5ca:	2501      	movle	r5, #1
 800c5cc:	441d      	add	r5, r3
 800c5ce:	f04f 0800 	mov.w	r8, #0
 800c5d2:	ee18 1a10 	vmov	r1, s16
 800c5d6:	2201      	movs	r2, #1
 800c5d8:	4620      	mov	r0, r4
 800c5da:	f000 fb31 	bl	800cc40 <__lshift>
 800c5de:	4631      	mov	r1, r6
 800c5e0:	ee08 0a10 	vmov	s16, r0
 800c5e4:	f000 fb9c 	bl	800cd20 <__mcmp>
 800c5e8:	2800      	cmp	r0, #0
 800c5ea:	dc91      	bgt.n	800c510 <_dtoa_r+0xaa8>
 800c5ec:	d102      	bne.n	800c5f4 <_dtoa_r+0xb8c>
 800c5ee:	f01a 0f01 	tst.w	sl, #1
 800c5f2:	d18d      	bne.n	800c510 <_dtoa_r+0xaa8>
 800c5f4:	462b      	mov	r3, r5
 800c5f6:	461d      	mov	r5, r3
 800c5f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c5fc:	2a30      	cmp	r2, #48	; 0x30
 800c5fe:	d0fa      	beq.n	800c5f6 <_dtoa_r+0xb8e>
 800c600:	e6d7      	b.n	800c3b2 <_dtoa_r+0x94a>
 800c602:	9a01      	ldr	r2, [sp, #4]
 800c604:	429a      	cmp	r2, r3
 800c606:	d184      	bne.n	800c512 <_dtoa_r+0xaaa>
 800c608:	9b00      	ldr	r3, [sp, #0]
 800c60a:	3301      	adds	r3, #1
 800c60c:	9300      	str	r3, [sp, #0]
 800c60e:	2331      	movs	r3, #49	; 0x31
 800c610:	7013      	strb	r3, [r2, #0]
 800c612:	e6ce      	b.n	800c3b2 <_dtoa_r+0x94a>
 800c614:	4b09      	ldr	r3, [pc, #36]	; (800c63c <_dtoa_r+0xbd4>)
 800c616:	f7ff ba95 	b.w	800bb44 <_dtoa_r+0xdc>
 800c61a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	f47f aa6e 	bne.w	800bafe <_dtoa_r+0x96>
 800c622:	4b07      	ldr	r3, [pc, #28]	; (800c640 <_dtoa_r+0xbd8>)
 800c624:	f7ff ba8e 	b.w	800bb44 <_dtoa_r+0xdc>
 800c628:	9b02      	ldr	r3, [sp, #8]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	dcae      	bgt.n	800c58c <_dtoa_r+0xb24>
 800c62e:	9b06      	ldr	r3, [sp, #24]
 800c630:	2b02      	cmp	r3, #2
 800c632:	f73f aea8 	bgt.w	800c386 <_dtoa_r+0x91e>
 800c636:	e7a9      	b.n	800c58c <_dtoa_r+0xb24>
 800c638:	0800ee4b 	.word	0x0800ee4b
 800c63c:	0800eda8 	.word	0x0800eda8
 800c640:	0800edcc 	.word	0x0800edcc

0800c644 <__sflush_r>:
 800c644:	898a      	ldrh	r2, [r1, #12]
 800c646:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c64a:	4605      	mov	r5, r0
 800c64c:	0710      	lsls	r0, r2, #28
 800c64e:	460c      	mov	r4, r1
 800c650:	d458      	bmi.n	800c704 <__sflush_r+0xc0>
 800c652:	684b      	ldr	r3, [r1, #4]
 800c654:	2b00      	cmp	r3, #0
 800c656:	dc05      	bgt.n	800c664 <__sflush_r+0x20>
 800c658:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	dc02      	bgt.n	800c664 <__sflush_r+0x20>
 800c65e:	2000      	movs	r0, #0
 800c660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c664:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c666:	2e00      	cmp	r6, #0
 800c668:	d0f9      	beq.n	800c65e <__sflush_r+0x1a>
 800c66a:	2300      	movs	r3, #0
 800c66c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c670:	682f      	ldr	r7, [r5, #0]
 800c672:	602b      	str	r3, [r5, #0]
 800c674:	d032      	beq.n	800c6dc <__sflush_r+0x98>
 800c676:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c678:	89a3      	ldrh	r3, [r4, #12]
 800c67a:	075a      	lsls	r2, r3, #29
 800c67c:	d505      	bpl.n	800c68a <__sflush_r+0x46>
 800c67e:	6863      	ldr	r3, [r4, #4]
 800c680:	1ac0      	subs	r0, r0, r3
 800c682:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c684:	b10b      	cbz	r3, 800c68a <__sflush_r+0x46>
 800c686:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c688:	1ac0      	subs	r0, r0, r3
 800c68a:	2300      	movs	r3, #0
 800c68c:	4602      	mov	r2, r0
 800c68e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c690:	6a21      	ldr	r1, [r4, #32]
 800c692:	4628      	mov	r0, r5
 800c694:	47b0      	blx	r6
 800c696:	1c43      	adds	r3, r0, #1
 800c698:	89a3      	ldrh	r3, [r4, #12]
 800c69a:	d106      	bne.n	800c6aa <__sflush_r+0x66>
 800c69c:	6829      	ldr	r1, [r5, #0]
 800c69e:	291d      	cmp	r1, #29
 800c6a0:	d82c      	bhi.n	800c6fc <__sflush_r+0xb8>
 800c6a2:	4a2a      	ldr	r2, [pc, #168]	; (800c74c <__sflush_r+0x108>)
 800c6a4:	40ca      	lsrs	r2, r1
 800c6a6:	07d6      	lsls	r6, r2, #31
 800c6a8:	d528      	bpl.n	800c6fc <__sflush_r+0xb8>
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	6062      	str	r2, [r4, #4]
 800c6ae:	04d9      	lsls	r1, r3, #19
 800c6b0:	6922      	ldr	r2, [r4, #16]
 800c6b2:	6022      	str	r2, [r4, #0]
 800c6b4:	d504      	bpl.n	800c6c0 <__sflush_r+0x7c>
 800c6b6:	1c42      	adds	r2, r0, #1
 800c6b8:	d101      	bne.n	800c6be <__sflush_r+0x7a>
 800c6ba:	682b      	ldr	r3, [r5, #0]
 800c6bc:	b903      	cbnz	r3, 800c6c0 <__sflush_r+0x7c>
 800c6be:	6560      	str	r0, [r4, #84]	; 0x54
 800c6c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c6c2:	602f      	str	r7, [r5, #0]
 800c6c4:	2900      	cmp	r1, #0
 800c6c6:	d0ca      	beq.n	800c65e <__sflush_r+0x1a>
 800c6c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c6cc:	4299      	cmp	r1, r3
 800c6ce:	d002      	beq.n	800c6d6 <__sflush_r+0x92>
 800c6d0:	4628      	mov	r0, r5
 800c6d2:	f000 fc3d 	bl	800cf50 <_free_r>
 800c6d6:	2000      	movs	r0, #0
 800c6d8:	6360      	str	r0, [r4, #52]	; 0x34
 800c6da:	e7c1      	b.n	800c660 <__sflush_r+0x1c>
 800c6dc:	6a21      	ldr	r1, [r4, #32]
 800c6de:	2301      	movs	r3, #1
 800c6e0:	4628      	mov	r0, r5
 800c6e2:	47b0      	blx	r6
 800c6e4:	1c41      	adds	r1, r0, #1
 800c6e6:	d1c7      	bne.n	800c678 <__sflush_r+0x34>
 800c6e8:	682b      	ldr	r3, [r5, #0]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d0c4      	beq.n	800c678 <__sflush_r+0x34>
 800c6ee:	2b1d      	cmp	r3, #29
 800c6f0:	d001      	beq.n	800c6f6 <__sflush_r+0xb2>
 800c6f2:	2b16      	cmp	r3, #22
 800c6f4:	d101      	bne.n	800c6fa <__sflush_r+0xb6>
 800c6f6:	602f      	str	r7, [r5, #0]
 800c6f8:	e7b1      	b.n	800c65e <__sflush_r+0x1a>
 800c6fa:	89a3      	ldrh	r3, [r4, #12]
 800c6fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c700:	81a3      	strh	r3, [r4, #12]
 800c702:	e7ad      	b.n	800c660 <__sflush_r+0x1c>
 800c704:	690f      	ldr	r7, [r1, #16]
 800c706:	2f00      	cmp	r7, #0
 800c708:	d0a9      	beq.n	800c65e <__sflush_r+0x1a>
 800c70a:	0793      	lsls	r3, r2, #30
 800c70c:	680e      	ldr	r6, [r1, #0]
 800c70e:	bf08      	it	eq
 800c710:	694b      	ldreq	r3, [r1, #20]
 800c712:	600f      	str	r7, [r1, #0]
 800c714:	bf18      	it	ne
 800c716:	2300      	movne	r3, #0
 800c718:	eba6 0807 	sub.w	r8, r6, r7
 800c71c:	608b      	str	r3, [r1, #8]
 800c71e:	f1b8 0f00 	cmp.w	r8, #0
 800c722:	dd9c      	ble.n	800c65e <__sflush_r+0x1a>
 800c724:	6a21      	ldr	r1, [r4, #32]
 800c726:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c728:	4643      	mov	r3, r8
 800c72a:	463a      	mov	r2, r7
 800c72c:	4628      	mov	r0, r5
 800c72e:	47b0      	blx	r6
 800c730:	2800      	cmp	r0, #0
 800c732:	dc06      	bgt.n	800c742 <__sflush_r+0xfe>
 800c734:	89a3      	ldrh	r3, [r4, #12]
 800c736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c73a:	81a3      	strh	r3, [r4, #12]
 800c73c:	f04f 30ff 	mov.w	r0, #4294967295
 800c740:	e78e      	b.n	800c660 <__sflush_r+0x1c>
 800c742:	4407      	add	r7, r0
 800c744:	eba8 0800 	sub.w	r8, r8, r0
 800c748:	e7e9      	b.n	800c71e <__sflush_r+0xda>
 800c74a:	bf00      	nop
 800c74c:	20400001 	.word	0x20400001

0800c750 <_fflush_r>:
 800c750:	b538      	push	{r3, r4, r5, lr}
 800c752:	690b      	ldr	r3, [r1, #16]
 800c754:	4605      	mov	r5, r0
 800c756:	460c      	mov	r4, r1
 800c758:	b913      	cbnz	r3, 800c760 <_fflush_r+0x10>
 800c75a:	2500      	movs	r5, #0
 800c75c:	4628      	mov	r0, r5
 800c75e:	bd38      	pop	{r3, r4, r5, pc}
 800c760:	b118      	cbz	r0, 800c76a <_fflush_r+0x1a>
 800c762:	6983      	ldr	r3, [r0, #24]
 800c764:	b90b      	cbnz	r3, 800c76a <_fflush_r+0x1a>
 800c766:	f7fe fa17 	bl	800ab98 <__sinit>
 800c76a:	4b14      	ldr	r3, [pc, #80]	; (800c7bc <_fflush_r+0x6c>)
 800c76c:	429c      	cmp	r4, r3
 800c76e:	d11b      	bne.n	800c7a8 <_fflush_r+0x58>
 800c770:	686c      	ldr	r4, [r5, #4]
 800c772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d0ef      	beq.n	800c75a <_fflush_r+0xa>
 800c77a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c77c:	07d0      	lsls	r0, r2, #31
 800c77e:	d404      	bmi.n	800c78a <_fflush_r+0x3a>
 800c780:	0599      	lsls	r1, r3, #22
 800c782:	d402      	bmi.n	800c78a <_fflush_r+0x3a>
 800c784:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c786:	f7fe faca 	bl	800ad1e <__retarget_lock_acquire_recursive>
 800c78a:	4628      	mov	r0, r5
 800c78c:	4621      	mov	r1, r4
 800c78e:	f7ff ff59 	bl	800c644 <__sflush_r>
 800c792:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c794:	07da      	lsls	r2, r3, #31
 800c796:	4605      	mov	r5, r0
 800c798:	d4e0      	bmi.n	800c75c <_fflush_r+0xc>
 800c79a:	89a3      	ldrh	r3, [r4, #12]
 800c79c:	059b      	lsls	r3, r3, #22
 800c79e:	d4dd      	bmi.n	800c75c <_fflush_r+0xc>
 800c7a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c7a2:	f7fe fabd 	bl	800ad20 <__retarget_lock_release_recursive>
 800c7a6:	e7d9      	b.n	800c75c <_fflush_r+0xc>
 800c7a8:	4b05      	ldr	r3, [pc, #20]	; (800c7c0 <_fflush_r+0x70>)
 800c7aa:	429c      	cmp	r4, r3
 800c7ac:	d101      	bne.n	800c7b2 <_fflush_r+0x62>
 800c7ae:	68ac      	ldr	r4, [r5, #8]
 800c7b0:	e7df      	b.n	800c772 <_fflush_r+0x22>
 800c7b2:	4b04      	ldr	r3, [pc, #16]	; (800c7c4 <_fflush_r+0x74>)
 800c7b4:	429c      	cmp	r4, r3
 800c7b6:	bf08      	it	eq
 800c7b8:	68ec      	ldreq	r4, [r5, #12]
 800c7ba:	e7da      	b.n	800c772 <_fflush_r+0x22>
 800c7bc:	0800ed54 	.word	0x0800ed54
 800c7c0:	0800ed74 	.word	0x0800ed74
 800c7c4:	0800ed34 	.word	0x0800ed34

0800c7c8 <_localeconv_r>:
 800c7c8:	4800      	ldr	r0, [pc, #0]	; (800c7cc <_localeconv_r+0x4>)
 800c7ca:	4770      	bx	lr
 800c7cc:	20000164 	.word	0x20000164

0800c7d0 <_lseek_r>:
 800c7d0:	b538      	push	{r3, r4, r5, lr}
 800c7d2:	4d07      	ldr	r5, [pc, #28]	; (800c7f0 <_lseek_r+0x20>)
 800c7d4:	4604      	mov	r4, r0
 800c7d6:	4608      	mov	r0, r1
 800c7d8:	4611      	mov	r1, r2
 800c7da:	2200      	movs	r2, #0
 800c7dc:	602a      	str	r2, [r5, #0]
 800c7de:	461a      	mov	r2, r3
 800c7e0:	f7f5 fb02 	bl	8001de8 <_lseek>
 800c7e4:	1c43      	adds	r3, r0, #1
 800c7e6:	d102      	bne.n	800c7ee <_lseek_r+0x1e>
 800c7e8:	682b      	ldr	r3, [r5, #0]
 800c7ea:	b103      	cbz	r3, 800c7ee <_lseek_r+0x1e>
 800c7ec:	6023      	str	r3, [r4, #0]
 800c7ee:	bd38      	pop	{r3, r4, r5, pc}
 800c7f0:	20002334 	.word	0x20002334

0800c7f4 <malloc>:
 800c7f4:	4b02      	ldr	r3, [pc, #8]	; (800c800 <malloc+0xc>)
 800c7f6:	4601      	mov	r1, r0
 800c7f8:	6818      	ldr	r0, [r3, #0]
 800c7fa:	f7fe bac9 	b.w	800ad90 <_malloc_r>
 800c7fe:	bf00      	nop
 800c800:	20000010 	.word	0x20000010

0800c804 <__malloc_lock>:
 800c804:	4801      	ldr	r0, [pc, #4]	; (800c80c <__malloc_lock+0x8>)
 800c806:	f7fe ba8a 	b.w	800ad1e <__retarget_lock_acquire_recursive>
 800c80a:	bf00      	nop
 800c80c:	20002328 	.word	0x20002328

0800c810 <__malloc_unlock>:
 800c810:	4801      	ldr	r0, [pc, #4]	; (800c818 <__malloc_unlock+0x8>)
 800c812:	f7fe ba85 	b.w	800ad20 <__retarget_lock_release_recursive>
 800c816:	bf00      	nop
 800c818:	20002328 	.word	0x20002328

0800c81c <_Balloc>:
 800c81c:	b570      	push	{r4, r5, r6, lr}
 800c81e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c820:	4604      	mov	r4, r0
 800c822:	460d      	mov	r5, r1
 800c824:	b976      	cbnz	r6, 800c844 <_Balloc+0x28>
 800c826:	2010      	movs	r0, #16
 800c828:	f7ff ffe4 	bl	800c7f4 <malloc>
 800c82c:	4602      	mov	r2, r0
 800c82e:	6260      	str	r0, [r4, #36]	; 0x24
 800c830:	b920      	cbnz	r0, 800c83c <_Balloc+0x20>
 800c832:	4b18      	ldr	r3, [pc, #96]	; (800c894 <_Balloc+0x78>)
 800c834:	4818      	ldr	r0, [pc, #96]	; (800c898 <_Balloc+0x7c>)
 800c836:	2166      	movs	r1, #102	; 0x66
 800c838:	f000 fd44 	bl	800d2c4 <__assert_func>
 800c83c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c840:	6006      	str	r6, [r0, #0]
 800c842:	60c6      	str	r6, [r0, #12]
 800c844:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c846:	68f3      	ldr	r3, [r6, #12]
 800c848:	b183      	cbz	r3, 800c86c <_Balloc+0x50>
 800c84a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c84c:	68db      	ldr	r3, [r3, #12]
 800c84e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c852:	b9b8      	cbnz	r0, 800c884 <_Balloc+0x68>
 800c854:	2101      	movs	r1, #1
 800c856:	fa01 f605 	lsl.w	r6, r1, r5
 800c85a:	1d72      	adds	r2, r6, #5
 800c85c:	0092      	lsls	r2, r2, #2
 800c85e:	4620      	mov	r0, r4
 800c860:	f000 fb60 	bl	800cf24 <_calloc_r>
 800c864:	b160      	cbz	r0, 800c880 <_Balloc+0x64>
 800c866:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c86a:	e00e      	b.n	800c88a <_Balloc+0x6e>
 800c86c:	2221      	movs	r2, #33	; 0x21
 800c86e:	2104      	movs	r1, #4
 800c870:	4620      	mov	r0, r4
 800c872:	f000 fb57 	bl	800cf24 <_calloc_r>
 800c876:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c878:	60f0      	str	r0, [r6, #12]
 800c87a:	68db      	ldr	r3, [r3, #12]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d1e4      	bne.n	800c84a <_Balloc+0x2e>
 800c880:	2000      	movs	r0, #0
 800c882:	bd70      	pop	{r4, r5, r6, pc}
 800c884:	6802      	ldr	r2, [r0, #0]
 800c886:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c88a:	2300      	movs	r3, #0
 800c88c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c890:	e7f7      	b.n	800c882 <_Balloc+0x66>
 800c892:	bf00      	nop
 800c894:	0800edd9 	.word	0x0800edd9
 800c898:	0800ee5c 	.word	0x0800ee5c

0800c89c <_Bfree>:
 800c89c:	b570      	push	{r4, r5, r6, lr}
 800c89e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c8a0:	4605      	mov	r5, r0
 800c8a2:	460c      	mov	r4, r1
 800c8a4:	b976      	cbnz	r6, 800c8c4 <_Bfree+0x28>
 800c8a6:	2010      	movs	r0, #16
 800c8a8:	f7ff ffa4 	bl	800c7f4 <malloc>
 800c8ac:	4602      	mov	r2, r0
 800c8ae:	6268      	str	r0, [r5, #36]	; 0x24
 800c8b0:	b920      	cbnz	r0, 800c8bc <_Bfree+0x20>
 800c8b2:	4b09      	ldr	r3, [pc, #36]	; (800c8d8 <_Bfree+0x3c>)
 800c8b4:	4809      	ldr	r0, [pc, #36]	; (800c8dc <_Bfree+0x40>)
 800c8b6:	218a      	movs	r1, #138	; 0x8a
 800c8b8:	f000 fd04 	bl	800d2c4 <__assert_func>
 800c8bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c8c0:	6006      	str	r6, [r0, #0]
 800c8c2:	60c6      	str	r6, [r0, #12]
 800c8c4:	b13c      	cbz	r4, 800c8d6 <_Bfree+0x3a>
 800c8c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c8c8:	6862      	ldr	r2, [r4, #4]
 800c8ca:	68db      	ldr	r3, [r3, #12]
 800c8cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c8d0:	6021      	str	r1, [r4, #0]
 800c8d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c8d6:	bd70      	pop	{r4, r5, r6, pc}
 800c8d8:	0800edd9 	.word	0x0800edd9
 800c8dc:	0800ee5c 	.word	0x0800ee5c

0800c8e0 <__multadd>:
 800c8e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8e4:	690d      	ldr	r5, [r1, #16]
 800c8e6:	4607      	mov	r7, r0
 800c8e8:	460c      	mov	r4, r1
 800c8ea:	461e      	mov	r6, r3
 800c8ec:	f101 0c14 	add.w	ip, r1, #20
 800c8f0:	2000      	movs	r0, #0
 800c8f2:	f8dc 3000 	ldr.w	r3, [ip]
 800c8f6:	b299      	uxth	r1, r3
 800c8f8:	fb02 6101 	mla	r1, r2, r1, r6
 800c8fc:	0c1e      	lsrs	r6, r3, #16
 800c8fe:	0c0b      	lsrs	r3, r1, #16
 800c900:	fb02 3306 	mla	r3, r2, r6, r3
 800c904:	b289      	uxth	r1, r1
 800c906:	3001      	adds	r0, #1
 800c908:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c90c:	4285      	cmp	r5, r0
 800c90e:	f84c 1b04 	str.w	r1, [ip], #4
 800c912:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c916:	dcec      	bgt.n	800c8f2 <__multadd+0x12>
 800c918:	b30e      	cbz	r6, 800c95e <__multadd+0x7e>
 800c91a:	68a3      	ldr	r3, [r4, #8]
 800c91c:	42ab      	cmp	r3, r5
 800c91e:	dc19      	bgt.n	800c954 <__multadd+0x74>
 800c920:	6861      	ldr	r1, [r4, #4]
 800c922:	4638      	mov	r0, r7
 800c924:	3101      	adds	r1, #1
 800c926:	f7ff ff79 	bl	800c81c <_Balloc>
 800c92a:	4680      	mov	r8, r0
 800c92c:	b928      	cbnz	r0, 800c93a <__multadd+0x5a>
 800c92e:	4602      	mov	r2, r0
 800c930:	4b0c      	ldr	r3, [pc, #48]	; (800c964 <__multadd+0x84>)
 800c932:	480d      	ldr	r0, [pc, #52]	; (800c968 <__multadd+0x88>)
 800c934:	21b5      	movs	r1, #181	; 0xb5
 800c936:	f000 fcc5 	bl	800d2c4 <__assert_func>
 800c93a:	6922      	ldr	r2, [r4, #16]
 800c93c:	3202      	adds	r2, #2
 800c93e:	f104 010c 	add.w	r1, r4, #12
 800c942:	0092      	lsls	r2, r2, #2
 800c944:	300c      	adds	r0, #12
 800c946:	f7fe f9ec 	bl	800ad22 <memcpy>
 800c94a:	4621      	mov	r1, r4
 800c94c:	4638      	mov	r0, r7
 800c94e:	f7ff ffa5 	bl	800c89c <_Bfree>
 800c952:	4644      	mov	r4, r8
 800c954:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c958:	3501      	adds	r5, #1
 800c95a:	615e      	str	r6, [r3, #20]
 800c95c:	6125      	str	r5, [r4, #16]
 800c95e:	4620      	mov	r0, r4
 800c960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c964:	0800ee4b 	.word	0x0800ee4b
 800c968:	0800ee5c 	.word	0x0800ee5c

0800c96c <__hi0bits>:
 800c96c:	0c03      	lsrs	r3, r0, #16
 800c96e:	041b      	lsls	r3, r3, #16
 800c970:	b9d3      	cbnz	r3, 800c9a8 <__hi0bits+0x3c>
 800c972:	0400      	lsls	r0, r0, #16
 800c974:	2310      	movs	r3, #16
 800c976:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c97a:	bf04      	itt	eq
 800c97c:	0200      	lsleq	r0, r0, #8
 800c97e:	3308      	addeq	r3, #8
 800c980:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c984:	bf04      	itt	eq
 800c986:	0100      	lsleq	r0, r0, #4
 800c988:	3304      	addeq	r3, #4
 800c98a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c98e:	bf04      	itt	eq
 800c990:	0080      	lsleq	r0, r0, #2
 800c992:	3302      	addeq	r3, #2
 800c994:	2800      	cmp	r0, #0
 800c996:	db05      	blt.n	800c9a4 <__hi0bits+0x38>
 800c998:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c99c:	f103 0301 	add.w	r3, r3, #1
 800c9a0:	bf08      	it	eq
 800c9a2:	2320      	moveq	r3, #32
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	4770      	bx	lr
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	e7e4      	b.n	800c976 <__hi0bits+0xa>

0800c9ac <__lo0bits>:
 800c9ac:	6803      	ldr	r3, [r0, #0]
 800c9ae:	f013 0207 	ands.w	r2, r3, #7
 800c9b2:	4601      	mov	r1, r0
 800c9b4:	d00b      	beq.n	800c9ce <__lo0bits+0x22>
 800c9b6:	07da      	lsls	r2, r3, #31
 800c9b8:	d423      	bmi.n	800ca02 <__lo0bits+0x56>
 800c9ba:	0798      	lsls	r0, r3, #30
 800c9bc:	bf49      	itett	mi
 800c9be:	085b      	lsrmi	r3, r3, #1
 800c9c0:	089b      	lsrpl	r3, r3, #2
 800c9c2:	2001      	movmi	r0, #1
 800c9c4:	600b      	strmi	r3, [r1, #0]
 800c9c6:	bf5c      	itt	pl
 800c9c8:	600b      	strpl	r3, [r1, #0]
 800c9ca:	2002      	movpl	r0, #2
 800c9cc:	4770      	bx	lr
 800c9ce:	b298      	uxth	r0, r3
 800c9d0:	b9a8      	cbnz	r0, 800c9fe <__lo0bits+0x52>
 800c9d2:	0c1b      	lsrs	r3, r3, #16
 800c9d4:	2010      	movs	r0, #16
 800c9d6:	b2da      	uxtb	r2, r3
 800c9d8:	b90a      	cbnz	r2, 800c9de <__lo0bits+0x32>
 800c9da:	3008      	adds	r0, #8
 800c9dc:	0a1b      	lsrs	r3, r3, #8
 800c9de:	071a      	lsls	r2, r3, #28
 800c9e0:	bf04      	itt	eq
 800c9e2:	091b      	lsreq	r3, r3, #4
 800c9e4:	3004      	addeq	r0, #4
 800c9e6:	079a      	lsls	r2, r3, #30
 800c9e8:	bf04      	itt	eq
 800c9ea:	089b      	lsreq	r3, r3, #2
 800c9ec:	3002      	addeq	r0, #2
 800c9ee:	07da      	lsls	r2, r3, #31
 800c9f0:	d403      	bmi.n	800c9fa <__lo0bits+0x4e>
 800c9f2:	085b      	lsrs	r3, r3, #1
 800c9f4:	f100 0001 	add.w	r0, r0, #1
 800c9f8:	d005      	beq.n	800ca06 <__lo0bits+0x5a>
 800c9fa:	600b      	str	r3, [r1, #0]
 800c9fc:	4770      	bx	lr
 800c9fe:	4610      	mov	r0, r2
 800ca00:	e7e9      	b.n	800c9d6 <__lo0bits+0x2a>
 800ca02:	2000      	movs	r0, #0
 800ca04:	4770      	bx	lr
 800ca06:	2020      	movs	r0, #32
 800ca08:	4770      	bx	lr
	...

0800ca0c <__i2b>:
 800ca0c:	b510      	push	{r4, lr}
 800ca0e:	460c      	mov	r4, r1
 800ca10:	2101      	movs	r1, #1
 800ca12:	f7ff ff03 	bl	800c81c <_Balloc>
 800ca16:	4602      	mov	r2, r0
 800ca18:	b928      	cbnz	r0, 800ca26 <__i2b+0x1a>
 800ca1a:	4b05      	ldr	r3, [pc, #20]	; (800ca30 <__i2b+0x24>)
 800ca1c:	4805      	ldr	r0, [pc, #20]	; (800ca34 <__i2b+0x28>)
 800ca1e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ca22:	f000 fc4f 	bl	800d2c4 <__assert_func>
 800ca26:	2301      	movs	r3, #1
 800ca28:	6144      	str	r4, [r0, #20]
 800ca2a:	6103      	str	r3, [r0, #16]
 800ca2c:	bd10      	pop	{r4, pc}
 800ca2e:	bf00      	nop
 800ca30:	0800ee4b 	.word	0x0800ee4b
 800ca34:	0800ee5c 	.word	0x0800ee5c

0800ca38 <__multiply>:
 800ca38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca3c:	4691      	mov	r9, r2
 800ca3e:	690a      	ldr	r2, [r1, #16]
 800ca40:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ca44:	429a      	cmp	r2, r3
 800ca46:	bfb8      	it	lt
 800ca48:	460b      	movlt	r3, r1
 800ca4a:	460c      	mov	r4, r1
 800ca4c:	bfbc      	itt	lt
 800ca4e:	464c      	movlt	r4, r9
 800ca50:	4699      	movlt	r9, r3
 800ca52:	6927      	ldr	r7, [r4, #16]
 800ca54:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ca58:	68a3      	ldr	r3, [r4, #8]
 800ca5a:	6861      	ldr	r1, [r4, #4]
 800ca5c:	eb07 060a 	add.w	r6, r7, sl
 800ca60:	42b3      	cmp	r3, r6
 800ca62:	b085      	sub	sp, #20
 800ca64:	bfb8      	it	lt
 800ca66:	3101      	addlt	r1, #1
 800ca68:	f7ff fed8 	bl	800c81c <_Balloc>
 800ca6c:	b930      	cbnz	r0, 800ca7c <__multiply+0x44>
 800ca6e:	4602      	mov	r2, r0
 800ca70:	4b44      	ldr	r3, [pc, #272]	; (800cb84 <__multiply+0x14c>)
 800ca72:	4845      	ldr	r0, [pc, #276]	; (800cb88 <__multiply+0x150>)
 800ca74:	f240 115d 	movw	r1, #349	; 0x15d
 800ca78:	f000 fc24 	bl	800d2c4 <__assert_func>
 800ca7c:	f100 0514 	add.w	r5, r0, #20
 800ca80:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ca84:	462b      	mov	r3, r5
 800ca86:	2200      	movs	r2, #0
 800ca88:	4543      	cmp	r3, r8
 800ca8a:	d321      	bcc.n	800cad0 <__multiply+0x98>
 800ca8c:	f104 0314 	add.w	r3, r4, #20
 800ca90:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ca94:	f109 0314 	add.w	r3, r9, #20
 800ca98:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ca9c:	9202      	str	r2, [sp, #8]
 800ca9e:	1b3a      	subs	r2, r7, r4
 800caa0:	3a15      	subs	r2, #21
 800caa2:	f022 0203 	bic.w	r2, r2, #3
 800caa6:	3204      	adds	r2, #4
 800caa8:	f104 0115 	add.w	r1, r4, #21
 800caac:	428f      	cmp	r7, r1
 800caae:	bf38      	it	cc
 800cab0:	2204      	movcc	r2, #4
 800cab2:	9201      	str	r2, [sp, #4]
 800cab4:	9a02      	ldr	r2, [sp, #8]
 800cab6:	9303      	str	r3, [sp, #12]
 800cab8:	429a      	cmp	r2, r3
 800caba:	d80c      	bhi.n	800cad6 <__multiply+0x9e>
 800cabc:	2e00      	cmp	r6, #0
 800cabe:	dd03      	ble.n	800cac8 <__multiply+0x90>
 800cac0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d05a      	beq.n	800cb7e <__multiply+0x146>
 800cac8:	6106      	str	r6, [r0, #16]
 800caca:	b005      	add	sp, #20
 800cacc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cad0:	f843 2b04 	str.w	r2, [r3], #4
 800cad4:	e7d8      	b.n	800ca88 <__multiply+0x50>
 800cad6:	f8b3 a000 	ldrh.w	sl, [r3]
 800cada:	f1ba 0f00 	cmp.w	sl, #0
 800cade:	d024      	beq.n	800cb2a <__multiply+0xf2>
 800cae0:	f104 0e14 	add.w	lr, r4, #20
 800cae4:	46a9      	mov	r9, r5
 800cae6:	f04f 0c00 	mov.w	ip, #0
 800caea:	f85e 2b04 	ldr.w	r2, [lr], #4
 800caee:	f8d9 1000 	ldr.w	r1, [r9]
 800caf2:	fa1f fb82 	uxth.w	fp, r2
 800caf6:	b289      	uxth	r1, r1
 800caf8:	fb0a 110b 	mla	r1, sl, fp, r1
 800cafc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cb00:	f8d9 2000 	ldr.w	r2, [r9]
 800cb04:	4461      	add	r1, ip
 800cb06:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cb0a:	fb0a c20b 	mla	r2, sl, fp, ip
 800cb0e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cb12:	b289      	uxth	r1, r1
 800cb14:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cb18:	4577      	cmp	r7, lr
 800cb1a:	f849 1b04 	str.w	r1, [r9], #4
 800cb1e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cb22:	d8e2      	bhi.n	800caea <__multiply+0xb2>
 800cb24:	9a01      	ldr	r2, [sp, #4]
 800cb26:	f845 c002 	str.w	ip, [r5, r2]
 800cb2a:	9a03      	ldr	r2, [sp, #12]
 800cb2c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cb30:	3304      	adds	r3, #4
 800cb32:	f1b9 0f00 	cmp.w	r9, #0
 800cb36:	d020      	beq.n	800cb7a <__multiply+0x142>
 800cb38:	6829      	ldr	r1, [r5, #0]
 800cb3a:	f104 0c14 	add.w	ip, r4, #20
 800cb3e:	46ae      	mov	lr, r5
 800cb40:	f04f 0a00 	mov.w	sl, #0
 800cb44:	f8bc b000 	ldrh.w	fp, [ip]
 800cb48:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800cb4c:	fb09 220b 	mla	r2, r9, fp, r2
 800cb50:	4492      	add	sl, r2
 800cb52:	b289      	uxth	r1, r1
 800cb54:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800cb58:	f84e 1b04 	str.w	r1, [lr], #4
 800cb5c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cb60:	f8be 1000 	ldrh.w	r1, [lr]
 800cb64:	0c12      	lsrs	r2, r2, #16
 800cb66:	fb09 1102 	mla	r1, r9, r2, r1
 800cb6a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800cb6e:	4567      	cmp	r7, ip
 800cb70:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cb74:	d8e6      	bhi.n	800cb44 <__multiply+0x10c>
 800cb76:	9a01      	ldr	r2, [sp, #4]
 800cb78:	50a9      	str	r1, [r5, r2]
 800cb7a:	3504      	adds	r5, #4
 800cb7c:	e79a      	b.n	800cab4 <__multiply+0x7c>
 800cb7e:	3e01      	subs	r6, #1
 800cb80:	e79c      	b.n	800cabc <__multiply+0x84>
 800cb82:	bf00      	nop
 800cb84:	0800ee4b 	.word	0x0800ee4b
 800cb88:	0800ee5c 	.word	0x0800ee5c

0800cb8c <__pow5mult>:
 800cb8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb90:	4615      	mov	r5, r2
 800cb92:	f012 0203 	ands.w	r2, r2, #3
 800cb96:	4606      	mov	r6, r0
 800cb98:	460f      	mov	r7, r1
 800cb9a:	d007      	beq.n	800cbac <__pow5mult+0x20>
 800cb9c:	4c25      	ldr	r4, [pc, #148]	; (800cc34 <__pow5mult+0xa8>)
 800cb9e:	3a01      	subs	r2, #1
 800cba0:	2300      	movs	r3, #0
 800cba2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cba6:	f7ff fe9b 	bl	800c8e0 <__multadd>
 800cbaa:	4607      	mov	r7, r0
 800cbac:	10ad      	asrs	r5, r5, #2
 800cbae:	d03d      	beq.n	800cc2c <__pow5mult+0xa0>
 800cbb0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800cbb2:	b97c      	cbnz	r4, 800cbd4 <__pow5mult+0x48>
 800cbb4:	2010      	movs	r0, #16
 800cbb6:	f7ff fe1d 	bl	800c7f4 <malloc>
 800cbba:	4602      	mov	r2, r0
 800cbbc:	6270      	str	r0, [r6, #36]	; 0x24
 800cbbe:	b928      	cbnz	r0, 800cbcc <__pow5mult+0x40>
 800cbc0:	4b1d      	ldr	r3, [pc, #116]	; (800cc38 <__pow5mult+0xac>)
 800cbc2:	481e      	ldr	r0, [pc, #120]	; (800cc3c <__pow5mult+0xb0>)
 800cbc4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800cbc8:	f000 fb7c 	bl	800d2c4 <__assert_func>
 800cbcc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cbd0:	6004      	str	r4, [r0, #0]
 800cbd2:	60c4      	str	r4, [r0, #12]
 800cbd4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800cbd8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cbdc:	b94c      	cbnz	r4, 800cbf2 <__pow5mult+0x66>
 800cbde:	f240 2171 	movw	r1, #625	; 0x271
 800cbe2:	4630      	mov	r0, r6
 800cbe4:	f7ff ff12 	bl	800ca0c <__i2b>
 800cbe8:	2300      	movs	r3, #0
 800cbea:	f8c8 0008 	str.w	r0, [r8, #8]
 800cbee:	4604      	mov	r4, r0
 800cbf0:	6003      	str	r3, [r0, #0]
 800cbf2:	f04f 0900 	mov.w	r9, #0
 800cbf6:	07eb      	lsls	r3, r5, #31
 800cbf8:	d50a      	bpl.n	800cc10 <__pow5mult+0x84>
 800cbfa:	4639      	mov	r1, r7
 800cbfc:	4622      	mov	r2, r4
 800cbfe:	4630      	mov	r0, r6
 800cc00:	f7ff ff1a 	bl	800ca38 <__multiply>
 800cc04:	4639      	mov	r1, r7
 800cc06:	4680      	mov	r8, r0
 800cc08:	4630      	mov	r0, r6
 800cc0a:	f7ff fe47 	bl	800c89c <_Bfree>
 800cc0e:	4647      	mov	r7, r8
 800cc10:	106d      	asrs	r5, r5, #1
 800cc12:	d00b      	beq.n	800cc2c <__pow5mult+0xa0>
 800cc14:	6820      	ldr	r0, [r4, #0]
 800cc16:	b938      	cbnz	r0, 800cc28 <__pow5mult+0x9c>
 800cc18:	4622      	mov	r2, r4
 800cc1a:	4621      	mov	r1, r4
 800cc1c:	4630      	mov	r0, r6
 800cc1e:	f7ff ff0b 	bl	800ca38 <__multiply>
 800cc22:	6020      	str	r0, [r4, #0]
 800cc24:	f8c0 9000 	str.w	r9, [r0]
 800cc28:	4604      	mov	r4, r0
 800cc2a:	e7e4      	b.n	800cbf6 <__pow5mult+0x6a>
 800cc2c:	4638      	mov	r0, r7
 800cc2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc32:	bf00      	nop
 800cc34:	0800efa8 	.word	0x0800efa8
 800cc38:	0800edd9 	.word	0x0800edd9
 800cc3c:	0800ee5c 	.word	0x0800ee5c

0800cc40 <__lshift>:
 800cc40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc44:	460c      	mov	r4, r1
 800cc46:	6849      	ldr	r1, [r1, #4]
 800cc48:	6923      	ldr	r3, [r4, #16]
 800cc4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cc4e:	68a3      	ldr	r3, [r4, #8]
 800cc50:	4607      	mov	r7, r0
 800cc52:	4691      	mov	r9, r2
 800cc54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cc58:	f108 0601 	add.w	r6, r8, #1
 800cc5c:	42b3      	cmp	r3, r6
 800cc5e:	db0b      	blt.n	800cc78 <__lshift+0x38>
 800cc60:	4638      	mov	r0, r7
 800cc62:	f7ff fddb 	bl	800c81c <_Balloc>
 800cc66:	4605      	mov	r5, r0
 800cc68:	b948      	cbnz	r0, 800cc7e <__lshift+0x3e>
 800cc6a:	4602      	mov	r2, r0
 800cc6c:	4b2a      	ldr	r3, [pc, #168]	; (800cd18 <__lshift+0xd8>)
 800cc6e:	482b      	ldr	r0, [pc, #172]	; (800cd1c <__lshift+0xdc>)
 800cc70:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cc74:	f000 fb26 	bl	800d2c4 <__assert_func>
 800cc78:	3101      	adds	r1, #1
 800cc7a:	005b      	lsls	r3, r3, #1
 800cc7c:	e7ee      	b.n	800cc5c <__lshift+0x1c>
 800cc7e:	2300      	movs	r3, #0
 800cc80:	f100 0114 	add.w	r1, r0, #20
 800cc84:	f100 0210 	add.w	r2, r0, #16
 800cc88:	4618      	mov	r0, r3
 800cc8a:	4553      	cmp	r3, sl
 800cc8c:	db37      	blt.n	800ccfe <__lshift+0xbe>
 800cc8e:	6920      	ldr	r0, [r4, #16]
 800cc90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cc94:	f104 0314 	add.w	r3, r4, #20
 800cc98:	f019 091f 	ands.w	r9, r9, #31
 800cc9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cca0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cca4:	d02f      	beq.n	800cd06 <__lshift+0xc6>
 800cca6:	f1c9 0e20 	rsb	lr, r9, #32
 800ccaa:	468a      	mov	sl, r1
 800ccac:	f04f 0c00 	mov.w	ip, #0
 800ccb0:	681a      	ldr	r2, [r3, #0]
 800ccb2:	fa02 f209 	lsl.w	r2, r2, r9
 800ccb6:	ea42 020c 	orr.w	r2, r2, ip
 800ccba:	f84a 2b04 	str.w	r2, [sl], #4
 800ccbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccc2:	4298      	cmp	r0, r3
 800ccc4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ccc8:	d8f2      	bhi.n	800ccb0 <__lshift+0x70>
 800ccca:	1b03      	subs	r3, r0, r4
 800cccc:	3b15      	subs	r3, #21
 800ccce:	f023 0303 	bic.w	r3, r3, #3
 800ccd2:	3304      	adds	r3, #4
 800ccd4:	f104 0215 	add.w	r2, r4, #21
 800ccd8:	4290      	cmp	r0, r2
 800ccda:	bf38      	it	cc
 800ccdc:	2304      	movcc	r3, #4
 800ccde:	f841 c003 	str.w	ip, [r1, r3]
 800cce2:	f1bc 0f00 	cmp.w	ip, #0
 800cce6:	d001      	beq.n	800ccec <__lshift+0xac>
 800cce8:	f108 0602 	add.w	r6, r8, #2
 800ccec:	3e01      	subs	r6, #1
 800ccee:	4638      	mov	r0, r7
 800ccf0:	612e      	str	r6, [r5, #16]
 800ccf2:	4621      	mov	r1, r4
 800ccf4:	f7ff fdd2 	bl	800c89c <_Bfree>
 800ccf8:	4628      	mov	r0, r5
 800ccfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccfe:	f842 0f04 	str.w	r0, [r2, #4]!
 800cd02:	3301      	adds	r3, #1
 800cd04:	e7c1      	b.n	800cc8a <__lshift+0x4a>
 800cd06:	3904      	subs	r1, #4
 800cd08:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd0c:	f841 2f04 	str.w	r2, [r1, #4]!
 800cd10:	4298      	cmp	r0, r3
 800cd12:	d8f9      	bhi.n	800cd08 <__lshift+0xc8>
 800cd14:	e7ea      	b.n	800ccec <__lshift+0xac>
 800cd16:	bf00      	nop
 800cd18:	0800ee4b 	.word	0x0800ee4b
 800cd1c:	0800ee5c 	.word	0x0800ee5c

0800cd20 <__mcmp>:
 800cd20:	b530      	push	{r4, r5, lr}
 800cd22:	6902      	ldr	r2, [r0, #16]
 800cd24:	690c      	ldr	r4, [r1, #16]
 800cd26:	1b12      	subs	r2, r2, r4
 800cd28:	d10e      	bne.n	800cd48 <__mcmp+0x28>
 800cd2a:	f100 0314 	add.w	r3, r0, #20
 800cd2e:	3114      	adds	r1, #20
 800cd30:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cd34:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cd38:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cd3c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cd40:	42a5      	cmp	r5, r4
 800cd42:	d003      	beq.n	800cd4c <__mcmp+0x2c>
 800cd44:	d305      	bcc.n	800cd52 <__mcmp+0x32>
 800cd46:	2201      	movs	r2, #1
 800cd48:	4610      	mov	r0, r2
 800cd4a:	bd30      	pop	{r4, r5, pc}
 800cd4c:	4283      	cmp	r3, r0
 800cd4e:	d3f3      	bcc.n	800cd38 <__mcmp+0x18>
 800cd50:	e7fa      	b.n	800cd48 <__mcmp+0x28>
 800cd52:	f04f 32ff 	mov.w	r2, #4294967295
 800cd56:	e7f7      	b.n	800cd48 <__mcmp+0x28>

0800cd58 <__mdiff>:
 800cd58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd5c:	460c      	mov	r4, r1
 800cd5e:	4606      	mov	r6, r0
 800cd60:	4611      	mov	r1, r2
 800cd62:	4620      	mov	r0, r4
 800cd64:	4690      	mov	r8, r2
 800cd66:	f7ff ffdb 	bl	800cd20 <__mcmp>
 800cd6a:	1e05      	subs	r5, r0, #0
 800cd6c:	d110      	bne.n	800cd90 <__mdiff+0x38>
 800cd6e:	4629      	mov	r1, r5
 800cd70:	4630      	mov	r0, r6
 800cd72:	f7ff fd53 	bl	800c81c <_Balloc>
 800cd76:	b930      	cbnz	r0, 800cd86 <__mdiff+0x2e>
 800cd78:	4b3a      	ldr	r3, [pc, #232]	; (800ce64 <__mdiff+0x10c>)
 800cd7a:	4602      	mov	r2, r0
 800cd7c:	f240 2132 	movw	r1, #562	; 0x232
 800cd80:	4839      	ldr	r0, [pc, #228]	; (800ce68 <__mdiff+0x110>)
 800cd82:	f000 fa9f 	bl	800d2c4 <__assert_func>
 800cd86:	2301      	movs	r3, #1
 800cd88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cd8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd90:	bfa4      	itt	ge
 800cd92:	4643      	movge	r3, r8
 800cd94:	46a0      	movge	r8, r4
 800cd96:	4630      	mov	r0, r6
 800cd98:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cd9c:	bfa6      	itte	ge
 800cd9e:	461c      	movge	r4, r3
 800cda0:	2500      	movge	r5, #0
 800cda2:	2501      	movlt	r5, #1
 800cda4:	f7ff fd3a 	bl	800c81c <_Balloc>
 800cda8:	b920      	cbnz	r0, 800cdb4 <__mdiff+0x5c>
 800cdaa:	4b2e      	ldr	r3, [pc, #184]	; (800ce64 <__mdiff+0x10c>)
 800cdac:	4602      	mov	r2, r0
 800cdae:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cdb2:	e7e5      	b.n	800cd80 <__mdiff+0x28>
 800cdb4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cdb8:	6926      	ldr	r6, [r4, #16]
 800cdba:	60c5      	str	r5, [r0, #12]
 800cdbc:	f104 0914 	add.w	r9, r4, #20
 800cdc0:	f108 0514 	add.w	r5, r8, #20
 800cdc4:	f100 0e14 	add.w	lr, r0, #20
 800cdc8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cdcc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cdd0:	f108 0210 	add.w	r2, r8, #16
 800cdd4:	46f2      	mov	sl, lr
 800cdd6:	2100      	movs	r1, #0
 800cdd8:	f859 3b04 	ldr.w	r3, [r9], #4
 800cddc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cde0:	fa1f f883 	uxth.w	r8, r3
 800cde4:	fa11 f18b 	uxtah	r1, r1, fp
 800cde8:	0c1b      	lsrs	r3, r3, #16
 800cdea:	eba1 0808 	sub.w	r8, r1, r8
 800cdee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cdf2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cdf6:	fa1f f888 	uxth.w	r8, r8
 800cdfa:	1419      	asrs	r1, r3, #16
 800cdfc:	454e      	cmp	r6, r9
 800cdfe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ce02:	f84a 3b04 	str.w	r3, [sl], #4
 800ce06:	d8e7      	bhi.n	800cdd8 <__mdiff+0x80>
 800ce08:	1b33      	subs	r3, r6, r4
 800ce0a:	3b15      	subs	r3, #21
 800ce0c:	f023 0303 	bic.w	r3, r3, #3
 800ce10:	3304      	adds	r3, #4
 800ce12:	3415      	adds	r4, #21
 800ce14:	42a6      	cmp	r6, r4
 800ce16:	bf38      	it	cc
 800ce18:	2304      	movcc	r3, #4
 800ce1a:	441d      	add	r5, r3
 800ce1c:	4473      	add	r3, lr
 800ce1e:	469e      	mov	lr, r3
 800ce20:	462e      	mov	r6, r5
 800ce22:	4566      	cmp	r6, ip
 800ce24:	d30e      	bcc.n	800ce44 <__mdiff+0xec>
 800ce26:	f10c 0203 	add.w	r2, ip, #3
 800ce2a:	1b52      	subs	r2, r2, r5
 800ce2c:	f022 0203 	bic.w	r2, r2, #3
 800ce30:	3d03      	subs	r5, #3
 800ce32:	45ac      	cmp	ip, r5
 800ce34:	bf38      	it	cc
 800ce36:	2200      	movcc	r2, #0
 800ce38:	441a      	add	r2, r3
 800ce3a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ce3e:	b17b      	cbz	r3, 800ce60 <__mdiff+0x108>
 800ce40:	6107      	str	r7, [r0, #16]
 800ce42:	e7a3      	b.n	800cd8c <__mdiff+0x34>
 800ce44:	f856 8b04 	ldr.w	r8, [r6], #4
 800ce48:	fa11 f288 	uxtah	r2, r1, r8
 800ce4c:	1414      	asrs	r4, r2, #16
 800ce4e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ce52:	b292      	uxth	r2, r2
 800ce54:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ce58:	f84e 2b04 	str.w	r2, [lr], #4
 800ce5c:	1421      	asrs	r1, r4, #16
 800ce5e:	e7e0      	b.n	800ce22 <__mdiff+0xca>
 800ce60:	3f01      	subs	r7, #1
 800ce62:	e7ea      	b.n	800ce3a <__mdiff+0xe2>
 800ce64:	0800ee4b 	.word	0x0800ee4b
 800ce68:	0800ee5c 	.word	0x0800ee5c

0800ce6c <__d2b>:
 800ce6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ce70:	4689      	mov	r9, r1
 800ce72:	2101      	movs	r1, #1
 800ce74:	ec57 6b10 	vmov	r6, r7, d0
 800ce78:	4690      	mov	r8, r2
 800ce7a:	f7ff fccf 	bl	800c81c <_Balloc>
 800ce7e:	4604      	mov	r4, r0
 800ce80:	b930      	cbnz	r0, 800ce90 <__d2b+0x24>
 800ce82:	4602      	mov	r2, r0
 800ce84:	4b25      	ldr	r3, [pc, #148]	; (800cf1c <__d2b+0xb0>)
 800ce86:	4826      	ldr	r0, [pc, #152]	; (800cf20 <__d2b+0xb4>)
 800ce88:	f240 310a 	movw	r1, #778	; 0x30a
 800ce8c:	f000 fa1a 	bl	800d2c4 <__assert_func>
 800ce90:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ce94:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ce98:	bb35      	cbnz	r5, 800cee8 <__d2b+0x7c>
 800ce9a:	2e00      	cmp	r6, #0
 800ce9c:	9301      	str	r3, [sp, #4]
 800ce9e:	d028      	beq.n	800cef2 <__d2b+0x86>
 800cea0:	4668      	mov	r0, sp
 800cea2:	9600      	str	r6, [sp, #0]
 800cea4:	f7ff fd82 	bl	800c9ac <__lo0bits>
 800cea8:	9900      	ldr	r1, [sp, #0]
 800ceaa:	b300      	cbz	r0, 800ceee <__d2b+0x82>
 800ceac:	9a01      	ldr	r2, [sp, #4]
 800ceae:	f1c0 0320 	rsb	r3, r0, #32
 800ceb2:	fa02 f303 	lsl.w	r3, r2, r3
 800ceb6:	430b      	orrs	r3, r1
 800ceb8:	40c2      	lsrs	r2, r0
 800ceba:	6163      	str	r3, [r4, #20]
 800cebc:	9201      	str	r2, [sp, #4]
 800cebe:	9b01      	ldr	r3, [sp, #4]
 800cec0:	61a3      	str	r3, [r4, #24]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	bf14      	ite	ne
 800cec6:	2202      	movne	r2, #2
 800cec8:	2201      	moveq	r2, #1
 800ceca:	6122      	str	r2, [r4, #16]
 800cecc:	b1d5      	cbz	r5, 800cf04 <__d2b+0x98>
 800cece:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ced2:	4405      	add	r5, r0
 800ced4:	f8c9 5000 	str.w	r5, [r9]
 800ced8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cedc:	f8c8 0000 	str.w	r0, [r8]
 800cee0:	4620      	mov	r0, r4
 800cee2:	b003      	add	sp, #12
 800cee4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cee8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ceec:	e7d5      	b.n	800ce9a <__d2b+0x2e>
 800ceee:	6161      	str	r1, [r4, #20]
 800cef0:	e7e5      	b.n	800cebe <__d2b+0x52>
 800cef2:	a801      	add	r0, sp, #4
 800cef4:	f7ff fd5a 	bl	800c9ac <__lo0bits>
 800cef8:	9b01      	ldr	r3, [sp, #4]
 800cefa:	6163      	str	r3, [r4, #20]
 800cefc:	2201      	movs	r2, #1
 800cefe:	6122      	str	r2, [r4, #16]
 800cf00:	3020      	adds	r0, #32
 800cf02:	e7e3      	b.n	800cecc <__d2b+0x60>
 800cf04:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cf08:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cf0c:	f8c9 0000 	str.w	r0, [r9]
 800cf10:	6918      	ldr	r0, [r3, #16]
 800cf12:	f7ff fd2b 	bl	800c96c <__hi0bits>
 800cf16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cf1a:	e7df      	b.n	800cedc <__d2b+0x70>
 800cf1c:	0800ee4b 	.word	0x0800ee4b
 800cf20:	0800ee5c 	.word	0x0800ee5c

0800cf24 <_calloc_r>:
 800cf24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cf26:	fba1 2402 	umull	r2, r4, r1, r2
 800cf2a:	b94c      	cbnz	r4, 800cf40 <_calloc_r+0x1c>
 800cf2c:	4611      	mov	r1, r2
 800cf2e:	9201      	str	r2, [sp, #4]
 800cf30:	f7fd ff2e 	bl	800ad90 <_malloc_r>
 800cf34:	9a01      	ldr	r2, [sp, #4]
 800cf36:	4605      	mov	r5, r0
 800cf38:	b930      	cbnz	r0, 800cf48 <_calloc_r+0x24>
 800cf3a:	4628      	mov	r0, r5
 800cf3c:	b003      	add	sp, #12
 800cf3e:	bd30      	pop	{r4, r5, pc}
 800cf40:	220c      	movs	r2, #12
 800cf42:	6002      	str	r2, [r0, #0]
 800cf44:	2500      	movs	r5, #0
 800cf46:	e7f8      	b.n	800cf3a <_calloc_r+0x16>
 800cf48:	4621      	mov	r1, r4
 800cf4a:	f7fd fef8 	bl	800ad3e <memset>
 800cf4e:	e7f4      	b.n	800cf3a <_calloc_r+0x16>

0800cf50 <_free_r>:
 800cf50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cf52:	2900      	cmp	r1, #0
 800cf54:	d044      	beq.n	800cfe0 <_free_r+0x90>
 800cf56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf5a:	9001      	str	r0, [sp, #4]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	f1a1 0404 	sub.w	r4, r1, #4
 800cf62:	bfb8      	it	lt
 800cf64:	18e4      	addlt	r4, r4, r3
 800cf66:	f7ff fc4d 	bl	800c804 <__malloc_lock>
 800cf6a:	4a1e      	ldr	r2, [pc, #120]	; (800cfe4 <_free_r+0x94>)
 800cf6c:	9801      	ldr	r0, [sp, #4]
 800cf6e:	6813      	ldr	r3, [r2, #0]
 800cf70:	b933      	cbnz	r3, 800cf80 <_free_r+0x30>
 800cf72:	6063      	str	r3, [r4, #4]
 800cf74:	6014      	str	r4, [r2, #0]
 800cf76:	b003      	add	sp, #12
 800cf78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cf7c:	f7ff bc48 	b.w	800c810 <__malloc_unlock>
 800cf80:	42a3      	cmp	r3, r4
 800cf82:	d908      	bls.n	800cf96 <_free_r+0x46>
 800cf84:	6825      	ldr	r5, [r4, #0]
 800cf86:	1961      	adds	r1, r4, r5
 800cf88:	428b      	cmp	r3, r1
 800cf8a:	bf01      	itttt	eq
 800cf8c:	6819      	ldreq	r1, [r3, #0]
 800cf8e:	685b      	ldreq	r3, [r3, #4]
 800cf90:	1949      	addeq	r1, r1, r5
 800cf92:	6021      	streq	r1, [r4, #0]
 800cf94:	e7ed      	b.n	800cf72 <_free_r+0x22>
 800cf96:	461a      	mov	r2, r3
 800cf98:	685b      	ldr	r3, [r3, #4]
 800cf9a:	b10b      	cbz	r3, 800cfa0 <_free_r+0x50>
 800cf9c:	42a3      	cmp	r3, r4
 800cf9e:	d9fa      	bls.n	800cf96 <_free_r+0x46>
 800cfa0:	6811      	ldr	r1, [r2, #0]
 800cfa2:	1855      	adds	r5, r2, r1
 800cfa4:	42a5      	cmp	r5, r4
 800cfa6:	d10b      	bne.n	800cfc0 <_free_r+0x70>
 800cfa8:	6824      	ldr	r4, [r4, #0]
 800cfaa:	4421      	add	r1, r4
 800cfac:	1854      	adds	r4, r2, r1
 800cfae:	42a3      	cmp	r3, r4
 800cfb0:	6011      	str	r1, [r2, #0]
 800cfb2:	d1e0      	bne.n	800cf76 <_free_r+0x26>
 800cfb4:	681c      	ldr	r4, [r3, #0]
 800cfb6:	685b      	ldr	r3, [r3, #4]
 800cfb8:	6053      	str	r3, [r2, #4]
 800cfba:	4421      	add	r1, r4
 800cfbc:	6011      	str	r1, [r2, #0]
 800cfbe:	e7da      	b.n	800cf76 <_free_r+0x26>
 800cfc0:	d902      	bls.n	800cfc8 <_free_r+0x78>
 800cfc2:	230c      	movs	r3, #12
 800cfc4:	6003      	str	r3, [r0, #0]
 800cfc6:	e7d6      	b.n	800cf76 <_free_r+0x26>
 800cfc8:	6825      	ldr	r5, [r4, #0]
 800cfca:	1961      	adds	r1, r4, r5
 800cfcc:	428b      	cmp	r3, r1
 800cfce:	bf04      	itt	eq
 800cfd0:	6819      	ldreq	r1, [r3, #0]
 800cfd2:	685b      	ldreq	r3, [r3, #4]
 800cfd4:	6063      	str	r3, [r4, #4]
 800cfd6:	bf04      	itt	eq
 800cfd8:	1949      	addeq	r1, r1, r5
 800cfda:	6021      	streq	r1, [r4, #0]
 800cfdc:	6054      	str	r4, [r2, #4]
 800cfde:	e7ca      	b.n	800cf76 <_free_r+0x26>
 800cfe0:	b003      	add	sp, #12
 800cfe2:	bd30      	pop	{r4, r5, pc}
 800cfe4:	2000232c 	.word	0x2000232c

0800cfe8 <__ssputs_r>:
 800cfe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfec:	688e      	ldr	r6, [r1, #8]
 800cfee:	429e      	cmp	r6, r3
 800cff0:	4682      	mov	sl, r0
 800cff2:	460c      	mov	r4, r1
 800cff4:	4690      	mov	r8, r2
 800cff6:	461f      	mov	r7, r3
 800cff8:	d838      	bhi.n	800d06c <__ssputs_r+0x84>
 800cffa:	898a      	ldrh	r2, [r1, #12]
 800cffc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d000:	d032      	beq.n	800d068 <__ssputs_r+0x80>
 800d002:	6825      	ldr	r5, [r4, #0]
 800d004:	6909      	ldr	r1, [r1, #16]
 800d006:	eba5 0901 	sub.w	r9, r5, r1
 800d00a:	6965      	ldr	r5, [r4, #20]
 800d00c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d010:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d014:	3301      	adds	r3, #1
 800d016:	444b      	add	r3, r9
 800d018:	106d      	asrs	r5, r5, #1
 800d01a:	429d      	cmp	r5, r3
 800d01c:	bf38      	it	cc
 800d01e:	461d      	movcc	r5, r3
 800d020:	0553      	lsls	r3, r2, #21
 800d022:	d531      	bpl.n	800d088 <__ssputs_r+0xa0>
 800d024:	4629      	mov	r1, r5
 800d026:	f7fd feb3 	bl	800ad90 <_malloc_r>
 800d02a:	4606      	mov	r6, r0
 800d02c:	b950      	cbnz	r0, 800d044 <__ssputs_r+0x5c>
 800d02e:	230c      	movs	r3, #12
 800d030:	f8ca 3000 	str.w	r3, [sl]
 800d034:	89a3      	ldrh	r3, [r4, #12]
 800d036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d03a:	81a3      	strh	r3, [r4, #12]
 800d03c:	f04f 30ff 	mov.w	r0, #4294967295
 800d040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d044:	6921      	ldr	r1, [r4, #16]
 800d046:	464a      	mov	r2, r9
 800d048:	f7fd fe6b 	bl	800ad22 <memcpy>
 800d04c:	89a3      	ldrh	r3, [r4, #12]
 800d04e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d052:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d056:	81a3      	strh	r3, [r4, #12]
 800d058:	6126      	str	r6, [r4, #16]
 800d05a:	6165      	str	r5, [r4, #20]
 800d05c:	444e      	add	r6, r9
 800d05e:	eba5 0509 	sub.w	r5, r5, r9
 800d062:	6026      	str	r6, [r4, #0]
 800d064:	60a5      	str	r5, [r4, #8]
 800d066:	463e      	mov	r6, r7
 800d068:	42be      	cmp	r6, r7
 800d06a:	d900      	bls.n	800d06e <__ssputs_r+0x86>
 800d06c:	463e      	mov	r6, r7
 800d06e:	6820      	ldr	r0, [r4, #0]
 800d070:	4632      	mov	r2, r6
 800d072:	4641      	mov	r1, r8
 800d074:	f000 f968 	bl	800d348 <memmove>
 800d078:	68a3      	ldr	r3, [r4, #8]
 800d07a:	1b9b      	subs	r3, r3, r6
 800d07c:	60a3      	str	r3, [r4, #8]
 800d07e:	6823      	ldr	r3, [r4, #0]
 800d080:	4433      	add	r3, r6
 800d082:	6023      	str	r3, [r4, #0]
 800d084:	2000      	movs	r0, #0
 800d086:	e7db      	b.n	800d040 <__ssputs_r+0x58>
 800d088:	462a      	mov	r2, r5
 800d08a:	f000 f977 	bl	800d37c <_realloc_r>
 800d08e:	4606      	mov	r6, r0
 800d090:	2800      	cmp	r0, #0
 800d092:	d1e1      	bne.n	800d058 <__ssputs_r+0x70>
 800d094:	6921      	ldr	r1, [r4, #16]
 800d096:	4650      	mov	r0, sl
 800d098:	f7ff ff5a 	bl	800cf50 <_free_r>
 800d09c:	e7c7      	b.n	800d02e <__ssputs_r+0x46>
	...

0800d0a0 <_svfiprintf_r>:
 800d0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0a4:	4698      	mov	r8, r3
 800d0a6:	898b      	ldrh	r3, [r1, #12]
 800d0a8:	061b      	lsls	r3, r3, #24
 800d0aa:	b09d      	sub	sp, #116	; 0x74
 800d0ac:	4607      	mov	r7, r0
 800d0ae:	460d      	mov	r5, r1
 800d0b0:	4614      	mov	r4, r2
 800d0b2:	d50e      	bpl.n	800d0d2 <_svfiprintf_r+0x32>
 800d0b4:	690b      	ldr	r3, [r1, #16]
 800d0b6:	b963      	cbnz	r3, 800d0d2 <_svfiprintf_r+0x32>
 800d0b8:	2140      	movs	r1, #64	; 0x40
 800d0ba:	f7fd fe69 	bl	800ad90 <_malloc_r>
 800d0be:	6028      	str	r0, [r5, #0]
 800d0c0:	6128      	str	r0, [r5, #16]
 800d0c2:	b920      	cbnz	r0, 800d0ce <_svfiprintf_r+0x2e>
 800d0c4:	230c      	movs	r3, #12
 800d0c6:	603b      	str	r3, [r7, #0]
 800d0c8:	f04f 30ff 	mov.w	r0, #4294967295
 800d0cc:	e0d1      	b.n	800d272 <_svfiprintf_r+0x1d2>
 800d0ce:	2340      	movs	r3, #64	; 0x40
 800d0d0:	616b      	str	r3, [r5, #20]
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	9309      	str	r3, [sp, #36]	; 0x24
 800d0d6:	2320      	movs	r3, #32
 800d0d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d0dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0e0:	2330      	movs	r3, #48	; 0x30
 800d0e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d28c <_svfiprintf_r+0x1ec>
 800d0e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d0ea:	f04f 0901 	mov.w	r9, #1
 800d0ee:	4623      	mov	r3, r4
 800d0f0:	469a      	mov	sl, r3
 800d0f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0f6:	b10a      	cbz	r2, 800d0fc <_svfiprintf_r+0x5c>
 800d0f8:	2a25      	cmp	r2, #37	; 0x25
 800d0fa:	d1f9      	bne.n	800d0f0 <_svfiprintf_r+0x50>
 800d0fc:	ebba 0b04 	subs.w	fp, sl, r4
 800d100:	d00b      	beq.n	800d11a <_svfiprintf_r+0x7a>
 800d102:	465b      	mov	r3, fp
 800d104:	4622      	mov	r2, r4
 800d106:	4629      	mov	r1, r5
 800d108:	4638      	mov	r0, r7
 800d10a:	f7ff ff6d 	bl	800cfe8 <__ssputs_r>
 800d10e:	3001      	adds	r0, #1
 800d110:	f000 80aa 	beq.w	800d268 <_svfiprintf_r+0x1c8>
 800d114:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d116:	445a      	add	r2, fp
 800d118:	9209      	str	r2, [sp, #36]	; 0x24
 800d11a:	f89a 3000 	ldrb.w	r3, [sl]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	f000 80a2 	beq.w	800d268 <_svfiprintf_r+0x1c8>
 800d124:	2300      	movs	r3, #0
 800d126:	f04f 32ff 	mov.w	r2, #4294967295
 800d12a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d12e:	f10a 0a01 	add.w	sl, sl, #1
 800d132:	9304      	str	r3, [sp, #16]
 800d134:	9307      	str	r3, [sp, #28]
 800d136:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d13a:	931a      	str	r3, [sp, #104]	; 0x68
 800d13c:	4654      	mov	r4, sl
 800d13e:	2205      	movs	r2, #5
 800d140:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d144:	4851      	ldr	r0, [pc, #324]	; (800d28c <_svfiprintf_r+0x1ec>)
 800d146:	f7f3 f863 	bl	8000210 <memchr>
 800d14a:	9a04      	ldr	r2, [sp, #16]
 800d14c:	b9d8      	cbnz	r0, 800d186 <_svfiprintf_r+0xe6>
 800d14e:	06d0      	lsls	r0, r2, #27
 800d150:	bf44      	itt	mi
 800d152:	2320      	movmi	r3, #32
 800d154:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d158:	0711      	lsls	r1, r2, #28
 800d15a:	bf44      	itt	mi
 800d15c:	232b      	movmi	r3, #43	; 0x2b
 800d15e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d162:	f89a 3000 	ldrb.w	r3, [sl]
 800d166:	2b2a      	cmp	r3, #42	; 0x2a
 800d168:	d015      	beq.n	800d196 <_svfiprintf_r+0xf6>
 800d16a:	9a07      	ldr	r2, [sp, #28]
 800d16c:	4654      	mov	r4, sl
 800d16e:	2000      	movs	r0, #0
 800d170:	f04f 0c0a 	mov.w	ip, #10
 800d174:	4621      	mov	r1, r4
 800d176:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d17a:	3b30      	subs	r3, #48	; 0x30
 800d17c:	2b09      	cmp	r3, #9
 800d17e:	d94e      	bls.n	800d21e <_svfiprintf_r+0x17e>
 800d180:	b1b0      	cbz	r0, 800d1b0 <_svfiprintf_r+0x110>
 800d182:	9207      	str	r2, [sp, #28]
 800d184:	e014      	b.n	800d1b0 <_svfiprintf_r+0x110>
 800d186:	eba0 0308 	sub.w	r3, r0, r8
 800d18a:	fa09 f303 	lsl.w	r3, r9, r3
 800d18e:	4313      	orrs	r3, r2
 800d190:	9304      	str	r3, [sp, #16]
 800d192:	46a2      	mov	sl, r4
 800d194:	e7d2      	b.n	800d13c <_svfiprintf_r+0x9c>
 800d196:	9b03      	ldr	r3, [sp, #12]
 800d198:	1d19      	adds	r1, r3, #4
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	9103      	str	r1, [sp, #12]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	bfbb      	ittet	lt
 800d1a2:	425b      	neglt	r3, r3
 800d1a4:	f042 0202 	orrlt.w	r2, r2, #2
 800d1a8:	9307      	strge	r3, [sp, #28]
 800d1aa:	9307      	strlt	r3, [sp, #28]
 800d1ac:	bfb8      	it	lt
 800d1ae:	9204      	strlt	r2, [sp, #16]
 800d1b0:	7823      	ldrb	r3, [r4, #0]
 800d1b2:	2b2e      	cmp	r3, #46	; 0x2e
 800d1b4:	d10c      	bne.n	800d1d0 <_svfiprintf_r+0x130>
 800d1b6:	7863      	ldrb	r3, [r4, #1]
 800d1b8:	2b2a      	cmp	r3, #42	; 0x2a
 800d1ba:	d135      	bne.n	800d228 <_svfiprintf_r+0x188>
 800d1bc:	9b03      	ldr	r3, [sp, #12]
 800d1be:	1d1a      	adds	r2, r3, #4
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	9203      	str	r2, [sp, #12]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	bfb8      	it	lt
 800d1c8:	f04f 33ff 	movlt.w	r3, #4294967295
 800d1cc:	3402      	adds	r4, #2
 800d1ce:	9305      	str	r3, [sp, #20]
 800d1d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d29c <_svfiprintf_r+0x1fc>
 800d1d4:	7821      	ldrb	r1, [r4, #0]
 800d1d6:	2203      	movs	r2, #3
 800d1d8:	4650      	mov	r0, sl
 800d1da:	f7f3 f819 	bl	8000210 <memchr>
 800d1de:	b140      	cbz	r0, 800d1f2 <_svfiprintf_r+0x152>
 800d1e0:	2340      	movs	r3, #64	; 0x40
 800d1e2:	eba0 000a 	sub.w	r0, r0, sl
 800d1e6:	fa03 f000 	lsl.w	r0, r3, r0
 800d1ea:	9b04      	ldr	r3, [sp, #16]
 800d1ec:	4303      	orrs	r3, r0
 800d1ee:	3401      	adds	r4, #1
 800d1f0:	9304      	str	r3, [sp, #16]
 800d1f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1f6:	4826      	ldr	r0, [pc, #152]	; (800d290 <_svfiprintf_r+0x1f0>)
 800d1f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d1fc:	2206      	movs	r2, #6
 800d1fe:	f7f3 f807 	bl	8000210 <memchr>
 800d202:	2800      	cmp	r0, #0
 800d204:	d038      	beq.n	800d278 <_svfiprintf_r+0x1d8>
 800d206:	4b23      	ldr	r3, [pc, #140]	; (800d294 <_svfiprintf_r+0x1f4>)
 800d208:	bb1b      	cbnz	r3, 800d252 <_svfiprintf_r+0x1b2>
 800d20a:	9b03      	ldr	r3, [sp, #12]
 800d20c:	3307      	adds	r3, #7
 800d20e:	f023 0307 	bic.w	r3, r3, #7
 800d212:	3308      	adds	r3, #8
 800d214:	9303      	str	r3, [sp, #12]
 800d216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d218:	4433      	add	r3, r6
 800d21a:	9309      	str	r3, [sp, #36]	; 0x24
 800d21c:	e767      	b.n	800d0ee <_svfiprintf_r+0x4e>
 800d21e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d222:	460c      	mov	r4, r1
 800d224:	2001      	movs	r0, #1
 800d226:	e7a5      	b.n	800d174 <_svfiprintf_r+0xd4>
 800d228:	2300      	movs	r3, #0
 800d22a:	3401      	adds	r4, #1
 800d22c:	9305      	str	r3, [sp, #20]
 800d22e:	4619      	mov	r1, r3
 800d230:	f04f 0c0a 	mov.w	ip, #10
 800d234:	4620      	mov	r0, r4
 800d236:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d23a:	3a30      	subs	r2, #48	; 0x30
 800d23c:	2a09      	cmp	r2, #9
 800d23e:	d903      	bls.n	800d248 <_svfiprintf_r+0x1a8>
 800d240:	2b00      	cmp	r3, #0
 800d242:	d0c5      	beq.n	800d1d0 <_svfiprintf_r+0x130>
 800d244:	9105      	str	r1, [sp, #20]
 800d246:	e7c3      	b.n	800d1d0 <_svfiprintf_r+0x130>
 800d248:	fb0c 2101 	mla	r1, ip, r1, r2
 800d24c:	4604      	mov	r4, r0
 800d24e:	2301      	movs	r3, #1
 800d250:	e7f0      	b.n	800d234 <_svfiprintf_r+0x194>
 800d252:	ab03      	add	r3, sp, #12
 800d254:	9300      	str	r3, [sp, #0]
 800d256:	462a      	mov	r2, r5
 800d258:	4b0f      	ldr	r3, [pc, #60]	; (800d298 <_svfiprintf_r+0x1f8>)
 800d25a:	a904      	add	r1, sp, #16
 800d25c:	4638      	mov	r0, r7
 800d25e:	f7fd feab 	bl	800afb8 <_printf_float>
 800d262:	1c42      	adds	r2, r0, #1
 800d264:	4606      	mov	r6, r0
 800d266:	d1d6      	bne.n	800d216 <_svfiprintf_r+0x176>
 800d268:	89ab      	ldrh	r3, [r5, #12]
 800d26a:	065b      	lsls	r3, r3, #25
 800d26c:	f53f af2c 	bmi.w	800d0c8 <_svfiprintf_r+0x28>
 800d270:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d272:	b01d      	add	sp, #116	; 0x74
 800d274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d278:	ab03      	add	r3, sp, #12
 800d27a:	9300      	str	r3, [sp, #0]
 800d27c:	462a      	mov	r2, r5
 800d27e:	4b06      	ldr	r3, [pc, #24]	; (800d298 <_svfiprintf_r+0x1f8>)
 800d280:	a904      	add	r1, sp, #16
 800d282:	4638      	mov	r0, r7
 800d284:	f7fe f93c 	bl	800b500 <_printf_i>
 800d288:	e7eb      	b.n	800d262 <_svfiprintf_r+0x1c2>
 800d28a:	bf00      	nop
 800d28c:	0800efb4 	.word	0x0800efb4
 800d290:	0800efbe 	.word	0x0800efbe
 800d294:	0800afb9 	.word	0x0800afb9
 800d298:	0800cfe9 	.word	0x0800cfe9
 800d29c:	0800efba 	.word	0x0800efba

0800d2a0 <_read_r>:
 800d2a0:	b538      	push	{r3, r4, r5, lr}
 800d2a2:	4d07      	ldr	r5, [pc, #28]	; (800d2c0 <_read_r+0x20>)
 800d2a4:	4604      	mov	r4, r0
 800d2a6:	4608      	mov	r0, r1
 800d2a8:	4611      	mov	r1, r2
 800d2aa:	2200      	movs	r2, #0
 800d2ac:	602a      	str	r2, [r5, #0]
 800d2ae:	461a      	mov	r2, r3
 800d2b0:	f7f4 fd3a 	bl	8001d28 <_read>
 800d2b4:	1c43      	adds	r3, r0, #1
 800d2b6:	d102      	bne.n	800d2be <_read_r+0x1e>
 800d2b8:	682b      	ldr	r3, [r5, #0]
 800d2ba:	b103      	cbz	r3, 800d2be <_read_r+0x1e>
 800d2bc:	6023      	str	r3, [r4, #0]
 800d2be:	bd38      	pop	{r3, r4, r5, pc}
 800d2c0:	20002334 	.word	0x20002334

0800d2c4 <__assert_func>:
 800d2c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d2c6:	4614      	mov	r4, r2
 800d2c8:	461a      	mov	r2, r3
 800d2ca:	4b09      	ldr	r3, [pc, #36]	; (800d2f0 <__assert_func+0x2c>)
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	4605      	mov	r5, r0
 800d2d0:	68d8      	ldr	r0, [r3, #12]
 800d2d2:	b14c      	cbz	r4, 800d2e8 <__assert_func+0x24>
 800d2d4:	4b07      	ldr	r3, [pc, #28]	; (800d2f4 <__assert_func+0x30>)
 800d2d6:	9100      	str	r1, [sp, #0]
 800d2d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d2dc:	4906      	ldr	r1, [pc, #24]	; (800d2f8 <__assert_func+0x34>)
 800d2de:	462b      	mov	r3, r5
 800d2e0:	f000 f80e 	bl	800d300 <fiprintf>
 800d2e4:	f000 faa0 	bl	800d828 <abort>
 800d2e8:	4b04      	ldr	r3, [pc, #16]	; (800d2fc <__assert_func+0x38>)
 800d2ea:	461c      	mov	r4, r3
 800d2ec:	e7f3      	b.n	800d2d6 <__assert_func+0x12>
 800d2ee:	bf00      	nop
 800d2f0:	20000010 	.word	0x20000010
 800d2f4:	0800efc5 	.word	0x0800efc5
 800d2f8:	0800efd2 	.word	0x0800efd2
 800d2fc:	0800f000 	.word	0x0800f000

0800d300 <fiprintf>:
 800d300:	b40e      	push	{r1, r2, r3}
 800d302:	b503      	push	{r0, r1, lr}
 800d304:	4601      	mov	r1, r0
 800d306:	ab03      	add	r3, sp, #12
 800d308:	4805      	ldr	r0, [pc, #20]	; (800d320 <fiprintf+0x20>)
 800d30a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d30e:	6800      	ldr	r0, [r0, #0]
 800d310:	9301      	str	r3, [sp, #4]
 800d312:	f000 f88b 	bl	800d42c <_vfiprintf_r>
 800d316:	b002      	add	sp, #8
 800d318:	f85d eb04 	ldr.w	lr, [sp], #4
 800d31c:	b003      	add	sp, #12
 800d31e:	4770      	bx	lr
 800d320:	20000010 	.word	0x20000010

0800d324 <__ascii_mbtowc>:
 800d324:	b082      	sub	sp, #8
 800d326:	b901      	cbnz	r1, 800d32a <__ascii_mbtowc+0x6>
 800d328:	a901      	add	r1, sp, #4
 800d32a:	b142      	cbz	r2, 800d33e <__ascii_mbtowc+0x1a>
 800d32c:	b14b      	cbz	r3, 800d342 <__ascii_mbtowc+0x1e>
 800d32e:	7813      	ldrb	r3, [r2, #0]
 800d330:	600b      	str	r3, [r1, #0]
 800d332:	7812      	ldrb	r2, [r2, #0]
 800d334:	1e10      	subs	r0, r2, #0
 800d336:	bf18      	it	ne
 800d338:	2001      	movne	r0, #1
 800d33a:	b002      	add	sp, #8
 800d33c:	4770      	bx	lr
 800d33e:	4610      	mov	r0, r2
 800d340:	e7fb      	b.n	800d33a <__ascii_mbtowc+0x16>
 800d342:	f06f 0001 	mvn.w	r0, #1
 800d346:	e7f8      	b.n	800d33a <__ascii_mbtowc+0x16>

0800d348 <memmove>:
 800d348:	4288      	cmp	r0, r1
 800d34a:	b510      	push	{r4, lr}
 800d34c:	eb01 0402 	add.w	r4, r1, r2
 800d350:	d902      	bls.n	800d358 <memmove+0x10>
 800d352:	4284      	cmp	r4, r0
 800d354:	4623      	mov	r3, r4
 800d356:	d807      	bhi.n	800d368 <memmove+0x20>
 800d358:	1e43      	subs	r3, r0, #1
 800d35a:	42a1      	cmp	r1, r4
 800d35c:	d008      	beq.n	800d370 <memmove+0x28>
 800d35e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d362:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d366:	e7f8      	b.n	800d35a <memmove+0x12>
 800d368:	4402      	add	r2, r0
 800d36a:	4601      	mov	r1, r0
 800d36c:	428a      	cmp	r2, r1
 800d36e:	d100      	bne.n	800d372 <memmove+0x2a>
 800d370:	bd10      	pop	{r4, pc}
 800d372:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d376:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d37a:	e7f7      	b.n	800d36c <memmove+0x24>

0800d37c <_realloc_r>:
 800d37c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d380:	4680      	mov	r8, r0
 800d382:	4614      	mov	r4, r2
 800d384:	460e      	mov	r6, r1
 800d386:	b921      	cbnz	r1, 800d392 <_realloc_r+0x16>
 800d388:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d38c:	4611      	mov	r1, r2
 800d38e:	f7fd bcff 	b.w	800ad90 <_malloc_r>
 800d392:	b92a      	cbnz	r2, 800d3a0 <_realloc_r+0x24>
 800d394:	f7ff fddc 	bl	800cf50 <_free_r>
 800d398:	4625      	mov	r5, r4
 800d39a:	4628      	mov	r0, r5
 800d39c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3a0:	f000 faae 	bl	800d900 <_malloc_usable_size_r>
 800d3a4:	4284      	cmp	r4, r0
 800d3a6:	4607      	mov	r7, r0
 800d3a8:	d802      	bhi.n	800d3b0 <_realloc_r+0x34>
 800d3aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d3ae:	d812      	bhi.n	800d3d6 <_realloc_r+0x5a>
 800d3b0:	4621      	mov	r1, r4
 800d3b2:	4640      	mov	r0, r8
 800d3b4:	f7fd fcec 	bl	800ad90 <_malloc_r>
 800d3b8:	4605      	mov	r5, r0
 800d3ba:	2800      	cmp	r0, #0
 800d3bc:	d0ed      	beq.n	800d39a <_realloc_r+0x1e>
 800d3be:	42bc      	cmp	r4, r7
 800d3c0:	4622      	mov	r2, r4
 800d3c2:	4631      	mov	r1, r6
 800d3c4:	bf28      	it	cs
 800d3c6:	463a      	movcs	r2, r7
 800d3c8:	f7fd fcab 	bl	800ad22 <memcpy>
 800d3cc:	4631      	mov	r1, r6
 800d3ce:	4640      	mov	r0, r8
 800d3d0:	f7ff fdbe 	bl	800cf50 <_free_r>
 800d3d4:	e7e1      	b.n	800d39a <_realloc_r+0x1e>
 800d3d6:	4635      	mov	r5, r6
 800d3d8:	e7df      	b.n	800d39a <_realloc_r+0x1e>

0800d3da <__sfputc_r>:
 800d3da:	6893      	ldr	r3, [r2, #8]
 800d3dc:	3b01      	subs	r3, #1
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	b410      	push	{r4}
 800d3e2:	6093      	str	r3, [r2, #8]
 800d3e4:	da08      	bge.n	800d3f8 <__sfputc_r+0x1e>
 800d3e6:	6994      	ldr	r4, [r2, #24]
 800d3e8:	42a3      	cmp	r3, r4
 800d3ea:	db01      	blt.n	800d3f0 <__sfputc_r+0x16>
 800d3ec:	290a      	cmp	r1, #10
 800d3ee:	d103      	bne.n	800d3f8 <__sfputc_r+0x1e>
 800d3f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d3f4:	f000 b94a 	b.w	800d68c <__swbuf_r>
 800d3f8:	6813      	ldr	r3, [r2, #0]
 800d3fa:	1c58      	adds	r0, r3, #1
 800d3fc:	6010      	str	r0, [r2, #0]
 800d3fe:	7019      	strb	r1, [r3, #0]
 800d400:	4608      	mov	r0, r1
 800d402:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d406:	4770      	bx	lr

0800d408 <__sfputs_r>:
 800d408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d40a:	4606      	mov	r6, r0
 800d40c:	460f      	mov	r7, r1
 800d40e:	4614      	mov	r4, r2
 800d410:	18d5      	adds	r5, r2, r3
 800d412:	42ac      	cmp	r4, r5
 800d414:	d101      	bne.n	800d41a <__sfputs_r+0x12>
 800d416:	2000      	movs	r0, #0
 800d418:	e007      	b.n	800d42a <__sfputs_r+0x22>
 800d41a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d41e:	463a      	mov	r2, r7
 800d420:	4630      	mov	r0, r6
 800d422:	f7ff ffda 	bl	800d3da <__sfputc_r>
 800d426:	1c43      	adds	r3, r0, #1
 800d428:	d1f3      	bne.n	800d412 <__sfputs_r+0xa>
 800d42a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d42c <_vfiprintf_r>:
 800d42c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d430:	460d      	mov	r5, r1
 800d432:	b09d      	sub	sp, #116	; 0x74
 800d434:	4614      	mov	r4, r2
 800d436:	4698      	mov	r8, r3
 800d438:	4606      	mov	r6, r0
 800d43a:	b118      	cbz	r0, 800d444 <_vfiprintf_r+0x18>
 800d43c:	6983      	ldr	r3, [r0, #24]
 800d43e:	b90b      	cbnz	r3, 800d444 <_vfiprintf_r+0x18>
 800d440:	f7fd fbaa 	bl	800ab98 <__sinit>
 800d444:	4b89      	ldr	r3, [pc, #548]	; (800d66c <_vfiprintf_r+0x240>)
 800d446:	429d      	cmp	r5, r3
 800d448:	d11b      	bne.n	800d482 <_vfiprintf_r+0x56>
 800d44a:	6875      	ldr	r5, [r6, #4]
 800d44c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d44e:	07d9      	lsls	r1, r3, #31
 800d450:	d405      	bmi.n	800d45e <_vfiprintf_r+0x32>
 800d452:	89ab      	ldrh	r3, [r5, #12]
 800d454:	059a      	lsls	r2, r3, #22
 800d456:	d402      	bmi.n	800d45e <_vfiprintf_r+0x32>
 800d458:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d45a:	f7fd fc60 	bl	800ad1e <__retarget_lock_acquire_recursive>
 800d45e:	89ab      	ldrh	r3, [r5, #12]
 800d460:	071b      	lsls	r3, r3, #28
 800d462:	d501      	bpl.n	800d468 <_vfiprintf_r+0x3c>
 800d464:	692b      	ldr	r3, [r5, #16]
 800d466:	b9eb      	cbnz	r3, 800d4a4 <_vfiprintf_r+0x78>
 800d468:	4629      	mov	r1, r5
 800d46a:	4630      	mov	r0, r6
 800d46c:	f000 f96e 	bl	800d74c <__swsetup_r>
 800d470:	b1c0      	cbz	r0, 800d4a4 <_vfiprintf_r+0x78>
 800d472:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d474:	07dc      	lsls	r4, r3, #31
 800d476:	d50e      	bpl.n	800d496 <_vfiprintf_r+0x6a>
 800d478:	f04f 30ff 	mov.w	r0, #4294967295
 800d47c:	b01d      	add	sp, #116	; 0x74
 800d47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d482:	4b7b      	ldr	r3, [pc, #492]	; (800d670 <_vfiprintf_r+0x244>)
 800d484:	429d      	cmp	r5, r3
 800d486:	d101      	bne.n	800d48c <_vfiprintf_r+0x60>
 800d488:	68b5      	ldr	r5, [r6, #8]
 800d48a:	e7df      	b.n	800d44c <_vfiprintf_r+0x20>
 800d48c:	4b79      	ldr	r3, [pc, #484]	; (800d674 <_vfiprintf_r+0x248>)
 800d48e:	429d      	cmp	r5, r3
 800d490:	bf08      	it	eq
 800d492:	68f5      	ldreq	r5, [r6, #12]
 800d494:	e7da      	b.n	800d44c <_vfiprintf_r+0x20>
 800d496:	89ab      	ldrh	r3, [r5, #12]
 800d498:	0598      	lsls	r0, r3, #22
 800d49a:	d4ed      	bmi.n	800d478 <_vfiprintf_r+0x4c>
 800d49c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d49e:	f7fd fc3f 	bl	800ad20 <__retarget_lock_release_recursive>
 800d4a2:	e7e9      	b.n	800d478 <_vfiprintf_r+0x4c>
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	9309      	str	r3, [sp, #36]	; 0x24
 800d4a8:	2320      	movs	r3, #32
 800d4aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d4ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800d4b2:	2330      	movs	r3, #48	; 0x30
 800d4b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d678 <_vfiprintf_r+0x24c>
 800d4b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d4bc:	f04f 0901 	mov.w	r9, #1
 800d4c0:	4623      	mov	r3, r4
 800d4c2:	469a      	mov	sl, r3
 800d4c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d4c8:	b10a      	cbz	r2, 800d4ce <_vfiprintf_r+0xa2>
 800d4ca:	2a25      	cmp	r2, #37	; 0x25
 800d4cc:	d1f9      	bne.n	800d4c2 <_vfiprintf_r+0x96>
 800d4ce:	ebba 0b04 	subs.w	fp, sl, r4
 800d4d2:	d00b      	beq.n	800d4ec <_vfiprintf_r+0xc0>
 800d4d4:	465b      	mov	r3, fp
 800d4d6:	4622      	mov	r2, r4
 800d4d8:	4629      	mov	r1, r5
 800d4da:	4630      	mov	r0, r6
 800d4dc:	f7ff ff94 	bl	800d408 <__sfputs_r>
 800d4e0:	3001      	adds	r0, #1
 800d4e2:	f000 80aa 	beq.w	800d63a <_vfiprintf_r+0x20e>
 800d4e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d4e8:	445a      	add	r2, fp
 800d4ea:	9209      	str	r2, [sp, #36]	; 0x24
 800d4ec:	f89a 3000 	ldrb.w	r3, [sl]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	f000 80a2 	beq.w	800d63a <_vfiprintf_r+0x20e>
 800d4f6:	2300      	movs	r3, #0
 800d4f8:	f04f 32ff 	mov.w	r2, #4294967295
 800d4fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d500:	f10a 0a01 	add.w	sl, sl, #1
 800d504:	9304      	str	r3, [sp, #16]
 800d506:	9307      	str	r3, [sp, #28]
 800d508:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d50c:	931a      	str	r3, [sp, #104]	; 0x68
 800d50e:	4654      	mov	r4, sl
 800d510:	2205      	movs	r2, #5
 800d512:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d516:	4858      	ldr	r0, [pc, #352]	; (800d678 <_vfiprintf_r+0x24c>)
 800d518:	f7f2 fe7a 	bl	8000210 <memchr>
 800d51c:	9a04      	ldr	r2, [sp, #16]
 800d51e:	b9d8      	cbnz	r0, 800d558 <_vfiprintf_r+0x12c>
 800d520:	06d1      	lsls	r1, r2, #27
 800d522:	bf44      	itt	mi
 800d524:	2320      	movmi	r3, #32
 800d526:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d52a:	0713      	lsls	r3, r2, #28
 800d52c:	bf44      	itt	mi
 800d52e:	232b      	movmi	r3, #43	; 0x2b
 800d530:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d534:	f89a 3000 	ldrb.w	r3, [sl]
 800d538:	2b2a      	cmp	r3, #42	; 0x2a
 800d53a:	d015      	beq.n	800d568 <_vfiprintf_r+0x13c>
 800d53c:	9a07      	ldr	r2, [sp, #28]
 800d53e:	4654      	mov	r4, sl
 800d540:	2000      	movs	r0, #0
 800d542:	f04f 0c0a 	mov.w	ip, #10
 800d546:	4621      	mov	r1, r4
 800d548:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d54c:	3b30      	subs	r3, #48	; 0x30
 800d54e:	2b09      	cmp	r3, #9
 800d550:	d94e      	bls.n	800d5f0 <_vfiprintf_r+0x1c4>
 800d552:	b1b0      	cbz	r0, 800d582 <_vfiprintf_r+0x156>
 800d554:	9207      	str	r2, [sp, #28]
 800d556:	e014      	b.n	800d582 <_vfiprintf_r+0x156>
 800d558:	eba0 0308 	sub.w	r3, r0, r8
 800d55c:	fa09 f303 	lsl.w	r3, r9, r3
 800d560:	4313      	orrs	r3, r2
 800d562:	9304      	str	r3, [sp, #16]
 800d564:	46a2      	mov	sl, r4
 800d566:	e7d2      	b.n	800d50e <_vfiprintf_r+0xe2>
 800d568:	9b03      	ldr	r3, [sp, #12]
 800d56a:	1d19      	adds	r1, r3, #4
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	9103      	str	r1, [sp, #12]
 800d570:	2b00      	cmp	r3, #0
 800d572:	bfbb      	ittet	lt
 800d574:	425b      	neglt	r3, r3
 800d576:	f042 0202 	orrlt.w	r2, r2, #2
 800d57a:	9307      	strge	r3, [sp, #28]
 800d57c:	9307      	strlt	r3, [sp, #28]
 800d57e:	bfb8      	it	lt
 800d580:	9204      	strlt	r2, [sp, #16]
 800d582:	7823      	ldrb	r3, [r4, #0]
 800d584:	2b2e      	cmp	r3, #46	; 0x2e
 800d586:	d10c      	bne.n	800d5a2 <_vfiprintf_r+0x176>
 800d588:	7863      	ldrb	r3, [r4, #1]
 800d58a:	2b2a      	cmp	r3, #42	; 0x2a
 800d58c:	d135      	bne.n	800d5fa <_vfiprintf_r+0x1ce>
 800d58e:	9b03      	ldr	r3, [sp, #12]
 800d590:	1d1a      	adds	r2, r3, #4
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	9203      	str	r2, [sp, #12]
 800d596:	2b00      	cmp	r3, #0
 800d598:	bfb8      	it	lt
 800d59a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d59e:	3402      	adds	r4, #2
 800d5a0:	9305      	str	r3, [sp, #20]
 800d5a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d688 <_vfiprintf_r+0x25c>
 800d5a6:	7821      	ldrb	r1, [r4, #0]
 800d5a8:	2203      	movs	r2, #3
 800d5aa:	4650      	mov	r0, sl
 800d5ac:	f7f2 fe30 	bl	8000210 <memchr>
 800d5b0:	b140      	cbz	r0, 800d5c4 <_vfiprintf_r+0x198>
 800d5b2:	2340      	movs	r3, #64	; 0x40
 800d5b4:	eba0 000a 	sub.w	r0, r0, sl
 800d5b8:	fa03 f000 	lsl.w	r0, r3, r0
 800d5bc:	9b04      	ldr	r3, [sp, #16]
 800d5be:	4303      	orrs	r3, r0
 800d5c0:	3401      	adds	r4, #1
 800d5c2:	9304      	str	r3, [sp, #16]
 800d5c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5c8:	482c      	ldr	r0, [pc, #176]	; (800d67c <_vfiprintf_r+0x250>)
 800d5ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d5ce:	2206      	movs	r2, #6
 800d5d0:	f7f2 fe1e 	bl	8000210 <memchr>
 800d5d4:	2800      	cmp	r0, #0
 800d5d6:	d03f      	beq.n	800d658 <_vfiprintf_r+0x22c>
 800d5d8:	4b29      	ldr	r3, [pc, #164]	; (800d680 <_vfiprintf_r+0x254>)
 800d5da:	bb1b      	cbnz	r3, 800d624 <_vfiprintf_r+0x1f8>
 800d5dc:	9b03      	ldr	r3, [sp, #12]
 800d5de:	3307      	adds	r3, #7
 800d5e0:	f023 0307 	bic.w	r3, r3, #7
 800d5e4:	3308      	adds	r3, #8
 800d5e6:	9303      	str	r3, [sp, #12]
 800d5e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5ea:	443b      	add	r3, r7
 800d5ec:	9309      	str	r3, [sp, #36]	; 0x24
 800d5ee:	e767      	b.n	800d4c0 <_vfiprintf_r+0x94>
 800d5f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d5f4:	460c      	mov	r4, r1
 800d5f6:	2001      	movs	r0, #1
 800d5f8:	e7a5      	b.n	800d546 <_vfiprintf_r+0x11a>
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	3401      	adds	r4, #1
 800d5fe:	9305      	str	r3, [sp, #20]
 800d600:	4619      	mov	r1, r3
 800d602:	f04f 0c0a 	mov.w	ip, #10
 800d606:	4620      	mov	r0, r4
 800d608:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d60c:	3a30      	subs	r2, #48	; 0x30
 800d60e:	2a09      	cmp	r2, #9
 800d610:	d903      	bls.n	800d61a <_vfiprintf_r+0x1ee>
 800d612:	2b00      	cmp	r3, #0
 800d614:	d0c5      	beq.n	800d5a2 <_vfiprintf_r+0x176>
 800d616:	9105      	str	r1, [sp, #20]
 800d618:	e7c3      	b.n	800d5a2 <_vfiprintf_r+0x176>
 800d61a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d61e:	4604      	mov	r4, r0
 800d620:	2301      	movs	r3, #1
 800d622:	e7f0      	b.n	800d606 <_vfiprintf_r+0x1da>
 800d624:	ab03      	add	r3, sp, #12
 800d626:	9300      	str	r3, [sp, #0]
 800d628:	462a      	mov	r2, r5
 800d62a:	4b16      	ldr	r3, [pc, #88]	; (800d684 <_vfiprintf_r+0x258>)
 800d62c:	a904      	add	r1, sp, #16
 800d62e:	4630      	mov	r0, r6
 800d630:	f7fd fcc2 	bl	800afb8 <_printf_float>
 800d634:	4607      	mov	r7, r0
 800d636:	1c78      	adds	r0, r7, #1
 800d638:	d1d6      	bne.n	800d5e8 <_vfiprintf_r+0x1bc>
 800d63a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d63c:	07d9      	lsls	r1, r3, #31
 800d63e:	d405      	bmi.n	800d64c <_vfiprintf_r+0x220>
 800d640:	89ab      	ldrh	r3, [r5, #12]
 800d642:	059a      	lsls	r2, r3, #22
 800d644:	d402      	bmi.n	800d64c <_vfiprintf_r+0x220>
 800d646:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d648:	f7fd fb6a 	bl	800ad20 <__retarget_lock_release_recursive>
 800d64c:	89ab      	ldrh	r3, [r5, #12]
 800d64e:	065b      	lsls	r3, r3, #25
 800d650:	f53f af12 	bmi.w	800d478 <_vfiprintf_r+0x4c>
 800d654:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d656:	e711      	b.n	800d47c <_vfiprintf_r+0x50>
 800d658:	ab03      	add	r3, sp, #12
 800d65a:	9300      	str	r3, [sp, #0]
 800d65c:	462a      	mov	r2, r5
 800d65e:	4b09      	ldr	r3, [pc, #36]	; (800d684 <_vfiprintf_r+0x258>)
 800d660:	a904      	add	r1, sp, #16
 800d662:	4630      	mov	r0, r6
 800d664:	f7fd ff4c 	bl	800b500 <_printf_i>
 800d668:	e7e4      	b.n	800d634 <_vfiprintf_r+0x208>
 800d66a:	bf00      	nop
 800d66c:	0800ed54 	.word	0x0800ed54
 800d670:	0800ed74 	.word	0x0800ed74
 800d674:	0800ed34 	.word	0x0800ed34
 800d678:	0800efb4 	.word	0x0800efb4
 800d67c:	0800efbe 	.word	0x0800efbe
 800d680:	0800afb9 	.word	0x0800afb9
 800d684:	0800d409 	.word	0x0800d409
 800d688:	0800efba 	.word	0x0800efba

0800d68c <__swbuf_r>:
 800d68c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d68e:	460e      	mov	r6, r1
 800d690:	4614      	mov	r4, r2
 800d692:	4605      	mov	r5, r0
 800d694:	b118      	cbz	r0, 800d69e <__swbuf_r+0x12>
 800d696:	6983      	ldr	r3, [r0, #24]
 800d698:	b90b      	cbnz	r3, 800d69e <__swbuf_r+0x12>
 800d69a:	f7fd fa7d 	bl	800ab98 <__sinit>
 800d69e:	4b21      	ldr	r3, [pc, #132]	; (800d724 <__swbuf_r+0x98>)
 800d6a0:	429c      	cmp	r4, r3
 800d6a2:	d12b      	bne.n	800d6fc <__swbuf_r+0x70>
 800d6a4:	686c      	ldr	r4, [r5, #4]
 800d6a6:	69a3      	ldr	r3, [r4, #24]
 800d6a8:	60a3      	str	r3, [r4, #8]
 800d6aa:	89a3      	ldrh	r3, [r4, #12]
 800d6ac:	071a      	lsls	r2, r3, #28
 800d6ae:	d52f      	bpl.n	800d710 <__swbuf_r+0x84>
 800d6b0:	6923      	ldr	r3, [r4, #16]
 800d6b2:	b36b      	cbz	r3, 800d710 <__swbuf_r+0x84>
 800d6b4:	6923      	ldr	r3, [r4, #16]
 800d6b6:	6820      	ldr	r0, [r4, #0]
 800d6b8:	1ac0      	subs	r0, r0, r3
 800d6ba:	6963      	ldr	r3, [r4, #20]
 800d6bc:	b2f6      	uxtb	r6, r6
 800d6be:	4283      	cmp	r3, r0
 800d6c0:	4637      	mov	r7, r6
 800d6c2:	dc04      	bgt.n	800d6ce <__swbuf_r+0x42>
 800d6c4:	4621      	mov	r1, r4
 800d6c6:	4628      	mov	r0, r5
 800d6c8:	f7ff f842 	bl	800c750 <_fflush_r>
 800d6cc:	bb30      	cbnz	r0, 800d71c <__swbuf_r+0x90>
 800d6ce:	68a3      	ldr	r3, [r4, #8]
 800d6d0:	3b01      	subs	r3, #1
 800d6d2:	60a3      	str	r3, [r4, #8]
 800d6d4:	6823      	ldr	r3, [r4, #0]
 800d6d6:	1c5a      	adds	r2, r3, #1
 800d6d8:	6022      	str	r2, [r4, #0]
 800d6da:	701e      	strb	r6, [r3, #0]
 800d6dc:	6963      	ldr	r3, [r4, #20]
 800d6de:	3001      	adds	r0, #1
 800d6e0:	4283      	cmp	r3, r0
 800d6e2:	d004      	beq.n	800d6ee <__swbuf_r+0x62>
 800d6e4:	89a3      	ldrh	r3, [r4, #12]
 800d6e6:	07db      	lsls	r3, r3, #31
 800d6e8:	d506      	bpl.n	800d6f8 <__swbuf_r+0x6c>
 800d6ea:	2e0a      	cmp	r6, #10
 800d6ec:	d104      	bne.n	800d6f8 <__swbuf_r+0x6c>
 800d6ee:	4621      	mov	r1, r4
 800d6f0:	4628      	mov	r0, r5
 800d6f2:	f7ff f82d 	bl	800c750 <_fflush_r>
 800d6f6:	b988      	cbnz	r0, 800d71c <__swbuf_r+0x90>
 800d6f8:	4638      	mov	r0, r7
 800d6fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6fc:	4b0a      	ldr	r3, [pc, #40]	; (800d728 <__swbuf_r+0x9c>)
 800d6fe:	429c      	cmp	r4, r3
 800d700:	d101      	bne.n	800d706 <__swbuf_r+0x7a>
 800d702:	68ac      	ldr	r4, [r5, #8]
 800d704:	e7cf      	b.n	800d6a6 <__swbuf_r+0x1a>
 800d706:	4b09      	ldr	r3, [pc, #36]	; (800d72c <__swbuf_r+0xa0>)
 800d708:	429c      	cmp	r4, r3
 800d70a:	bf08      	it	eq
 800d70c:	68ec      	ldreq	r4, [r5, #12]
 800d70e:	e7ca      	b.n	800d6a6 <__swbuf_r+0x1a>
 800d710:	4621      	mov	r1, r4
 800d712:	4628      	mov	r0, r5
 800d714:	f000 f81a 	bl	800d74c <__swsetup_r>
 800d718:	2800      	cmp	r0, #0
 800d71a:	d0cb      	beq.n	800d6b4 <__swbuf_r+0x28>
 800d71c:	f04f 37ff 	mov.w	r7, #4294967295
 800d720:	e7ea      	b.n	800d6f8 <__swbuf_r+0x6c>
 800d722:	bf00      	nop
 800d724:	0800ed54 	.word	0x0800ed54
 800d728:	0800ed74 	.word	0x0800ed74
 800d72c:	0800ed34 	.word	0x0800ed34

0800d730 <__ascii_wctomb>:
 800d730:	b149      	cbz	r1, 800d746 <__ascii_wctomb+0x16>
 800d732:	2aff      	cmp	r2, #255	; 0xff
 800d734:	bf85      	ittet	hi
 800d736:	238a      	movhi	r3, #138	; 0x8a
 800d738:	6003      	strhi	r3, [r0, #0]
 800d73a:	700a      	strbls	r2, [r1, #0]
 800d73c:	f04f 30ff 	movhi.w	r0, #4294967295
 800d740:	bf98      	it	ls
 800d742:	2001      	movls	r0, #1
 800d744:	4770      	bx	lr
 800d746:	4608      	mov	r0, r1
 800d748:	4770      	bx	lr
	...

0800d74c <__swsetup_r>:
 800d74c:	4b32      	ldr	r3, [pc, #200]	; (800d818 <__swsetup_r+0xcc>)
 800d74e:	b570      	push	{r4, r5, r6, lr}
 800d750:	681d      	ldr	r5, [r3, #0]
 800d752:	4606      	mov	r6, r0
 800d754:	460c      	mov	r4, r1
 800d756:	b125      	cbz	r5, 800d762 <__swsetup_r+0x16>
 800d758:	69ab      	ldr	r3, [r5, #24]
 800d75a:	b913      	cbnz	r3, 800d762 <__swsetup_r+0x16>
 800d75c:	4628      	mov	r0, r5
 800d75e:	f7fd fa1b 	bl	800ab98 <__sinit>
 800d762:	4b2e      	ldr	r3, [pc, #184]	; (800d81c <__swsetup_r+0xd0>)
 800d764:	429c      	cmp	r4, r3
 800d766:	d10f      	bne.n	800d788 <__swsetup_r+0x3c>
 800d768:	686c      	ldr	r4, [r5, #4]
 800d76a:	89a3      	ldrh	r3, [r4, #12]
 800d76c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d770:	0719      	lsls	r1, r3, #28
 800d772:	d42c      	bmi.n	800d7ce <__swsetup_r+0x82>
 800d774:	06dd      	lsls	r5, r3, #27
 800d776:	d411      	bmi.n	800d79c <__swsetup_r+0x50>
 800d778:	2309      	movs	r3, #9
 800d77a:	6033      	str	r3, [r6, #0]
 800d77c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d780:	81a3      	strh	r3, [r4, #12]
 800d782:	f04f 30ff 	mov.w	r0, #4294967295
 800d786:	e03e      	b.n	800d806 <__swsetup_r+0xba>
 800d788:	4b25      	ldr	r3, [pc, #148]	; (800d820 <__swsetup_r+0xd4>)
 800d78a:	429c      	cmp	r4, r3
 800d78c:	d101      	bne.n	800d792 <__swsetup_r+0x46>
 800d78e:	68ac      	ldr	r4, [r5, #8]
 800d790:	e7eb      	b.n	800d76a <__swsetup_r+0x1e>
 800d792:	4b24      	ldr	r3, [pc, #144]	; (800d824 <__swsetup_r+0xd8>)
 800d794:	429c      	cmp	r4, r3
 800d796:	bf08      	it	eq
 800d798:	68ec      	ldreq	r4, [r5, #12]
 800d79a:	e7e6      	b.n	800d76a <__swsetup_r+0x1e>
 800d79c:	0758      	lsls	r0, r3, #29
 800d79e:	d512      	bpl.n	800d7c6 <__swsetup_r+0x7a>
 800d7a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d7a2:	b141      	cbz	r1, 800d7b6 <__swsetup_r+0x6a>
 800d7a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d7a8:	4299      	cmp	r1, r3
 800d7aa:	d002      	beq.n	800d7b2 <__swsetup_r+0x66>
 800d7ac:	4630      	mov	r0, r6
 800d7ae:	f7ff fbcf 	bl	800cf50 <_free_r>
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	6363      	str	r3, [r4, #52]	; 0x34
 800d7b6:	89a3      	ldrh	r3, [r4, #12]
 800d7b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d7bc:	81a3      	strh	r3, [r4, #12]
 800d7be:	2300      	movs	r3, #0
 800d7c0:	6063      	str	r3, [r4, #4]
 800d7c2:	6923      	ldr	r3, [r4, #16]
 800d7c4:	6023      	str	r3, [r4, #0]
 800d7c6:	89a3      	ldrh	r3, [r4, #12]
 800d7c8:	f043 0308 	orr.w	r3, r3, #8
 800d7cc:	81a3      	strh	r3, [r4, #12]
 800d7ce:	6923      	ldr	r3, [r4, #16]
 800d7d0:	b94b      	cbnz	r3, 800d7e6 <__swsetup_r+0x9a>
 800d7d2:	89a3      	ldrh	r3, [r4, #12]
 800d7d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d7d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d7dc:	d003      	beq.n	800d7e6 <__swsetup_r+0x9a>
 800d7de:	4621      	mov	r1, r4
 800d7e0:	4630      	mov	r0, r6
 800d7e2:	f000 f84d 	bl	800d880 <__smakebuf_r>
 800d7e6:	89a0      	ldrh	r0, [r4, #12]
 800d7e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d7ec:	f010 0301 	ands.w	r3, r0, #1
 800d7f0:	d00a      	beq.n	800d808 <__swsetup_r+0xbc>
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	60a3      	str	r3, [r4, #8]
 800d7f6:	6963      	ldr	r3, [r4, #20]
 800d7f8:	425b      	negs	r3, r3
 800d7fa:	61a3      	str	r3, [r4, #24]
 800d7fc:	6923      	ldr	r3, [r4, #16]
 800d7fe:	b943      	cbnz	r3, 800d812 <__swsetup_r+0xc6>
 800d800:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d804:	d1ba      	bne.n	800d77c <__swsetup_r+0x30>
 800d806:	bd70      	pop	{r4, r5, r6, pc}
 800d808:	0781      	lsls	r1, r0, #30
 800d80a:	bf58      	it	pl
 800d80c:	6963      	ldrpl	r3, [r4, #20]
 800d80e:	60a3      	str	r3, [r4, #8]
 800d810:	e7f4      	b.n	800d7fc <__swsetup_r+0xb0>
 800d812:	2000      	movs	r0, #0
 800d814:	e7f7      	b.n	800d806 <__swsetup_r+0xba>
 800d816:	bf00      	nop
 800d818:	20000010 	.word	0x20000010
 800d81c:	0800ed54 	.word	0x0800ed54
 800d820:	0800ed74 	.word	0x0800ed74
 800d824:	0800ed34 	.word	0x0800ed34

0800d828 <abort>:
 800d828:	b508      	push	{r3, lr}
 800d82a:	2006      	movs	r0, #6
 800d82c:	f000 f898 	bl	800d960 <raise>
 800d830:	2001      	movs	r0, #1
 800d832:	f7f4 fa6f 	bl	8001d14 <_exit>

0800d836 <__swhatbuf_r>:
 800d836:	b570      	push	{r4, r5, r6, lr}
 800d838:	460e      	mov	r6, r1
 800d83a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d83e:	2900      	cmp	r1, #0
 800d840:	b096      	sub	sp, #88	; 0x58
 800d842:	4614      	mov	r4, r2
 800d844:	461d      	mov	r5, r3
 800d846:	da08      	bge.n	800d85a <__swhatbuf_r+0x24>
 800d848:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d84c:	2200      	movs	r2, #0
 800d84e:	602a      	str	r2, [r5, #0]
 800d850:	061a      	lsls	r2, r3, #24
 800d852:	d410      	bmi.n	800d876 <__swhatbuf_r+0x40>
 800d854:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d858:	e00e      	b.n	800d878 <__swhatbuf_r+0x42>
 800d85a:	466a      	mov	r2, sp
 800d85c:	f000 f89c 	bl	800d998 <_fstat_r>
 800d860:	2800      	cmp	r0, #0
 800d862:	dbf1      	blt.n	800d848 <__swhatbuf_r+0x12>
 800d864:	9a01      	ldr	r2, [sp, #4]
 800d866:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d86a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d86e:	425a      	negs	r2, r3
 800d870:	415a      	adcs	r2, r3
 800d872:	602a      	str	r2, [r5, #0]
 800d874:	e7ee      	b.n	800d854 <__swhatbuf_r+0x1e>
 800d876:	2340      	movs	r3, #64	; 0x40
 800d878:	2000      	movs	r0, #0
 800d87a:	6023      	str	r3, [r4, #0]
 800d87c:	b016      	add	sp, #88	; 0x58
 800d87e:	bd70      	pop	{r4, r5, r6, pc}

0800d880 <__smakebuf_r>:
 800d880:	898b      	ldrh	r3, [r1, #12]
 800d882:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d884:	079d      	lsls	r5, r3, #30
 800d886:	4606      	mov	r6, r0
 800d888:	460c      	mov	r4, r1
 800d88a:	d507      	bpl.n	800d89c <__smakebuf_r+0x1c>
 800d88c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d890:	6023      	str	r3, [r4, #0]
 800d892:	6123      	str	r3, [r4, #16]
 800d894:	2301      	movs	r3, #1
 800d896:	6163      	str	r3, [r4, #20]
 800d898:	b002      	add	sp, #8
 800d89a:	bd70      	pop	{r4, r5, r6, pc}
 800d89c:	ab01      	add	r3, sp, #4
 800d89e:	466a      	mov	r2, sp
 800d8a0:	f7ff ffc9 	bl	800d836 <__swhatbuf_r>
 800d8a4:	9900      	ldr	r1, [sp, #0]
 800d8a6:	4605      	mov	r5, r0
 800d8a8:	4630      	mov	r0, r6
 800d8aa:	f7fd fa71 	bl	800ad90 <_malloc_r>
 800d8ae:	b948      	cbnz	r0, 800d8c4 <__smakebuf_r+0x44>
 800d8b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8b4:	059a      	lsls	r2, r3, #22
 800d8b6:	d4ef      	bmi.n	800d898 <__smakebuf_r+0x18>
 800d8b8:	f023 0303 	bic.w	r3, r3, #3
 800d8bc:	f043 0302 	orr.w	r3, r3, #2
 800d8c0:	81a3      	strh	r3, [r4, #12]
 800d8c2:	e7e3      	b.n	800d88c <__smakebuf_r+0xc>
 800d8c4:	4b0d      	ldr	r3, [pc, #52]	; (800d8fc <__smakebuf_r+0x7c>)
 800d8c6:	62b3      	str	r3, [r6, #40]	; 0x28
 800d8c8:	89a3      	ldrh	r3, [r4, #12]
 800d8ca:	6020      	str	r0, [r4, #0]
 800d8cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8d0:	81a3      	strh	r3, [r4, #12]
 800d8d2:	9b00      	ldr	r3, [sp, #0]
 800d8d4:	6163      	str	r3, [r4, #20]
 800d8d6:	9b01      	ldr	r3, [sp, #4]
 800d8d8:	6120      	str	r0, [r4, #16]
 800d8da:	b15b      	cbz	r3, 800d8f4 <__smakebuf_r+0x74>
 800d8dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d8e0:	4630      	mov	r0, r6
 800d8e2:	f000 f86b 	bl	800d9bc <_isatty_r>
 800d8e6:	b128      	cbz	r0, 800d8f4 <__smakebuf_r+0x74>
 800d8e8:	89a3      	ldrh	r3, [r4, #12]
 800d8ea:	f023 0303 	bic.w	r3, r3, #3
 800d8ee:	f043 0301 	orr.w	r3, r3, #1
 800d8f2:	81a3      	strh	r3, [r4, #12]
 800d8f4:	89a0      	ldrh	r0, [r4, #12]
 800d8f6:	4305      	orrs	r5, r0
 800d8f8:	81a5      	strh	r5, [r4, #12]
 800d8fa:	e7cd      	b.n	800d898 <__smakebuf_r+0x18>
 800d8fc:	0800ab31 	.word	0x0800ab31

0800d900 <_malloc_usable_size_r>:
 800d900:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d904:	1f18      	subs	r0, r3, #4
 800d906:	2b00      	cmp	r3, #0
 800d908:	bfbc      	itt	lt
 800d90a:	580b      	ldrlt	r3, [r1, r0]
 800d90c:	18c0      	addlt	r0, r0, r3
 800d90e:	4770      	bx	lr

0800d910 <_raise_r>:
 800d910:	291f      	cmp	r1, #31
 800d912:	b538      	push	{r3, r4, r5, lr}
 800d914:	4604      	mov	r4, r0
 800d916:	460d      	mov	r5, r1
 800d918:	d904      	bls.n	800d924 <_raise_r+0x14>
 800d91a:	2316      	movs	r3, #22
 800d91c:	6003      	str	r3, [r0, #0]
 800d91e:	f04f 30ff 	mov.w	r0, #4294967295
 800d922:	bd38      	pop	{r3, r4, r5, pc}
 800d924:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d926:	b112      	cbz	r2, 800d92e <_raise_r+0x1e>
 800d928:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d92c:	b94b      	cbnz	r3, 800d942 <_raise_r+0x32>
 800d92e:	4620      	mov	r0, r4
 800d930:	f000 f830 	bl	800d994 <_getpid_r>
 800d934:	462a      	mov	r2, r5
 800d936:	4601      	mov	r1, r0
 800d938:	4620      	mov	r0, r4
 800d93a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d93e:	f000 b817 	b.w	800d970 <_kill_r>
 800d942:	2b01      	cmp	r3, #1
 800d944:	d00a      	beq.n	800d95c <_raise_r+0x4c>
 800d946:	1c59      	adds	r1, r3, #1
 800d948:	d103      	bne.n	800d952 <_raise_r+0x42>
 800d94a:	2316      	movs	r3, #22
 800d94c:	6003      	str	r3, [r0, #0]
 800d94e:	2001      	movs	r0, #1
 800d950:	e7e7      	b.n	800d922 <_raise_r+0x12>
 800d952:	2400      	movs	r4, #0
 800d954:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d958:	4628      	mov	r0, r5
 800d95a:	4798      	blx	r3
 800d95c:	2000      	movs	r0, #0
 800d95e:	e7e0      	b.n	800d922 <_raise_r+0x12>

0800d960 <raise>:
 800d960:	4b02      	ldr	r3, [pc, #8]	; (800d96c <raise+0xc>)
 800d962:	4601      	mov	r1, r0
 800d964:	6818      	ldr	r0, [r3, #0]
 800d966:	f7ff bfd3 	b.w	800d910 <_raise_r>
 800d96a:	bf00      	nop
 800d96c:	20000010 	.word	0x20000010

0800d970 <_kill_r>:
 800d970:	b538      	push	{r3, r4, r5, lr}
 800d972:	4d07      	ldr	r5, [pc, #28]	; (800d990 <_kill_r+0x20>)
 800d974:	2300      	movs	r3, #0
 800d976:	4604      	mov	r4, r0
 800d978:	4608      	mov	r0, r1
 800d97a:	4611      	mov	r1, r2
 800d97c:	602b      	str	r3, [r5, #0]
 800d97e:	f7f4 f9b9 	bl	8001cf4 <_kill>
 800d982:	1c43      	adds	r3, r0, #1
 800d984:	d102      	bne.n	800d98c <_kill_r+0x1c>
 800d986:	682b      	ldr	r3, [r5, #0]
 800d988:	b103      	cbz	r3, 800d98c <_kill_r+0x1c>
 800d98a:	6023      	str	r3, [r4, #0]
 800d98c:	bd38      	pop	{r3, r4, r5, pc}
 800d98e:	bf00      	nop
 800d990:	20002334 	.word	0x20002334

0800d994 <_getpid_r>:
 800d994:	f7f4 b9a6 	b.w	8001ce4 <_getpid>

0800d998 <_fstat_r>:
 800d998:	b538      	push	{r3, r4, r5, lr}
 800d99a:	4d07      	ldr	r5, [pc, #28]	; (800d9b8 <_fstat_r+0x20>)
 800d99c:	2300      	movs	r3, #0
 800d99e:	4604      	mov	r4, r0
 800d9a0:	4608      	mov	r0, r1
 800d9a2:	4611      	mov	r1, r2
 800d9a4:	602b      	str	r3, [r5, #0]
 800d9a6:	f7f4 fa04 	bl	8001db2 <_fstat>
 800d9aa:	1c43      	adds	r3, r0, #1
 800d9ac:	d102      	bne.n	800d9b4 <_fstat_r+0x1c>
 800d9ae:	682b      	ldr	r3, [r5, #0]
 800d9b0:	b103      	cbz	r3, 800d9b4 <_fstat_r+0x1c>
 800d9b2:	6023      	str	r3, [r4, #0]
 800d9b4:	bd38      	pop	{r3, r4, r5, pc}
 800d9b6:	bf00      	nop
 800d9b8:	20002334 	.word	0x20002334

0800d9bc <_isatty_r>:
 800d9bc:	b538      	push	{r3, r4, r5, lr}
 800d9be:	4d06      	ldr	r5, [pc, #24]	; (800d9d8 <_isatty_r+0x1c>)
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	4604      	mov	r4, r0
 800d9c4:	4608      	mov	r0, r1
 800d9c6:	602b      	str	r3, [r5, #0]
 800d9c8:	f7f4 fa03 	bl	8001dd2 <_isatty>
 800d9cc:	1c43      	adds	r3, r0, #1
 800d9ce:	d102      	bne.n	800d9d6 <_isatty_r+0x1a>
 800d9d0:	682b      	ldr	r3, [r5, #0]
 800d9d2:	b103      	cbz	r3, 800d9d6 <_isatty_r+0x1a>
 800d9d4:	6023      	str	r3, [r4, #0]
 800d9d6:	bd38      	pop	{r3, r4, r5, pc}
 800d9d8:	20002334 	.word	0x20002334
 800d9dc:	00000000 	.word	0x00000000

0800d9e0 <log>:
 800d9e0:	b538      	push	{r3, r4, r5, lr}
 800d9e2:	ed2d 8b02 	vpush	{d8}
 800d9e6:	ec55 4b10 	vmov	r4, r5, d0
 800d9ea:	f000 f8a9 	bl	800db40 <__ieee754_log>
 800d9ee:	4622      	mov	r2, r4
 800d9f0:	462b      	mov	r3, r5
 800d9f2:	4620      	mov	r0, r4
 800d9f4:	4629      	mov	r1, r5
 800d9f6:	eeb0 8a40 	vmov.f32	s16, s0
 800d9fa:	eef0 8a60 	vmov.f32	s17, s1
 800d9fe:	f7f3 f8ad 	bl	8000b5c <__aeabi_dcmpun>
 800da02:	b998      	cbnz	r0, 800da2c <log+0x4c>
 800da04:	2200      	movs	r2, #0
 800da06:	2300      	movs	r3, #0
 800da08:	4620      	mov	r0, r4
 800da0a:	4629      	mov	r1, r5
 800da0c:	f7f3 f89c 	bl	8000b48 <__aeabi_dcmpgt>
 800da10:	b960      	cbnz	r0, 800da2c <log+0x4c>
 800da12:	2200      	movs	r2, #0
 800da14:	2300      	movs	r3, #0
 800da16:	4620      	mov	r0, r4
 800da18:	4629      	mov	r1, r5
 800da1a:	f7f3 f86d 	bl	8000af8 <__aeabi_dcmpeq>
 800da1e:	b160      	cbz	r0, 800da3a <log+0x5a>
 800da20:	f7fd f85c 	bl	800aadc <__errno>
 800da24:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800da50 <log+0x70>
 800da28:	2322      	movs	r3, #34	; 0x22
 800da2a:	6003      	str	r3, [r0, #0]
 800da2c:	eeb0 0a48 	vmov.f32	s0, s16
 800da30:	eef0 0a68 	vmov.f32	s1, s17
 800da34:	ecbd 8b02 	vpop	{d8}
 800da38:	bd38      	pop	{r3, r4, r5, pc}
 800da3a:	f7fd f84f 	bl	800aadc <__errno>
 800da3e:	ecbd 8b02 	vpop	{d8}
 800da42:	2321      	movs	r3, #33	; 0x21
 800da44:	6003      	str	r3, [r0, #0]
 800da46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da4a:	4803      	ldr	r0, [pc, #12]	; (800da58 <log+0x78>)
 800da4c:	f001 b858 	b.w	800eb00 <nan>
 800da50:	00000000 	.word	0x00000000
 800da54:	fff00000 	.word	0xfff00000
 800da58:	0800f000 	.word	0x0800f000

0800da5c <pow>:
 800da5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da5e:	ed2d 8b02 	vpush	{d8}
 800da62:	eeb0 8a40 	vmov.f32	s16, s0
 800da66:	eef0 8a60 	vmov.f32	s17, s1
 800da6a:	ec55 4b11 	vmov	r4, r5, d1
 800da6e:	f000 fa23 	bl	800deb8 <__ieee754_pow>
 800da72:	4622      	mov	r2, r4
 800da74:	462b      	mov	r3, r5
 800da76:	4620      	mov	r0, r4
 800da78:	4629      	mov	r1, r5
 800da7a:	ec57 6b10 	vmov	r6, r7, d0
 800da7e:	f7f3 f86d 	bl	8000b5c <__aeabi_dcmpun>
 800da82:	2800      	cmp	r0, #0
 800da84:	d13b      	bne.n	800dafe <pow+0xa2>
 800da86:	ec51 0b18 	vmov	r0, r1, d8
 800da8a:	2200      	movs	r2, #0
 800da8c:	2300      	movs	r3, #0
 800da8e:	f7f3 f833 	bl	8000af8 <__aeabi_dcmpeq>
 800da92:	b1b8      	cbz	r0, 800dac4 <pow+0x68>
 800da94:	2200      	movs	r2, #0
 800da96:	2300      	movs	r3, #0
 800da98:	4620      	mov	r0, r4
 800da9a:	4629      	mov	r1, r5
 800da9c:	f7f3 f82c 	bl	8000af8 <__aeabi_dcmpeq>
 800daa0:	2800      	cmp	r0, #0
 800daa2:	d146      	bne.n	800db32 <pow+0xd6>
 800daa4:	ec45 4b10 	vmov	d0, r4, r5
 800daa8:	f001 f81f 	bl	800eaea <finite>
 800daac:	b338      	cbz	r0, 800dafe <pow+0xa2>
 800daae:	2200      	movs	r2, #0
 800dab0:	2300      	movs	r3, #0
 800dab2:	4620      	mov	r0, r4
 800dab4:	4629      	mov	r1, r5
 800dab6:	f7f3 f829 	bl	8000b0c <__aeabi_dcmplt>
 800daba:	b300      	cbz	r0, 800dafe <pow+0xa2>
 800dabc:	f7fd f80e 	bl	800aadc <__errno>
 800dac0:	2322      	movs	r3, #34	; 0x22
 800dac2:	e01b      	b.n	800dafc <pow+0xa0>
 800dac4:	ec47 6b10 	vmov	d0, r6, r7
 800dac8:	f001 f80f 	bl	800eaea <finite>
 800dacc:	b9e0      	cbnz	r0, 800db08 <pow+0xac>
 800dace:	eeb0 0a48 	vmov.f32	s0, s16
 800dad2:	eef0 0a68 	vmov.f32	s1, s17
 800dad6:	f001 f808 	bl	800eaea <finite>
 800dada:	b1a8      	cbz	r0, 800db08 <pow+0xac>
 800dadc:	ec45 4b10 	vmov	d0, r4, r5
 800dae0:	f001 f803 	bl	800eaea <finite>
 800dae4:	b180      	cbz	r0, 800db08 <pow+0xac>
 800dae6:	4632      	mov	r2, r6
 800dae8:	463b      	mov	r3, r7
 800daea:	4630      	mov	r0, r6
 800daec:	4639      	mov	r1, r7
 800daee:	f7f3 f835 	bl	8000b5c <__aeabi_dcmpun>
 800daf2:	2800      	cmp	r0, #0
 800daf4:	d0e2      	beq.n	800dabc <pow+0x60>
 800daf6:	f7fc fff1 	bl	800aadc <__errno>
 800dafa:	2321      	movs	r3, #33	; 0x21
 800dafc:	6003      	str	r3, [r0, #0]
 800dafe:	ecbd 8b02 	vpop	{d8}
 800db02:	ec47 6b10 	vmov	d0, r6, r7
 800db06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db08:	2200      	movs	r2, #0
 800db0a:	2300      	movs	r3, #0
 800db0c:	4630      	mov	r0, r6
 800db0e:	4639      	mov	r1, r7
 800db10:	f7f2 fff2 	bl	8000af8 <__aeabi_dcmpeq>
 800db14:	2800      	cmp	r0, #0
 800db16:	d0f2      	beq.n	800dafe <pow+0xa2>
 800db18:	eeb0 0a48 	vmov.f32	s0, s16
 800db1c:	eef0 0a68 	vmov.f32	s1, s17
 800db20:	f000 ffe3 	bl	800eaea <finite>
 800db24:	2800      	cmp	r0, #0
 800db26:	d0ea      	beq.n	800dafe <pow+0xa2>
 800db28:	ec45 4b10 	vmov	d0, r4, r5
 800db2c:	f000 ffdd 	bl	800eaea <finite>
 800db30:	e7c3      	b.n	800daba <pow+0x5e>
 800db32:	4f01      	ldr	r7, [pc, #4]	; (800db38 <pow+0xdc>)
 800db34:	2600      	movs	r6, #0
 800db36:	e7e2      	b.n	800dafe <pow+0xa2>
 800db38:	3ff00000 	.word	0x3ff00000
 800db3c:	00000000 	.word	0x00000000

0800db40 <__ieee754_log>:
 800db40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db44:	ec51 0b10 	vmov	r0, r1, d0
 800db48:	ed2d 8b04 	vpush	{d8-d9}
 800db4c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800db50:	b083      	sub	sp, #12
 800db52:	460d      	mov	r5, r1
 800db54:	da29      	bge.n	800dbaa <__ieee754_log+0x6a>
 800db56:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800db5a:	4303      	orrs	r3, r0
 800db5c:	ee10 2a10 	vmov	r2, s0
 800db60:	d10c      	bne.n	800db7c <__ieee754_log+0x3c>
 800db62:	49cf      	ldr	r1, [pc, #828]	; (800dea0 <__ieee754_log+0x360>)
 800db64:	2200      	movs	r2, #0
 800db66:	2300      	movs	r3, #0
 800db68:	2000      	movs	r0, #0
 800db6a:	f7f2 fe87 	bl	800087c <__aeabi_ddiv>
 800db6e:	ec41 0b10 	vmov	d0, r0, r1
 800db72:	b003      	add	sp, #12
 800db74:	ecbd 8b04 	vpop	{d8-d9}
 800db78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db7c:	2900      	cmp	r1, #0
 800db7e:	da05      	bge.n	800db8c <__ieee754_log+0x4c>
 800db80:	460b      	mov	r3, r1
 800db82:	f7f2 fb99 	bl	80002b8 <__aeabi_dsub>
 800db86:	2200      	movs	r2, #0
 800db88:	2300      	movs	r3, #0
 800db8a:	e7ee      	b.n	800db6a <__ieee754_log+0x2a>
 800db8c:	4bc5      	ldr	r3, [pc, #788]	; (800dea4 <__ieee754_log+0x364>)
 800db8e:	2200      	movs	r2, #0
 800db90:	f7f2 fd4a 	bl	8000628 <__aeabi_dmul>
 800db94:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800db98:	460d      	mov	r5, r1
 800db9a:	4ac3      	ldr	r2, [pc, #780]	; (800dea8 <__ieee754_log+0x368>)
 800db9c:	4295      	cmp	r5, r2
 800db9e:	dd06      	ble.n	800dbae <__ieee754_log+0x6e>
 800dba0:	4602      	mov	r2, r0
 800dba2:	460b      	mov	r3, r1
 800dba4:	f7f2 fb8a 	bl	80002bc <__adddf3>
 800dba8:	e7e1      	b.n	800db6e <__ieee754_log+0x2e>
 800dbaa:	2300      	movs	r3, #0
 800dbac:	e7f5      	b.n	800db9a <__ieee754_log+0x5a>
 800dbae:	152c      	asrs	r4, r5, #20
 800dbb0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800dbb4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800dbb8:	441c      	add	r4, r3
 800dbba:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800dbbe:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800dbc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dbc6:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800dbca:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800dbce:	ea42 0105 	orr.w	r1, r2, r5
 800dbd2:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800dbd6:	2200      	movs	r2, #0
 800dbd8:	4bb4      	ldr	r3, [pc, #720]	; (800deac <__ieee754_log+0x36c>)
 800dbda:	f7f2 fb6d 	bl	80002b8 <__aeabi_dsub>
 800dbde:	1cab      	adds	r3, r5, #2
 800dbe0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dbe4:	2b02      	cmp	r3, #2
 800dbe6:	4682      	mov	sl, r0
 800dbe8:	468b      	mov	fp, r1
 800dbea:	f04f 0200 	mov.w	r2, #0
 800dbee:	dc53      	bgt.n	800dc98 <__ieee754_log+0x158>
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	f7f2 ff81 	bl	8000af8 <__aeabi_dcmpeq>
 800dbf6:	b1d0      	cbz	r0, 800dc2e <__ieee754_log+0xee>
 800dbf8:	2c00      	cmp	r4, #0
 800dbfa:	f000 8122 	beq.w	800de42 <__ieee754_log+0x302>
 800dbfe:	4620      	mov	r0, r4
 800dc00:	f7f2 fca8 	bl	8000554 <__aeabi_i2d>
 800dc04:	a390      	add	r3, pc, #576	; (adr r3, 800de48 <__ieee754_log+0x308>)
 800dc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc0a:	4606      	mov	r6, r0
 800dc0c:	460f      	mov	r7, r1
 800dc0e:	f7f2 fd0b 	bl	8000628 <__aeabi_dmul>
 800dc12:	a38f      	add	r3, pc, #572	; (adr r3, 800de50 <__ieee754_log+0x310>)
 800dc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc18:	4604      	mov	r4, r0
 800dc1a:	460d      	mov	r5, r1
 800dc1c:	4630      	mov	r0, r6
 800dc1e:	4639      	mov	r1, r7
 800dc20:	f7f2 fd02 	bl	8000628 <__aeabi_dmul>
 800dc24:	4602      	mov	r2, r0
 800dc26:	460b      	mov	r3, r1
 800dc28:	4620      	mov	r0, r4
 800dc2a:	4629      	mov	r1, r5
 800dc2c:	e7ba      	b.n	800dba4 <__ieee754_log+0x64>
 800dc2e:	a38a      	add	r3, pc, #552	; (adr r3, 800de58 <__ieee754_log+0x318>)
 800dc30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc34:	4650      	mov	r0, sl
 800dc36:	4659      	mov	r1, fp
 800dc38:	f7f2 fcf6 	bl	8000628 <__aeabi_dmul>
 800dc3c:	4602      	mov	r2, r0
 800dc3e:	460b      	mov	r3, r1
 800dc40:	2000      	movs	r0, #0
 800dc42:	499b      	ldr	r1, [pc, #620]	; (800deb0 <__ieee754_log+0x370>)
 800dc44:	f7f2 fb38 	bl	80002b8 <__aeabi_dsub>
 800dc48:	4652      	mov	r2, sl
 800dc4a:	4606      	mov	r6, r0
 800dc4c:	460f      	mov	r7, r1
 800dc4e:	465b      	mov	r3, fp
 800dc50:	4650      	mov	r0, sl
 800dc52:	4659      	mov	r1, fp
 800dc54:	f7f2 fce8 	bl	8000628 <__aeabi_dmul>
 800dc58:	4602      	mov	r2, r0
 800dc5a:	460b      	mov	r3, r1
 800dc5c:	4630      	mov	r0, r6
 800dc5e:	4639      	mov	r1, r7
 800dc60:	f7f2 fce2 	bl	8000628 <__aeabi_dmul>
 800dc64:	4606      	mov	r6, r0
 800dc66:	460f      	mov	r7, r1
 800dc68:	b914      	cbnz	r4, 800dc70 <__ieee754_log+0x130>
 800dc6a:	4632      	mov	r2, r6
 800dc6c:	463b      	mov	r3, r7
 800dc6e:	e0a2      	b.n	800ddb6 <__ieee754_log+0x276>
 800dc70:	4620      	mov	r0, r4
 800dc72:	f7f2 fc6f 	bl	8000554 <__aeabi_i2d>
 800dc76:	a374      	add	r3, pc, #464	; (adr r3, 800de48 <__ieee754_log+0x308>)
 800dc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc7c:	4680      	mov	r8, r0
 800dc7e:	4689      	mov	r9, r1
 800dc80:	f7f2 fcd2 	bl	8000628 <__aeabi_dmul>
 800dc84:	a372      	add	r3, pc, #456	; (adr r3, 800de50 <__ieee754_log+0x310>)
 800dc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc8a:	4604      	mov	r4, r0
 800dc8c:	460d      	mov	r5, r1
 800dc8e:	4640      	mov	r0, r8
 800dc90:	4649      	mov	r1, r9
 800dc92:	f7f2 fcc9 	bl	8000628 <__aeabi_dmul>
 800dc96:	e0a7      	b.n	800dde8 <__ieee754_log+0x2a8>
 800dc98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dc9c:	f7f2 fb0e 	bl	80002bc <__adddf3>
 800dca0:	4602      	mov	r2, r0
 800dca2:	460b      	mov	r3, r1
 800dca4:	4650      	mov	r0, sl
 800dca6:	4659      	mov	r1, fp
 800dca8:	f7f2 fde8 	bl	800087c <__aeabi_ddiv>
 800dcac:	ec41 0b18 	vmov	d8, r0, r1
 800dcb0:	4620      	mov	r0, r4
 800dcb2:	f7f2 fc4f 	bl	8000554 <__aeabi_i2d>
 800dcb6:	ec53 2b18 	vmov	r2, r3, d8
 800dcba:	ec41 0b19 	vmov	d9, r0, r1
 800dcbe:	ec51 0b18 	vmov	r0, r1, d8
 800dcc2:	f7f2 fcb1 	bl	8000628 <__aeabi_dmul>
 800dcc6:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800dcca:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800dcce:	9301      	str	r3, [sp, #4]
 800dcd0:	4602      	mov	r2, r0
 800dcd2:	460b      	mov	r3, r1
 800dcd4:	4680      	mov	r8, r0
 800dcd6:	4689      	mov	r9, r1
 800dcd8:	f7f2 fca6 	bl	8000628 <__aeabi_dmul>
 800dcdc:	a360      	add	r3, pc, #384	; (adr r3, 800de60 <__ieee754_log+0x320>)
 800dcde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dce2:	4606      	mov	r6, r0
 800dce4:	460f      	mov	r7, r1
 800dce6:	f7f2 fc9f 	bl	8000628 <__aeabi_dmul>
 800dcea:	a35f      	add	r3, pc, #380	; (adr r3, 800de68 <__ieee754_log+0x328>)
 800dcec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcf0:	f7f2 fae4 	bl	80002bc <__adddf3>
 800dcf4:	4632      	mov	r2, r6
 800dcf6:	463b      	mov	r3, r7
 800dcf8:	f7f2 fc96 	bl	8000628 <__aeabi_dmul>
 800dcfc:	a35c      	add	r3, pc, #368	; (adr r3, 800de70 <__ieee754_log+0x330>)
 800dcfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd02:	f7f2 fadb 	bl	80002bc <__adddf3>
 800dd06:	4632      	mov	r2, r6
 800dd08:	463b      	mov	r3, r7
 800dd0a:	f7f2 fc8d 	bl	8000628 <__aeabi_dmul>
 800dd0e:	a35a      	add	r3, pc, #360	; (adr r3, 800de78 <__ieee754_log+0x338>)
 800dd10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd14:	f7f2 fad2 	bl	80002bc <__adddf3>
 800dd18:	4642      	mov	r2, r8
 800dd1a:	464b      	mov	r3, r9
 800dd1c:	f7f2 fc84 	bl	8000628 <__aeabi_dmul>
 800dd20:	a357      	add	r3, pc, #348	; (adr r3, 800de80 <__ieee754_log+0x340>)
 800dd22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd26:	4680      	mov	r8, r0
 800dd28:	4689      	mov	r9, r1
 800dd2a:	4630      	mov	r0, r6
 800dd2c:	4639      	mov	r1, r7
 800dd2e:	f7f2 fc7b 	bl	8000628 <__aeabi_dmul>
 800dd32:	a355      	add	r3, pc, #340	; (adr r3, 800de88 <__ieee754_log+0x348>)
 800dd34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd38:	f7f2 fac0 	bl	80002bc <__adddf3>
 800dd3c:	4632      	mov	r2, r6
 800dd3e:	463b      	mov	r3, r7
 800dd40:	f7f2 fc72 	bl	8000628 <__aeabi_dmul>
 800dd44:	a352      	add	r3, pc, #328	; (adr r3, 800de90 <__ieee754_log+0x350>)
 800dd46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd4a:	f7f2 fab7 	bl	80002bc <__adddf3>
 800dd4e:	4632      	mov	r2, r6
 800dd50:	463b      	mov	r3, r7
 800dd52:	f7f2 fc69 	bl	8000628 <__aeabi_dmul>
 800dd56:	460b      	mov	r3, r1
 800dd58:	4602      	mov	r2, r0
 800dd5a:	4649      	mov	r1, r9
 800dd5c:	4640      	mov	r0, r8
 800dd5e:	f7f2 faad 	bl	80002bc <__adddf3>
 800dd62:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800dd66:	9b01      	ldr	r3, [sp, #4]
 800dd68:	3551      	adds	r5, #81	; 0x51
 800dd6a:	431d      	orrs	r5, r3
 800dd6c:	2d00      	cmp	r5, #0
 800dd6e:	4680      	mov	r8, r0
 800dd70:	4689      	mov	r9, r1
 800dd72:	dd48      	ble.n	800de06 <__ieee754_log+0x2c6>
 800dd74:	4b4e      	ldr	r3, [pc, #312]	; (800deb0 <__ieee754_log+0x370>)
 800dd76:	2200      	movs	r2, #0
 800dd78:	4650      	mov	r0, sl
 800dd7a:	4659      	mov	r1, fp
 800dd7c:	f7f2 fc54 	bl	8000628 <__aeabi_dmul>
 800dd80:	4652      	mov	r2, sl
 800dd82:	465b      	mov	r3, fp
 800dd84:	f7f2 fc50 	bl	8000628 <__aeabi_dmul>
 800dd88:	4602      	mov	r2, r0
 800dd8a:	460b      	mov	r3, r1
 800dd8c:	4606      	mov	r6, r0
 800dd8e:	460f      	mov	r7, r1
 800dd90:	4640      	mov	r0, r8
 800dd92:	4649      	mov	r1, r9
 800dd94:	f7f2 fa92 	bl	80002bc <__adddf3>
 800dd98:	ec53 2b18 	vmov	r2, r3, d8
 800dd9c:	f7f2 fc44 	bl	8000628 <__aeabi_dmul>
 800dda0:	4680      	mov	r8, r0
 800dda2:	4689      	mov	r9, r1
 800dda4:	b964      	cbnz	r4, 800ddc0 <__ieee754_log+0x280>
 800dda6:	4602      	mov	r2, r0
 800dda8:	460b      	mov	r3, r1
 800ddaa:	4630      	mov	r0, r6
 800ddac:	4639      	mov	r1, r7
 800ddae:	f7f2 fa83 	bl	80002b8 <__aeabi_dsub>
 800ddb2:	4602      	mov	r2, r0
 800ddb4:	460b      	mov	r3, r1
 800ddb6:	4650      	mov	r0, sl
 800ddb8:	4659      	mov	r1, fp
 800ddba:	f7f2 fa7d 	bl	80002b8 <__aeabi_dsub>
 800ddbe:	e6d6      	b.n	800db6e <__ieee754_log+0x2e>
 800ddc0:	a321      	add	r3, pc, #132	; (adr r3, 800de48 <__ieee754_log+0x308>)
 800ddc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc6:	ec51 0b19 	vmov	r0, r1, d9
 800ddca:	f7f2 fc2d 	bl	8000628 <__aeabi_dmul>
 800ddce:	a320      	add	r3, pc, #128	; (adr r3, 800de50 <__ieee754_log+0x310>)
 800ddd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddd4:	4604      	mov	r4, r0
 800ddd6:	460d      	mov	r5, r1
 800ddd8:	ec51 0b19 	vmov	r0, r1, d9
 800dddc:	f7f2 fc24 	bl	8000628 <__aeabi_dmul>
 800dde0:	4642      	mov	r2, r8
 800dde2:	464b      	mov	r3, r9
 800dde4:	f7f2 fa6a 	bl	80002bc <__adddf3>
 800dde8:	4602      	mov	r2, r0
 800ddea:	460b      	mov	r3, r1
 800ddec:	4630      	mov	r0, r6
 800ddee:	4639      	mov	r1, r7
 800ddf0:	f7f2 fa62 	bl	80002b8 <__aeabi_dsub>
 800ddf4:	4652      	mov	r2, sl
 800ddf6:	465b      	mov	r3, fp
 800ddf8:	f7f2 fa5e 	bl	80002b8 <__aeabi_dsub>
 800ddfc:	4602      	mov	r2, r0
 800ddfe:	460b      	mov	r3, r1
 800de00:	4620      	mov	r0, r4
 800de02:	4629      	mov	r1, r5
 800de04:	e7d9      	b.n	800ddba <__ieee754_log+0x27a>
 800de06:	4602      	mov	r2, r0
 800de08:	460b      	mov	r3, r1
 800de0a:	4650      	mov	r0, sl
 800de0c:	4659      	mov	r1, fp
 800de0e:	f7f2 fa53 	bl	80002b8 <__aeabi_dsub>
 800de12:	ec53 2b18 	vmov	r2, r3, d8
 800de16:	f7f2 fc07 	bl	8000628 <__aeabi_dmul>
 800de1a:	4606      	mov	r6, r0
 800de1c:	460f      	mov	r7, r1
 800de1e:	2c00      	cmp	r4, #0
 800de20:	f43f af23 	beq.w	800dc6a <__ieee754_log+0x12a>
 800de24:	a308      	add	r3, pc, #32	; (adr r3, 800de48 <__ieee754_log+0x308>)
 800de26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de2a:	ec51 0b19 	vmov	r0, r1, d9
 800de2e:	f7f2 fbfb 	bl	8000628 <__aeabi_dmul>
 800de32:	a307      	add	r3, pc, #28	; (adr r3, 800de50 <__ieee754_log+0x310>)
 800de34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de38:	4604      	mov	r4, r0
 800de3a:	460d      	mov	r5, r1
 800de3c:	ec51 0b19 	vmov	r0, r1, d9
 800de40:	e727      	b.n	800dc92 <__ieee754_log+0x152>
 800de42:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800de98 <__ieee754_log+0x358>
 800de46:	e694      	b.n	800db72 <__ieee754_log+0x32>
 800de48:	fee00000 	.word	0xfee00000
 800de4c:	3fe62e42 	.word	0x3fe62e42
 800de50:	35793c76 	.word	0x35793c76
 800de54:	3dea39ef 	.word	0x3dea39ef
 800de58:	55555555 	.word	0x55555555
 800de5c:	3fd55555 	.word	0x3fd55555
 800de60:	df3e5244 	.word	0xdf3e5244
 800de64:	3fc2f112 	.word	0x3fc2f112
 800de68:	96cb03de 	.word	0x96cb03de
 800de6c:	3fc74664 	.word	0x3fc74664
 800de70:	94229359 	.word	0x94229359
 800de74:	3fd24924 	.word	0x3fd24924
 800de78:	55555593 	.word	0x55555593
 800de7c:	3fe55555 	.word	0x3fe55555
 800de80:	d078c69f 	.word	0xd078c69f
 800de84:	3fc39a09 	.word	0x3fc39a09
 800de88:	1d8e78af 	.word	0x1d8e78af
 800de8c:	3fcc71c5 	.word	0x3fcc71c5
 800de90:	9997fa04 	.word	0x9997fa04
 800de94:	3fd99999 	.word	0x3fd99999
	...
 800dea0:	c3500000 	.word	0xc3500000
 800dea4:	43500000 	.word	0x43500000
 800dea8:	7fefffff 	.word	0x7fefffff
 800deac:	3ff00000 	.word	0x3ff00000
 800deb0:	3fe00000 	.word	0x3fe00000
 800deb4:	00000000 	.word	0x00000000

0800deb8 <__ieee754_pow>:
 800deb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800debc:	ed2d 8b06 	vpush	{d8-d10}
 800dec0:	b089      	sub	sp, #36	; 0x24
 800dec2:	ed8d 1b00 	vstr	d1, [sp]
 800dec6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800deca:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800dece:	ea58 0102 	orrs.w	r1, r8, r2
 800ded2:	ec57 6b10 	vmov	r6, r7, d0
 800ded6:	d115      	bne.n	800df04 <__ieee754_pow+0x4c>
 800ded8:	19b3      	adds	r3, r6, r6
 800deda:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800dede:	4152      	adcs	r2, r2
 800dee0:	4299      	cmp	r1, r3
 800dee2:	4b89      	ldr	r3, [pc, #548]	; (800e108 <__ieee754_pow+0x250>)
 800dee4:	4193      	sbcs	r3, r2
 800dee6:	f080 84d2 	bcs.w	800e88e <__ieee754_pow+0x9d6>
 800deea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800deee:	4630      	mov	r0, r6
 800def0:	4639      	mov	r1, r7
 800def2:	f7f2 f9e3 	bl	80002bc <__adddf3>
 800def6:	ec41 0b10 	vmov	d0, r0, r1
 800defa:	b009      	add	sp, #36	; 0x24
 800defc:	ecbd 8b06 	vpop	{d8-d10}
 800df00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df04:	4b81      	ldr	r3, [pc, #516]	; (800e10c <__ieee754_pow+0x254>)
 800df06:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800df0a:	429c      	cmp	r4, r3
 800df0c:	ee10 aa10 	vmov	sl, s0
 800df10:	463d      	mov	r5, r7
 800df12:	dc06      	bgt.n	800df22 <__ieee754_pow+0x6a>
 800df14:	d101      	bne.n	800df1a <__ieee754_pow+0x62>
 800df16:	2e00      	cmp	r6, #0
 800df18:	d1e7      	bne.n	800deea <__ieee754_pow+0x32>
 800df1a:	4598      	cmp	r8, r3
 800df1c:	dc01      	bgt.n	800df22 <__ieee754_pow+0x6a>
 800df1e:	d10f      	bne.n	800df40 <__ieee754_pow+0x88>
 800df20:	b172      	cbz	r2, 800df40 <__ieee754_pow+0x88>
 800df22:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800df26:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800df2a:	ea55 050a 	orrs.w	r5, r5, sl
 800df2e:	d1dc      	bne.n	800deea <__ieee754_pow+0x32>
 800df30:	e9dd 3200 	ldrd	r3, r2, [sp]
 800df34:	18db      	adds	r3, r3, r3
 800df36:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800df3a:	4152      	adcs	r2, r2
 800df3c:	429d      	cmp	r5, r3
 800df3e:	e7d0      	b.n	800dee2 <__ieee754_pow+0x2a>
 800df40:	2d00      	cmp	r5, #0
 800df42:	da3b      	bge.n	800dfbc <__ieee754_pow+0x104>
 800df44:	4b72      	ldr	r3, [pc, #456]	; (800e110 <__ieee754_pow+0x258>)
 800df46:	4598      	cmp	r8, r3
 800df48:	dc51      	bgt.n	800dfee <__ieee754_pow+0x136>
 800df4a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800df4e:	4598      	cmp	r8, r3
 800df50:	f340 84ac 	ble.w	800e8ac <__ieee754_pow+0x9f4>
 800df54:	ea4f 5328 	mov.w	r3, r8, asr #20
 800df58:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800df5c:	2b14      	cmp	r3, #20
 800df5e:	dd0f      	ble.n	800df80 <__ieee754_pow+0xc8>
 800df60:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800df64:	fa22 f103 	lsr.w	r1, r2, r3
 800df68:	fa01 f303 	lsl.w	r3, r1, r3
 800df6c:	4293      	cmp	r3, r2
 800df6e:	f040 849d 	bne.w	800e8ac <__ieee754_pow+0x9f4>
 800df72:	f001 0101 	and.w	r1, r1, #1
 800df76:	f1c1 0302 	rsb	r3, r1, #2
 800df7a:	9304      	str	r3, [sp, #16]
 800df7c:	b182      	cbz	r2, 800dfa0 <__ieee754_pow+0xe8>
 800df7e:	e05f      	b.n	800e040 <__ieee754_pow+0x188>
 800df80:	2a00      	cmp	r2, #0
 800df82:	d15b      	bne.n	800e03c <__ieee754_pow+0x184>
 800df84:	f1c3 0314 	rsb	r3, r3, #20
 800df88:	fa48 f103 	asr.w	r1, r8, r3
 800df8c:	fa01 f303 	lsl.w	r3, r1, r3
 800df90:	4543      	cmp	r3, r8
 800df92:	f040 8488 	bne.w	800e8a6 <__ieee754_pow+0x9ee>
 800df96:	f001 0101 	and.w	r1, r1, #1
 800df9a:	f1c1 0302 	rsb	r3, r1, #2
 800df9e:	9304      	str	r3, [sp, #16]
 800dfa0:	4b5c      	ldr	r3, [pc, #368]	; (800e114 <__ieee754_pow+0x25c>)
 800dfa2:	4598      	cmp	r8, r3
 800dfa4:	d132      	bne.n	800e00c <__ieee754_pow+0x154>
 800dfa6:	f1b9 0f00 	cmp.w	r9, #0
 800dfaa:	f280 8478 	bge.w	800e89e <__ieee754_pow+0x9e6>
 800dfae:	4959      	ldr	r1, [pc, #356]	; (800e114 <__ieee754_pow+0x25c>)
 800dfb0:	4632      	mov	r2, r6
 800dfb2:	463b      	mov	r3, r7
 800dfb4:	2000      	movs	r0, #0
 800dfb6:	f7f2 fc61 	bl	800087c <__aeabi_ddiv>
 800dfba:	e79c      	b.n	800def6 <__ieee754_pow+0x3e>
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	9304      	str	r3, [sp, #16]
 800dfc0:	2a00      	cmp	r2, #0
 800dfc2:	d13d      	bne.n	800e040 <__ieee754_pow+0x188>
 800dfc4:	4b51      	ldr	r3, [pc, #324]	; (800e10c <__ieee754_pow+0x254>)
 800dfc6:	4598      	cmp	r8, r3
 800dfc8:	d1ea      	bne.n	800dfa0 <__ieee754_pow+0xe8>
 800dfca:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800dfce:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800dfd2:	ea53 030a 	orrs.w	r3, r3, sl
 800dfd6:	f000 845a 	beq.w	800e88e <__ieee754_pow+0x9d6>
 800dfda:	4b4f      	ldr	r3, [pc, #316]	; (800e118 <__ieee754_pow+0x260>)
 800dfdc:	429c      	cmp	r4, r3
 800dfde:	dd08      	ble.n	800dff2 <__ieee754_pow+0x13a>
 800dfe0:	f1b9 0f00 	cmp.w	r9, #0
 800dfe4:	f2c0 8457 	blt.w	800e896 <__ieee754_pow+0x9de>
 800dfe8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dfec:	e783      	b.n	800def6 <__ieee754_pow+0x3e>
 800dfee:	2302      	movs	r3, #2
 800dff0:	e7e5      	b.n	800dfbe <__ieee754_pow+0x106>
 800dff2:	f1b9 0f00 	cmp.w	r9, #0
 800dff6:	f04f 0000 	mov.w	r0, #0
 800dffa:	f04f 0100 	mov.w	r1, #0
 800dffe:	f6bf af7a 	bge.w	800def6 <__ieee754_pow+0x3e>
 800e002:	e9dd 0300 	ldrd	r0, r3, [sp]
 800e006:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e00a:	e774      	b.n	800def6 <__ieee754_pow+0x3e>
 800e00c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800e010:	d106      	bne.n	800e020 <__ieee754_pow+0x168>
 800e012:	4632      	mov	r2, r6
 800e014:	463b      	mov	r3, r7
 800e016:	4630      	mov	r0, r6
 800e018:	4639      	mov	r1, r7
 800e01a:	f7f2 fb05 	bl	8000628 <__aeabi_dmul>
 800e01e:	e76a      	b.n	800def6 <__ieee754_pow+0x3e>
 800e020:	4b3e      	ldr	r3, [pc, #248]	; (800e11c <__ieee754_pow+0x264>)
 800e022:	4599      	cmp	r9, r3
 800e024:	d10c      	bne.n	800e040 <__ieee754_pow+0x188>
 800e026:	2d00      	cmp	r5, #0
 800e028:	db0a      	blt.n	800e040 <__ieee754_pow+0x188>
 800e02a:	ec47 6b10 	vmov	d0, r6, r7
 800e02e:	b009      	add	sp, #36	; 0x24
 800e030:	ecbd 8b06 	vpop	{d8-d10}
 800e034:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e038:	f000 bc6c 	b.w	800e914 <__ieee754_sqrt>
 800e03c:	2300      	movs	r3, #0
 800e03e:	9304      	str	r3, [sp, #16]
 800e040:	ec47 6b10 	vmov	d0, r6, r7
 800e044:	f000 fd48 	bl	800ead8 <fabs>
 800e048:	ec51 0b10 	vmov	r0, r1, d0
 800e04c:	f1ba 0f00 	cmp.w	sl, #0
 800e050:	d129      	bne.n	800e0a6 <__ieee754_pow+0x1ee>
 800e052:	b124      	cbz	r4, 800e05e <__ieee754_pow+0x1a6>
 800e054:	4b2f      	ldr	r3, [pc, #188]	; (800e114 <__ieee754_pow+0x25c>)
 800e056:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800e05a:	429a      	cmp	r2, r3
 800e05c:	d123      	bne.n	800e0a6 <__ieee754_pow+0x1ee>
 800e05e:	f1b9 0f00 	cmp.w	r9, #0
 800e062:	da05      	bge.n	800e070 <__ieee754_pow+0x1b8>
 800e064:	4602      	mov	r2, r0
 800e066:	460b      	mov	r3, r1
 800e068:	2000      	movs	r0, #0
 800e06a:	492a      	ldr	r1, [pc, #168]	; (800e114 <__ieee754_pow+0x25c>)
 800e06c:	f7f2 fc06 	bl	800087c <__aeabi_ddiv>
 800e070:	2d00      	cmp	r5, #0
 800e072:	f6bf af40 	bge.w	800def6 <__ieee754_pow+0x3e>
 800e076:	9b04      	ldr	r3, [sp, #16]
 800e078:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e07c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e080:	4323      	orrs	r3, r4
 800e082:	d108      	bne.n	800e096 <__ieee754_pow+0x1de>
 800e084:	4602      	mov	r2, r0
 800e086:	460b      	mov	r3, r1
 800e088:	4610      	mov	r0, r2
 800e08a:	4619      	mov	r1, r3
 800e08c:	f7f2 f914 	bl	80002b8 <__aeabi_dsub>
 800e090:	4602      	mov	r2, r0
 800e092:	460b      	mov	r3, r1
 800e094:	e78f      	b.n	800dfb6 <__ieee754_pow+0xfe>
 800e096:	9b04      	ldr	r3, [sp, #16]
 800e098:	2b01      	cmp	r3, #1
 800e09a:	f47f af2c 	bne.w	800def6 <__ieee754_pow+0x3e>
 800e09e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e0a2:	4619      	mov	r1, r3
 800e0a4:	e727      	b.n	800def6 <__ieee754_pow+0x3e>
 800e0a6:	0feb      	lsrs	r3, r5, #31
 800e0a8:	3b01      	subs	r3, #1
 800e0aa:	9306      	str	r3, [sp, #24]
 800e0ac:	9a06      	ldr	r2, [sp, #24]
 800e0ae:	9b04      	ldr	r3, [sp, #16]
 800e0b0:	4313      	orrs	r3, r2
 800e0b2:	d102      	bne.n	800e0ba <__ieee754_pow+0x202>
 800e0b4:	4632      	mov	r2, r6
 800e0b6:	463b      	mov	r3, r7
 800e0b8:	e7e6      	b.n	800e088 <__ieee754_pow+0x1d0>
 800e0ba:	4b19      	ldr	r3, [pc, #100]	; (800e120 <__ieee754_pow+0x268>)
 800e0bc:	4598      	cmp	r8, r3
 800e0be:	f340 80fb 	ble.w	800e2b8 <__ieee754_pow+0x400>
 800e0c2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800e0c6:	4598      	cmp	r8, r3
 800e0c8:	4b13      	ldr	r3, [pc, #76]	; (800e118 <__ieee754_pow+0x260>)
 800e0ca:	dd0c      	ble.n	800e0e6 <__ieee754_pow+0x22e>
 800e0cc:	429c      	cmp	r4, r3
 800e0ce:	dc0f      	bgt.n	800e0f0 <__ieee754_pow+0x238>
 800e0d0:	f1b9 0f00 	cmp.w	r9, #0
 800e0d4:	da0f      	bge.n	800e0f6 <__ieee754_pow+0x23e>
 800e0d6:	2000      	movs	r0, #0
 800e0d8:	b009      	add	sp, #36	; 0x24
 800e0da:	ecbd 8b06 	vpop	{d8-d10}
 800e0de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0e2:	f000 bcf0 	b.w	800eac6 <__math_oflow>
 800e0e6:	429c      	cmp	r4, r3
 800e0e8:	dbf2      	blt.n	800e0d0 <__ieee754_pow+0x218>
 800e0ea:	4b0a      	ldr	r3, [pc, #40]	; (800e114 <__ieee754_pow+0x25c>)
 800e0ec:	429c      	cmp	r4, r3
 800e0ee:	dd19      	ble.n	800e124 <__ieee754_pow+0x26c>
 800e0f0:	f1b9 0f00 	cmp.w	r9, #0
 800e0f4:	dcef      	bgt.n	800e0d6 <__ieee754_pow+0x21e>
 800e0f6:	2000      	movs	r0, #0
 800e0f8:	b009      	add	sp, #36	; 0x24
 800e0fa:	ecbd 8b06 	vpop	{d8-d10}
 800e0fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e102:	f000 bcd7 	b.w	800eab4 <__math_uflow>
 800e106:	bf00      	nop
 800e108:	fff00000 	.word	0xfff00000
 800e10c:	7ff00000 	.word	0x7ff00000
 800e110:	433fffff 	.word	0x433fffff
 800e114:	3ff00000 	.word	0x3ff00000
 800e118:	3fefffff 	.word	0x3fefffff
 800e11c:	3fe00000 	.word	0x3fe00000
 800e120:	41e00000 	.word	0x41e00000
 800e124:	4b60      	ldr	r3, [pc, #384]	; (800e2a8 <__ieee754_pow+0x3f0>)
 800e126:	2200      	movs	r2, #0
 800e128:	f7f2 f8c6 	bl	80002b8 <__aeabi_dsub>
 800e12c:	a354      	add	r3, pc, #336	; (adr r3, 800e280 <__ieee754_pow+0x3c8>)
 800e12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e132:	4604      	mov	r4, r0
 800e134:	460d      	mov	r5, r1
 800e136:	f7f2 fa77 	bl	8000628 <__aeabi_dmul>
 800e13a:	a353      	add	r3, pc, #332	; (adr r3, 800e288 <__ieee754_pow+0x3d0>)
 800e13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e140:	4606      	mov	r6, r0
 800e142:	460f      	mov	r7, r1
 800e144:	4620      	mov	r0, r4
 800e146:	4629      	mov	r1, r5
 800e148:	f7f2 fa6e 	bl	8000628 <__aeabi_dmul>
 800e14c:	4b57      	ldr	r3, [pc, #348]	; (800e2ac <__ieee754_pow+0x3f4>)
 800e14e:	4682      	mov	sl, r0
 800e150:	468b      	mov	fp, r1
 800e152:	2200      	movs	r2, #0
 800e154:	4620      	mov	r0, r4
 800e156:	4629      	mov	r1, r5
 800e158:	f7f2 fa66 	bl	8000628 <__aeabi_dmul>
 800e15c:	4602      	mov	r2, r0
 800e15e:	460b      	mov	r3, r1
 800e160:	a14b      	add	r1, pc, #300	; (adr r1, 800e290 <__ieee754_pow+0x3d8>)
 800e162:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e166:	f7f2 f8a7 	bl	80002b8 <__aeabi_dsub>
 800e16a:	4622      	mov	r2, r4
 800e16c:	462b      	mov	r3, r5
 800e16e:	f7f2 fa5b 	bl	8000628 <__aeabi_dmul>
 800e172:	4602      	mov	r2, r0
 800e174:	460b      	mov	r3, r1
 800e176:	2000      	movs	r0, #0
 800e178:	494d      	ldr	r1, [pc, #308]	; (800e2b0 <__ieee754_pow+0x3f8>)
 800e17a:	f7f2 f89d 	bl	80002b8 <__aeabi_dsub>
 800e17e:	4622      	mov	r2, r4
 800e180:	4680      	mov	r8, r0
 800e182:	4689      	mov	r9, r1
 800e184:	462b      	mov	r3, r5
 800e186:	4620      	mov	r0, r4
 800e188:	4629      	mov	r1, r5
 800e18a:	f7f2 fa4d 	bl	8000628 <__aeabi_dmul>
 800e18e:	4602      	mov	r2, r0
 800e190:	460b      	mov	r3, r1
 800e192:	4640      	mov	r0, r8
 800e194:	4649      	mov	r1, r9
 800e196:	f7f2 fa47 	bl	8000628 <__aeabi_dmul>
 800e19a:	a33f      	add	r3, pc, #252	; (adr r3, 800e298 <__ieee754_pow+0x3e0>)
 800e19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1a0:	f7f2 fa42 	bl	8000628 <__aeabi_dmul>
 800e1a4:	4602      	mov	r2, r0
 800e1a6:	460b      	mov	r3, r1
 800e1a8:	4650      	mov	r0, sl
 800e1aa:	4659      	mov	r1, fp
 800e1ac:	f7f2 f884 	bl	80002b8 <__aeabi_dsub>
 800e1b0:	4602      	mov	r2, r0
 800e1b2:	460b      	mov	r3, r1
 800e1b4:	4680      	mov	r8, r0
 800e1b6:	4689      	mov	r9, r1
 800e1b8:	4630      	mov	r0, r6
 800e1ba:	4639      	mov	r1, r7
 800e1bc:	f7f2 f87e 	bl	80002bc <__adddf3>
 800e1c0:	2000      	movs	r0, #0
 800e1c2:	4632      	mov	r2, r6
 800e1c4:	463b      	mov	r3, r7
 800e1c6:	4604      	mov	r4, r0
 800e1c8:	460d      	mov	r5, r1
 800e1ca:	f7f2 f875 	bl	80002b8 <__aeabi_dsub>
 800e1ce:	4602      	mov	r2, r0
 800e1d0:	460b      	mov	r3, r1
 800e1d2:	4640      	mov	r0, r8
 800e1d4:	4649      	mov	r1, r9
 800e1d6:	f7f2 f86f 	bl	80002b8 <__aeabi_dsub>
 800e1da:	9b04      	ldr	r3, [sp, #16]
 800e1dc:	9a06      	ldr	r2, [sp, #24]
 800e1de:	3b01      	subs	r3, #1
 800e1e0:	4313      	orrs	r3, r2
 800e1e2:	4682      	mov	sl, r0
 800e1e4:	468b      	mov	fp, r1
 800e1e6:	f040 81e7 	bne.w	800e5b8 <__ieee754_pow+0x700>
 800e1ea:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800e2a0 <__ieee754_pow+0x3e8>
 800e1ee:	eeb0 8a47 	vmov.f32	s16, s14
 800e1f2:	eef0 8a67 	vmov.f32	s17, s15
 800e1f6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e1fa:	2600      	movs	r6, #0
 800e1fc:	4632      	mov	r2, r6
 800e1fe:	463b      	mov	r3, r7
 800e200:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e204:	f7f2 f858 	bl	80002b8 <__aeabi_dsub>
 800e208:	4622      	mov	r2, r4
 800e20a:	462b      	mov	r3, r5
 800e20c:	f7f2 fa0c 	bl	8000628 <__aeabi_dmul>
 800e210:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e214:	4680      	mov	r8, r0
 800e216:	4689      	mov	r9, r1
 800e218:	4650      	mov	r0, sl
 800e21a:	4659      	mov	r1, fp
 800e21c:	f7f2 fa04 	bl	8000628 <__aeabi_dmul>
 800e220:	4602      	mov	r2, r0
 800e222:	460b      	mov	r3, r1
 800e224:	4640      	mov	r0, r8
 800e226:	4649      	mov	r1, r9
 800e228:	f7f2 f848 	bl	80002bc <__adddf3>
 800e22c:	4632      	mov	r2, r6
 800e22e:	463b      	mov	r3, r7
 800e230:	4680      	mov	r8, r0
 800e232:	4689      	mov	r9, r1
 800e234:	4620      	mov	r0, r4
 800e236:	4629      	mov	r1, r5
 800e238:	f7f2 f9f6 	bl	8000628 <__aeabi_dmul>
 800e23c:	460b      	mov	r3, r1
 800e23e:	4604      	mov	r4, r0
 800e240:	460d      	mov	r5, r1
 800e242:	4602      	mov	r2, r0
 800e244:	4649      	mov	r1, r9
 800e246:	4640      	mov	r0, r8
 800e248:	f7f2 f838 	bl	80002bc <__adddf3>
 800e24c:	4b19      	ldr	r3, [pc, #100]	; (800e2b4 <__ieee754_pow+0x3fc>)
 800e24e:	4299      	cmp	r1, r3
 800e250:	ec45 4b19 	vmov	d9, r4, r5
 800e254:	4606      	mov	r6, r0
 800e256:	460f      	mov	r7, r1
 800e258:	468b      	mov	fp, r1
 800e25a:	f340 82f1 	ble.w	800e840 <__ieee754_pow+0x988>
 800e25e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800e262:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800e266:	4303      	orrs	r3, r0
 800e268:	f000 81e4 	beq.w	800e634 <__ieee754_pow+0x77c>
 800e26c:	ec51 0b18 	vmov	r0, r1, d8
 800e270:	2200      	movs	r2, #0
 800e272:	2300      	movs	r3, #0
 800e274:	f7f2 fc4a 	bl	8000b0c <__aeabi_dcmplt>
 800e278:	3800      	subs	r0, #0
 800e27a:	bf18      	it	ne
 800e27c:	2001      	movne	r0, #1
 800e27e:	e72b      	b.n	800e0d8 <__ieee754_pow+0x220>
 800e280:	60000000 	.word	0x60000000
 800e284:	3ff71547 	.word	0x3ff71547
 800e288:	f85ddf44 	.word	0xf85ddf44
 800e28c:	3e54ae0b 	.word	0x3e54ae0b
 800e290:	55555555 	.word	0x55555555
 800e294:	3fd55555 	.word	0x3fd55555
 800e298:	652b82fe 	.word	0x652b82fe
 800e29c:	3ff71547 	.word	0x3ff71547
 800e2a0:	00000000 	.word	0x00000000
 800e2a4:	bff00000 	.word	0xbff00000
 800e2a8:	3ff00000 	.word	0x3ff00000
 800e2ac:	3fd00000 	.word	0x3fd00000
 800e2b0:	3fe00000 	.word	0x3fe00000
 800e2b4:	408fffff 	.word	0x408fffff
 800e2b8:	4bd5      	ldr	r3, [pc, #852]	; (800e610 <__ieee754_pow+0x758>)
 800e2ba:	402b      	ands	r3, r5
 800e2bc:	2200      	movs	r2, #0
 800e2be:	b92b      	cbnz	r3, 800e2cc <__ieee754_pow+0x414>
 800e2c0:	4bd4      	ldr	r3, [pc, #848]	; (800e614 <__ieee754_pow+0x75c>)
 800e2c2:	f7f2 f9b1 	bl	8000628 <__aeabi_dmul>
 800e2c6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800e2ca:	460c      	mov	r4, r1
 800e2cc:	1523      	asrs	r3, r4, #20
 800e2ce:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e2d2:	4413      	add	r3, r2
 800e2d4:	9305      	str	r3, [sp, #20]
 800e2d6:	4bd0      	ldr	r3, [pc, #832]	; (800e618 <__ieee754_pow+0x760>)
 800e2d8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e2dc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800e2e0:	429c      	cmp	r4, r3
 800e2e2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e2e6:	dd08      	ble.n	800e2fa <__ieee754_pow+0x442>
 800e2e8:	4bcc      	ldr	r3, [pc, #816]	; (800e61c <__ieee754_pow+0x764>)
 800e2ea:	429c      	cmp	r4, r3
 800e2ec:	f340 8162 	ble.w	800e5b4 <__ieee754_pow+0x6fc>
 800e2f0:	9b05      	ldr	r3, [sp, #20]
 800e2f2:	3301      	adds	r3, #1
 800e2f4:	9305      	str	r3, [sp, #20]
 800e2f6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800e2fa:	2400      	movs	r4, #0
 800e2fc:	00e3      	lsls	r3, r4, #3
 800e2fe:	9307      	str	r3, [sp, #28]
 800e300:	4bc7      	ldr	r3, [pc, #796]	; (800e620 <__ieee754_pow+0x768>)
 800e302:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e306:	ed93 7b00 	vldr	d7, [r3]
 800e30a:	4629      	mov	r1, r5
 800e30c:	ec53 2b17 	vmov	r2, r3, d7
 800e310:	eeb0 9a47 	vmov.f32	s18, s14
 800e314:	eef0 9a67 	vmov.f32	s19, s15
 800e318:	4682      	mov	sl, r0
 800e31a:	f7f1 ffcd 	bl	80002b8 <__aeabi_dsub>
 800e31e:	4652      	mov	r2, sl
 800e320:	4606      	mov	r6, r0
 800e322:	460f      	mov	r7, r1
 800e324:	462b      	mov	r3, r5
 800e326:	ec51 0b19 	vmov	r0, r1, d9
 800e32a:	f7f1 ffc7 	bl	80002bc <__adddf3>
 800e32e:	4602      	mov	r2, r0
 800e330:	460b      	mov	r3, r1
 800e332:	2000      	movs	r0, #0
 800e334:	49bb      	ldr	r1, [pc, #748]	; (800e624 <__ieee754_pow+0x76c>)
 800e336:	f7f2 faa1 	bl	800087c <__aeabi_ddiv>
 800e33a:	ec41 0b1a 	vmov	d10, r0, r1
 800e33e:	4602      	mov	r2, r0
 800e340:	460b      	mov	r3, r1
 800e342:	4630      	mov	r0, r6
 800e344:	4639      	mov	r1, r7
 800e346:	f7f2 f96f 	bl	8000628 <__aeabi_dmul>
 800e34a:	2300      	movs	r3, #0
 800e34c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e350:	9302      	str	r3, [sp, #8]
 800e352:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800e356:	46ab      	mov	fp, r5
 800e358:	106d      	asrs	r5, r5, #1
 800e35a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800e35e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800e362:	ec41 0b18 	vmov	d8, r0, r1
 800e366:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800e36a:	2200      	movs	r2, #0
 800e36c:	4640      	mov	r0, r8
 800e36e:	4649      	mov	r1, r9
 800e370:	4614      	mov	r4, r2
 800e372:	461d      	mov	r5, r3
 800e374:	f7f2 f958 	bl	8000628 <__aeabi_dmul>
 800e378:	4602      	mov	r2, r0
 800e37a:	460b      	mov	r3, r1
 800e37c:	4630      	mov	r0, r6
 800e37e:	4639      	mov	r1, r7
 800e380:	f7f1 ff9a 	bl	80002b8 <__aeabi_dsub>
 800e384:	ec53 2b19 	vmov	r2, r3, d9
 800e388:	4606      	mov	r6, r0
 800e38a:	460f      	mov	r7, r1
 800e38c:	4620      	mov	r0, r4
 800e38e:	4629      	mov	r1, r5
 800e390:	f7f1 ff92 	bl	80002b8 <__aeabi_dsub>
 800e394:	4602      	mov	r2, r0
 800e396:	460b      	mov	r3, r1
 800e398:	4650      	mov	r0, sl
 800e39a:	4659      	mov	r1, fp
 800e39c:	f7f1 ff8c 	bl	80002b8 <__aeabi_dsub>
 800e3a0:	4642      	mov	r2, r8
 800e3a2:	464b      	mov	r3, r9
 800e3a4:	f7f2 f940 	bl	8000628 <__aeabi_dmul>
 800e3a8:	4602      	mov	r2, r0
 800e3aa:	460b      	mov	r3, r1
 800e3ac:	4630      	mov	r0, r6
 800e3ae:	4639      	mov	r1, r7
 800e3b0:	f7f1 ff82 	bl	80002b8 <__aeabi_dsub>
 800e3b4:	ec53 2b1a 	vmov	r2, r3, d10
 800e3b8:	f7f2 f936 	bl	8000628 <__aeabi_dmul>
 800e3bc:	ec53 2b18 	vmov	r2, r3, d8
 800e3c0:	ec41 0b19 	vmov	d9, r0, r1
 800e3c4:	ec51 0b18 	vmov	r0, r1, d8
 800e3c8:	f7f2 f92e 	bl	8000628 <__aeabi_dmul>
 800e3cc:	a37c      	add	r3, pc, #496	; (adr r3, 800e5c0 <__ieee754_pow+0x708>)
 800e3ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3d2:	4604      	mov	r4, r0
 800e3d4:	460d      	mov	r5, r1
 800e3d6:	f7f2 f927 	bl	8000628 <__aeabi_dmul>
 800e3da:	a37b      	add	r3, pc, #492	; (adr r3, 800e5c8 <__ieee754_pow+0x710>)
 800e3dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3e0:	f7f1 ff6c 	bl	80002bc <__adddf3>
 800e3e4:	4622      	mov	r2, r4
 800e3e6:	462b      	mov	r3, r5
 800e3e8:	f7f2 f91e 	bl	8000628 <__aeabi_dmul>
 800e3ec:	a378      	add	r3, pc, #480	; (adr r3, 800e5d0 <__ieee754_pow+0x718>)
 800e3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3f2:	f7f1 ff63 	bl	80002bc <__adddf3>
 800e3f6:	4622      	mov	r2, r4
 800e3f8:	462b      	mov	r3, r5
 800e3fa:	f7f2 f915 	bl	8000628 <__aeabi_dmul>
 800e3fe:	a376      	add	r3, pc, #472	; (adr r3, 800e5d8 <__ieee754_pow+0x720>)
 800e400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e404:	f7f1 ff5a 	bl	80002bc <__adddf3>
 800e408:	4622      	mov	r2, r4
 800e40a:	462b      	mov	r3, r5
 800e40c:	f7f2 f90c 	bl	8000628 <__aeabi_dmul>
 800e410:	a373      	add	r3, pc, #460	; (adr r3, 800e5e0 <__ieee754_pow+0x728>)
 800e412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e416:	f7f1 ff51 	bl	80002bc <__adddf3>
 800e41a:	4622      	mov	r2, r4
 800e41c:	462b      	mov	r3, r5
 800e41e:	f7f2 f903 	bl	8000628 <__aeabi_dmul>
 800e422:	a371      	add	r3, pc, #452	; (adr r3, 800e5e8 <__ieee754_pow+0x730>)
 800e424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e428:	f7f1 ff48 	bl	80002bc <__adddf3>
 800e42c:	4622      	mov	r2, r4
 800e42e:	4606      	mov	r6, r0
 800e430:	460f      	mov	r7, r1
 800e432:	462b      	mov	r3, r5
 800e434:	4620      	mov	r0, r4
 800e436:	4629      	mov	r1, r5
 800e438:	f7f2 f8f6 	bl	8000628 <__aeabi_dmul>
 800e43c:	4602      	mov	r2, r0
 800e43e:	460b      	mov	r3, r1
 800e440:	4630      	mov	r0, r6
 800e442:	4639      	mov	r1, r7
 800e444:	f7f2 f8f0 	bl	8000628 <__aeabi_dmul>
 800e448:	4642      	mov	r2, r8
 800e44a:	4604      	mov	r4, r0
 800e44c:	460d      	mov	r5, r1
 800e44e:	464b      	mov	r3, r9
 800e450:	ec51 0b18 	vmov	r0, r1, d8
 800e454:	f7f1 ff32 	bl	80002bc <__adddf3>
 800e458:	ec53 2b19 	vmov	r2, r3, d9
 800e45c:	f7f2 f8e4 	bl	8000628 <__aeabi_dmul>
 800e460:	4622      	mov	r2, r4
 800e462:	462b      	mov	r3, r5
 800e464:	f7f1 ff2a 	bl	80002bc <__adddf3>
 800e468:	4642      	mov	r2, r8
 800e46a:	4682      	mov	sl, r0
 800e46c:	468b      	mov	fp, r1
 800e46e:	464b      	mov	r3, r9
 800e470:	4640      	mov	r0, r8
 800e472:	4649      	mov	r1, r9
 800e474:	f7f2 f8d8 	bl	8000628 <__aeabi_dmul>
 800e478:	4b6b      	ldr	r3, [pc, #428]	; (800e628 <__ieee754_pow+0x770>)
 800e47a:	2200      	movs	r2, #0
 800e47c:	4606      	mov	r6, r0
 800e47e:	460f      	mov	r7, r1
 800e480:	f7f1 ff1c 	bl	80002bc <__adddf3>
 800e484:	4652      	mov	r2, sl
 800e486:	465b      	mov	r3, fp
 800e488:	f7f1 ff18 	bl	80002bc <__adddf3>
 800e48c:	2000      	movs	r0, #0
 800e48e:	4604      	mov	r4, r0
 800e490:	460d      	mov	r5, r1
 800e492:	4602      	mov	r2, r0
 800e494:	460b      	mov	r3, r1
 800e496:	4640      	mov	r0, r8
 800e498:	4649      	mov	r1, r9
 800e49a:	f7f2 f8c5 	bl	8000628 <__aeabi_dmul>
 800e49e:	4b62      	ldr	r3, [pc, #392]	; (800e628 <__ieee754_pow+0x770>)
 800e4a0:	4680      	mov	r8, r0
 800e4a2:	4689      	mov	r9, r1
 800e4a4:	2200      	movs	r2, #0
 800e4a6:	4620      	mov	r0, r4
 800e4a8:	4629      	mov	r1, r5
 800e4aa:	f7f1 ff05 	bl	80002b8 <__aeabi_dsub>
 800e4ae:	4632      	mov	r2, r6
 800e4b0:	463b      	mov	r3, r7
 800e4b2:	f7f1 ff01 	bl	80002b8 <__aeabi_dsub>
 800e4b6:	4602      	mov	r2, r0
 800e4b8:	460b      	mov	r3, r1
 800e4ba:	4650      	mov	r0, sl
 800e4bc:	4659      	mov	r1, fp
 800e4be:	f7f1 fefb 	bl	80002b8 <__aeabi_dsub>
 800e4c2:	ec53 2b18 	vmov	r2, r3, d8
 800e4c6:	f7f2 f8af 	bl	8000628 <__aeabi_dmul>
 800e4ca:	4622      	mov	r2, r4
 800e4cc:	4606      	mov	r6, r0
 800e4ce:	460f      	mov	r7, r1
 800e4d0:	462b      	mov	r3, r5
 800e4d2:	ec51 0b19 	vmov	r0, r1, d9
 800e4d6:	f7f2 f8a7 	bl	8000628 <__aeabi_dmul>
 800e4da:	4602      	mov	r2, r0
 800e4dc:	460b      	mov	r3, r1
 800e4de:	4630      	mov	r0, r6
 800e4e0:	4639      	mov	r1, r7
 800e4e2:	f7f1 feeb 	bl	80002bc <__adddf3>
 800e4e6:	4606      	mov	r6, r0
 800e4e8:	460f      	mov	r7, r1
 800e4ea:	4602      	mov	r2, r0
 800e4ec:	460b      	mov	r3, r1
 800e4ee:	4640      	mov	r0, r8
 800e4f0:	4649      	mov	r1, r9
 800e4f2:	f7f1 fee3 	bl	80002bc <__adddf3>
 800e4f6:	a33e      	add	r3, pc, #248	; (adr r3, 800e5f0 <__ieee754_pow+0x738>)
 800e4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4fc:	2000      	movs	r0, #0
 800e4fe:	4604      	mov	r4, r0
 800e500:	460d      	mov	r5, r1
 800e502:	f7f2 f891 	bl	8000628 <__aeabi_dmul>
 800e506:	4642      	mov	r2, r8
 800e508:	ec41 0b18 	vmov	d8, r0, r1
 800e50c:	464b      	mov	r3, r9
 800e50e:	4620      	mov	r0, r4
 800e510:	4629      	mov	r1, r5
 800e512:	f7f1 fed1 	bl	80002b8 <__aeabi_dsub>
 800e516:	4602      	mov	r2, r0
 800e518:	460b      	mov	r3, r1
 800e51a:	4630      	mov	r0, r6
 800e51c:	4639      	mov	r1, r7
 800e51e:	f7f1 fecb 	bl	80002b8 <__aeabi_dsub>
 800e522:	a335      	add	r3, pc, #212	; (adr r3, 800e5f8 <__ieee754_pow+0x740>)
 800e524:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e528:	f7f2 f87e 	bl	8000628 <__aeabi_dmul>
 800e52c:	a334      	add	r3, pc, #208	; (adr r3, 800e600 <__ieee754_pow+0x748>)
 800e52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e532:	4606      	mov	r6, r0
 800e534:	460f      	mov	r7, r1
 800e536:	4620      	mov	r0, r4
 800e538:	4629      	mov	r1, r5
 800e53a:	f7f2 f875 	bl	8000628 <__aeabi_dmul>
 800e53e:	4602      	mov	r2, r0
 800e540:	460b      	mov	r3, r1
 800e542:	4630      	mov	r0, r6
 800e544:	4639      	mov	r1, r7
 800e546:	f7f1 feb9 	bl	80002bc <__adddf3>
 800e54a:	9a07      	ldr	r2, [sp, #28]
 800e54c:	4b37      	ldr	r3, [pc, #220]	; (800e62c <__ieee754_pow+0x774>)
 800e54e:	4413      	add	r3, r2
 800e550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e554:	f7f1 feb2 	bl	80002bc <__adddf3>
 800e558:	4682      	mov	sl, r0
 800e55a:	9805      	ldr	r0, [sp, #20]
 800e55c:	468b      	mov	fp, r1
 800e55e:	f7f1 fff9 	bl	8000554 <__aeabi_i2d>
 800e562:	9a07      	ldr	r2, [sp, #28]
 800e564:	4b32      	ldr	r3, [pc, #200]	; (800e630 <__ieee754_pow+0x778>)
 800e566:	4413      	add	r3, r2
 800e568:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e56c:	4606      	mov	r6, r0
 800e56e:	460f      	mov	r7, r1
 800e570:	4652      	mov	r2, sl
 800e572:	465b      	mov	r3, fp
 800e574:	ec51 0b18 	vmov	r0, r1, d8
 800e578:	f7f1 fea0 	bl	80002bc <__adddf3>
 800e57c:	4642      	mov	r2, r8
 800e57e:	464b      	mov	r3, r9
 800e580:	f7f1 fe9c 	bl	80002bc <__adddf3>
 800e584:	4632      	mov	r2, r6
 800e586:	463b      	mov	r3, r7
 800e588:	f7f1 fe98 	bl	80002bc <__adddf3>
 800e58c:	2000      	movs	r0, #0
 800e58e:	4632      	mov	r2, r6
 800e590:	463b      	mov	r3, r7
 800e592:	4604      	mov	r4, r0
 800e594:	460d      	mov	r5, r1
 800e596:	f7f1 fe8f 	bl	80002b8 <__aeabi_dsub>
 800e59a:	4642      	mov	r2, r8
 800e59c:	464b      	mov	r3, r9
 800e59e:	f7f1 fe8b 	bl	80002b8 <__aeabi_dsub>
 800e5a2:	ec53 2b18 	vmov	r2, r3, d8
 800e5a6:	f7f1 fe87 	bl	80002b8 <__aeabi_dsub>
 800e5aa:	4602      	mov	r2, r0
 800e5ac:	460b      	mov	r3, r1
 800e5ae:	4650      	mov	r0, sl
 800e5b0:	4659      	mov	r1, fp
 800e5b2:	e610      	b.n	800e1d6 <__ieee754_pow+0x31e>
 800e5b4:	2401      	movs	r4, #1
 800e5b6:	e6a1      	b.n	800e2fc <__ieee754_pow+0x444>
 800e5b8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800e608 <__ieee754_pow+0x750>
 800e5bc:	e617      	b.n	800e1ee <__ieee754_pow+0x336>
 800e5be:	bf00      	nop
 800e5c0:	4a454eef 	.word	0x4a454eef
 800e5c4:	3fca7e28 	.word	0x3fca7e28
 800e5c8:	93c9db65 	.word	0x93c9db65
 800e5cc:	3fcd864a 	.word	0x3fcd864a
 800e5d0:	a91d4101 	.word	0xa91d4101
 800e5d4:	3fd17460 	.word	0x3fd17460
 800e5d8:	518f264d 	.word	0x518f264d
 800e5dc:	3fd55555 	.word	0x3fd55555
 800e5e0:	db6fabff 	.word	0xdb6fabff
 800e5e4:	3fdb6db6 	.word	0x3fdb6db6
 800e5e8:	33333303 	.word	0x33333303
 800e5ec:	3fe33333 	.word	0x3fe33333
 800e5f0:	e0000000 	.word	0xe0000000
 800e5f4:	3feec709 	.word	0x3feec709
 800e5f8:	dc3a03fd 	.word	0xdc3a03fd
 800e5fc:	3feec709 	.word	0x3feec709
 800e600:	145b01f5 	.word	0x145b01f5
 800e604:	be3e2fe0 	.word	0xbe3e2fe0
 800e608:	00000000 	.word	0x00000000
 800e60c:	3ff00000 	.word	0x3ff00000
 800e610:	7ff00000 	.word	0x7ff00000
 800e614:	43400000 	.word	0x43400000
 800e618:	0003988e 	.word	0x0003988e
 800e61c:	000bb679 	.word	0x000bb679
 800e620:	0800f110 	.word	0x0800f110
 800e624:	3ff00000 	.word	0x3ff00000
 800e628:	40080000 	.word	0x40080000
 800e62c:	0800f130 	.word	0x0800f130
 800e630:	0800f120 	.word	0x0800f120
 800e634:	a3b5      	add	r3, pc, #724	; (adr r3, 800e90c <__ieee754_pow+0xa54>)
 800e636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e63a:	4640      	mov	r0, r8
 800e63c:	4649      	mov	r1, r9
 800e63e:	f7f1 fe3d 	bl	80002bc <__adddf3>
 800e642:	4622      	mov	r2, r4
 800e644:	ec41 0b1a 	vmov	d10, r0, r1
 800e648:	462b      	mov	r3, r5
 800e64a:	4630      	mov	r0, r6
 800e64c:	4639      	mov	r1, r7
 800e64e:	f7f1 fe33 	bl	80002b8 <__aeabi_dsub>
 800e652:	4602      	mov	r2, r0
 800e654:	460b      	mov	r3, r1
 800e656:	ec51 0b1a 	vmov	r0, r1, d10
 800e65a:	f7f2 fa75 	bl	8000b48 <__aeabi_dcmpgt>
 800e65e:	2800      	cmp	r0, #0
 800e660:	f47f ae04 	bne.w	800e26c <__ieee754_pow+0x3b4>
 800e664:	4aa4      	ldr	r2, [pc, #656]	; (800e8f8 <__ieee754_pow+0xa40>)
 800e666:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e66a:	4293      	cmp	r3, r2
 800e66c:	f340 8108 	ble.w	800e880 <__ieee754_pow+0x9c8>
 800e670:	151b      	asrs	r3, r3, #20
 800e672:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800e676:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800e67a:	fa4a f303 	asr.w	r3, sl, r3
 800e67e:	445b      	add	r3, fp
 800e680:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800e684:	4e9d      	ldr	r6, [pc, #628]	; (800e8fc <__ieee754_pow+0xa44>)
 800e686:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800e68a:	4116      	asrs	r6, r2
 800e68c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800e690:	2000      	movs	r0, #0
 800e692:	ea23 0106 	bic.w	r1, r3, r6
 800e696:	f1c2 0214 	rsb	r2, r2, #20
 800e69a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800e69e:	fa4a fa02 	asr.w	sl, sl, r2
 800e6a2:	f1bb 0f00 	cmp.w	fp, #0
 800e6a6:	4602      	mov	r2, r0
 800e6a8:	460b      	mov	r3, r1
 800e6aa:	4620      	mov	r0, r4
 800e6ac:	4629      	mov	r1, r5
 800e6ae:	bfb8      	it	lt
 800e6b0:	f1ca 0a00 	rsblt	sl, sl, #0
 800e6b4:	f7f1 fe00 	bl	80002b8 <__aeabi_dsub>
 800e6b8:	ec41 0b19 	vmov	d9, r0, r1
 800e6bc:	4642      	mov	r2, r8
 800e6be:	464b      	mov	r3, r9
 800e6c0:	ec51 0b19 	vmov	r0, r1, d9
 800e6c4:	f7f1 fdfa 	bl	80002bc <__adddf3>
 800e6c8:	a37b      	add	r3, pc, #492	; (adr r3, 800e8b8 <__ieee754_pow+0xa00>)
 800e6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ce:	2000      	movs	r0, #0
 800e6d0:	4604      	mov	r4, r0
 800e6d2:	460d      	mov	r5, r1
 800e6d4:	f7f1 ffa8 	bl	8000628 <__aeabi_dmul>
 800e6d8:	ec53 2b19 	vmov	r2, r3, d9
 800e6dc:	4606      	mov	r6, r0
 800e6de:	460f      	mov	r7, r1
 800e6e0:	4620      	mov	r0, r4
 800e6e2:	4629      	mov	r1, r5
 800e6e4:	f7f1 fde8 	bl	80002b8 <__aeabi_dsub>
 800e6e8:	4602      	mov	r2, r0
 800e6ea:	460b      	mov	r3, r1
 800e6ec:	4640      	mov	r0, r8
 800e6ee:	4649      	mov	r1, r9
 800e6f0:	f7f1 fde2 	bl	80002b8 <__aeabi_dsub>
 800e6f4:	a372      	add	r3, pc, #456	; (adr r3, 800e8c0 <__ieee754_pow+0xa08>)
 800e6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6fa:	f7f1 ff95 	bl	8000628 <__aeabi_dmul>
 800e6fe:	a372      	add	r3, pc, #456	; (adr r3, 800e8c8 <__ieee754_pow+0xa10>)
 800e700:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e704:	4680      	mov	r8, r0
 800e706:	4689      	mov	r9, r1
 800e708:	4620      	mov	r0, r4
 800e70a:	4629      	mov	r1, r5
 800e70c:	f7f1 ff8c 	bl	8000628 <__aeabi_dmul>
 800e710:	4602      	mov	r2, r0
 800e712:	460b      	mov	r3, r1
 800e714:	4640      	mov	r0, r8
 800e716:	4649      	mov	r1, r9
 800e718:	f7f1 fdd0 	bl	80002bc <__adddf3>
 800e71c:	4604      	mov	r4, r0
 800e71e:	460d      	mov	r5, r1
 800e720:	4602      	mov	r2, r0
 800e722:	460b      	mov	r3, r1
 800e724:	4630      	mov	r0, r6
 800e726:	4639      	mov	r1, r7
 800e728:	f7f1 fdc8 	bl	80002bc <__adddf3>
 800e72c:	4632      	mov	r2, r6
 800e72e:	463b      	mov	r3, r7
 800e730:	4680      	mov	r8, r0
 800e732:	4689      	mov	r9, r1
 800e734:	f7f1 fdc0 	bl	80002b8 <__aeabi_dsub>
 800e738:	4602      	mov	r2, r0
 800e73a:	460b      	mov	r3, r1
 800e73c:	4620      	mov	r0, r4
 800e73e:	4629      	mov	r1, r5
 800e740:	f7f1 fdba 	bl	80002b8 <__aeabi_dsub>
 800e744:	4642      	mov	r2, r8
 800e746:	4606      	mov	r6, r0
 800e748:	460f      	mov	r7, r1
 800e74a:	464b      	mov	r3, r9
 800e74c:	4640      	mov	r0, r8
 800e74e:	4649      	mov	r1, r9
 800e750:	f7f1 ff6a 	bl	8000628 <__aeabi_dmul>
 800e754:	a35e      	add	r3, pc, #376	; (adr r3, 800e8d0 <__ieee754_pow+0xa18>)
 800e756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e75a:	4604      	mov	r4, r0
 800e75c:	460d      	mov	r5, r1
 800e75e:	f7f1 ff63 	bl	8000628 <__aeabi_dmul>
 800e762:	a35d      	add	r3, pc, #372	; (adr r3, 800e8d8 <__ieee754_pow+0xa20>)
 800e764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e768:	f7f1 fda6 	bl	80002b8 <__aeabi_dsub>
 800e76c:	4622      	mov	r2, r4
 800e76e:	462b      	mov	r3, r5
 800e770:	f7f1 ff5a 	bl	8000628 <__aeabi_dmul>
 800e774:	a35a      	add	r3, pc, #360	; (adr r3, 800e8e0 <__ieee754_pow+0xa28>)
 800e776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e77a:	f7f1 fd9f 	bl	80002bc <__adddf3>
 800e77e:	4622      	mov	r2, r4
 800e780:	462b      	mov	r3, r5
 800e782:	f7f1 ff51 	bl	8000628 <__aeabi_dmul>
 800e786:	a358      	add	r3, pc, #352	; (adr r3, 800e8e8 <__ieee754_pow+0xa30>)
 800e788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e78c:	f7f1 fd94 	bl	80002b8 <__aeabi_dsub>
 800e790:	4622      	mov	r2, r4
 800e792:	462b      	mov	r3, r5
 800e794:	f7f1 ff48 	bl	8000628 <__aeabi_dmul>
 800e798:	a355      	add	r3, pc, #340	; (adr r3, 800e8f0 <__ieee754_pow+0xa38>)
 800e79a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e79e:	f7f1 fd8d 	bl	80002bc <__adddf3>
 800e7a2:	4622      	mov	r2, r4
 800e7a4:	462b      	mov	r3, r5
 800e7a6:	f7f1 ff3f 	bl	8000628 <__aeabi_dmul>
 800e7aa:	4602      	mov	r2, r0
 800e7ac:	460b      	mov	r3, r1
 800e7ae:	4640      	mov	r0, r8
 800e7b0:	4649      	mov	r1, r9
 800e7b2:	f7f1 fd81 	bl	80002b8 <__aeabi_dsub>
 800e7b6:	4604      	mov	r4, r0
 800e7b8:	460d      	mov	r5, r1
 800e7ba:	4602      	mov	r2, r0
 800e7bc:	460b      	mov	r3, r1
 800e7be:	4640      	mov	r0, r8
 800e7c0:	4649      	mov	r1, r9
 800e7c2:	f7f1 ff31 	bl	8000628 <__aeabi_dmul>
 800e7c6:	2200      	movs	r2, #0
 800e7c8:	ec41 0b19 	vmov	d9, r0, r1
 800e7cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e7d0:	4620      	mov	r0, r4
 800e7d2:	4629      	mov	r1, r5
 800e7d4:	f7f1 fd70 	bl	80002b8 <__aeabi_dsub>
 800e7d8:	4602      	mov	r2, r0
 800e7da:	460b      	mov	r3, r1
 800e7dc:	ec51 0b19 	vmov	r0, r1, d9
 800e7e0:	f7f2 f84c 	bl	800087c <__aeabi_ddiv>
 800e7e4:	4632      	mov	r2, r6
 800e7e6:	4604      	mov	r4, r0
 800e7e8:	460d      	mov	r5, r1
 800e7ea:	463b      	mov	r3, r7
 800e7ec:	4640      	mov	r0, r8
 800e7ee:	4649      	mov	r1, r9
 800e7f0:	f7f1 ff1a 	bl	8000628 <__aeabi_dmul>
 800e7f4:	4632      	mov	r2, r6
 800e7f6:	463b      	mov	r3, r7
 800e7f8:	f7f1 fd60 	bl	80002bc <__adddf3>
 800e7fc:	4602      	mov	r2, r0
 800e7fe:	460b      	mov	r3, r1
 800e800:	4620      	mov	r0, r4
 800e802:	4629      	mov	r1, r5
 800e804:	f7f1 fd58 	bl	80002b8 <__aeabi_dsub>
 800e808:	4642      	mov	r2, r8
 800e80a:	464b      	mov	r3, r9
 800e80c:	f7f1 fd54 	bl	80002b8 <__aeabi_dsub>
 800e810:	460b      	mov	r3, r1
 800e812:	4602      	mov	r2, r0
 800e814:	493a      	ldr	r1, [pc, #232]	; (800e900 <__ieee754_pow+0xa48>)
 800e816:	2000      	movs	r0, #0
 800e818:	f7f1 fd4e 	bl	80002b8 <__aeabi_dsub>
 800e81c:	ec41 0b10 	vmov	d0, r0, r1
 800e820:	ee10 3a90 	vmov	r3, s1
 800e824:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800e828:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e82c:	da2b      	bge.n	800e886 <__ieee754_pow+0x9ce>
 800e82e:	4650      	mov	r0, sl
 800e830:	f000 f96e 	bl	800eb10 <scalbn>
 800e834:	ec51 0b10 	vmov	r0, r1, d0
 800e838:	ec53 2b18 	vmov	r2, r3, d8
 800e83c:	f7ff bbed 	b.w	800e01a <__ieee754_pow+0x162>
 800e840:	4b30      	ldr	r3, [pc, #192]	; (800e904 <__ieee754_pow+0xa4c>)
 800e842:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800e846:	429e      	cmp	r6, r3
 800e848:	f77f af0c 	ble.w	800e664 <__ieee754_pow+0x7ac>
 800e84c:	4b2e      	ldr	r3, [pc, #184]	; (800e908 <__ieee754_pow+0xa50>)
 800e84e:	440b      	add	r3, r1
 800e850:	4303      	orrs	r3, r0
 800e852:	d009      	beq.n	800e868 <__ieee754_pow+0x9b0>
 800e854:	ec51 0b18 	vmov	r0, r1, d8
 800e858:	2200      	movs	r2, #0
 800e85a:	2300      	movs	r3, #0
 800e85c:	f7f2 f956 	bl	8000b0c <__aeabi_dcmplt>
 800e860:	3800      	subs	r0, #0
 800e862:	bf18      	it	ne
 800e864:	2001      	movne	r0, #1
 800e866:	e447      	b.n	800e0f8 <__ieee754_pow+0x240>
 800e868:	4622      	mov	r2, r4
 800e86a:	462b      	mov	r3, r5
 800e86c:	f7f1 fd24 	bl	80002b8 <__aeabi_dsub>
 800e870:	4642      	mov	r2, r8
 800e872:	464b      	mov	r3, r9
 800e874:	f7f2 f95e 	bl	8000b34 <__aeabi_dcmpge>
 800e878:	2800      	cmp	r0, #0
 800e87a:	f43f aef3 	beq.w	800e664 <__ieee754_pow+0x7ac>
 800e87e:	e7e9      	b.n	800e854 <__ieee754_pow+0x99c>
 800e880:	f04f 0a00 	mov.w	sl, #0
 800e884:	e71a      	b.n	800e6bc <__ieee754_pow+0x804>
 800e886:	ec51 0b10 	vmov	r0, r1, d0
 800e88a:	4619      	mov	r1, r3
 800e88c:	e7d4      	b.n	800e838 <__ieee754_pow+0x980>
 800e88e:	491c      	ldr	r1, [pc, #112]	; (800e900 <__ieee754_pow+0xa48>)
 800e890:	2000      	movs	r0, #0
 800e892:	f7ff bb30 	b.w	800def6 <__ieee754_pow+0x3e>
 800e896:	2000      	movs	r0, #0
 800e898:	2100      	movs	r1, #0
 800e89a:	f7ff bb2c 	b.w	800def6 <__ieee754_pow+0x3e>
 800e89e:	4630      	mov	r0, r6
 800e8a0:	4639      	mov	r1, r7
 800e8a2:	f7ff bb28 	b.w	800def6 <__ieee754_pow+0x3e>
 800e8a6:	9204      	str	r2, [sp, #16]
 800e8a8:	f7ff bb7a 	b.w	800dfa0 <__ieee754_pow+0xe8>
 800e8ac:	2300      	movs	r3, #0
 800e8ae:	f7ff bb64 	b.w	800df7a <__ieee754_pow+0xc2>
 800e8b2:	bf00      	nop
 800e8b4:	f3af 8000 	nop.w
 800e8b8:	00000000 	.word	0x00000000
 800e8bc:	3fe62e43 	.word	0x3fe62e43
 800e8c0:	fefa39ef 	.word	0xfefa39ef
 800e8c4:	3fe62e42 	.word	0x3fe62e42
 800e8c8:	0ca86c39 	.word	0x0ca86c39
 800e8cc:	be205c61 	.word	0xbe205c61
 800e8d0:	72bea4d0 	.word	0x72bea4d0
 800e8d4:	3e663769 	.word	0x3e663769
 800e8d8:	c5d26bf1 	.word	0xc5d26bf1
 800e8dc:	3ebbbd41 	.word	0x3ebbbd41
 800e8e0:	af25de2c 	.word	0xaf25de2c
 800e8e4:	3f11566a 	.word	0x3f11566a
 800e8e8:	16bebd93 	.word	0x16bebd93
 800e8ec:	3f66c16c 	.word	0x3f66c16c
 800e8f0:	5555553e 	.word	0x5555553e
 800e8f4:	3fc55555 	.word	0x3fc55555
 800e8f8:	3fe00000 	.word	0x3fe00000
 800e8fc:	000fffff 	.word	0x000fffff
 800e900:	3ff00000 	.word	0x3ff00000
 800e904:	4090cbff 	.word	0x4090cbff
 800e908:	3f6f3400 	.word	0x3f6f3400
 800e90c:	652b82fe 	.word	0x652b82fe
 800e910:	3c971547 	.word	0x3c971547

0800e914 <__ieee754_sqrt>:
 800e914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e918:	ec55 4b10 	vmov	r4, r5, d0
 800e91c:	4e55      	ldr	r6, [pc, #340]	; (800ea74 <__ieee754_sqrt+0x160>)
 800e91e:	43ae      	bics	r6, r5
 800e920:	ee10 0a10 	vmov	r0, s0
 800e924:	ee10 3a10 	vmov	r3, s0
 800e928:	462a      	mov	r2, r5
 800e92a:	4629      	mov	r1, r5
 800e92c:	d110      	bne.n	800e950 <__ieee754_sqrt+0x3c>
 800e92e:	ee10 2a10 	vmov	r2, s0
 800e932:	462b      	mov	r3, r5
 800e934:	f7f1 fe78 	bl	8000628 <__aeabi_dmul>
 800e938:	4602      	mov	r2, r0
 800e93a:	460b      	mov	r3, r1
 800e93c:	4620      	mov	r0, r4
 800e93e:	4629      	mov	r1, r5
 800e940:	f7f1 fcbc 	bl	80002bc <__adddf3>
 800e944:	4604      	mov	r4, r0
 800e946:	460d      	mov	r5, r1
 800e948:	ec45 4b10 	vmov	d0, r4, r5
 800e94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e950:	2d00      	cmp	r5, #0
 800e952:	dc10      	bgt.n	800e976 <__ieee754_sqrt+0x62>
 800e954:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e958:	4330      	orrs	r0, r6
 800e95a:	d0f5      	beq.n	800e948 <__ieee754_sqrt+0x34>
 800e95c:	b15d      	cbz	r5, 800e976 <__ieee754_sqrt+0x62>
 800e95e:	ee10 2a10 	vmov	r2, s0
 800e962:	462b      	mov	r3, r5
 800e964:	ee10 0a10 	vmov	r0, s0
 800e968:	f7f1 fca6 	bl	80002b8 <__aeabi_dsub>
 800e96c:	4602      	mov	r2, r0
 800e96e:	460b      	mov	r3, r1
 800e970:	f7f1 ff84 	bl	800087c <__aeabi_ddiv>
 800e974:	e7e6      	b.n	800e944 <__ieee754_sqrt+0x30>
 800e976:	1512      	asrs	r2, r2, #20
 800e978:	d074      	beq.n	800ea64 <__ieee754_sqrt+0x150>
 800e97a:	07d4      	lsls	r4, r2, #31
 800e97c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800e980:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800e984:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e988:	bf5e      	ittt	pl
 800e98a:	0fda      	lsrpl	r2, r3, #31
 800e98c:	005b      	lslpl	r3, r3, #1
 800e98e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800e992:	2400      	movs	r4, #0
 800e994:	0fda      	lsrs	r2, r3, #31
 800e996:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800e99a:	107f      	asrs	r7, r7, #1
 800e99c:	005b      	lsls	r3, r3, #1
 800e99e:	2516      	movs	r5, #22
 800e9a0:	4620      	mov	r0, r4
 800e9a2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800e9a6:	1886      	adds	r6, r0, r2
 800e9a8:	428e      	cmp	r6, r1
 800e9aa:	bfde      	ittt	le
 800e9ac:	1b89      	suble	r1, r1, r6
 800e9ae:	18b0      	addle	r0, r6, r2
 800e9b0:	18a4      	addle	r4, r4, r2
 800e9b2:	0049      	lsls	r1, r1, #1
 800e9b4:	3d01      	subs	r5, #1
 800e9b6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800e9ba:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800e9be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e9c2:	d1f0      	bne.n	800e9a6 <__ieee754_sqrt+0x92>
 800e9c4:	462a      	mov	r2, r5
 800e9c6:	f04f 0e20 	mov.w	lr, #32
 800e9ca:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e9ce:	4281      	cmp	r1, r0
 800e9d0:	eb06 0c05 	add.w	ip, r6, r5
 800e9d4:	dc02      	bgt.n	800e9dc <__ieee754_sqrt+0xc8>
 800e9d6:	d113      	bne.n	800ea00 <__ieee754_sqrt+0xec>
 800e9d8:	459c      	cmp	ip, r3
 800e9da:	d811      	bhi.n	800ea00 <__ieee754_sqrt+0xec>
 800e9dc:	f1bc 0f00 	cmp.w	ip, #0
 800e9e0:	eb0c 0506 	add.w	r5, ip, r6
 800e9e4:	da43      	bge.n	800ea6e <__ieee754_sqrt+0x15a>
 800e9e6:	2d00      	cmp	r5, #0
 800e9e8:	db41      	blt.n	800ea6e <__ieee754_sqrt+0x15a>
 800e9ea:	f100 0801 	add.w	r8, r0, #1
 800e9ee:	1a09      	subs	r1, r1, r0
 800e9f0:	459c      	cmp	ip, r3
 800e9f2:	bf88      	it	hi
 800e9f4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800e9f8:	eba3 030c 	sub.w	r3, r3, ip
 800e9fc:	4432      	add	r2, r6
 800e9fe:	4640      	mov	r0, r8
 800ea00:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800ea04:	f1be 0e01 	subs.w	lr, lr, #1
 800ea08:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800ea0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ea10:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800ea14:	d1db      	bne.n	800e9ce <__ieee754_sqrt+0xba>
 800ea16:	430b      	orrs	r3, r1
 800ea18:	d006      	beq.n	800ea28 <__ieee754_sqrt+0x114>
 800ea1a:	1c50      	adds	r0, r2, #1
 800ea1c:	bf13      	iteet	ne
 800ea1e:	3201      	addne	r2, #1
 800ea20:	3401      	addeq	r4, #1
 800ea22:	4672      	moveq	r2, lr
 800ea24:	f022 0201 	bicne.w	r2, r2, #1
 800ea28:	1063      	asrs	r3, r4, #1
 800ea2a:	0852      	lsrs	r2, r2, #1
 800ea2c:	07e1      	lsls	r1, r4, #31
 800ea2e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800ea32:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800ea36:	bf48      	it	mi
 800ea38:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800ea3c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800ea40:	4614      	mov	r4, r2
 800ea42:	e781      	b.n	800e948 <__ieee754_sqrt+0x34>
 800ea44:	0ad9      	lsrs	r1, r3, #11
 800ea46:	3815      	subs	r0, #21
 800ea48:	055b      	lsls	r3, r3, #21
 800ea4a:	2900      	cmp	r1, #0
 800ea4c:	d0fa      	beq.n	800ea44 <__ieee754_sqrt+0x130>
 800ea4e:	02cd      	lsls	r5, r1, #11
 800ea50:	d50a      	bpl.n	800ea68 <__ieee754_sqrt+0x154>
 800ea52:	f1c2 0420 	rsb	r4, r2, #32
 800ea56:	fa23 f404 	lsr.w	r4, r3, r4
 800ea5a:	1e55      	subs	r5, r2, #1
 800ea5c:	4093      	lsls	r3, r2
 800ea5e:	4321      	orrs	r1, r4
 800ea60:	1b42      	subs	r2, r0, r5
 800ea62:	e78a      	b.n	800e97a <__ieee754_sqrt+0x66>
 800ea64:	4610      	mov	r0, r2
 800ea66:	e7f0      	b.n	800ea4a <__ieee754_sqrt+0x136>
 800ea68:	0049      	lsls	r1, r1, #1
 800ea6a:	3201      	adds	r2, #1
 800ea6c:	e7ef      	b.n	800ea4e <__ieee754_sqrt+0x13a>
 800ea6e:	4680      	mov	r8, r0
 800ea70:	e7bd      	b.n	800e9ee <__ieee754_sqrt+0xda>
 800ea72:	bf00      	nop
 800ea74:	7ff00000 	.word	0x7ff00000

0800ea78 <with_errno>:
 800ea78:	b570      	push	{r4, r5, r6, lr}
 800ea7a:	4604      	mov	r4, r0
 800ea7c:	460d      	mov	r5, r1
 800ea7e:	4616      	mov	r6, r2
 800ea80:	f7fc f82c 	bl	800aadc <__errno>
 800ea84:	4629      	mov	r1, r5
 800ea86:	6006      	str	r6, [r0, #0]
 800ea88:	4620      	mov	r0, r4
 800ea8a:	bd70      	pop	{r4, r5, r6, pc}

0800ea8c <xflow>:
 800ea8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ea8e:	4614      	mov	r4, r2
 800ea90:	461d      	mov	r5, r3
 800ea92:	b108      	cbz	r0, 800ea98 <xflow+0xc>
 800ea94:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ea98:	e9cd 2300 	strd	r2, r3, [sp]
 800ea9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eaa0:	4620      	mov	r0, r4
 800eaa2:	4629      	mov	r1, r5
 800eaa4:	f7f1 fdc0 	bl	8000628 <__aeabi_dmul>
 800eaa8:	2222      	movs	r2, #34	; 0x22
 800eaaa:	b003      	add	sp, #12
 800eaac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eab0:	f7ff bfe2 	b.w	800ea78 <with_errno>

0800eab4 <__math_uflow>:
 800eab4:	b508      	push	{r3, lr}
 800eab6:	2200      	movs	r2, #0
 800eab8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800eabc:	f7ff ffe6 	bl	800ea8c <xflow>
 800eac0:	ec41 0b10 	vmov	d0, r0, r1
 800eac4:	bd08      	pop	{r3, pc}

0800eac6 <__math_oflow>:
 800eac6:	b508      	push	{r3, lr}
 800eac8:	2200      	movs	r2, #0
 800eaca:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800eace:	f7ff ffdd 	bl	800ea8c <xflow>
 800ead2:	ec41 0b10 	vmov	d0, r0, r1
 800ead6:	bd08      	pop	{r3, pc}

0800ead8 <fabs>:
 800ead8:	ec51 0b10 	vmov	r0, r1, d0
 800eadc:	ee10 2a10 	vmov	r2, s0
 800eae0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800eae4:	ec43 2b10 	vmov	d0, r2, r3
 800eae8:	4770      	bx	lr

0800eaea <finite>:
 800eaea:	b082      	sub	sp, #8
 800eaec:	ed8d 0b00 	vstr	d0, [sp]
 800eaf0:	9801      	ldr	r0, [sp, #4]
 800eaf2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800eaf6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800eafa:	0fc0      	lsrs	r0, r0, #31
 800eafc:	b002      	add	sp, #8
 800eafe:	4770      	bx	lr

0800eb00 <nan>:
 800eb00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800eb08 <nan+0x8>
 800eb04:	4770      	bx	lr
 800eb06:	bf00      	nop
 800eb08:	00000000 	.word	0x00000000
 800eb0c:	7ff80000 	.word	0x7ff80000

0800eb10 <scalbn>:
 800eb10:	b570      	push	{r4, r5, r6, lr}
 800eb12:	ec55 4b10 	vmov	r4, r5, d0
 800eb16:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800eb1a:	4606      	mov	r6, r0
 800eb1c:	462b      	mov	r3, r5
 800eb1e:	b99a      	cbnz	r2, 800eb48 <scalbn+0x38>
 800eb20:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800eb24:	4323      	orrs	r3, r4
 800eb26:	d036      	beq.n	800eb96 <scalbn+0x86>
 800eb28:	4b39      	ldr	r3, [pc, #228]	; (800ec10 <scalbn+0x100>)
 800eb2a:	4629      	mov	r1, r5
 800eb2c:	ee10 0a10 	vmov	r0, s0
 800eb30:	2200      	movs	r2, #0
 800eb32:	f7f1 fd79 	bl	8000628 <__aeabi_dmul>
 800eb36:	4b37      	ldr	r3, [pc, #220]	; (800ec14 <scalbn+0x104>)
 800eb38:	429e      	cmp	r6, r3
 800eb3a:	4604      	mov	r4, r0
 800eb3c:	460d      	mov	r5, r1
 800eb3e:	da10      	bge.n	800eb62 <scalbn+0x52>
 800eb40:	a32b      	add	r3, pc, #172	; (adr r3, 800ebf0 <scalbn+0xe0>)
 800eb42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb46:	e03a      	b.n	800ebbe <scalbn+0xae>
 800eb48:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800eb4c:	428a      	cmp	r2, r1
 800eb4e:	d10c      	bne.n	800eb6a <scalbn+0x5a>
 800eb50:	ee10 2a10 	vmov	r2, s0
 800eb54:	4620      	mov	r0, r4
 800eb56:	4629      	mov	r1, r5
 800eb58:	f7f1 fbb0 	bl	80002bc <__adddf3>
 800eb5c:	4604      	mov	r4, r0
 800eb5e:	460d      	mov	r5, r1
 800eb60:	e019      	b.n	800eb96 <scalbn+0x86>
 800eb62:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800eb66:	460b      	mov	r3, r1
 800eb68:	3a36      	subs	r2, #54	; 0x36
 800eb6a:	4432      	add	r2, r6
 800eb6c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800eb70:	428a      	cmp	r2, r1
 800eb72:	dd08      	ble.n	800eb86 <scalbn+0x76>
 800eb74:	2d00      	cmp	r5, #0
 800eb76:	a120      	add	r1, pc, #128	; (adr r1, 800ebf8 <scalbn+0xe8>)
 800eb78:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb7c:	da1c      	bge.n	800ebb8 <scalbn+0xa8>
 800eb7e:	a120      	add	r1, pc, #128	; (adr r1, 800ec00 <scalbn+0xf0>)
 800eb80:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb84:	e018      	b.n	800ebb8 <scalbn+0xa8>
 800eb86:	2a00      	cmp	r2, #0
 800eb88:	dd08      	ble.n	800eb9c <scalbn+0x8c>
 800eb8a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800eb8e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800eb92:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800eb96:	ec45 4b10 	vmov	d0, r4, r5
 800eb9a:	bd70      	pop	{r4, r5, r6, pc}
 800eb9c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800eba0:	da19      	bge.n	800ebd6 <scalbn+0xc6>
 800eba2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800eba6:	429e      	cmp	r6, r3
 800eba8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800ebac:	dd0a      	ble.n	800ebc4 <scalbn+0xb4>
 800ebae:	a112      	add	r1, pc, #72	; (adr r1, 800ebf8 <scalbn+0xe8>)
 800ebb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d1e2      	bne.n	800eb7e <scalbn+0x6e>
 800ebb8:	a30f      	add	r3, pc, #60	; (adr r3, 800ebf8 <scalbn+0xe8>)
 800ebba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebbe:	f7f1 fd33 	bl	8000628 <__aeabi_dmul>
 800ebc2:	e7cb      	b.n	800eb5c <scalbn+0x4c>
 800ebc4:	a10a      	add	r1, pc, #40	; (adr r1, 800ebf0 <scalbn+0xe0>)
 800ebc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d0b8      	beq.n	800eb40 <scalbn+0x30>
 800ebce:	a10e      	add	r1, pc, #56	; (adr r1, 800ec08 <scalbn+0xf8>)
 800ebd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ebd4:	e7b4      	b.n	800eb40 <scalbn+0x30>
 800ebd6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ebda:	3236      	adds	r2, #54	; 0x36
 800ebdc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ebe0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ebe4:	4620      	mov	r0, r4
 800ebe6:	4b0c      	ldr	r3, [pc, #48]	; (800ec18 <scalbn+0x108>)
 800ebe8:	2200      	movs	r2, #0
 800ebea:	e7e8      	b.n	800ebbe <scalbn+0xae>
 800ebec:	f3af 8000 	nop.w
 800ebf0:	c2f8f359 	.word	0xc2f8f359
 800ebf4:	01a56e1f 	.word	0x01a56e1f
 800ebf8:	8800759c 	.word	0x8800759c
 800ebfc:	7e37e43c 	.word	0x7e37e43c
 800ec00:	8800759c 	.word	0x8800759c
 800ec04:	fe37e43c 	.word	0xfe37e43c
 800ec08:	c2f8f359 	.word	0xc2f8f359
 800ec0c:	81a56e1f 	.word	0x81a56e1f
 800ec10:	43500000 	.word	0x43500000
 800ec14:	ffff3cb0 	.word	0xffff3cb0
 800ec18:	3c900000 	.word	0x3c900000

0800ec1c <_init>:
 800ec1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec1e:	bf00      	nop
 800ec20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec22:	bc08      	pop	{r3}
 800ec24:	469e      	mov	lr, r3
 800ec26:	4770      	bx	lr

0800ec28 <_fini>:
 800ec28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec2a:	bf00      	nop
 800ec2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec2e:	bc08      	pop	{r3}
 800ec30:	469e      	mov	lr, r3
 800ec32:	4770      	bx	lr
