// Seed: 960290452
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3[1 : 1] = 1;
  wand id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd79,
    parameter id_2 = 32'd89
) (
    input supply1 id_0,
    input wor _id_1,
    input wor _id_2
);
  parameter id_4 = 1;
  logic id_5[1 : id_2];
  module_0 modCall_1 (
      id_5,
      id_4
  );
  logic ["" : id_1  >  -1] id_6;
  logic id_7;
  tri0 id_8 = -1;
  wire [-1 : 1] id_9;
endmodule
