// Seed: 481123280
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    input id_8,
    input id_9
);
  generate
    if (1) assign id_6 = 1 - ~1'b0;
  endgenerate
  logic id_10 = id_4;
endmodule
