Protel Design System Design Rule Check
PCB File : F:\Documents\GitHub\Eurorack-Modular-Synth\Modules\VCO\PCB\VCO.PcbDoc
Date     : 6/23/2020
Time     : 10:03:05 PM

Processing Rule : Clearance Constraint (Gap=0.01mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.25mm) (InPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.5mm) (Air Gap=0.125mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad J02-18(97.315mm,37.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad J02-2(97.315mm,34.2mm) on Multi-Layer Actual Slot Hole Width = 2.6mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad J02-3(97.315mm,42.4mm) on Multi-Layer Actual Slot Hole Width = 2.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad JI1-18(75.069mm,37.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad JI1-2(75.069mm,34.2mm) on Multi-Layer Actual Slot Hole Width = 2.6mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad JI1-3(75.069mm,42.4mm) on Multi-Layer Actual Slot Hole Width = 2.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad JI2-18(63.946mm,37.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad JI2-2(63.946mm,34.2mm) on Multi-Layer Actual Slot Hole Width = 2.6mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad JI2-3(63.946mm,42.4mm) on Multi-Layer Actual Slot Hole Width = 2.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad JI3-18(52.823mm,37.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad JI3-2(52.823mm,34.2mm) on Multi-Layer Actual Slot Hole Width = 2.6mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad JI3-3(52.823mm,42.4mm) on Multi-Layer Actual Slot Hole Width = 2.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad JI4-18(41.7mm,37.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad JI4-2(41.7mm,34.2mm) on Multi-Layer Actual Slot Hole Width = 2.6mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad JI4-3(41.7mm,42.4mm) on Multi-Layer Actual Slot Hole Width = 2.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad JO1-18(86.192mm,37.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad JO1-2(86.192mm,34.2mm) on Multi-Layer Actual Slot Hole Width = 2.6mm
   Violation between Hole Size Constraint: (2.6mm > 2.54mm) Pad JO1-3(86.192mm,42.4mm) on Multi-Layer Actual Slot Hole Width = 2.6mm
Rule Violations :18

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad TPDAC4-1(96.2mm,106.6mm) on Multi-Layer And Via (96.2mm,106.6mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad TPIS34-1(58mm,57.4mm) on Multi-Layer And Via (58mm,57.4mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :2

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad boot0-1(50.266mm,121.7mm) on Bottom Layer And Pad boot0-2(48.869mm,121.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad boot0-2(48.869mm,121.7mm) on Bottom Layer And Pad boot0-3(47.472mm,121.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad boot1-1(55.097mm,108.15mm) on Bottom Layer And Pad boot1-2(53.7mm,108.15mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad boot1-2(53.7mm,108.15mm) on Bottom Layer And Pad boot1-3(52.303mm,108.15mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CDAC1-1(96.15mm,83mm) on Multi-Layer And Pad CDAC1-2(96.15mm,81.5mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CDAC2-1(101.6mm,82.25mm) on Multi-Layer And Pad CDAC2-2(101.6mm,80.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CDAC3-1(97.415mm,88.113mm) on Multi-Layer And Pad CDAC3-2(98.915mm,88.113mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CDAC5-1(99.4mm,108.768mm) on Multi-Layer And Pad CDAC5-2(99.4mm,110.268mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad COS13-1(83.665mm,80.715mm) on Multi-Layer And Pad COS13-2(82.165mm,80.715mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad COS23-1(101.611mm,68.15mm) on Multi-Layer And Pad COS23-2(101.611mm,66.65mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CP1-1(65.8mm,129.25mm) on Multi-Layer And Pad CP1-2(65.8mm,127.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CP2-1(69.7mm,133.015mm) on Multi-Layer And Pad CP2-2(69.7mm,131.515mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad DM2-1(51.553mm,48mm) on Multi-Layer And Via (50.13mm,48.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.254mm) Between Pad DM2-2(54.093mm,48mm) on Multi-Layer And Via (53.13mm,48.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.068mm] / [Bottom Solder] Mask Sliver [0.068mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad JI4-3(41.7mm,42.4mm) on Multi-Layer And Via (39.63mm,42.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.102mm] / [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JTAG-1(74.217mm,116mm) on Multi-Layer And Via (75.63mm,114.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Pad JTAG-3(71.677mm,116mm) on Multi-Layer And Via (72.63mm,114.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.221mm] / [Bottom Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.254mm) Between Pad RD11-1(90.35mm,52.9mm) on Top Layer And Via (91.38mm,53.442mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad RD41-1(67.95mm,52.476mm) on Top Layer And Via (68.88mm,53.442mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Pad RD41-2(66.65mm,52.476mm) on Top Layer And Via (65.88mm,53.442mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad RD51-2(55.65mm,52.07mm) on Top Layer And Via (54.63mm,51.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RDAC1:4-1(95.9mm,99.925mm) on Top Layer And Pad RDAC1:4-2(96.7mm,99.925mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RDAC1:4-2(96.7mm,99.925mm) on Top Layer And Pad RDAC1:4-3(97.5mm,99.925mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RDAC1:4-3(97.5mm,99.925mm) on Top Layer And Pad RDAC1:4-4(98.3mm,99.925mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RDAC1:4-5(98.3mm,101.675mm) on Top Layer And Pad RDAC1:4-6(97.5mm,101.675mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RDAC1:4-6(97.5mm,101.675mm) on Top Layer And Pad RDAC1:4-7(96.7mm,101.675mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RDAC1:4-7(96.7mm,101.675mm) on Top Layer And Pad RDAC1:4-8(95.9mm,101.675mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Pad RM10-1(75.15mm,52.9mm) on Top Layer And Via (75.63mm,51.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Pad RM11-1(86.25mm,52.9mm) on Top Layer And Via (86.13mm,51.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad RM11-2(84.95mm,52.9mm) on Top Layer And Via (83.88mm,53.442mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Pad TPDAC1-1(95.317mm,104.2mm) on Multi-Layer And Pad TPDAC2-1(95.429mm,105.324mm) on Multi-Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad TPDAC2-1(95.429mm,105.324mm) on Multi-Layer And Pad TPDAC3-1(96.6mm,104.999mm) on Multi-Layer [Top Solder] Mask Sliver [0.212mm] / [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Pad TPIS11-1(71.9mm,43.572mm) on Multi-Layer And Via (71.13mm,42.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Pad TPIS21-1(50.1mm,43.9mm) on Multi-Layer And Via (50.88mm,44.442mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.096mm] / [Bottom Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad TPIS31-1(59.882mm,43.6mm) on Multi-Layer And Via (59.13mm,42.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm] / [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad TPOS14-1(82.31mm,43.7mm) on Multi-Layer And Via (81.63mm,42.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.165mm] / [Bottom Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.104mm < 0.254mm) Between Pad TPOS24-1(93.691mm,43.933mm) on Multi-Layer And Via (92.88mm,44.442mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.104mm] / [Bottom Solder] Mask Sliver [0.104mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Pad TPOS24-1(93.691mm,43.933mm) on Multi-Layer And Via (93.63mm,42.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.14mm] / [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-1(38.844mm,83.487mm) on Top Layer And Pad UADC1-2(40.114mm,83.487mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-10(43.924mm,89.613mm) on Top Layer And Pad UADC1-11(42.654mm,89.613mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-10(43.924mm,89.613mm) on Top Layer And Pad UADC1-9(45.194mm,89.613mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-11(42.654mm,89.613mm) on Top Layer And Pad UADC1-12(41.384mm,89.613mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-12(41.384mm,89.613mm) on Top Layer And Pad UADC1-13(40.114mm,89.613mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-13(40.114mm,89.613mm) on Top Layer And Pad UADC1-14(38.844mm,89.613mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-2(40.114mm,83.487mm) on Top Layer And Pad UADC1-3(41.384mm,83.487mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-3(41.384mm,83.487mm) on Top Layer And Pad UADC1-4(42.654mm,83.487mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-4(42.654mm,83.487mm) on Top Layer And Pad UADC1-5(43.924mm,83.487mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-5(43.924mm,83.487mm) on Top Layer And Pad UADC1-6(45.194mm,83.487mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-6(45.194mm,83.487mm) on Top Layer And Pad UADC1-7(46.464mm,83.487mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-8(46.464mm,89.613mm) on Top Layer And Pad UADC1-9(45.194mm,89.613mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-1(100.635mm,97.467mm) on Top Layer And Pad UDAC1-2(99.975mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad UDAC1-10(96.825mm,92.133mm) on Top Layer And Pad UDAC1-11(97.435mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-10(96.825mm,92.133mm) on Top Layer And Pad UDAC1-9(96.165mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-11(97.435mm,92.133mm) on Top Layer And Pad UDAC1-12(98.095mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad UDAC1-12(98.095mm,92.133mm) on Top Layer And Pad UDAC1-13(98.705mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-13(98.705mm,92.133mm) on Top Layer And Pad UDAC1-14(99.365mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad UDAC1-14(99.365mm,92.133mm) on Top Layer And Pad UDAC1-15(99.975mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-15(99.975mm,92.133mm) on Top Layer And Pad UDAC1-16(100.635mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad UDAC1-2(99.975mm,97.467mm) on Top Layer And Pad UDAC1-3(99.365mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-3(99.365mm,97.467mm) on Top Layer And Pad UDAC1-4(98.705mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad UDAC1-4(98.705mm,97.467mm) on Top Layer And Pad UDAC1-5(98.095mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-5(98.095mm,97.467mm) on Top Layer And Pad UDAC1-6(97.435mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad UDAC1-6(97.435mm,97.467mm) on Top Layer And Pad UDAC1-7(96.825mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-7(96.825mm,97.467mm) on Top Layer And Pad UDAC1-8(96.165mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-1(62.239mm,62.887mm) on Top Layer And Pad UIS1-2(63.509mm,62.887mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-10(67.319mm,69.013mm) on Top Layer And Pad UIS1-11(66.049mm,69.013mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-10(67.319mm,69.013mm) on Top Layer And Pad UIS1-9(68.589mm,69.013mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-11(66.049mm,69.013mm) on Top Layer And Pad UIS1-12(64.779mm,69.013mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-12(64.779mm,69.013mm) on Top Layer And Pad UIS1-13(63.509mm,69.013mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-13(63.509mm,69.013mm) on Top Layer And Pad UIS1-14(62.239mm,69.013mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-2(63.509mm,62.887mm) on Top Layer And Pad UIS1-3(64.779mm,62.887mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-3(64.779mm,62.887mm) on Top Layer And Pad UIS1-4(66.049mm,62.887mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-4(66.049mm,62.887mm) on Top Layer And Pad UIS1-5(67.319mm,62.887mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-5(67.319mm,62.887mm) on Top Layer And Pad UIS1-6(68.589mm,62.887mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-6(68.589mm,62.887mm) on Top Layer And Pad UIS1-7(69.859mm,62.887mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-8(69.859mm,69.013mm) on Top Layer And Pad UIS1-9(68.589mm,69.013mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-1(59.195mm,79.287mm) on Top Layer And Pad UIS2-2(60.465mm,79.287mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-10(64.275mm,85.413mm) on Top Layer And Pad UIS2-11(63.005mm,85.413mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-10(64.275mm,85.413mm) on Top Layer And Pad UIS2-9(65.545mm,85.413mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-11(63.005mm,85.413mm) on Top Layer And Pad UIS2-12(61.735mm,85.413mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-12(61.735mm,85.413mm) on Top Layer And Pad UIS2-13(60.465mm,85.413mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-13(60.465mm,85.413mm) on Top Layer And Pad UIS2-14(59.195mm,85.413mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-2(60.465mm,79.287mm) on Top Layer And Pad UIS2-3(61.735mm,79.287mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-3(61.735mm,79.287mm) on Top Layer And Pad UIS2-4(63.005mm,79.287mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-4(63.005mm,79.287mm) on Top Layer And Pad UIS2-5(64.275mm,79.287mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-5(64.275mm,79.287mm) on Top Layer And Pad UIS2-6(65.545mm,79.287mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-6(65.545mm,79.287mm) on Top Layer And Pad UIS2-7(66.815mm,79.287mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-8(66.815mm,85.413mm) on Top Layer And Pad UIS2-9(65.545mm,85.413mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-1(46.53mm,115.75mm) on Top Layer And Pad UM1-2(46.53mm,115.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-10(46.53mm,111.25mm) on Top Layer And Pad UM1-11(46.53mm,110.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-10(46.53mm,111.25mm) on Top Layer And Pad UM1-9(46.53mm,111.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-11(46.53mm,110.75mm) on Top Layer And Pad UM1-12(46.53mm,110.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-12(46.53mm,110.25mm) on Top Layer And Pad UM1-13(46.53mm,109.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-13(46.53mm,109.75mm) on Top Layer And Pad UM1-14(46.53mm,109.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-14(46.53mm,109.25mm) on Top Layer And Pad UM1-15(46.53mm,108.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-15(46.53mm,108.75mm) on Top Layer And Pad UM1-16(46.53mm,108.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Pad UM1-16(46.53mm,108.25mm) on Top Layer And Via (46.38mm,107.442mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-17(48.45mm,106.33mm) on Top Layer And Pad UM1-18(48.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad UM1-17(48.45mm,106.33mm) on Top Layer And Via (47.88mm,107.442mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-18(48.95mm,106.33mm) on Top Layer And Pad UM1-19(49.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-19(49.45mm,106.33mm) on Top Layer And Pad UM1-20(49.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-2(46.53mm,115.25mm) on Top Layer And Pad UM1-3(46.53mm,114.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-20(49.95mm,106.33mm) on Top Layer And Pad UM1-21(50.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-21(50.45mm,106.33mm) on Top Layer And Pad UM1-22(50.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-22(50.95mm,106.33mm) on Top Layer And Pad UM1-23(51.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-23(51.45mm,106.33mm) on Top Layer And Pad UM1-24(51.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-24(51.95mm,106.33mm) on Top Layer And Pad UM1-25(52.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-25(52.45mm,106.33mm) on Top Layer And Pad UM1-26(52.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-26(52.95mm,106.33mm) on Top Layer And Pad UM1-27(53.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-27(53.45mm,106.33mm) on Top Layer And Pad UM1-28(53.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-28(53.95mm,106.33mm) on Top Layer And Pad UM1-29(54.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-29(54.45mm,106.33mm) on Top Layer And Pad UM1-30(54.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-3(46.53mm,114.75mm) on Top Layer And Pad UM1-4(46.53mm,114.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-30(54.95mm,106.33mm) on Top Layer And Pad UM1-31(55.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-31(55.45mm,106.33mm) on Top Layer And Pad UM1-32(55.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-33(57.87mm,108.25mm) on Top Layer And Pad UM1-34(57.87mm,108.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Pad UM1-33(57.87mm,108.25mm) on Top Layer And Via (58.38mm,107.442mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-34(57.87mm,108.75mm) on Top Layer And Pad UM1-35(57.87mm,109.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-35(57.87mm,109.25mm) on Top Layer And Pad UM1-36(57.87mm,109.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-36(57.87mm,109.75mm) on Top Layer And Pad UM1-37(57.87mm,110.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-37(57.87mm,110.25mm) on Top Layer And Pad UM1-38(57.87mm,110.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-38(57.87mm,110.75mm) on Top Layer And Pad UM1-39(57.87mm,111.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-39(57.87mm,111.25mm) on Top Layer And Pad UM1-40(57.87mm,111.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-4(46.53mm,114.25mm) on Top Layer And Pad UM1-5(46.53mm,113.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-40(57.87mm,111.75mm) on Top Layer And Pad UM1-41(57.87mm,112.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-41(57.87mm,112.25mm) on Top Layer And Pad UM1-42(57.87mm,112.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-42(57.87mm,112.75mm) on Top Layer And Pad UM1-43(57.87mm,113.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-43(57.87mm,113.25mm) on Top Layer And Pad UM1-44(57.87mm,113.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-44(57.87mm,113.75mm) on Top Layer And Pad UM1-45(57.87mm,114.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-45(57.87mm,114.25mm) on Top Layer And Pad UM1-46(57.87mm,114.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-46(57.87mm,114.75mm) on Top Layer And Pad UM1-47(57.87mm,115.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-47(57.87mm,115.25mm) on Top Layer And Pad UM1-48(57.87mm,115.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad UM1-48(57.87mm,115.75mm) on Top Layer And Via (56.88mm,116.442mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad UM1-48(57.87mm,115.75mm) on Top Layer And Via (58.38mm,116.442mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-49(55.95mm,117.67mm) on Top Layer And Pad UM1-50(55.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-5(46.53mm,113.75mm) on Top Layer And Pad UM1-6(46.53mm,113.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-50(55.45mm,117.67mm) on Top Layer And Pad UM1-51(54.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-51(54.95mm,117.67mm) on Top Layer And Pad UM1-52(54.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-52(54.45mm,117.67mm) on Top Layer And Pad UM1-53(53.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-53(53.95mm,117.67mm) on Top Layer And Pad UM1-54(53.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-54(53.45mm,117.67mm) on Top Layer And Pad UM1-55(52.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-55(52.95mm,117.67mm) on Top Layer And Pad UM1-56(52.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-56(52.45mm,117.67mm) on Top Layer And Pad UM1-57(51.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-57(51.95mm,117.67mm) on Top Layer And Pad UM1-58(51.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-58(51.45mm,117.67mm) on Top Layer And Pad UM1-59(50.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-59(50.95mm,117.67mm) on Top Layer And Pad UM1-60(50.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-6(46.53mm,113.25mm) on Top Layer And Pad UM1-7(46.53mm,112.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-60(50.45mm,117.67mm) on Top Layer And Pad UM1-61(49.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-61(49.95mm,117.67mm) on Top Layer And Pad UM1-62(49.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-62(49.45mm,117.67mm) on Top Layer And Pad UM1-63(48.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-63(48.95mm,117.67mm) on Top Layer And Pad UM1-64(48.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-7(46.53mm,112.75mm) on Top Layer And Pad UM1-8(46.53mm,112.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-8(46.53mm,112.25mm) on Top Layer And Pad UM1-9(46.53mm,111.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS1-1(85.75mm,84.095mm) on Top Layer And Pad UOS1-2(85.75mm,85.365mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS1-2(85.75mm,85.365mm) on Top Layer And Pad UOS1-3(85.75mm,86.635mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS1-3(85.75mm,86.635mm) on Top Layer And Pad UOS1-4(85.75mm,87.905mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS1-5(79.85mm,87.905mm) on Top Layer And Pad UOS1-6(79.85mm,86.635mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS1-6(79.85mm,86.635mm) on Top Layer And Pad UOS1-7(79.85mm,85.365mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS1-7(79.85mm,85.365mm) on Top Layer And Pad UOS1-8(79.85mm,84.095mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS2-1(98.626mm,69.76mm) on Top Layer And Pad UOS2-2(97.356mm,69.76mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS2-2(97.356mm,69.76mm) on Top Layer And Pad UOS2-3(96.086mm,69.76mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS2-3(96.086mm,69.76mm) on Top Layer And Pad UOS2-4(94.816mm,69.76mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS2-5(94.816mm,63.86mm) on Top Layer And Pad UOS2-6(96.086mm,63.86mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS2-6(96.086mm,63.86mm) on Top Layer And Pad UOS2-7(97.356mm,63.86mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS2-7(97.356mm,63.86mm) on Top Layer And Pad UOS2-8(98.626mm,63.86mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Pad XM1-4(37.959mm,113.439mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad XM1-2(40.679mm,113.391mm) on Top Layer And Pad XM1-3(39.761mm,114.701mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad XM1-3(39.761mm,114.701mm) on Top Layer And Via (38.13mm,114.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad XM1-4(37.959mm,113.439mm) on Top Layer And Via (38.13mm,114.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
Rule Violations :169

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (100.85mm,60.2mm) on Bottom Overlay And Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (100.85mm,60.2mm) on Bottom Overlay And Pad ROS25-2(102.4mm,60.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (100.85mm,60.2mm) on Bottom Overlay And Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (101.4mm,77.736mm) on Bottom Overlay And Pad TPOS21-1(101.4mm,77.736mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (101.4mm,77.736mm) on Top Overlay And Pad TPOS21-1(101.4mm,77.736mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (101.7mm,106.2mm) on Bottom Overlay And Pad TPP4-1(101.7mm,106.2mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (101.7mm,106.2mm) on Top Overlay And Pad TPP4-1(101.7mm,106.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (102.179mm,72.9mm) on Bottom Overlay And Pad TPOS22-1(102.179mm,72.9mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (102.179mm,72.9mm) on Top Overlay And Pad TPOS22-1(102.179mm,72.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (102.857mm,85.6mm) on Bottom Overlay And Pad TPDAC6-1(102.857mm,85.6mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (102.857mm,85.6mm) on Top Overlay And Pad TPDAC6-1(102.857mm,85.6mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (103mm,56.4mm) on Bottom Overlay And Pad TPOS23-1(103mm,56.4mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (103mm,56.4mm) on Top Overlay And Pad TPOS23-1(103mm,56.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (37.994mm,84.25mm) on Top Overlay And Pad UADC1-1(38.844mm,83.487mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (40.5mm,96.925mm) on Top Overlay And Pad UADC2-1(40.725mm,96.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (41.827mm,48mm) on Top Overlay And Pad DM1-1(40.43mm,48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (44.55mm,58.9mm) on Bottom Overlay And Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (44.55mm,58.9mm) on Bottom Overlay And Pad RIS35-2(43mm,58.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (44.55mm,58.9mm) on Bottom Overlay And Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (46.2mm,92.2mm) on Bottom Overlay And Pad TPADC2-1(46.2mm,92.2mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (46.2mm,92.2mm) on Top Overlay And Pad TPADC2-1(46.2mm,92.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (46.9mm,93.847mm) on Bottom Overlay And Pad TPADC3-1(46.9mm,93.847mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (46.9mm,93.847mm) on Top Overlay And Pad TPADC3-1(46.9mm,93.847mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Arc (48.668mm,96.8mm) on Bottom Overlay And Pad RM5-4(47.2mm,99.4mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (48.668mm,96.8mm) on Bottom Overlay And Pad TPADC1-1(48.668mm,96.8mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Arc (48.668mm,96.8mm) on Top Overlay And Pad RM5-4(47.2mm,99.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (48.668mm,96.8mm) on Top Overlay And Pad TPADC1-1(48.668mm,96.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (50.1mm,43.9mm) on Bottom Overlay And Pad TPIS21-1(50.1mm,43.9mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (50.1mm,43.9mm) on Top Overlay And Pad TPIS21-1(50.1mm,43.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (52.95mm,48mm) on Top Overlay And Pad DM2-1(51.553mm,48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (56.826mm,66.8mm) on Bottom Overlay And Pad TPIS23-1(56.826mm,66.8mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (56.826mm,66.8mm) on Top Overlay And Pad TPIS23-1(56.826mm,66.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (58.345mm,80.05mm) on Top Overlay And Pad UIS2-1(59.195mm,79.287mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (58mm,57.4mm) on Bottom Overlay And Pad TPIS34-1(58mm,57.4mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (58mm,57.4mm) on Top Overlay And Pad TPIS34-1(58mm,57.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (59.882mm,43.6mm) on Bottom Overlay And Pad TPIS31-1(59.882mm,43.6mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (59.882mm,43.6mm) on Top Overlay And Pad TPIS31-1(59.882mm,43.6mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (60mm,61mm) on Bottom Overlay And Pad TPIS22-1(60mm,61mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (60mm,61mm) on Top Overlay And Pad TPIS22-1(60mm,61mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (61.389mm,63.65mm) on Top Overlay And Pad UIS1-1(62.239mm,62.887mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (64.073mm,48mm) on Top Overlay And Pad DM3-1(62.676mm,48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (65.808mm,133.1mm) on Bottom Overlay And Pad TPP1-1(65.808mm,133.1mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (65.808mm,133.1mm) on Top Overlay And Pad TPP1-1(65.808mm,133.1mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (65.8mm,128.5mm) on Top Overlay And Pad TPP2-1(68.141mm,127.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (68.141mm,127.8mm) on Bottom Overlay And Pad TPP2-1(68.141mm,127.8mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (68.141mm,127.8mm) on Top Overlay And Pad TPP2-1(68.141mm,127.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (70.567mm,77.39mm) on Bottom Overlay And Pad TPIS12-1(70.567mm,77.39mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (70.567mm,77.39mm) on Top Overlay And Pad TPIS12-1(70.567mm,77.39mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (71.2mm,86.435mm) on Bottom Overlay And Pad TPIS13-1(71.2mm,86.435mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (71.2mm,86.435mm) on Top Overlay And Pad TPIS13-1(71.2mm,86.435mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (71.9mm,43.572mm) on Bottom Overlay And Pad TPIS11-1(71.9mm,43.572mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (71.9mm,43.572mm) on Top Overlay And Pad TPIS11-1(71.9mm,43.572mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (72mm,69.55mm) on Bottom Overlay And Pad TPIS33-1(72mm,69.55mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (72mm,69.55mm) on Top Overlay And Pad TPIS33-1(72mm,69.55mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (73.7mm,126.4mm) on Bottom Overlay And Pad TPP3-1(73.7mm,126.4mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (73.7mm,126.4mm) on Top Overlay And Pad TPP3-1(73.7mm,126.4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (75.196mm,48mm) on Top Overlay And Pad DM4-1(73.799mm,48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (75.8mm,65.107mm) on Bottom Overlay And Pad TPIS32-1(75.8mm,65.107mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (75.8mm,65.107mm) on Top Overlay And Pad TPIS32-1(75.8mm,65.107mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (78.05mm,76.3mm) on Bottom Overlay And Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (78.05mm,76.3mm) on Bottom Overlay And Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (78.05mm,76.3mm) on Bottom Overlay And Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (82.31mm,43.7mm) on Bottom Overlay And Pad TPOS14-1(82.31mm,43.7mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (82.31mm,43.7mm) on Top Overlay And Pad TPOS14-1(82.31mm,43.7mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (82.915mm,80.715mm) on Top Overlay And Pad COS25-2(80.5mm,82.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (83.682mm,76mm) on Bottom Overlay And Pad TPOS13-1(83.682mm,76mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (83.682mm,76mm) on Top Overlay And Pad TPOS13-1(83.682mm,76mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (85.15mm,83.245mm) on Top Overlay And Pad UOS1-1(85.75mm,84.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (86.319mm,48mm) on Top Overlay And Pad DM5-1(84.922mm,48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (91.467mm,89.414mm) on Bottom Overlay And Pad TPOS11-1(91.467mm,89.414mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Arc (91.467mm,89.414mm) on Top Overlay And Pad ROS11-1(90.1mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (91.467mm,89.414mm) on Top Overlay And Pad ROS11-2(90.1mm,88.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (91.467mm,89.414mm) on Top Overlay And Pad TPOS11-1(91.467mm,89.414mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (92.108mm,83.059mm) on Bottom Overlay And Pad TPOS12-1(92.108mm,83.059mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (92.108mm,83.059mm) on Top Overlay And Pad TPOS12-1(92.108mm,83.059mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (93.691mm,43.933mm) on Bottom Overlay And Pad TPOS24-1(93.691mm,43.933mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (93.691mm,43.933mm) on Top Overlay And Pad TPOS24-1(93.691mm,43.933mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (94.7mm,88.24mm) on Bottom Overlay And Pad TPDAC5-1(94.7mm,88.24mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (94.7mm,88.24mm) on Top Overlay And Pad TPDAC5-1(94.7mm,88.24mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (95.317mm,104.2mm) on Bottom Overlay And Pad TPDAC1-1(95.317mm,104.2mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Arc (95.317mm,104.2mm) on Bottom Overlay And Pad TPDAC2-1(95.429mm,105.324mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Arc (95.317mm,104.2mm) on Bottom Overlay And Pad TPDAC3-1(96.6mm,104.999mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (95.317mm,104.2mm) on Top Overlay And Pad TPDAC1-1(95.317mm,104.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Arc (95.317mm,104.2mm) on Top Overlay And Pad TPDAC2-1(95.429mm,105.324mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Arc (95.317mm,104.2mm) on Top Overlay And Pad TPDAC3-1(96.6mm,104.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Arc (95.429mm,105.324mm) on Bottom Overlay And Pad TPDAC1-1(95.317mm,104.2mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (95.429mm,105.324mm) on Bottom Overlay And Pad TPDAC2-1(95.429mm,105.324mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (95.429mm,105.324mm) on Bottom Overlay And Pad TPDAC3-1(96.6mm,104.999mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (95.429mm,105.324mm) on Bottom Overlay And Pad TPDAC4-1(96.2mm,106.6mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Arc (95.429mm,105.324mm) on Top Overlay And Pad TPDAC1-1(95.317mm,104.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (95.429mm,105.324mm) on Top Overlay And Pad TPDAC2-1(95.429mm,105.324mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (95.429mm,105.324mm) on Top Overlay And Pad TPDAC3-1(96.6mm,104.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (95.429mm,105.324mm) on Top Overlay And Pad TPDAC4-1(96.2mm,106.6mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Arc (96.2mm,106.6mm) on Bottom Overlay And Pad TPDAC2-1(95.429mm,105.324mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (96.2mm,106.6mm) on Bottom Overlay And Pad TPDAC4-1(96.2mm,106.6mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Arc (96.2mm,106.6mm) on Top Overlay And Pad TPDAC2-1(95.429mm,105.324mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (96.2mm,106.6mm) on Top Overlay And Pad TPDAC4-1(96.2mm,106.6mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Arc (96.6mm,104.999mm) on Bottom Overlay And Pad TPDAC1-1(95.317mm,104.2mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (96.6mm,104.999mm) on Bottom Overlay And Pad TPDAC2-1(95.429mm,105.324mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (96.6mm,104.999mm) on Bottom Overlay And Pad TPDAC3-1(96.6mm,104.999mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Arc (96.6mm,104.999mm) on Top Overlay And Pad TPDAC1-1(95.317mm,104.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (96.6mm,104.999mm) on Top Overlay And Pad TPDAC2-1(95.429mm,105.324mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (96.6mm,104.999mm) on Top Overlay And Pad TPDAC3-1(96.6mm,104.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (97.442mm,48mm) on Top Overlay And Pad DM6-1(96.045mm,48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (99.476mm,69.16mm) on Top Overlay And Pad UOS2-1(98.626mm,69.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad boot0-3(47.472mm,121.7mm) on Bottom Layer And Track (44.5mm,122.9mm)(46.7mm,122.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad boot1-3(52.303mm,108.15mm) on Bottom Layer And Track (50.8mm,107.1mm)(51.629mm,107.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad CADC1-2(37.398mm,92mm) on Top Layer And Track (36.8mm,91.2mm)(36.8mm,91.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad CADC1-2(37.398mm,92mm) on Top Layer And Track (36.8mm,91.2mm)(36.8mm,91.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad CADC2-2(37.349mm,93.7mm) on Top Layer And Track (36.774mm,93.85mm)(36.8mm,94.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad CADC2-2(37.349mm,93.7mm) on Top Layer And Track (36.774mm,93.85mm)(36.8mm,94.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad CADC2-2(37.349mm,93.7mm) on Top Layer And Track (36.8mm,94.4mm)(37.4mm,94.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad CADC2-2(37.349mm,93.7mm) on Top Layer And Track (36.8mm,94.4mm)(38.2mm,94.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CADC3-2(42.149mm,98.1mm) on Top Layer And Track (42.3mm,98.8mm)(42.8mm,98.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CADC3-2(42.149mm,98.1mm) on Top Layer And Track (42.3mm,98.8mm)(42.8mm,98.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad CADC3-2(42.149mm,98.1mm) on Top Layer And Track (42.8mm,98.4mm)(42.8mm,98.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad CADC4-2(41.7mm,92.4mm) on Top Layer And Track (41.7mm,91.7mm)(42.3mm,91.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad CADC4-2(41.7mm,92.4mm) on Top Layer And Track (42.3mm,91.7mm)(42.3mm,92.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad CD11-2(89.1mm,37.1mm) on Top Layer And Track (88mm,39.4mm)(88.55mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad CD21-1(100.1mm,38.3mm) on Top Layer And Track (100.669mm,38.9mm)(101mm,38.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad CD21-1(100.1mm,38.3mm) on Top Layer And Track (100.669mm,38.9mm)(101mm,38.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad CD21-2(100.1mm,36.9mm) on Top Layer And Track (99mm,39.6mm)(99.55mm,35.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CD31-1(77.9mm,38.5mm) on Top Layer And Track (78.5mm,39.1mm)(78.9mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad CD31-2(77.9mm,37.1mm) on Top Layer And Track (76.95mm,38.5mm)(77.4mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CD41-1(66.9mm,38.5mm) on Top Layer And Track (67.5mm,39.1mm)(67.8mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CD41-1(66.9mm,38.5mm) on Top Layer And Track (67.5mm,39.1mm)(67.8mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad CD41-2(66.9mm,37.1mm) on Top Layer And Track (65.8mm,38.9mm)(66.35mm,35.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CD51-1(55.8mm,38.5mm) on Top Layer And Track (56.4mm,39.1mm)(56.8mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CD51-1(55.8mm,38.5mm) on Top Layer And Track (56.4mm,39.1mm)(56.8mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad CD51-2(55.8mm,37.1mm) on Top Layer And Track (54.9mm,39mm)(55.25mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad CD61-1(44.6mm,38.5mm) on Top Layer And Track (45.2mm,39.1mm)(45.5mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad CD61-1(44.6mm,38.5mm) on Top Layer And Track (45.2mm,39.1mm)(45.5mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad CD61-2(44.6mm,37.1mm) on Top Layer And Track (43.441mm,39mm)(44.05mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CDAC1-1(96.15mm,83mm) on Multi-Layer And Track (97.1mm,83mm)(97.7mm,83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad CDAC1-1(96.15mm,83mm) on Multi-Layer And Track (97.4mm,82.7mm)(97.4mm,83.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CDAC2-1(101.6mm,82.25mm) on Multi-Layer And Track (102.55mm,82.25mm)(103.15mm,82.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad CDAC2-1(101.6mm,82.25mm) on Multi-Layer And Track (102.85mm,81.95mm)(102.85mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad CDAC3-1(97.415mm,88.113mm) on Multi-Layer And Track (97.115mm,89.363mm)(97.715mm,89.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad CDAC3-1(97.415mm,88.113mm) on Multi-Layer And Track (97.415mm,89.063mm)(97.415mm,89.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad CDAC4-2(102.3mm,93.3mm) on Top Layer And Track (102.5mm,92.6mm)(103.1mm,92.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad CDAC4-2(102.3mm,93.3mm) on Top Layer And Track (103.019mm,93.251mm)(103.1mm,92.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad CDAC4-2(102.3mm,93.3mm) on Top Layer And Track (103.019mm,93.251mm)(103.1mm,92.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad CDAC5-1(99.4mm,108.768mm) on Multi-Layer And Track (97.85mm,108.768mm)(98.45mm,108.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CDAC5-1(99.4mm,108.768mm) on Multi-Layer And Track (98.15mm,108.468mm)(98.15mm,109.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad CIS11-2(70.56mm,84.187mm) on Top Layer And Track (70.7mm,84.9mm)(71.25mm,84.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad CIS11-2(70.56mm,84.187mm) on Top Layer And Track (70.7mm,84.9mm)(71.25mm,84.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad CIS11-2(70.56mm,84.187mm) on Top Layer And Track (71.25mm,84.4mm)(71.25mm,84.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad CIS21-1(58.7mm,66.4mm) on Top Layer And Track (56.5mm,63.4mm)(59.45mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad CIS21-1(58.7mm,66.4mm) on Top Layer And Track (58mm,65.8mm)(58.3mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CIS21-1(58.7mm,66.4mm) on Top Layer And Track (58mm,65.8mm)(58mm,66.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad CIS21-1(58.7mm,66.4mm) on Top Layer And Track (59.45mm,65.85mm)(59.45mm,66.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad CIS21-2(58.7mm,67.8mm) on Top Layer And Track (59.45mm,67.6mm)(59.45mm,68.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad CIS31-2(73.7mm,67.8mm) on Top Layer And Track (74.4mm,68.1mm)(74.4mm,68.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad CIS31-2(73.7mm,67.8mm) on Top Layer And Track (74mm,68.4mm)(74.4mm,68.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad CIS32-2(65.082mm,58mm) on Top Layer And Track (65.25mm,57.3mm)(65.8mm,57.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CIS33-2(64.127mm,72.3mm) on Top Layer And Track (64.3mm,73mm)(64.8mm,73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CIS33-2(64.127mm,72.3mm) on Top Layer And Track (64.3mm,73mm)(64.8mm,73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad CIS33-2(64.127mm,72.3mm) on Top Layer And Track (64.8mm,72.6mm)(64.8mm,73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad CIS34-1(58.6mm,76.4mm) on Top Layer And Track (57.9mm,76.6mm)(57.9mm,77.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad CIS34-1(58.6mm,76.4mm) on Top Layer And Track (57.9mm,76.6mm)(57.9mm,77.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad CIS35-1(61mm,88.4mm) on Top Layer And Track (60.3mm,88.9mm)(60.3mm,89.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad CM1-1(41.7mm,114.7mm) on Bottom Layer And Track (40.9mm,114mm)(41.3mm,114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad CM2-1(38.844mm,117.964mm) on Top Layer And Track (39.6mm,118.1mm)(39.6mm,118.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad CM2-1(38.844mm,117.964mm) on Top Layer And Track (39mm,118.6mm)(39.6mm,118.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad CM2-1(38.844mm,117.964mm) on Top Layer And Track (39mm,118.6mm)(39.6mm,118.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad CM3-1(37.444mm,108.964mm) on Top Layer And Track (37.6mm,108.3mm)(38.119mm,108.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad CM3-1(37.444mm,108.964mm) on Top Layer And Track (38.1mm,108.9mm)(38.119mm,108.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad CM3-1(37.444mm,108.964mm) on Top Layer And Track (38.1mm,108.9mm)(38.119mm,108.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CM4-2(43.5mm,105.5mm) on Top Layer And Track (42.75mm,106.3mm)(43.1mm,106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CM4-2(43.5mm,105.5mm) on Top Layer And Track (43.1mm,105.6mm)(43.1mm,106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CM4-2(43.5mm,105.5mm) on Top Layer And Track (43.1mm,106mm)(43.516mm,106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CM4-2(43.5mm,105.5mm) on Top Layer And Track (43.1mm,106mm)(43.516mm,106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CM5-2(43.5mm,104mm) on Top Layer And Track (41.9mm,103.2mm)(43.1mm,103.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CM5-2(43.5mm,104mm) on Top Layer And Track (43.1mm,103.6mm)(43.411mm,103.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad CM5-2(43.5mm,104mm) on Top Layer And Track (43mm,104.1mm)(43.1mm,103.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad CM5-2(43.5mm,104mm) on Top Layer And Track (43mm,104.1mm)(43.1mm,103.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad COS11-1(88.1mm,88.15mm) on Top Layer And Track (87.462mm,88.5mm)(87.462mm,88.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad COS11-1(88.1mm,88.15mm) on Top Layer And Track (87.462mm,88.8mm)(87.9mm,88.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad COS11-1(88.1mm,88.15mm) on Top Layer And Track (87.462mm,88.8mm)(87.9mm,88.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad COS11-1(88.1mm,88.15mm) on Top Layer And Track (87.462mm,88.8mm)(88.8mm,90.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad COS12-1(90.2mm,84mm) on Top Layer And Track (89.7mm,83.4mm)(90.6mm,83.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS12-1(90.2mm,84mm) on Top Layer And Track (90.6mm,83.4mm)(90.6mm,84.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS12-1(90.2mm,84mm) on Top Layer And Track (90.6mm,83.4mm)(90.6mm,84.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad COS12-1(90.2mm,84mm) on Top Layer And Track (90.6mm,83.4mm)(91.3mm,81.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad COS12-2(88.8mm,84mm) on Top Layer And Text "COS25" (84.4mm,82.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS12-2(88.8mm,84mm) on Top Layer And Track (84.3mm,83.5mm)(89.3mm,83.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad COS12-2(88.8mm,84mm) on Top Layer And Track (89.3mm,82mm)(89.3mm,83.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad COS13-1(83.665mm,80.715mm) on Multi-Layer And Track (83.365mm,79.465mm)(83.965mm,79.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad COS13-1(83.665mm,80.715mm) on Multi-Layer And Track (83.665mm,79.165mm)(83.665mm,79.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS14-1(76.349mm,83.674mm) on Top Layer And Track (76.441mm,84mm)(76.9mm,84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS14-1(76.349mm,83.674mm) on Top Layer And Track (76.441mm,84mm)(76.9mm,84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad COS14-1(76.349mm,83.674mm) on Top Layer And Track (76.9mm,83.5mm)(76.9mm,84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad COS14-1(76.349mm,83.674mm) on Top Layer And Track (76.9mm,84mm)(77.3mm,84.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad COS15-1(92.2mm,64.7mm) on Top Layer And Track (91.5mm,64.1mm)(91.5mm,64.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad COS15-1(92.2mm,64.7mm) on Top Layer And Track (91.5mm,64.1mm)(92mm,64.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad COS21-1(93.107mm,77.1mm) on Top Layer And Track (92.4mm,76.275mm)(92.4mm,76.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad COS21-2(94.507mm,77.1mm) on Top Layer And Track (95.073mm,77.1mm)(95.073mm,77.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.254mm) Between Pad COS22-1(98.692mm,74mm) on Top Layer And Text "UOS2" (99.3mm,73.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS22-2(98.692mm,72.6mm) on Top Layer And Track (98.386mm,67.8mm)(98.641mm,72.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS22-2(98.692mm,72.6mm) on Top Layer And Track (98.641mm,72.7mm)(103.3mm,72.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad COS23-1(101.611mm,68.15mm) on Multi-Layer And Track (102.561mm,68.15mm)(103.161mm,68.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad COS23-1(101.611mm,68.15mm) on Multi-Layer And Track (102.861mm,67.85mm)(102.861mm,68.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS24-2(96.486mm,59.4mm) on Top Layer And Track (96.6mm,59mm)(97.1mm,59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad COS24-2(96.486mm,59.4mm) on Top Layer And Track (97.1mm,59mm)(97.1mm,59.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad COS24-2(96.486mm,59.4mm) on Top Layer And Track (97.1mm,59mm)(98.386mm,58.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad COS25-2(80.5mm,82.4mm) on Top Layer And Track (80.5mm,83.1mm)(81.1mm,83.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad COS25-2(80.5mm,82.4mm) on Top Layer And Track (80.5mm,83.1mm)(81.1mm,83.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad COS25-2(80.5mm,82.4mm) on Top Layer And Track (81.1mm,82.5mm)(81.1mm,83.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad COS26-2(87.739mm,69.1mm) on Bottom Layer And Track (86.8mm,70mm)(87.1mm,69.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad COS26-2(87.739mm,69.1mm) on Bottom Layer And Track (87.1mm,69.3mm)(87.1mm,69.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad COS26-2(87.739mm,69.1mm) on Bottom Layer And Track (87.1mm,69.7mm)(87.5mm,69.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad COS26-2(87.739mm,69.1mm) on Bottom Layer And Track (87.1mm,69.7mm)(87.5mm,69.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CP1-1(65.8mm,129.25mm) on Multi-Layer And Track (66.75mm,129.25mm)(67.35mm,129.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad CP1-1(65.8mm,129.25mm) on Multi-Layer And Track (67.05mm,128.95mm)(67.05mm,129.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CP2-1(69.7mm,133.015mm) on Multi-Layer And Track (70.65mm,133.015mm)(71.25mm,133.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad CP2-1(69.7mm,133.015mm) on Multi-Layer And Track (70.95mm,132.715mm)(70.95mm,133.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CP3-2(79.65mm,124.3mm) on Top Layer And Track (78.9mm,123.6mm)(79.3mm,123.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad CP5-1(93.35mm,124.801mm) on Top Layer And Track (93.441mm,124.2mm)(93.9mm,124.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad CP5-1(93.35mm,124.801mm) on Top Layer And Track (93.9mm,124.2mm)(93.9mm,124.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad CP5-1(93.35mm,124.801mm) on Top Layer And Track (93.9mm,124.2mm)(94.4mm,123.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CP6-2(93.35mm,123.001mm) on Top Layer And Track (93.4mm,122.5mm)(94mm,122.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad CP6-2(93.35mm,123.001mm) on Top Layer And Track (94mm,122.5mm)(94.5mm,122.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad CP6-2(93.35mm,123.001mm) on Top Layer And Track (94mm,122.5mm)(94mm,123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad DM1-2(42.97mm,48mm) on Multi-Layer And Track (43.604mm,46.094mm)(43.604mm,49.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad DM2-2(54.093mm,48mm) on Multi-Layer And Track (54.727mm,46.094mm)(54.727mm,49.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad DM3-2(65.216mm,48mm) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad DM3-2(65.216mm,48mm) on Multi-Layer And Track (65.85mm,46.094mm)(65.85mm,49.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad DM4-1(73.799mm,48mm) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad DM4-2(76.339mm,48mm) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad DM4-2(76.339mm,48mm) on Multi-Layer And Track (76.973mm,46.094mm)(76.973mm,49.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad DM5-2(87.462mm,48mm) on Multi-Layer And Track (88.096mm,46.094mm)(88.096mm,49.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DM6-1(96.045mm,48mm) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad DM6-2(98.585mm,48mm) on Multi-Layer And Track (99.219mm,46.094mm)(99.219mm,49.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J02-1(102.015mm,37.5mm) on Multi-Layer And Text "RD22" (103.6mm,36.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J02-1(102.015mm,37.5mm) on Multi-Layer And Track (102.465mm,32.04mm)(102.465mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad J02-3(97.315mm,42.4mm) on Multi-Layer And Text "RD23" (95.1mm,40.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JI1-1(79.769mm,37.5mm) on Multi-Layer And Track (80.219mm,32.04mm)(80.219mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JI2-1(68.646mm,37.5mm) on Multi-Layer And Track (69.096mm,32.04mm)(69.096mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad JI3-1(57.523mm,37.5mm) on Multi-Layer And Track (56.8mm,38.7mm)(56.8mm,39.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JI3-1(57.523mm,37.5mm) on Multi-Layer And Track (57.973mm,32.04mm)(57.973mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JI4-1(46.4mm,37.5mm) on Multi-Layer And Track (46.85mm,32.04mm)(46.85mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JO1-1(90.892mm,37.5mm) on Multi-Layer And Track (91.342mm,32.04mm)(91.342mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad LP1-1(62.175mm,134.1mm) on Bottom Layer And Track (62.8mm,133.05mm)(62.8mm,135.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad LP1-2(60.425mm,134.1mm) on Bottom Layer And Track (59.8mm,133.05mm)(59.8mm,135.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad LP2-1(62.175mm,126.6mm) on Bottom Layer And Track (62.8mm,125.55mm)(62.8mm,127.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad LP2-2(60.425mm,126.6mm) on Bottom Layer And Track (59.8mm,125.55mm)(59.8mm,127.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad NT1-1(100.894mm,121.15mm) on Top Layer And Track (100.044mm,121.75mm)(101.744mm,121.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad NT1-2(100.894mm,119.85mm) on Top Layer And Track (100.044mm,119.25mm)(101.744mm,119.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad NT2-1(52.3mm,123.45mm) on Bottom Layer And Track (51.45mm,124.05mm)(53.15mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad NT2-2(52.3mm,122.15mm) on Bottom Layer And Track (51.45mm,121.55mm)(53.15mm,121.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD11-1(90.35mm,52.9mm) on Top Layer And Track (90.95mm,52.05mm)(90.95mm,53.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD11-2(89.05mm,52.9mm) on Top Layer And Track (88.45mm,52.05mm)(88.45mm,53.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD12-1(91.675mm,34.15mm) on Top Layer And Track (90.825mm,33.55mm)(92.525mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD12-1(91.675mm,34.15mm) on Top Layer And Track (91.342mm,32.04mm)(91.342mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD12-1(91.675mm,34.15mm) on Top Layer And Track (92.165mm,32.04mm)(92.165mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD12-2(91.675mm,35.45mm) on Top Layer And Track (90.825mm,36.05mm)(92.525mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD12-2(91.675mm,35.45mm) on Top Layer And Track (91.342mm,32.04mm)(91.342mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD12-2(91.675mm,35.45mm) on Top Layer And Track (92.165mm,32.04mm)(92.165mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD13-1(89.1mm,34.15mm) on Top Layer And Track (88.25mm,33.55mm)(89.95mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD13-2(89.1mm,35.45mm) on Top Layer And Track (88.25mm,36.05mm)(89.95mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad RD13-2(89.1mm,35.45mm) on Top Layer And Track (88mm,39.4mm)(88.55mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD21-1(101.35mm,53.255mm) on Top Layer And Track (101.95mm,52.405mm)(101.95mm,54.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD21-2(100.05mm,53.255mm) on Top Layer And Track (99.45mm,52.405mm)(99.45mm,54.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD22-1(102.974mm,34.075mm) on Top Layer And Track (102.124mm,33.475mm)(103.824mm,33.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD22-1(102.974mm,34.075mm) on Top Layer And Track (102.465mm,32.04mm)(102.465mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD22-2(102.974mm,35.375mm) on Top Layer And Track (102.124mm,35.975mm)(103.824mm,35.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD22-2(102.974mm,35.375mm) on Top Layer And Track (102.465mm,32.04mm)(102.465mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD23-1(100.1mm,34.05mm) on Top Layer And Track (99.25mm,33.45mm)(100.95mm,33.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD23-2(100.1mm,35.35mm) on Top Layer And Track (99.25mm,35.95mm)(100.95mm,35.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad RD23-2(100.1mm,35.35mm) on Top Layer And Track (99mm,39.6mm)(99.55mm,35.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD31-1(79.15mm,52.877mm) on Top Layer And Track (79.75mm,52.027mm)(79.75mm,53.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD31-2(77.85mm,52.877mm) on Top Layer And Track (77.25mm,52.027mm)(77.25mm,53.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD32-1(80.4mm,34.15mm) on Top Layer And Track (79.55mm,33.55mm)(81.25mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD32-1(80.4mm,34.15mm) on Top Layer And Track (80.219mm,32.04mm)(80.219mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad RD32-1(80.4mm,34.15mm) on Top Layer And Track (81.042mm,32.04mm)(81.042mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD32-2(80.4mm,35.45mm) on Top Layer And Track (79.55mm,36.05mm)(81.25mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD32-2(80.4mm,35.45mm) on Top Layer And Track (80.219mm,32.04mm)(80.219mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad RD32-2(80.4mm,35.45mm) on Top Layer And Track (81.042mm,32.04mm)(81.042mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD33-1(77.9mm,34.15mm) on Top Layer And Track (77.05mm,33.55mm)(78.75mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad RD33-2(77.9mm,35.45mm) on Top Layer And Track (76.95mm,38.5mm)(77.4mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD33-2(77.9mm,35.45mm) on Top Layer And Track (77.05mm,36.05mm)(78.75mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD41-1(67.95mm,52.476mm) on Top Layer And Track (68.55mm,51.626mm)(68.55mm,53.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD41-2(66.65mm,52.476mm) on Top Layer And Track (66.05mm,51.626mm)(66.05mm,53.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD42-1(69.4mm,34.05mm) on Top Layer And Track (68.55mm,33.45mm)(70.25mm,33.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD42-1(69.4mm,34.05mm) on Top Layer And Track (69.096mm,32.04mm)(69.096mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD42-1(69.4mm,34.05mm) on Top Layer And Track (69.919mm,32.04mm)(69.919mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD42-2(69.4mm,35.35mm) on Top Layer And Track (68.55mm,35.95mm)(70.25mm,35.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD42-2(69.4mm,35.35mm) on Top Layer And Track (69.096mm,32.04mm)(69.096mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD42-2(69.4mm,35.35mm) on Top Layer And Track (69.919mm,32.04mm)(69.919mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD43-1(66.9mm,34.05mm) on Top Layer And Track (66.05mm,33.45mm)(67.75mm,33.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad RD43-2(66.9mm,35.35mm) on Top Layer And Track (65.8mm,38.9mm)(66.35mm,35.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD43-2(66.9mm,35.35mm) on Top Layer And Track (66.05mm,35.95mm)(67.75mm,35.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD51-1(56.95mm,52.07mm) on Top Layer And Track (57.55mm,51.22mm)(57.55mm,52.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD51-2(55.65mm,52.07mm) on Top Layer And Track (55.05mm,51.22mm)(55.05mm,52.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD52-1(58.5mm,34.15mm) on Top Layer And Track (57.65mm,33.55mm)(59.35mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD52-1(58.5mm,34.15mm) on Top Layer And Track (57.973mm,32.04mm)(57.973mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD52-1(58.5mm,34.15mm) on Top Layer And Track (58.796mm,32.04mm)(58.796mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD52-2(58.5mm,35.45mm) on Top Layer And Track (57.65mm,36.05mm)(59.35mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD52-2(58.5mm,35.45mm) on Top Layer And Track (57.973mm,32.04mm)(57.973mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD52-2(58.5mm,35.45mm) on Top Layer And Track (58.796mm,32.04mm)(58.796mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD53-1(55.8mm,34.15mm) on Top Layer And Track (54.95mm,33.55mm)(56.65mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD53-2(55.8mm,35.45mm) on Top Layer And Track (54.95mm,36.05mm)(56.65mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad RD53-2(55.8mm,35.45mm) on Top Layer And Track (54.9mm,39mm)(55.25mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD61-1(46mm,52.1mm) on Top Layer And Track (46.6mm,51.25mm)(46.6mm,52.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD61-2(44.7mm,52.1mm) on Top Layer And Track (44.1mm,51.25mm)(44.1mm,52.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD62-1(47.3mm,34.15mm) on Top Layer And Track (46.45mm,33.55mm)(48.15mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD62-1(47.3mm,34.15mm) on Top Layer And Track (46.85mm,32.04mm)(46.85mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD62-1(47.3mm,34.15mm) on Top Layer And Track (47.673mm,32.04mm)(47.673mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD62-2(47.3mm,35.45mm) on Top Layer And Track (46.45mm,36.05mm)(48.15mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD62-2(47.3mm,35.45mm) on Top Layer And Track (46.85mm,32.04mm)(46.85mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RD62-2(47.3mm,35.45mm) on Top Layer And Track (47.673mm,32.04mm)(47.673mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD63-1(44.6mm,34.15mm) on Top Layer And Track (43.75mm,33.55mm)(45.45mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad RD63-2(44.6mm,35.45mm) on Top Layer And Track (43.441mm,39mm)(44.05mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD63-2(44.6mm,35.45mm) on Top Layer And Track (43.75mm,36.05mm)(45.45mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad RDAC1:4-1(95.9mm,99.925mm) on Top Layer And Track (95.5mm,100mm)(95.5mm,101.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad RDAC1:4-4(98.3mm,99.925mm) on Top Layer And Track (98.7mm,100mm)(98.7mm,101.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad RDAC1:4-5(98.3mm,101.675mm) on Top Layer And Track (98.7mm,100mm)(98.7mm,101.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad RDAC1:4-8(95.9mm,101.675mm) on Top Layer And Track (95.5mm,100mm)(95.5mm,101.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad RDAC1:4-8(95.9mm,101.675mm) on Top Layer And Track (95.5mm,101.6mm)(95.5mm,102.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad RDAC1:4-8(95.9mm,101.675mm) on Top Layer And Track (95.5mm,102.2mm)(96.4mm,103.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad reset-1(37mm,118.8mm) on Bottom Layer And Track (36.85mm,117.3mm)(36.85mm,120.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad reset-2(41.7mm,118.8mm) on Bottom Layer And Track (41.85mm,117.3mm)(41.85mm,120.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS11-1(77.8mm,54.95mm) on Top Layer And Track (76.95mm,54.35mm)(78.65mm,54.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS11-2(77.8mm,56.25mm) on Top Layer And Track (76.95mm,56.85mm)(78.65mm,56.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS12-1(65.55mm,76.6mm) on Top Layer And Track (64.95mm,75.75mm)(64.95mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS12-2(66.85mm,76.6mm) on Top Layer And Track (67.45mm,75.75mm)(67.45mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS13-1(68.6mm,79.75mm) on Top Layer And Track (67.75mm,79.15mm)(69.45mm,79.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS13-2(68.6mm,81.05mm) on Top Layer And Track (67.75mm,81.65mm)(69.45mm,81.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS14-1(68.589mm,82.85mm) on Top Layer And Track (67.739mm,82.25mm)(69.439mm,82.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS14-2(68.589mm,84.15mm) on Top Layer And Track (67.739mm,84.75mm)(69.439mm,84.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS21-1(55.65mm,54.85mm) on Top Layer And Track (54.8mm,54.25mm)(56.5mm,54.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS21-2(55.65mm,56.15mm) on Top Layer And Track (54.8mm,56.75mm)(56.5mm,56.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS22-1(63.455mm,60.2mm) on Top Layer And Track (64.055mm,59.35mm)(64.055mm,61.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS22-2(62.155mm,60.2mm) on Top Layer And Track (61.555mm,59.35mm)(61.555mm,61.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS23-1(60.2mm,63.4mm) on Top Layer And Track (59.35mm,62.8mm)(61.05mm,62.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS23-2(60.2mm,64.7mm) on Top Layer And Track (59.35mm,65.3mm)(61.05mm,65.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS24-1(60.3mm,66.45mm) on Top Layer And Track (59.45mm,65.85mm)(61.15mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS24-2(60.3mm,67.75mm) on Top Layer And Track (59.45mm,68.35mm)(61.15mm,68.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS31-1(66.721mm,54.85mm) on Top Layer And Track (65.871mm,54.25mm)(67.571mm,54.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS31-2(66.721mm,56.15mm) on Top Layer And Track (65.871mm,56.75mm)(67.571mm,56.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS32-1(68.55mm,60.1mm) on Top Layer And Track (67.95mm,59.25mm)(67.95mm,60.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS32-2(69.85mm,60.1mm) on Top Layer And Track (70.45mm,59.25mm)(70.45mm,60.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS33-1(71.775mm,63.45mm) on Top Layer And Track (70.925mm,62.85mm)(72.625mm,62.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS33-2(71.775mm,64.75mm) on Top Layer And Track (70.925mm,65.35mm)(72.625mm,65.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS34-1(71.775mm,66.45mm) on Top Layer And Track (70.925mm,65.85mm)(72.625mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS34-2(71.775mm,67.75mm) on Top Layer And Track (70.925mm,68.35mm)(72.625mm,68.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.01mm < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (43mm,60.45mm)(45.4mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.01mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (43mm,60.45mm)(46.1mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (44.9mm,59.05mm)(45.7mm,59.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (45.7mm,58.7mm)(45.7mm,59.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (46.1mm,57.35mm)(46.1mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (46.1mm,58.65mm)(46.1mm,59.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (46.1mm,60.8mm)(47mm,60.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (47mm,59.9mm)(47mm,60.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad RIS35-2(43mm,58.9mm) on Bottom Layer And Track (42.2mm,57mm)(42.2mm,57.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad RIS35-2(43mm,58.9mm) on Bottom Layer And Track (42.2mm,59.9mm)(42.2mm,60.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-2(43mm,58.9mm) on Bottom Layer And Track (43.4mm,58.7mm)(44.15mm,58.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-2(43mm,58.9mm) on Bottom Layer And Track (43.4mm,59.05mm)(44.15mm,59.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-2(43mm,58.9mm) on Bottom Layer And Track (43mm,57.35mm)(43mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (43mm,57.35mm)(45.4mm,57.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (43mm,57.35mm)(46.1mm,57.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (44.9mm,58.7mm)(45.7mm,58.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (45.7mm,58.7mm)(45.7mm,59.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (46.1mm,57.35mm)(46.1mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (46.1mm,57mm)(47mm,57mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (46.1mm,58.65mm)(46.1mm,59.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (47mm,57mm)(47mm,57.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS36-1(63.732mm,56.2mm) on Top Layer And Track (63.132mm,55.35mm)(63.132mm,57.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS36-2(65.032mm,56.2mm) on Top Layer And Track (65.632mm,55.35mm)(65.632mm,57.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS41-1(44.5mm,55.35mm) on Top Layer And Track (43.65mm,54.75mm)(45.35mm,54.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS41-2(44.5mm,56.65mm) on Top Layer And Track (43.65mm,57.25mm)(45.35mm,57.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS42-1(44.5mm,59.65mm) on Top Layer And Track (43.65mm,60.25mm)(45.35mm,60.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad RIS42-1(44.5mm,59.65mm) on Top Layer And Track (45.1mm,60.3mm)(45.3mm,65.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS42-2(44.5mm,58.35mm) on Top Layer And Track (43.65mm,57.75mm)(45.35mm,57.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS43-1(46.529mm,58.35mm) on Top Layer And Track (45.679mm,57.75mm)(47.379mm,57.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS43-2(46.529mm,59.65mm) on Top Layer And Track (45.679mm,60.25mm)(47.379mm,60.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM10-1(75.15mm,52.9mm) on Top Layer And Track (75.75mm,52.05mm)(75.75mm,53.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM10-2(73.85mm,52.9mm) on Top Layer And Track (73.25mm,52.05mm)(73.25mm,53.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM1-1(43.5mm,114.75mm) on Bottom Layer And Track (42.65mm,114.15mm)(44.35mm,114.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM11-1(86.25mm,52.9mm) on Top Layer And Track (86.85mm,52.05mm)(86.85mm,53.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM11-2(84.95mm,52.9mm) on Top Layer And Track (84.35mm,52.05mm)(84.35mm,53.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM1-2(43.5mm,116.05mm) on Bottom Layer And Track (42.65mm,116.65mm)(44.35mm,116.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM12-1(97.35mm,53.3mm) on Top Layer And Track (97.95mm,52.45mm)(97.95mm,54.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM12-2(96.05mm,53.3mm) on Top Layer And Track (95.45mm,52.45mm)(95.45mm,54.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM13-1(46.75mm,118.8mm) on Top Layer And Track (47.35mm,117.95mm)(47.35mm,119.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM13-2(45.45mm,118.8mm) on Top Layer And Track (44.85mm,117.95mm)(44.85mm,119.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM14-1(53.794mm,120.1mm) on Top Layer And Track (54.394mm,119.25mm)(54.394mm,120.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM14-2(52.494mm,120.1mm) on Top Layer And Track (51.894mm,119.25mm)(51.894mm,120.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM2-1(43.546mm,114.214mm) on Top Layer And Track (42.696mm,114.814mm)(44.396mm,114.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM2-2(43.546mm,112.914mm) on Top Layer And Track (42.696mm,112.314mm)(44.396mm,112.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM3-1(50.3mm,64.8mm) on Multi-Layer And Track (48.05mm,65.8mm)(57.55mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM3-2(55.3mm,64.8mm) on Multi-Layer And Track (48.05mm,65.8mm)(57.55mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad RM3-2(55.3mm,64.8mm) on Multi-Layer And Track (55.05mm,63.4mm)(58mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM3-3(52.8mm,64.8mm) on Multi-Layer And Track (48.05mm,65.8mm)(57.55mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad RM3-4(47.2mm,72.3mm) on Multi-Layer And Track (48.05mm,65.8mm)(48.05mm,77.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad RM3-4(58.5mm,72.3mm) on Multi-Layer And Text "UIS1" (61.2mm,70.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM3-4(58.5mm,72.3mm) on Multi-Layer And Track (57.55mm,65.8mm)(57.55mm,72.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM3-4(58.5mm,72.3mm) on Multi-Layer And Track (57.55mm,72.3mm)(57.55mm,77.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM4-1(83.7mm,64.8mm) on Multi-Layer And Track (81.45mm,65.8mm)(90.95mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM4-2(88.7mm,64.8mm) on Multi-Layer And Track (81.45mm,65.8mm)(90.95mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM4-3(86.2mm,64.8mm) on Multi-Layer And Track (81.45mm,65.8mm)(90.95mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad RM4-4(80.6mm,72.3mm) on Multi-Layer And Track (81.45mm,65.8mm)(81.45mm,77.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad RM4-4(91.9mm,72.3mm) on Multi-Layer And Track (89.066mm,70.617mm)(93.807mm,70.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM4-4(91.9mm,72.3mm) on Multi-Layer And Track (90.95mm,65.8mm)(90.95mm,72.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM4-4(91.9mm,72.3mm) on Multi-Layer And Track (90.95mm,72.3mm)(90.95mm,77.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM5-1(50.3mm,91.9mm) on Multi-Layer And Track (48.05mm,92.9mm)(57.55mm,92.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM5-2(55.3mm,91.9mm) on Multi-Layer And Track (48.05mm,92.9mm)(57.55mm,92.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM5-3(52.8mm,91.9mm) on Multi-Layer And Track (48.05mm,92.9mm)(57.55mm,92.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad RM5-4(47.2mm,99.4mm) on Multi-Layer And Text "UADC2" (45.5mm,93.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad RM5-4(47.2mm,99.4mm) on Multi-Layer And Track (48.05mm,92.9mm)(48.05mm,104.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM5-4(58.5mm,99.4mm) on Multi-Layer And Track (57.55mm,92.9mm)(57.55mm,99.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM5-4(58.5mm,99.4mm) on Multi-Layer And Track (57.55mm,99.4mm)(57.55mm,104.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM6-1(83.7mm,92mm) on Multi-Layer And Track (81.45mm,93mm)(90.95mm,93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM6-2(88.7mm,92mm) on Multi-Layer And Track (81.45mm,93mm)(90.95mm,93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM6-3(86.2mm,92mm) on Multi-Layer And Track (81.45mm,93mm)(90.95mm,93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad RM6-4(80.6mm,99.5mm) on Multi-Layer And Track (81.45mm,93mm)(81.45mm,104.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad RM6-4(91.9mm,99.5mm) on Multi-Layer And Text "COS11" (92.6mm,93.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM6-4(91.9mm,99.5mm) on Multi-Layer And Track (90.95mm,93mm)(90.95mm,99.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM6-4(91.9mm,99.5mm) on Multi-Layer And Track (90.95mm,99.5mm)(90.95mm,104.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM7-1(41.75mm,52.1mm) on Top Layer And Track (42.35mm,51.25mm)(42.35mm,52.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM7-2(40.45mm,52.1mm) on Top Layer And Track (39.85mm,51.25mm)(39.85mm,52.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM8-1(52.85mm,52.1mm) on Top Layer And Track (53.45mm,51.25mm)(53.45mm,52.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM8-2(51.55mm,52.1mm) on Top Layer And Track (50.95mm,51.25mm)(50.95mm,52.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM9-1(63.95mm,52.5mm) on Top Layer And Track (64.55mm,51.65mm)(64.55mm,53.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM9-2(62.65mm,52.5mm) on Top Layer And Track (62.05mm,51.65mm)(62.05mm,53.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS11-1(90.1mm,89.8mm) on Top Layer And Track (89.25mm,90.4mm)(90.95mm,90.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS11-2(90.1mm,88.5mm) on Top Layer And Track (89.25mm,87.9mm)(90.95mm,87.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS12-1(90.1mm,86.8mm) on Top Layer And Track (89.25mm,87.4mm)(90.95mm,87.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS12-2(90.1mm,85.5mm) on Top Layer And Track (89.25mm,84.9mm)(90.95mm,84.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS13-1(92.3mm,86.8mm) on Top Layer And Track (91.45mm,87.4mm)(93.15mm,87.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS13-2(92.3mm,85.5mm) on Top Layer And Track (91.45mm,84.9mm)(93.15mm,84.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS14-1(79.379mm,80.619mm) on Top Layer And Track (78.529mm,81.219mm)(80.229mm,81.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS14-2(79.379mm,79.319mm) on Top Layer And Track (78.529mm,78.719mm)(80.229mm,78.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (75.6mm,74.4mm)(75.6mm,75.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (75.6mm,74.4mm)(76.5mm,74.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (76.5mm,74.75mm)(76.5mm,77.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (76.5mm,74.75mm)(79.6mm,74.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (76.5mm,76mm)(76.5mm,76.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (76.9mm,76.15mm)(76.9mm,76.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (76.9mm,76.15mm)(77.7mm,76.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (77.2mm,74.75mm)(79.6mm,74.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer And Track (78.45mm,76.15mm)(79.2mm,76.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer And Track (78.45mm,76.5mm)(79.2mm,76.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer And Track (79.6mm,74.75mm)(79.6mm,77.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer And Track (80.4mm,74.4mm)(80.4mm,75.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer And Track (80.4mm,77.3mm)(80.4mm,78.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (75.6mm,77.3mm)(75.6mm,78.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (75.6mm,78.2mm)(76.5mm,78.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (76.5mm,74.75mm)(76.5mm,77.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (76.5mm,76mm)(76.5mm,76.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (76.5mm,77.85mm)(79.6mm,77.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (76.9mm,76.15mm)(76.9mm,76.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (76.9mm,76.5mm)(77.7mm,76.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (77.2mm,77.85mm)(79.6mm,77.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS16-1(73.984mm,82.124mm) on Top Layer And Track (73.134mm,82.724mm)(74.834mm,82.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS16-2(73.984mm,80.824mm) on Top Layer And Track (73.134mm,80.224mm)(74.834mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS17-1(76.351mm,80.624mm) on Top Layer And Track (75.501mm,81.224mm)(77.201mm,81.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS17-2(76.351mm,79.324mm) on Top Layer And Track (75.501mm,78.724mm)(77.201mm,78.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS21-1(95.923mm,77.25mm) on Top Layer And Track (95.073mm,77.85mm)(96.773mm,77.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS21-2(95.923mm,75.95mm) on Top Layer And Track (95.073mm,75.35mm)(96.773mm,75.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS22-1(95.942mm,74mm) on Top Layer And Track (95.342mm,73.15mm)(95.342mm,74.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS22-2(97.242mm,74mm) on Top Layer And Track (97.842mm,73.15mm)(97.842mm,74.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad ROS22-2(97.242mm,74mm) on Top Layer And Track (97.842mm,74.35mm)(97.842mm,74.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS23-1(97.573mm,76.2mm) on Top Layer And Track (96.973mm,75.35mm)(96.973mm,77.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS23-2(98.873mm,76.2mm) on Top Layer And Text "COS22" (99.4mm,75.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS23-2(98.873mm,76.2mm) on Top Layer And Track (99.473mm,75.35mm)(99.473mm,77.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS24-1(100.519mm,63.5mm) on Top Layer And Track (99.919mm,62.65mm)(99.919mm,64.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS24-2(101.819mm,63.5mm) on Top Layer And Track (102.419mm,62.65mm)(102.419mm,64.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (100mm,58.65mm)(102.4mm,58.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (98.4mm,58.3mm)(98.4mm,59.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (98.4mm,58.3mm)(99.3mm,58.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (99.3mm,58.65mm)(102.4mm,58.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (99.3mm,58.65mm)(99.3mm,61.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (99.3mm,59.9mm)(99.3mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (99.7mm,60.05mm)(100.5mm,60.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (99.7mm,60.05mm)(99.7mm,60.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-2(102.4mm,60.2mm) on Bottom Layer And Track (101.25mm,60.05mm)(102mm,60.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad ROS25-2(102.4mm,60.2mm) on Bottom Layer And Track (101.25mm,60.4mm)(102mm,60.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-2(102.4mm,60.2mm) on Bottom Layer And Track (102.4mm,58.65mm)(102.4mm,61.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad ROS25-2(102.4mm,60.2mm) on Bottom Layer And Track (103.2mm,58.3mm)(103.2mm,59.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad ROS25-2(102.4mm,60.2mm) on Bottom Layer And Track (103.2mm,61.2mm)(103.2mm,62.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (100mm,61.75mm)(102.4mm,61.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (98.4mm,61.2mm)(98.4mm,62.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (98.4mm,62.1mm)(99.3mm,62.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (99.3mm,58.65mm)(99.3mm,61.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (99.3mm,59.9mm)(99.3mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (99.3mm,61.75mm)(102.4mm,61.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (99.7mm,60.05mm)(99.7mm,60.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (99.7mm,60.4mm)(100.5mm,60.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS26-1(94.186mm,59.15mm) on Top Layer And Track (93.336mm,59.75mm)(95.036mm,59.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS26-2(94.186mm,57.85mm) on Top Layer And Track (93.336mm,57.25mm)(95.036mm,57.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS27-1(96.486mm,57.65mm) on Top Layer And Track (95.636mm,58.25mm)(97.336mm,58.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS27-2(96.486mm,56.35mm) on Top Layer And Track (95.636mm,55.75mm)(97.336mm,55.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SM2-21(81mm,115.5mm) on Multi-Layer And Track (80.3mm,109.44mm)(80.3mm,121.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad SM2-21(91.4mm,115.5mm) on Multi-Layer And Track (92.1mm,109.44mm)(92.1mm,121.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad SM2-4(83.7mm,122.5mm) on Multi-Layer And Track (80.3mm,121.56mm)(92.1mm,121.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad SM2-5(88.7mm,122.5mm) on Multi-Layer And Text "SM2" (84.3mm,123.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad SM2-5(88.7mm,122.5mm) on Multi-Layer And Track (80.3mm,121.56mm)(92.1mm,121.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad TPADC1-1(48.668mm,96.8mm) on Multi-Layer And Track (48.05mm,92.9mm)(48.05mm,104.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TPDAC5-1(94.7mm,88.24mm) on Multi-Layer And Text "ROS13" (94.441mm,87.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad TPDAC5-1(94.7mm,88.24mm) on Multi-Layer And Track (93.6mm,87.6mm)(94.7mm,87.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad TPDAC5-1(94.7mm,88.24mm) on Multi-Layer And Track (94.7mm,87.6mm)(94.7mm,89.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TPDAC6-1(102.857mm,85.6mm) on Multi-Layer And Text "CDAC2" (99mm,84.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TPIS11-1(71.9mm,43.572mm) on Multi-Layer And Track (69.919mm,43.46mm)(80.219mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad TPIS12-1(70.567mm,77.39mm) on Multi-Layer And Text "RIS12" (68mm,75.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TPIS12-1(70.567mm,77.39mm) on Multi-Layer And Text "RIS13" (71.1mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TPIS12-1(70.567mm,77.39mm) on Multi-Layer And Track (69.75mm,77.212mm)(71.6mm,77.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad TPIS21-1(50.1mm,43.9mm) on Multi-Layer And Text "JI3" (48.184mm,44.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad TPIS21-1(50.1mm,43.9mm) on Multi-Layer And Track (47.673mm,43.46mm)(57.973mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TPIS22-1(60mm,61mm) on Multi-Layer And Text "RIS22" (60.4mm,57.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad TPIS23-1(56.826mm,66.8mm) on Multi-Layer And Track (57.55mm,65.8mm)(57.55mm,72.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TPIS31-1(59.882mm,43.6mm) on Multi-Layer And Track (58.796mm,43.46mm)(69.096mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TPIS33-1(72mm,69.55mm) on Multi-Layer And Text "RIS34" (72.2mm,68.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad TPOS11-1(91.467mm,89.414mm) on Multi-Layer And Text "ROS12" (92.6mm,87.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad TPOS11-1(91.467mm,89.414mm) on Multi-Layer And Track (90.95mm,89.65mm)(90.95mm,90.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TPOS14-1(82.31mm,43.7mm) on Multi-Layer And Track (81.042mm,43.46mm)(91.342mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad TPOS21-1(101.4mm,77.736mm) on Multi-Layer And Text "ROS23" (96.9mm,78.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad TPOS22-1(102.179mm,72.9mm) on Multi-Layer And Text "UOS2" (99.3mm,73.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TPOS22-1(102.179mm,72.9mm) on Multi-Layer And Track (98.641mm,72.7mm)(103.3mm,72.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TPOS23-1(103mm,56.4mm) on Multi-Layer And Text "ROS27" (98mm,55.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad TPOS23-1(103mm,56.4mm) on Multi-Layer And Track (103mm,56.6mm)(103.019mm,55.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad TPOS24-1(93.691mm,43.933mm) on Multi-Layer And Text "J02" (92.659mm,44.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad TPOS24-1(93.691mm,43.933mm) on Multi-Layer And Track (92.165mm,43.46mm)(102.465mm,43.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad UADC1-1(38.844mm,83.487mm) on Top Layer And Track (37.5mm,81.1mm)(38.191mm,82.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad UADC1-1(38.844mm,83.487mm) on Top Layer And Track (38.191mm,82.2mm)(38.191mm,82.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad UADC1-1(38.844mm,83.487mm) on Top Layer And Track (38.191mm,82.2mm)(38.191mm,82.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UADC1-1(38.844mm,83.487mm) on Top Layer And Track (38.191mm,82.2mm)(38.8mm,82.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad UADC2-1(40.725mm,96.35mm) on Top Layer And Track (40.9mm,96.95mm)(42.7mm,96.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad UADC2-1(40.725mm,96.35mm) on Top Layer And Track (40.9mm,96.9mm)(40.9mm,96.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad UADC2-2(40.733mm,94.435mm) on Top Layer And Track (40.9mm,93.85mm)(40.9mm,93.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad UADC2-2(40.733mm,94.435mm) on Top Layer And Track (40.9mm,93.85mm)(42.7mm,93.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad UDAC1-1(100.635mm,97.467mm) on Top Layer And Track (100.889mm,95.105mm)(100.889mm,96.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad UDAC1-16(100.635mm,92.133mm) on Top Layer And Text "CDAC3" (102mm,87.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad UDAC1-16(100.635mm,92.133mm) on Top Layer And Track (100.889mm,93.251mm)(100.889mm,94.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad UDAC1-8(96.165mm,97.467mm) on Top Layer And Track (95.911mm,93.251mm)(95.911mm,96.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad UDAC1-9(96.165mm,92.133mm) on Top Layer And Track (95.911mm,93.251mm)(95.911mm,96.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS1-14(62.239mm,69.013mm) on Top Layer And Track (61.7mm,71mm)(61.8mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad UIS2-14(59.195mm,85.413mm) on Top Layer And Track (57.75mm,86.5mm)(58.5mm,84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad UOS1-1(85.75mm,84.095mm) on Top Layer And Track (84.3mm,83.3mm)(84.3mm,83.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad UOS1-1(85.75mm,84.095mm) on Top Layer And Track (84.3mm,83.5mm)(89.3mm,83.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UOS2-1(98.626mm,69.76mm) on Top Layer And Text "COS23" (99.2mm,70.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UOS2-1(98.626mm,69.76mm) on Top Layer And Track (98.386mm,67.8mm)(98.641mm,72.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad UOS2-4(94.816mm,69.76mm) on Top Layer And Text "ROS22" (89.4mm,69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad UOS2-4(94.816mm,69.76mm) on Top Layer And Track (93.807mm,70.617mm)(95.285mm,73.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UOS2-8(98.626mm,63.86mm) on Top Layer And Text "COS24" (99.7mm,58.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Track (36.623mm,113.603mm)(38.574mm,110.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Track (38.087mm,111.513mm)(39.393mm,111.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Track (38.232mm,111.305mm)(39.031mm,111.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Track (38.378mm,111.097mm)(38.873mm,111.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Track (38.574mm,110.818mm)(42.014mm,113.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad XM1-2(40.679mm,113.391mm) on Top Layer And Track (38.574mm,110.818mm)(42.014mm,113.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad XM1-2(40.679mm,113.391mm) on Top Layer And Track (40.064mm,116.012mm)(42.014mm,113.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad XM1-3(39.761mm,114.701mm) on Top Layer And Track (36.623mm,113.603mm)(40.064mm,116.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad XM1-3(39.761mm,114.701mm) on Top Layer And Track (40.064mm,116.012mm)(42.014mm,113.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad XM1-4(37.959mm,113.439mm) on Top Layer And Track (36.623mm,113.603mm)(38.574mm,110.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad XM1-4(37.959mm,113.439mm) on Top Layer And Track (36.623mm,113.603mm)(40.064mm,116.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
Rule Violations :556

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (101.4mm,77.736mm) on Top Overlay And Text "ROS23" (96.9mm,78.374mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (101.6mm,81.5mm) on Top Overlay And Text "ROS23" (96.9mm,78.374mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Arc (102.179mm,72.9mm) on Top Overlay And Text "COS23" (99.2mm,70.75mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (102.179mm,72.9mm) on Top Overlay And Text "UOS2" (99.3mm,73.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (102.857mm,85.6mm) on Top Overlay And Text "CDAC2" (99mm,84.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (103mm,56.4mm) on Top Overlay And Text "ROS27" (98mm,55.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (50.1mm,43.9mm) on Top Overlay And Text "JI3" (48.184mm,44.628mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (58mm,57.4mm) on Top Overlay And Text "RIS36" (58.2mm,55.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Arc (59.882mm,43.6mm) on Top Overlay And Text "JI2" (59.309mm,44.628mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (60mm,61mm) on Top Overlay And Text "RIS22" (60.4mm,57.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Arc (65.808mm,133.1mm) on Top Overlay And Text "CP1" (63.6mm,131mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (65.8mm,128.5mm) on Top Overlay And Text "CP1" (63.6mm,131mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (70.567mm,77.39mm) on Top Overlay And Text "RIS12" (68mm,75.8mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (70.567mm,77.39mm) on Top Overlay And Text "RIS13" (71.1mm,77.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.063mm < 0.254mm) Between Arc (71.9mm,43.572mm) on Top Overlay And Text "JI1" (70.409mm,44.628mm) on Top Overlay Silk Text to Silk Clearance [0.063mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Arc (72mm,69.55mm) on Top Overlay And Text "CIS31" (74.1mm,68.9mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (72mm,69.55mm) on Top Overlay And Text "RIS34" (72.2mm,68.8mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Arc (75.8mm,65.107mm) on Top Overlay And Text "RIS33" (73.25mm,63mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.003mm < 0.254mm) Between Arc (82.31mm,43.7mm) on Top Overlay And Text "JO1" (81.534mm,44.628mm) on Top Overlay Silk Text to Silk Clearance [0.003mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (82.915mm,80.715mm) on Top Overlay And Text "COS25" (84.4mm,82.2mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (85.15mm,83.245mm) on Top Overlay And Text "COS25" (84.4mm,82.2mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Arc (86.2mm,72.3mm) on Top Overlay And Text "COS21" (89.1mm,74.6mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.254mm) Between Arc (86.2mm,72.3mm) on Top Overlay And Text "ROS22" (89.4mm,69mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (91.467mm,89.414mm) on Top Overlay And Text "ROS12" (92.6mm,87.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (93.691mm,43.933mm) on Top Overlay And Text "J02" (92.659mm,44.628mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (94.7mm,88.24mm) on Top Overlay And Text "ROS13" (94.441mm,87.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Arc (96.15mm,82.25mm) on Top Overlay And Text "CDAC1" (93.7mm,84.75mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Arc (96.2mm,106.6mm) on Top Overlay And Text "CDAC5" (96.4mm,107.7mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (96.6mm,104.999mm) on Top Overlay And Text "RDAC1:4" (97.3mm,103.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (98.165mm,88.113mm) on Top Overlay And Text "CDAC1" (93.7mm,84.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.063mm < 0.254mm) Between Arc (98.165mm,88.113mm) on Top Overlay And Text "CDAC2" (99mm,84.75mm) on Top Overlay Silk Text to Silk Clearance [0.063mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "1" (76.249mm,115.492mm) on Bottom Overlay And Track (75.487mm,114.73mm)(75.487mm,119.81mm) on Bottom Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "10" (62.533mm,118.032mm) on Bottom Overlay And Track (62.787mm,114.73mm)(62.787mm,119.81mm) on Bottom Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "2" (76.757mm,118.032mm) on Bottom Overlay And Track (75.487mm,114.73mm)(75.487mm,119.81mm) on Bottom Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "9" (62.533mm,115.492mm) on Bottom Overlay And Track (62.787mm,114.73mm)(62.787mm,119.81mm) on Bottom Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "CADC1" (37.4mm,86.2mm) on Top Overlay And Track (36.1mm,85.9mm)(37.8mm,85.9mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "CADC1" (37.4mm,86.2mm) on Top Overlay And Track (37.8mm,85.9mm)(37.8mm,90.9mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "CADC2" (37.8mm,95mm) on Top Overlay And Track (36.691mm,100mm)(38.191mm,100mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "CADC2" (37.8mm,95mm) on Top Overlay And Track (36.8mm,94.4mm)(38.2mm,94.8mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "CADC2" (37.8mm,95mm) on Top Overlay And Track (38.191mm,100mm)(38.2mm,94.8mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "CADC3" (40.2mm,99.3mm) on Top Overlay And Track (42.8mm,98.8mm)(43.1mm,99mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "CADC3" (40.2mm,99.3mm) on Top Overlay And Track (43.1mm,99mm)(45.3mm,99mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "CADC3" (40.2mm,99.3mm) on Top Overlay And Track (45.264mm,100.5mm)(45.3mm,99mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "CADC4" (50.2mm,89.7mm) on Top Overlay And Track (49.7mm,90.1mm)(51.629mm,90.1mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "CADC4" (50.2mm,89.7mm) on Top Overlay And Track (51.629mm,88.6mm)(51.629mm,90.1mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "CD11" (89.6mm,39.6mm) on Top Overlay And Track (88.8mm,43.1mm)(90.2mm,43.1mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "CD21" (100.5mm,39.4mm) on Top Overlay And Track (99.6mm,43.1mm)(101.1mm,43.1mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "CD31" (78.4mm,39.6mm) on Top Overlay And Track (77.5mm,43.2mm)(79.05mm,43.2mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD41" (67.4mm,39.5mm) on Top Overlay And Track (66.5mm,43mm)(67.9mm,43mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "CD51" (56.3mm,39.6mm) on Top Overlay And Track (55.441mm,43.2mm)(57mm,43.2mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "CD61" (45.05mm,39.7mm) on Top Overlay And Track (36.55mm,43.46mm)(46.85mm,43.46mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "CD61" (45.05mm,39.7mm) on Top Overlay And Track (44.3mm,43.4mm)(45.7mm,43.4mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "CDAC1" (93.7mm,84.75mm) on Top Overlay And Track (93.441mm,84.55mm)(93.441mm,86mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "CDAC1" (93.7mm,84.75mm) on Top Overlay And Track (93.441mm,84.55mm)(94.336mm,83.6mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CDAC1" (93.7mm,84.75mm) on Top Overlay And Track (97.1mm,85mm)(97.7mm,85mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CDAC1" (93.7mm,84.75mm) on Top Overlay And Track (97.4mm,84.7mm)(97.4mm,85.3mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "CDAC2" (99mm,84.75mm) on Top Overlay And Track (100.2mm,84.5mm)(100.7mm,83.6mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "CDAC2" (99mm,84.75mm) on Top Overlay And Track (102.85mm,83.95mm)(102.85mm,84.55mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "CDAC2" (99mm,84.75mm) on Top Overlay And Track (98.7mm,84.5mm)(100.2mm,84.5mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "CDAC2" (99mm,84.75mm) on Top Overlay And Track (98.7mm,84.5mm)(98.7mm,85.5mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "CDAC3" (102mm,87.1mm) on Top Overlay And Track (100.8mm,86.8mm)(102.3mm,86.8mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "CDAC3" (102mm,87.1mm) on Top Overlay And Track (102.3mm,86.8mm)(102.3mm,92mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "CDAC4" (103.6mm,87.2mm) on Top Overlay And Track (102.3mm,86.8mm)(102.3mm,92mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "CDAC4" (103.6mm,87.2mm) on Top Overlay And Track (103.1mm,92.6mm)(103.85mm,92mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.062mm < 0.254mm) Between Text "CDAC4" (103.6mm,87.2mm) on Top Overlay And Track (103.85mm,92mm)(103.9mm,86.6mm) on Top Overlay Silk Text to Silk Clearance [0.062mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "CDAC5" (96.4mm,107.7mm) on Top Overlay And Track (95.3mm,112.7mm)(96.8mm,112.7mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "CDAC5" (96.4mm,107.7mm) on Top Overlay And Track (96.8mm,111.3mm)(96.8mm,112.7mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "CDAC5" (96.4mm,107.7mm) on Top Overlay And Track (96.8mm,111.3mm)(97.3mm,110.5mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "CIS11" (71.1mm,88mm) on Top Overlay And Track (70mm,92.3mm)(71.392mm,92.3mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "CIS11" (71.1mm,88mm) on Top Overlay And Track (71.392mm,92.3mm)(71.4mm,91mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "CIS11" (71.1mm,88mm) on Top Overlay And Track (71.4mm,91mm)(72.3mm,90.1mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "CIS21" (54.9mm,58.9mm) on Top Overlay And Text "RIS24" (56.4mm,58.9mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CIS21" (54.9mm,58.9mm) on Top Overlay And Track (53.8mm,58.8mm)(55.05mm,58.8mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CIS21" (54.9mm,58.9mm) on Top Overlay And Track (55.05mm,58.8mm)(55.05mm,63.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "CIS21" (54.9mm,58.9mm) on Top Overlay And Track (55.05mm,63.4mm)(58mm,65.8mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "CIS31" (74.1mm,68.9mm) on Top Overlay And Track (72.625mm,73.4mm)(74.4mm,73.4mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "CIS31" (74.1mm,68.9mm) on Top Overlay And Track (74.4mm,68.4mm)(74.5mm,68.9mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "CIS31" (74.1mm,68.9mm) on Top Overlay And Track (74.4mm,73.4mm)(74.5mm,68.9mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "CIS32" (67mm,57.25mm) on Top Overlay And Track (66.75mm,57mm)(71.8mm,57mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "CIS32" (67mm,57.25mm) on Top Overlay And Track (71.8mm,57mm)(71.8mm,58.2mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "CIS33" (65.9mm,73.8mm) on Top Overlay And Track (64.8mm,73mm)(65.8mm,73.6mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "CIS33" (65.9mm,73.8mm) on Top Overlay And Track (65.8mm,73.6mm)(70.7mm,73.6mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "CIS33" (65.9mm,73.8mm) on Top Overlay And Track (70.7mm,73.6mm)(70.7mm,74.9mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.254mm) Between Text "CIS34" (57.55mm,78.4mm) on Top Overlay And Track (57.9mm,77.212mm)(57.9mm,83.5mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "CIS35" (60.1mm,91.7mm) on Top Overlay And Track (64.9mm,91.1mm)(64.9mm,92.7mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "CM1" (41.1mm,110.9mm) on Bottom Overlay And Track (40.6mm,110.5mm)(42.2mm,110.5mm) on Bottom Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "CM2" (41mm,119.1mm) on Top Overlay And Track (39.6mm,118.6mm)(41.5mm,118.935mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "CM2" (41mm,119.1mm) on Top Overlay And Track (39.9mm,122.2mm)(41.5mm,122.2mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "CM3" (36.5mm,105.7mm) on Top Overlay And Track (35.3mm,105.3mm)(36.774mm,105.3mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.254mm) Between Text "CM3" (36.5mm,105.7mm) on Top Overlay And Track (36.774mm,105.3mm)(36.8mm,106.931mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Text "CM3" (36.5mm,105.7mm) on Top Overlay And Track (36.8mm,106.931mm)(38.119mm,108.3mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "CM4" (38.6mm,105mm) on Top Overlay And Text "CM5" (38.7mm,103.5mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Text "CM4" (38.6mm,105mm) on Top Overlay And Track (38.2mm,106.3mm)(38.232mm,105mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "CM4" (38.6mm,105mm) on Top Overlay And Track (38.2mm,106.3mm)(42.75mm,106.3mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "CM5" (38.7mm,103.5mm) on Top Overlay And Track (38.2mm,103.2mm)(41.9mm,103.2mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "COS11" (92.6mm,93.4mm) on Top Overlay And Track (91.4mm,93.1mm)(92.941mm,93.1mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "COS11" (92.6mm,93.4mm) on Top Overlay And Track (92.941mm,93.1mm)(92.941mm,94.4mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "COS12" (86.5mm,80.1mm) on Top Overlay And Track (86.8mm,79.8mm)(91.3mm,79.8mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "COS12" (86.5mm,80.1mm) on Top Overlay And Track (91.3mm,79.8mm)(91.3mm,81.3mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "COS13" (86mm,77.9mm) on Top Overlay And Track (85.15mm,79.3mm)(91.1mm,79.3mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "COS14" (76.8mm,84.6mm) on Top Overlay And Track (75.6mm,89.5mm)(77.305mm,89.5mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.254mm) Between Text "COS15" (91.1mm,60.2mm) on Top Overlay And Track (89.8mm,60mm)(91.4mm,60mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "COS15" (91.1mm,60.2mm) on Top Overlay And Track (91.4mm,60mm)(91.4mm,63.8mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "COS15" (91.1mm,60.2mm) on Top Overlay And Track (91.4mm,63.8mm)(91.5mm,64.1mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "COS15" (91.1mm,60.2mm) on Top Overlay And Track (91.5mm,64.1mm)(91.5mm,64.5mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.221mm < 0.254mm) Between Text "COS15" (91.1mm,60.2mm) on Top Overlay And Track (91.5mm,64.1mm)(92mm,64.1mm) on Top Overlay Silk Text to Silk Clearance [0.221mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "COS16" (76.5mm,92.1mm) on Top Overlay And Track (76mm,91.8mm)(80.941mm,91.8mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "COS16" (76.5mm,92.1mm) on Top Overlay And Track (80.941mm,91.8mm)(81.691mm,90.6mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "COS16" (76.5mm,92.1mm) on Top Overlay And Track (81.45mm,93mm)(81.45mm,104.3mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "COS16" (76.5mm,92.1mm) on Top Overlay And Track (81.45mm,93mm)(90.95mm,93mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "COS21" (89.1mm,74.6mm) on Top Overlay And Track (88.5mm,75.975mm)(91.55mm,75.975mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS21" (89.1mm,74.6mm) on Top Overlay And Track (90.95mm,72.3mm)(90.95mm,77.1mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "COS21" (89.1mm,74.6mm) on Top Overlay And Track (91.55mm,75.975mm)(92.4mm,76.275mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS22" (99.4mm,75.1mm) on Top Overlay And Track (98.723mm,75.35mm)(99.473mm,75.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "COS22" (99.4mm,75.1mm) on Top Overlay And Track (98.9mm,74.8mm)(103.8mm,74.8mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS22" (99.4mm,75.1mm) on Top Overlay And Track (99.473mm,75.35mm)(99.473mm,77.05mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "COS23" (99.2mm,70.75mm) on Top Overlay And Track (102.861mm,69.85mm)(102.861mm,70.45mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "COS24" (99.7mm,58.5mm) on Top Overlay And Track (98.386mm,58.3mm)(99.8mm,58.25mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "COS24" (99.7mm,58.5mm) on Top Overlay And Track (99.919mm,62.65mm)(100.669mm,62.65mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Text "COS24" (99.7mm,58.5mm) on Top Overlay And Track (99.919mm,62.65mm)(99.919mm,64.35mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "COS25" (84.4mm,82.2mm) on Top Overlay And Track (81.1mm,83.1mm)(84.3mm,83.3mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "COS25" (84.4mm,82.2mm) on Top Overlay And Track (84.3mm,83.3mm)(84.3mm,83.5mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "COS25" (84.4mm,82.2mm) on Top Overlay And Track (84.3mm,83.5mm)(89.3mm,83.5mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "COS25" (84.4mm,82.2mm) on Top Overlay And Track (89.3mm,82mm)(89.3mm,83.5mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "COS26" (88mm,70.3mm) on Bottom Overlay And Track (82.8mm,69.9mm)(86.8mm,70mm) on Bottom Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "COS26" (88mm,70.3mm) on Bottom Overlay And Track (86.8mm,70mm)(87.1mm,69.7mm) on Bottom Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "CP1" (63.6mm,131mm) on Top Overlay And Track (63.3mm,130.7mm)(63.3mm,132.2mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "CP2" (67.2mm,135.1mm) on Top Overlay And Track (66.8mm,134.8mm)(66.8mm,136.4mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.018mm < 0.254mm) Between Text "CP3" (75.6mm,123.8mm) on Top Overlay And Track (75mm,123.56mm)(78.9mm,123.6mm) on Top Overlay Silk Text to Silk Clearance [0.018mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "CP4" (75.6mm,122.1mm) on Top Overlay And Track (75mm,121.9mm)(78.9mm,121.9mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "CP5" (94.441mm,124.2mm) on Top Overlay And Track (93.9mm,124.2mm)(94.4mm,123.9mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "CP5" (94.441mm,124.2mm) on Top Overlay And Track (94.4mm,123.9mm)(97.415mm,123.9mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "CP5" (94.441mm,124.2mm) on Top Overlay And Track (97.4mm,125.6mm)(97.415mm,123.9mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.245mm < 0.254mm) Between Text "CP6" (94.5mm,122.556mm) on Top Overlay And Track (93.9mm,124.2mm)(94.4mm,123.9mm) on Top Overlay Silk Text to Silk Clearance [0.245mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "CP6" (94.5mm,122.556mm) on Top Overlay And Track (94.4mm,123.9mm)(97.415mm,123.9mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.254mm) Between Text "CP6" (94.5mm,122.556mm) on Top Overlay And Track (94.5mm,122.3mm)(97.5mm,122.3mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "CP6" (94.5mm,122.556mm) on Top Overlay And Track (94mm,122.5mm)(94.5mm,122.3mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "CP6" (94.5mm,122.556mm) on Top Overlay And Track (97.4mm,125.6mm)(97.415mm,123.9mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "CP6" (94.5mm,122.556mm) on Top Overlay And Track (97.5mm,122.3mm)(97.5mm,123.6mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "DP1" (46.431mm,135.966mm) on Top Overlay And Track (46.1mm,137.4mm)(48.8mm,137.4mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "DP1" (46.431mm,135.966mm) on Top Overlay And Track (48.8mm,137.4mm)(49.85mm,135.1mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.254mm) Between Text "DP2" (46.431mm,129.261mm) on Top Overlay And Track (46.3mm,130.7mm)(49.441mm,130.6mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "LP1" (62.6mm,135.7mm) on Bottom Overlay And Track (62.8mm,135.15mm)(63mm,135.7mm) on Bottom Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "LP1" (62.6mm,135.7mm) on Bottom Overlay And Track (63mm,135.7mm)(63mm,136.8mm) on Bottom Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.254mm) Between Text "LP2" (62.7mm,128.4mm) on Bottom Overlay And Track (62.8mm,127.65mm)(63mm,128.3mm) on Bottom Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "LP2" (62.7mm,128.4mm) on Bottom Overlay And Track (63mm,128.3mm)(63mm,129.5mm) on Bottom Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "NT1" (99.3mm,121.1mm) on Top Overlay And Track (98.1mm,123.8mm)(99.75mm,123.8mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "NT2" (53.3mm,124.7mm) on Bottom Overlay And Track (53.15mm,124.05mm)(53.8mm,124.6mm) on Bottom Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "RD11" (90.1mm,54.5mm) on Top Overlay And Track (88.45mm,53.75mm)(89.8mm,54.25mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "RD11" (90.1mm,54.5mm) on Top Overlay And Track (89.8mm,54.25mm)(89.8mm,55.5mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "RD12" (94.2mm,33.6mm) on Top Overlay And Track (92.525mm,36.05mm)(92.9mm,37.4mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "RD12" (94.2mm,33.6mm) on Top Overlay And Track (92.9mm,37.4mm)(94.8mm,37.4mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD13" (83.9mm,40.2mm) on Top Overlay And Track (83.9mm,39.9mm)(83.9mm,41.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "RD13" (83.9mm,40.2mm) on Top Overlay And Track (83.9mm,39.9mm)(87.744mm,39.9mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "RD21" (99.7mm,50.9mm) on Top Overlay And Track (99.45mm,50.7mm)(103.2mm,50.7mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.254mm) Between Text "RD21" (99.7mm,50.9mm) on Top Overlay And Track (99.45mm,50.7mm)(99.45mm,52.405mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD22" (103.6mm,36.8mm) on Top Overlay And Track (102.465mm,32.04mm)(102.465mm,43.46mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.012mm < 0.254mm) Between Text "RD22" (103.6mm,36.8mm) on Top Overlay And Track (103.8mm,41mm)(103.824mm,35.975mm) on Top Overlay Silk Text to Silk Clearance [0.012mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD23" (95.1mm,40.5mm) on Top Overlay And Track (95mm,40.3mm)(95mm,41.7mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "RD23" (95.1mm,40.5mm) on Top Overlay And Track (95mm,40.3mm)(98.7mm,40.3mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.034mm < 0.254mm) Between Text "RD23" (95.1mm,40.5mm) on Top Overlay And Track (98.7mm,40.3mm)(99mm,39.6mm) on Top Overlay Silk Text to Silk Clearance [0.034mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "RD31" (80.191mm,52.4mm) on Top Overlay And Track (79.75mm,52.027mm)(79.75mm,53.727mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "RD31" (80.191mm,52.4mm) on Top Overlay And Track (79.75mm,52.027mm)(83.7mm,51.971mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD31" (80.191mm,52.4mm) on Top Overlay And Track (83.7mm,51.971mm)(83.7mm,53.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "RD32" (82.9mm,33.7mm) on Top Overlay And Track (81.25mm,36.05mm)(81.6mm,37.8mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "RD32" (82.9mm,33.7mm) on Top Overlay And Track (81.6mm,37.8mm)(83.4mm,37.8mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD33" (72.5mm,40mm) on Top Overlay And Track (72.4mm,39.7mm)(72.4mm,41.2mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "RD33" (72.5mm,40mm) on Top Overlay And Track (72.4mm,39.7mm)(76.696mm,39.7mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "RD41" (70mm,50.1mm) on Top Overlay And Track (67.8mm,51.626mm)(68.55mm,51.626mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "RD41" (70mm,50.1mm) on Top Overlay And Track (67.8mm,53.326mm)(68.55mm,53.326mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "RD41" (70mm,50.1mm) on Top Overlay And Track (68.55mm,49.8mm)(70.1mm,49.8mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "RD41" (70mm,50.1mm) on Top Overlay And Track (68.55mm,51.626mm)(68.55mm,53.326mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "RD42" (71.8mm,33.6mm) on Top Overlay And Track (70.25mm,35.95mm)(70.5mm,37.6mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "RD42" (71.8mm,33.6mm) on Top Overlay And Track (70.5mm,37.6mm)(72.1mm,37.6mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "RD42" (71.8mm,33.6mm) on Top Overlay And Track (72.1mm,36.9mm)(72.1mm,37.6mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "RD43" (61.2mm,40mm) on Top Overlay And Track (60.9mm,39.7mm)(60.9mm,41.2mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "RD43" (61.2mm,40mm) on Top Overlay And Track (60.9mm,39.7mm)(65.3mm,39.7mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.254mm) Between Text "RD51" (59.1mm,51.4mm) on Top Overlay And Track (57.55mm,51.22mm)(57.9mm,51.2mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "RD51" (59.1mm,51.4mm) on Top Overlay And Track (57.9mm,51.2mm)(59.5mm,51.2mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "RD51" (59.1mm,51.4mm) on Top Overlay And Track (59.5mm,51.2mm)(59.5mm,52.8mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "RD52" (60.8mm,33.6mm) on Top Overlay And Track (57.65mm,33.55mm)(59.35mm,33.55mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "RD52" (60.8mm,33.6mm) on Top Overlay And Track (57.65mm,36.05mm)(59.35mm,36.05mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "RD52" (60.8mm,33.6mm) on Top Overlay And Track (59.35mm,33.55mm)(59.35mm,34.3mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "RD52" (60.8mm,33.6mm) on Top Overlay And Track (59.35mm,35.3mm)(59.35mm,36.05mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "RD52" (60.8mm,33.6mm) on Top Overlay And Track (59.35mm,36.05mm)(59.5mm,37.7mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "RD52" (60.8mm,33.6mm) on Top Overlay And Track (59.5mm,37.7mm)(61.05mm,37.7mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "RD52" (60.8mm,33.6mm) on Top Overlay And Track (61.05mm,37.2mm)(61.05mm,37.7mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD53" (50.2mm,40.1mm) on Top Overlay And Track (50.1mm,39.7mm)(50.1mm,41.3mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "RD53" (50.2mm,40.1mm) on Top Overlay And Track (50.1mm,39.7mm)(54.3mm,39.7mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "RD61" (44.2mm,53.35mm) on Top Overlay And Track (43.65mm,54.75mm)(45.35mm,54.75mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "RD61" (44.2mm,53.35mm) on Top Overlay And Track (43.7mm,53.2mm)(44.1mm,52.95mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD61" (44.2mm,53.35mm) on Top Overlay And Track (43.7mm,53.2mm)(47.5mm,53.2mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "RD61" (44.2mm,53.35mm) on Top Overlay And Track (44.1mm,51.25mm)(44.1mm,52.95mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "RD61" (44.2mm,53.35mm) on Top Overlay And Track (44.1mm,52.95mm)(44.85mm,52.95mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "RD61" (44.2mm,53.35mm) on Top Overlay And Track (45.35mm,54.75mm)(45.35mm,55.5mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "RD61" (44.2mm,53.35mm) on Top Overlay And Track (45.85mm,52.95mm)(46.6mm,52.95mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "RD61" (44.2mm,53.35mm) on Top Overlay And Track (46.6mm,51.25mm)(46.6mm,52.95mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "RD62" (49.8mm,33.7mm) on Top Overlay And Track (50.1mm,37.4mm)(50.1mm,37.9mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.254mm) Between Text "RD63" (38.5mm,40.1mm) on Top Overlay And Track (38.3mm,39.9mm)(38.3mm,41.3mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.254mm) Between Text "RD63" (38.5mm,40.1mm) on Top Overlay And Track (38.3mm,39.9mm)(42.6mm,39.9mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RDAC1:4" (97.3mm,103.6mm) on Top Overlay And Track (103.8mm,103.1mm)(103.8mm,105.1mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "RIS11" (77.131mm,57.684mm) on Top Overlay And Track (78.8mm,57.3mm)(81.5mm,57.3mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "RIS11" (77.131mm,57.684mm) on Top Overlay And Track (81.5mm,57.3mm)(81.5mm,58.7mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.254mm) Between Text "RIS12" (68mm,75.8mm) on Top Overlay And Track (67.45mm,75.75mm)(68.1mm,75.5mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "RIS12" (68mm,75.8mm) on Top Overlay And Track (68.1mm,75.5mm)(72.6mm,75.4mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "RIS12" (68mm,75.8mm) on Top Overlay And Track (69.75mm,77.212mm)(71.6mm,77.2mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.078mm < 0.254mm) Between Text "RIS12" (68mm,75.8mm) on Top Overlay And Track (72.6mm,75.4mm)(72.6mm,77mm) on Top Overlay Silk Text to Silk Clearance [0.078mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "RIS13" (71.1mm,77.4mm) on Top Overlay And Track (69.45mm,79.15mm)(69.75mm,77.212mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0mm < 0.254mm) Between Text "RIS13" (71.1mm,77.4mm) on Top Overlay And Track (69.75mm,77.212mm)(71.6mm,77.2mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.078mm < 0.254mm) Between Text "RIS14" (68.941mm,86.1mm) on Top Overlay And Track (67.75mm,90.7mm)(69.3mm,90.7mm) on Top Overlay Silk Text to Silk Clearance [0.078mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "RIS14" (68.941mm,86.1mm) on Top Overlay And Track (69.3mm,85.9mm)(69.3mm,90.7mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.221mm < 0.254mm) Between Text "RIS14" (68.941mm,86.1mm) on Top Overlay And Track (69.3mm,85.9mm)(69.439mm,84.75mm) on Top Overlay Silk Text to Silk Clearance [0.221mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "RIS21" (51.4mm,57.2mm) on Top Overlay And Track (51.1mm,57mm)(51.1mm,58.2mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "RIS21" (51.4mm,57.2mm) on Top Overlay And Track (51.1mm,57mm)(54.3mm,57mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "RIS21" (51.4mm,57.2mm) on Top Overlay And Track (54.3mm,57mm)(54.8mm,56.75mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "RIS21" (51.4mm,57.2mm) on Top Overlay And Track (54.8mm,56.75mm)(56.5mm,56.75mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "RIS21" (51.4mm,57.2mm) on Top Overlay And Track (54.8mm,56mm)(54.8mm,56.75mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "RIS22" (60.4mm,57.5mm) on Top Overlay And Track (58.1mm,58.7mm)(59.35mm,62.8mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "RIS22" (60.4mm,57.5mm) on Top Overlay And Track (59.191mm,57.25mm)(60.6mm,57.25mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "RIS22" (60.4mm,57.5mm) on Top Overlay And Track (60.6mm,57.25mm)(60.6mm,59mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.254mm) Between Text "RIS22" (60.4mm,57.5mm) on Top Overlay And Track (60.6mm,59mm)(61.555mm,59.35mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "RIS23" (57.9mm,58.9mm) on Top Overlay And Text "RIS24" (56.4mm,58.9mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "RIS23" (57.9mm,58.9mm) on Top Overlay And Track (56.5mm,58.7mm)(56.5mm,63.4mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "RIS23" (57.9mm,58.9mm) on Top Overlay And Track (56.5mm,63.4mm)(59.45mm,65.85mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "RIS23" (57.9mm,58.9mm) on Top Overlay And Track (56.8mm,58.7mm)(58.1mm,58.7mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "RIS23" (57.9mm,58.9mm) on Top Overlay And Track (58.1mm,58.7mm)(59.35mm,62.8mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "RIS24" (56.4mm,58.9mm) on Top Overlay And Track (53.8mm,58.8mm)(55.05mm,58.8mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "RIS24" (56.4mm,58.9mm) on Top Overlay And Track (55.05mm,58.8mm)(55.05mm,63.4mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "RIS24" (56.4mm,58.9mm) on Top Overlay And Track (55.05mm,63.4mm)(58mm,65.8mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "RIS24" (56.4mm,58.9mm) on Top Overlay And Track (55.3mm,58.7mm)(56.5mm,58.7mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS24" (56.4mm,58.9mm) on Top Overlay And Track (56.5mm,58.7mm)(56.5mm,63.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "RIS24" (56.4mm,58.9mm) on Top Overlay And Track (56.5mm,63.4mm)(59.45mm,65.85mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "RIS31" (68.3mm,55.6mm) on Top Overlay And Track (66.75mm,57mm)(71.8mm,57mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "RIS31" (68.3mm,55.6mm) on Top Overlay And Track (67.571mm,54.25mm)(68.191mm,55.3mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "RIS31" (68.3mm,55.6mm) on Top Overlay And Track (68.191mm,55.3mm)(72.75mm,55.3mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "RIS31" (68.3mm,55.6mm) on Top Overlay And Track (71.8mm,57mm)(71.8mm,58.2mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "RIS31" (68.3mm,55.6mm) on Top Overlay And Track (72.75mm,55.3mm)(72.75mm,56.5mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.254mm) Between Text "RIS32" (71mm,59.7mm) on Top Overlay And Track (70.45mm,59.25mm)(75.8mm,59.35mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "RIS32" (71mm,59.7mm) on Top Overlay And Track (75.8mm,59.35mm)(75.8mm,60.8mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS33" (73.25mm,63mm) on Top Overlay And Track (72.625mm,62.85mm)(78mm,62.8mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.254mm) Between Text "RIS33" (73.25mm,63mm) on Top Overlay And Track (78mm,64.2mm)(78mm,62.8mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "RIS34" (72.2mm,68.8mm) on Top Overlay And Track (70.925mm,68.35mm)(72.625mm,68.35mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "RIS34" (72.2mm,68.8mm) on Top Overlay And Track (70.9mm,73.5mm)(70.925mm,68.35mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "RIS34" (72.2mm,68.8mm) on Top Overlay And Track (70.9mm,73.5mm)(72.2mm,73.5mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "RIS36" (58.2mm,55.6mm) on Top Overlay And Track (57.9mm,55.4mm)(57.9mm,56.6mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.012mm < 0.254mm) Between Text "RIS36" (58.2mm,55.6mm) on Top Overlay And Track (57.9mm,55.4mm)(63.132mm,55.35mm) on Top Overlay Silk Text to Silk Clearance [0.012mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "RIS36" (58.2mm,55.6mm) on Top Overlay And Track (63.132mm,55.35mm)(63.132mm,57.05mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "RIS41" (43.1mm,54.9mm) on Top Overlay And Track (41.827mm,54.6mm)(43.3mm,54.6mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "RIS41" (43.1mm,54.9mm) on Top Overlay And Track (43.3mm,54.6mm)(43.65mm,54.75mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "RIS42" (44.85mm,60.7mm) on Top Overlay And Track (43.65mm,60.25mm)(45.35mm,60.25mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "RIS42" (44.85mm,60.7mm) on Top Overlay And Track (43.7mm,65.6mm)(45.3mm,65.6mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.074mm < 0.254mm) Between Text "RIS42" (44.85mm,60.7mm) on Top Overlay And Track (45.1mm,60.3mm)(45.3mm,65.6mm) on Top Overlay Silk Text to Silk Clearance [0.074mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "RIS43" (47mm,60.7mm) on Top Overlay And Track (45.679mm,60.25mm)(47.379mm,60.25mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "RIS43" (47mm,60.7mm) on Top Overlay And Track (46mm,65.5mm)(47.379mm,65.5mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "RIS43" (47mm,60.7mm) on Top Overlay And Track (47.379mm,60.25mm)(47.379mm,65.5mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.254mm) Between Text "RM1" (43mm,111.1mm) on Bottom Overlay And Track (42.6mm,113.6mm)(42.654mm,110.6mm) on Bottom Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "RM1" (43mm,111.1mm) on Bottom Overlay And Track (42.6mm,113.6mm)(42.65mm,114.15mm) on Bottom Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "RM10" (71.431mm,54mm) on Top Overlay And Track (68.191mm,55.3mm)(72.75mm,55.3mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "RM10" (71.431mm,54mm) on Top Overlay And Track (71.1mm,53.75mm)(71.1mm,55.1mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "RM10" (71.431mm,54mm) on Top Overlay And Track (71.1mm,53.75mm)(73.25mm,52.05mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "RM10" (71.431mm,54mm) on Top Overlay And Track (72.75mm,55.3mm)(72.75mm,56.5mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "RM10" (71.431mm,54mm) on Top Overlay And Track (73.25mm,52.05mm)(73.25mm,53.75mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "RM10" (71.431mm,54mm) on Top Overlay And Track (73.25mm,53.75mm)(74mm,53.75mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "RM10" (71.431mm,54mm) on Top Overlay And Track (75mm,53.75mm)(75.75mm,53.75mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "RM11" (84.2mm,55.2mm) on Top Overlay And Track (86.85mm,53.75mm)(87.6mm,54.9mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "RM11" (84.2mm,55.2mm) on Top Overlay And Track (87.6mm,54.9mm)(87.6mm,56.3mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "RM12" (94.9mm,51mm) on Top Overlay And Track (93.8mm,50.7mm)(95.191mm,50.7mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "RM12" (94.9mm,51mm) on Top Overlay And Track (95.191mm,50.7mm)(95.45mm,52.45mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.254mm) Between Text "RM13" (45mm,120.4mm) on Top Overlay And Track (47.35mm,119.65mm)(48.8mm,120.4mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "RM13" (45mm,120.4mm) on Top Overlay And Track (48.8mm,120.4mm)(48.8mm,121.6mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "RM14" (52.069mm,121.797mm) on Top Overlay And Track (51.8mm,123.2mm)(56mm,123.2mm) on Top Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "RM14" (52.069mm,121.797mm) on Top Overlay And Track (54.394mm,120.95mm)(56mm,121.56mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "RM14" (52.069mm,121.797mm) on Top Overlay And Track (56mm,121.56mm)(56mm,123.2mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "RM2" (44mm,115.6mm) on Top Overlay And Track (42.691mm,118.54mm)(44.3mm,118.54mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.116mm < 0.254mm) Between Text "RM2" (44mm,115.6mm) on Top Overlay And Track (44.3mm,118.54mm)(44.396mm,114.814mm) on Top Overlay Silk Text to Silk Clearance [0.116mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "RM7" (38.5mm,53.4mm) on Top Overlay And Track (38.1mm,53.1mm)(38.1mm,54.5mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "RM7" (38.5mm,53.4mm) on Top Overlay And Track (38.1mm,53.1mm)(39.4mm,53.1mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.254mm) Between Text "RM7" (38.5mm,53.4mm) on Top Overlay And Track (39.4mm,53.1mm)(39.85mm,52.95mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "RM7" (38.5mm,53.4mm) on Top Overlay And Track (39.85mm,52.95mm)(40.6mm,52.95mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "RM8" (51.1mm,54.8mm) on Top Overlay And Track (50.8mm,54.6mm)(50.8mm,55.9mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "RM8" (51.1mm,54.8mm) on Top Overlay And Track (50.8mm,54.6mm)(52.7mm,54.6mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "RM8" (51.1mm,54.8mm) on Top Overlay And Track (52.7mm,54.6mm)(53.45mm,52.95mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (0.059mm < 0.254mm) Between Text "RM9" (61.5mm,51.65mm) on Top Overlay And Track (60.2mm,51.4mm)(61.7mm,51.4mm) on Top Overlay Silk Text to Silk Clearance [0.059mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "RM9" (61.5mm,51.65mm) on Top Overlay And Track (61.7mm,51.4mm)(62.05mm,51.65mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.254mm) Between Text "ROS11" (94.6mm,93.4mm) on Top Overlay And Track (93.1mm,92.7mm)(93.5mm,93.1mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "ROS11" (94.6mm,93.4mm) on Top Overlay And Track (93.5mm,93.1mm)(95mm,93.1mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "ROS11" (94.6mm,93.4mm) on Top Overlay And Track (95mm,93.1mm)(95mm,97.8mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "ROS12" (92.6mm,87.9mm) on Top Overlay And Track (90.95mm,87.4mm)(91.3mm,87.7mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.056mm < 0.254mm) Between Text "ROS12" (92.6mm,87.9mm) on Top Overlay And Track (90.95mm,90.4mm)(91.45mm,92.7mm) on Top Overlay Silk Text to Silk Clearance [0.056mm]
   Violation between Silk To Silk Clearance Constraint: (0.01mm < 0.254mm) Between Text "ROS12" (92.6mm,87.9mm) on Top Overlay And Track (91.3mm,87.7mm)(93mm,87.7mm) on Top Overlay Silk Text to Silk Clearance [0.01mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "ROS12" (92.6mm,87.9mm) on Top Overlay And Track (91.45mm,92.7mm)(93.1mm,92.7mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "ROS12" (92.6mm,87.9mm) on Top Overlay And Track (93mm,87.7mm)(93mm,89.5mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "ROS12" (92.6mm,87.9mm) on Top Overlay And Track (93mm,89.5mm)(93mm,91.8mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "ROS13" (94.441mm,87.9mm) on Top Overlay And Track (93.15mm,87.4mm)(93.6mm,87.6mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "ROS13" (94.441mm,87.9mm) on Top Overlay And Track (93.6mm,87.6mm)(94.7mm,87.6mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "ROS13" (94.441mm,87.9mm) on Top Overlay And Track (93mm,87.7mm)(93mm,89.5mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "ROS13" (94.441mm,87.9mm) on Top Overlay And Track (93mm,89.5mm)(93mm,91.8mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROS13" (94.441mm,87.9mm) on Top Overlay And Track (94.6mm,91.7mm)(94.7mm,89.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "ROS13" (94.441mm,87.9mm) on Top Overlay And Track (94.7mm,87.6mm)(94.7mm,89.5mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "ROS14" (77mm,72.7mm) on Top Overlay And Track (75.75mm,72.3mm)(77.5mm,72.3mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "ROS16" (74.4mm,83.5mm) on Top Overlay And Track (74.834mm,83.245mm)(74.834mm,88.5mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "ROS17" (74.6mm,74.5mm) on Top Overlay And Track (73.4mm,74.1mm)(75mm,74.1mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "ROS17" (74.6mm,74.5mm) on Top Overlay And Track (75mm,77.978mm)(75.501mm,78.724mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "ROS17" (74.6mm,74.5mm) on Top Overlay And Track (75mm,77.978mm)(75mm,74.1mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.254mm) Between Text "ROS21" (91.7mm,78.4mm) on Top Overlay And Track (91.35mm,78.1mm)(91.35mm,79.3mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "ROS21" (91.7mm,78.4mm) on Top Overlay And Track (91.35mm,78.1mm)(94.9mm,78.1mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "ROS21" (91.7mm,78.4mm) on Top Overlay And Track (94.9mm,78.1mm)(95.073mm,77.85mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Text "ROS22" (89.4mm,69mm) on Top Overlay And Track (89.066mm,68.817mm)(89.066mm,70.617mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROS22" (89.4mm,69mm) on Top Overlay And Track (90.95mm,65.8mm)(90.95mm,72.3mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "ROS23" (96.9mm,78.374mm) on Top Overlay And Track (96.6mm,78.2mm)(96.6mm,79.5mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.254mm) Between Text "ROS23" (96.9mm,78.374mm) on Top Overlay And Track (96.6mm,78.2mm)(98.723mm,77.9mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.254mm) Between Text "ROS24" (101.25mm,57.684mm) on Top Overlay And Track (100.2mm,57.4mm)(101.6mm,57.4mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.254mm) Between Text "ROS24" (101.25mm,57.684mm) on Top Overlay And Track (101.6mm,57.4mm)(101.6mm,62.2mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "ROS24" (101.25mm,57.684mm) on Top Overlay And Track (101.6mm,62.2mm)(102.419mm,62.65mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "ROS24" (101.25mm,57.684mm) on Top Overlay And Track (99.919mm,62.65mm)(100.669mm,62.65mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "ROS25" (102.15mm,63.3mm) on Bottom Overlay And Track (96.8mm,62.9mm)(102.6mm,62.9mm) on Bottom Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "ROS26" (92.8mm,57.3mm) on Top Overlay And Track (91.4mm,60mm)(91.4mm,63.8mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "ROS26" (92.8mm,57.3mm) on Top Overlay And Track (91.5mm,57mm)(93.1mm,57mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "ROS26" (92.8mm,57.3mm) on Top Overlay And Track (93.1mm,57mm)(93.336mm,57.25mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "ROS27" (98mm,55.75mm) on Top Overlay And Track (103mm,56.6mm)(103.019mm,55.5mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.254mm) Between Text "ROS27" (98mm,55.75mm) on Top Overlay And Track (97.336mm,55.75mm)(98mm,55.5mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.254mm) Between Text "ROS27" (98mm,55.75mm) on Top Overlay And Track (98mm,55.5mm)(103.019mm,55.5mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "UADC1" (37.994mm,80.1mm) on Top Overlay And Track (37.5mm,79.7mm)(42.3mm,79.6mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "UADC1" (37.994mm,80.1mm) on Top Overlay And Track (37.5mm,81.1mm)(38.191mm,82.2mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "UADC2" (45.5mm,93.7mm) on Top Overlay And Track (44.3mm,93.3mm)(45.9mm,93.3mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "UADC2" (45.5mm,93.7mm) on Top Overlay And Track (45.9mm,93.6mm)(45.9mm,95.2mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "UDAC1" (102.75mm,96.3mm) on Top Overlay And Track (100.9mm,95.4mm)(103.1mm,96.1mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.078mm < 0.254mm) Between Text "UDAC1" (102.75mm,96.3mm) on Top Overlay And Track (101.65mm,100.9mm)(103.1mm,100.9mm) on Top Overlay Silk Text to Silk Clearance [0.078mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "UDAC1" (102.75mm,96.3mm) on Top Overlay And Track (103.1mm,96.1mm)(103.1mm,100.9mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "UIS1" (61.2mm,70.5mm) on Top Overlay And Track (60mm,74mm)(61.7mm,74mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "UIS2" (57.3mm,86mm) on Top Overlay And Track (56.1mm,89.9mm)(57.73mm,89.9mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "UIS2" (57.3mm,86mm) on Top Overlay And Track (57.73mm,89.9mm)(57.75mm,86.5mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.056mm < 0.254mm) Between Text "UM1" (57.6mm,118.935mm) on Top Overlay And Track (57.2mm,117mm)(57.691mm,118.7mm) on Top Overlay Silk Text to Silk Clearance [0.056mm]
   Violation between Silk To Silk Clearance Constraint: (0.045mm < 0.254mm) Between Text "UM1" (57.6mm,118.935mm) on Top Overlay And Track (57.691mm,118.7mm)(60.2mm,118.7mm) on Top Overlay Silk Text to Silk Clearance [0.045mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "UM1" (57.6mm,118.935mm) on Top Overlay And Track (60.2mm,118.7mm)(60.2mm,120.1mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "UOS1" (76.6mm,90.2mm) on Top Overlay And Track (75.9mm,89.9mm)(80.2mm,89.9mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "UOS1" (76.6mm,90.2mm) on Top Overlay And Track (80.2mm,89.9mm)(81.8mm,88.5mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "UOS2" (99.3mm,73.4mm) on Top Overlay And Track (103.3mm,72.8mm)(103.3mm,74.4mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "UOS2" (99.3mm,73.4mm) on Top Overlay And Track (98.9mm,74.8mm)(103.8mm,74.8mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "UP1" (82.229mm,132.265mm) on Top Overlay And Track (80.5mm,127mm)(83.6mm,130mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (0.145mm < 0.254mm) Between Text "UP1" (82.229mm,132.265mm) on Top Overlay And Track (82.2mm,132.6mm)(83.6mm,132.6mm) on Top Overlay Silk Text to Silk Clearance [0.145mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Text "UP1" (82.229mm,132.265mm) on Top Overlay And Track (83.6mm,130mm)(83.6mm,132.6mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "UP2" (94.1mm,132.3mm) on Top Overlay And Track (93.9mm,132.715mm)(95.4mm,132.715mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "UP2" (94.1mm,132.3mm) on Top Overlay And Track (95.4mm,129.4mm)(95.4mm,132.715mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "XM1" (35.4mm,117.8mm) on Top Overlay And Track (35.2mm,117.5mm)(35.2mm,119.119mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "XM1" (35.4mm,117.8mm) on Top Overlay And Track (35.2mm,117.5mm)(37.6mm,117.5mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "XM1" (35.4mm,117.8mm) on Top Overlay And Track (36.623mm,113.603mm)(37.6mm,117.5mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
Rule Violations :347

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=1000mm) (Prefered=0mm) (All)
Rule Violations :0


Violations Detected : 1092
Waived Violations : 0
Time Elapsed        : 00:00:02