WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000004 cycles: 1279323 cumulative IPC: 3.908 (Simulation time: 00 hr 00 min 40 sec)
Warmup complete CPU 0 instructions: 5000004 cycles: 1279323 cumulative IPC: 3.908 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 3578995 heartbeat IPC: 2.794 cumulative IPC: 2.174 (Simulation time: 00 hr 01 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 8359450 heartbeat IPC: 2.092 cumulative IPC: 2.119 (Simulation time: 00 hr 03 min 36 sec)
Simulation finished CPU 0 instructions: 20000001 cycles: 9463305 cumulative IPC: 2.113 (Simulation time: 00 hr 04 min 35 sec)
Simulation complete CPU 0 instructions: 20000001 cycles: 9463305 cumulative IPC: 2.113 (Simulation time: 00 hr 04 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/628.pop2_s-17B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.113 instructions: 20000001 cycles: 9463305
CPU 0 Branch Prediction Accuracy: 96.27% MPKI: 4.264 Average ROB Occupancy at Mispredict: 93.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0512
BRANCH_INDIRECT: 0.0016
BRANCH_CONDITIONAL: 4.21
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     242120 HIT:     180918 MISS:      61202
LLC LOAD         ACCESS:     138668 HIT:      82986 MISS:      55682
LLC RFO          ACCESS:      37502 HIT:      33180 MISS:       4322
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      64830 HIT:      64353 MISS:        477
LLC TRANSLATION  ACCESS:       1120 HIT:        399 MISS:        721
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 185.9 cycles
cpu0_DTLB TOTAL        ACCESS:    4323049 HIT:    4282377 MISS:      40672
cpu0_DTLB LOAD         ACCESS:    4323049 HIT:    4282377 MISS:      40672
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.94 cycles
cpu0_ITLB TOTAL        ACCESS:      74242 HIT:      71203 MISS:       3039
cpu0_ITLB LOAD         ACCESS:      74242 HIT:      71203 MISS:       3039
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.401 cycles
cpu0_L1D TOTAL        ACCESS:    5216982 HIT:    3933023 MISS:    1283959
cpu0_L1D LOAD         ACCESS:    3702675 HIT:    2821649 MISS:     881026
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1512955 HIT:    1111305 MISS:     401650
cpu0_L1D TRANSLATION  ACCESS:       1352 HIT:         69 MISS:       1283
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.07 cycles
cpu0_L1I TOTAL        ACCESS:      92195 HIT:      46482 MISS:      45713
cpu0_L1I LOAD         ACCESS:      92195 HIT:      46482 MISS:      45713
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.53 cycles
cpu0_L2C TOTAL        ACCESS:     601716 HIT:     424424 MISS:     177292
cpu0_L2C LOAD         ACCESS:     328462 HIT:     189794 MISS:     138668
cpu0_L2C RFO          ACCESS:     109070 HIT:      71568 MISS:      37502
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     162938 HIT:     162936 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:       1246 HIT:        126 MISS:       1120
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 84.53 cycles
cpu0_STLB TOTAL        ACCESS:      17577 HIT:      16591 MISS:        986
cpu0_STLB LOAD         ACCESS:      17577 HIT:      16591 MISS:        986
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 486.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30104
  ROW_BUFFER_MISS:      30621
 AVG DBUS CONGESTED CYCLE: 3.841
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2594
  FULL:      12702
