UVD_CGC_CTRL__WCB_MODE_MASK	,	V_97
vcn_v1_0_start	,	F_14
UVD_SUVD_CGC_CTRL__SDB_MODE_MASK	,	V_130
UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT	,	V_154
ring	,	V_7
amdgpu_vcn_sw_init	,	F_7
mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH	,	V_221
ring_enc	,	V_14
UVD_CGC_GATE__LMI_MC_MASK	,	V_65
mmUVD_SUVD_CGC_GATE	,	V_100
upper_32_bits	,	F_25
mmUVD_RBC_RB_RPTR_ADDR	,	V_182
vcn_v1_0_enc_ring_insert_end	,	F_56
UVD_CGC_GATE__MPRD_MASK	,	V_68
PACKET0	,	F_42
state	,	V_200
mmUVD_CONTEXT_ID	,	V_209
mmUVD_RBC_RB_WPTR_CNTL	,	V_181
UVD_SUVD_CGC_CTRL__SIT_MODE_MASK	,	V_127
src_data	,	V_258
vcn_v1_0_set_enc_ring_funcs	,	F_3
UVD_CGC_CTRL__UDEC_MODE_MASK	,	V_86
UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK	,	V_155
UVD_SUVD_CGC_CTRL__SITE_MODE_MASK	,	V_135
mmUVD_RB_WPTR	,	V_190
mmUVD_GP_SCRATCH8	,	V_228
AMDGPU_IH_CLIENTID_VCN	,	V_10
size	,	V_17
UVD_LMI_CTRL2__STALL_ARB_UMC_MASK	,	V_143
UVD_SUVD_CGC_GATE__SDB_VP9_MASK	,	V_123
adev	,	V_3
VCN_ENC_CMD_END	,	V_248
vcn_v1_0_sw_fini	,	F_10
VCN_ENC_CMD_FENCE	,	V_246
"VCN encode is enabled in VM mode\n"	,	L_9
vcn_v1_0_dec_ring_insert_end	,	F_43
VCN_ENC_CMD_TRAP	,	V_247
UVD_MASTINT_EN__SYS_EN_MASK	,	V_170
mmUVD_LMI_CTRL2	,	V_142
UVD_SOFT_RESET__CXW_SOFT_RESET_MASK	,	V_150
UVD_CGC_CTRL__MPC_MODE_MASK	,	V_94
amdgpu_ring_init	,	F_9
UVD_CGC_CTRL__RBC_MODE_MASK	,	V_89
UVD_CGC_CTRL__LMI_UMC_MODE_MASK	,	V_91
RB_BUFSZ	,	V_174
mmUVD_RB_RPTR	,	V_189
vcn_v1_0_dec_ring_emit_fence	,	F_44
UVD_CGC_CTRL__LMI_MC_MODE_MASK	,	V_90
mmUVD_RBC_RB_RPTR	,	V_185
"VCN decode is enabled in VM mode\n"	,	L_8
UVD_CGC_CTRL__UDEC_DB_MODE_MASK	,	V_83
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT	,	V_57
UVD_RBC_RB_CNTL	,	V_173
amdgpu_interrupt_state	,	V_254
vm_inv_eng	,	V_240
UVD_CGC_GATE__LRBBM_MASK	,	V_71
RREG32_SOC15	,	F_27
mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH	,	V_32
order_base_2	,	F_34
seq	,	V_206
AMDGPU_UVD_FIRMWARE_OFFSET	,	V_24
UVD_CGC_GATE__UDEC_DB_MASK	,	V_75
sw	,	V_43
data1	,	V_225
i	,	V_8
irq	,	V_11
uint32_t	,	T_1
data0	,	V_224
vcn_v1_0_hw_fini	,	F_17
j	,	V_139
vcn_v1_0_suspend	,	F_19
vmhub	,	V_233
r	,	V_9
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK	,	V_152
mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH	,	V_184
vcn_v1_0_set_clockgating_state	,	F_36
config	,	V_39
VCN_DEC_CMD_TRAP	,	V_212
mdelay	,	F_31
mmUVD_STATUS	,	V_169
amdgpu_vcn_suspend	,	F_11
source	,	V_253
mmUVD_RB_BASE_LO2	,	V_196
mmUVD_RBC_RB_WPTR	,	V_187
mmUVD_CGC_CTRL	,	V_54
UVD_CGC_CTRL__SYS_MODE_MASK	,	V_85
num_types	,	V_262
mmUVD_GPCOM_VCPU_CMD	,	V_202
UVD_CGC_GATE__VCPU_MASK	,	V_78
mmUVD_MPC_SET_MUXB0	,	V_162
mmUVD_MPC_SET_MUXB1	,	V_163
UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK	,	V_188
RB_NO_FETCH	,	V_176
req	,	V_235
amdgpu_vmhub	,	V_231
UVD_CGC_GATE__UDEC_MP_MASK	,	V_76
UVD_SUVD_CGC_GATE__SIT_H264_MASK	,	V_108
WREG32_SOC15	,	F_23
vcn_v1_0_set_irq_funcs	,	F_4
UVD_CGC_CTRL__LRBBM_MODE_MASK	,	V_96
JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT	,	V_49
UVD_CGC_GATE__UDEC_CM_MASK	,	V_73
UVD_SUVD_CGC_GATE__SIT_HEVC_DEC_MASK	,	V_117
UVD_CGC_CTRL__SCPU_MODE_MASK	,	V_99
gart	,	V_236
UVD_CGC_GATE__IDCT_MASK	,	V_67
DRM_ERROR	,	F_33
name	,	V_13
UVD_SUVD_CGC_GATE__SCM_H264_MASK	,	V_110
UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT	,	V_55
VCN_ENC_CMD_REG_WAIT	,	V_251
mmJPEG_CGC_CTRL	,	V_46
UVD_CGC_GATE__UDEC_MASK	,	V_61
UVD_CGC_GATE__REGS_MASK	,	V_63
UVD_SUVD_CGC_GATE__SIT_HEVC_MASK	,	V_109
mmUVD_RB_WPTR2	,	V_195
mmUVD_LMI_RBC_RB_64BIT_BAR_LOW	,	V_183
UVD_CGC_CTRL__REGS_MODE_MASK	,	V_88
gpu_addr	,	V_21
mmUVD_VCPU_CACHE_OFFSET0	,	V_23
UVD_STATUS__VCPU_REPORT__SHIFT	,	V_171
gart_funcs	,	V_237
vcn_v1_0_dec_ring_set_wptr	,	F_39
mmUVD_RBC_IB_SIZE	,	V_222
UVD_CGC_CTRL__LBSI_MODE_MASK	,	V_95
mmUVD_RB_BASE_HI2	,	V_197
vcn_v1_0_enc_ring_emit_fence	,	F_55
RB_NO_UPDATE	,	V_178
mmUVD_RB_BASE_LO	,	V_191
fw	,	V_18
HDP	,	V_213
mmUVD_VCPU_CACHE_OFFSET2	,	V_33
mmUVD_VCPU_CACHE_OFFSET1	,	V_28
UVD_SUVD_CGC_CTRL__SMP_MODE_MASK	,	V_128
SOC15_REG_OFFSET	,	F_30
mask	,	V_227
eng	,	V_239
mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW	,	V_26
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK	,	V_146
amdgpu_ring_write	,	F_41
vcn_v1_0_early_init	,	F_1
UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK	,	V_156
"VCN decode and encode initialized successfully.\n"	,	L_3
vm_inv_eng0_req	,	V_244
__BIG_ENDIAN	,	F_32
vcn_v1_0_dec_vm_reg_wait	,	F_49
VCN_ENC_CMD_REG_WRITE	,	V_250
UVD_CGC_GATE__SCPU_MASK	,	V_79
vcn_v1_0_dec_ring_insert_start	,	F_40
VCN_DEC_CMD_WRITE_REG	,	V_226
hub	,	V_232
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_42
DRM_DEBUG	,	F_61
UVD_SUVD_CGC_GATE__SITE_MASK	,	V_119
mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW	,	V_31
VCN_DEC_CMD_FENCE	,	V_211
RB_RPTR_WR_EN	,	V_179
UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK	,	V_157
uint64_t	,	T_2
UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT	,	V_58
UVD_SUVD_CGC_GATE__ENT_MASK	,	V_116
mmUVD_LMI_CTRL	,	V_153
mmUVD_LMI_RBC_IB_VMID	,	V_219
VCN_DEC_CMD_PACKET_START	,	V_203
mmUVD_RB_SIZE	,	V_193
vcn_v1_0_dec_ring_emit_ib	,	F_47
vm_id	,	V_217
AMDGPU_PTE_VALID	,	V_241
UVD_SUVD_CGC_CTRL__SRE_MODE_MASK	,	V_126
tmp	,	V_137
amdgpu_gart_get_vm_pde	,	F_51
mmUVD_VCPU_CACHE_SIZE1	,	V_29
vm_inv_eng0_ack	,	V_245
mmUVD_VCPU_CACHE_SIZE2	,	V_34
ib	,	V_216
mmUVD_VCPU_CACHE_SIZE0	,	V_25
JPEG_CGC_CTRL__DYN_CLOCK_MODE_MASK	,	V_48
UVD_CGC_CTRL__UDEC_RE_MODE_MASK	,	V_80
UVD_LMI_CTRL__REQ_MODE_MASK	,	V_158
wptr	,	V_186
UVD_CGC_CTRL__IDCT_MODE_MASK	,	V_92
mmJPEG_CGC_GATE	,	V_51
mmUVD_RB_SIZE2	,	V_198
UVD_SUVD_CGC_GATE__SIT_MASK	,	V_102
RB_WPTR_POLL_EN	,	V_177
ctx0_ptb_addr_lo32	,	V_243
handle	,	V_1
vcn_v1_0_dec_ring_emit_vm_flush	,	F_50
ctx_switch	,	V_218
ctx0_ptb_addr_hi32	,	V_242
mmUVD_CGC_GATE	,	V_59
UVD_CGC_GATE__RBC_MASK	,	V_64
ring_dec	,	V_12
mmUVD_MPC_SET_MUX	,	V_165
UVD_CGC_GATE__MPC_MASK	,	V_69
amdgpu_irq_add_id	,	F_6
vcn_v1_0_dec_vm_reg_write	,	F_48
"VCN decode not responding, trying to reset the VCPU!!!\n"	,	L_4
"vcn_enc%d"	,	L_2
vcn_v1_0_enc_ring_emit_vm_flush	,	F_58
DRM_INFO	,	F_16
status	,	V_168
VCN	,	V_45
UVD_SUVD_CGC_CTRL__IME_MODE_MASK	,	V_134
UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK	,	V_147
AMDGPU_VCN_HEAP_SIZE	,	V_30
ring_size	,	V_172
flags	,	V_207
UVD_SUVD_CGC_CTRL__SCM_MODE_MASK	,	V_129
vcn_v1_0_enc_ring_set_wptr	,	F_54
UVD_CGC_GATE__SYS_MASK	,	V_60
vcn_v1_0_dec_ring_emit_hdp_invalidate	,	F_46
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK	,	V_145
mmUVD_RB_BASE_HI	,	V_192
amdgpu_ring_test_ring	,	F_15
UVD_SUVD_CGC_GATE__SCM_HEVC_MASK	,	V_111
mmHDP_DEBUG0	,	V_214
amdgpu_iv_entry	,	V_255
get_invalidate_req	,	V_238
AMDGPU_GPU_PAGE_ALIGN	,	F_22
UVD_VCPU_CNTL__CLK_EN_MASK	,	V_167
mmUVD_MPC_SET_ALU	,	V_164
num_enc_rings	,	V_5
amd_clockgating_state	,	V_199
UVD_CGC_GATE__WCB_MASK	,	V_77
UVD_SUVD_CGC_GATE__IME_HEVC_MASK	,	V_124
"VCN decode not responding, giving up!!!\n"	,	L_5
vcn	,	V_4
vcn_v1_0_enc_ring_get_wptr	,	F_53
UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK	,	V_132
"Unhandled interrupt: %d %d\n"	,	L_7
UVD_SUVD_CGC_GATE__SCLR_MASK	,	V_114
UVD_SOFT_RESET__CSM_SOFT_RESET_MASK	,	V_149
UVD_SOFT_RESET__RBC_SOFT_RESET_MASK	,	V_148
amdgpu_vcn_resume	,	F_8
UVD_SUVD_CGC_GATE__SDB_MASK	,	V_105
rb_bufsz	,	V_136
vcn_v1_0_irq_funcs	,	V_263
mmUVD_RBC_RB_CNTL	,	V_180
JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT	,	V_50
vcn_v1_0_sw_init	,	F_5
vcn_v1_0_disable_clock_gating	,	F_26
mmUVD_RB_RPTR2	,	V_194
amdgpu_vcn_sw_fini	,	F_12
mmUVD_MPC_SET_MUXA1	,	V_161
length_dw	,	V_223
vcn_v1_0_set_interrupt_state	,	F_59
vcn_v1_0_resume	,	F_20
UVD_SUVD_CGC_GATE__SIT_HEVC_ENC_MASK	,	V_118
gfx	,	V_38
UVD_CGC_GATE__UDEC_RE_MASK	,	V_72
mmUVD_MPC_SET_MUXA0	,	V_160
mmUVD_SOFT_RESET	,	V_144
UVD_SUVD_CGC_GATE__SMP_MASK	,	V_103
UVD_SUVD_CGC_GATE__SRE_VP9_MASK	,	V_120
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW	,	V_20
VCN_DEC_CMD_REG_READ_COND_WAIT	,	V_229
mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH	,	V_27
data	,	V_44
UVD_SUVD_CGC_GATE__UVD_SC_MASK	,	V_115
JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT	,	V_47
amdgpu_ring	,	V_6
vcn_v1_0_enc_ring_get_rptr	,	F_52
vcn_v1_0_dec_ring_get_rptr	,	F_37
UVD_SUVD_CGC_GATE__SDB_H264_MASK	,	V_112
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH	,	V_22
UVD_SUVD_CGC_GATE__SCM_VP9_MASK	,	V_121
lower_32_bits	,	F_24
UVD_CGC_CTRL__MPRD_MODE_MASK	,	V_93
vcn_v1_0_set_dec_ring_funcs	,	F_2
mmUVD_LMI_RBC_IB_64BIT_BAR_LOW	,	V_220
UVD_CGC_CTRL__UDEC_CM_MODE_MASK	,	V_81
pd_addr	,	V_230
vcn_v1_0_stop	,	F_18
vcn_v1_0_enable_clock_gating	,	F_28
UVD_SUVD_CGC_GATE__SRE_HEVC_MASK	,	V_107
REG_SET_FIELD	,	F_35
JPEG_CGC_GATE__JPEG_MASK	,	V_52
UVD_CGC_CTRL__VCPU_MODE_MASK	,	V_98
UVD_SUVD_CGC_GATE__SDB_HEVC_MASK	,	V_113
amdgpu_ib	,	V_215
JPEG_CGC_GATE__JPEG2_MASK	,	V_53
"vcn_dec"	,	L_1
UVD_CGC_GATE__MPEG2_MASK	,	V_62
WREG32_P	,	F_29
UVD_SUVD_CGC_GATE__SRE_MASK	,	V_101
mmUVD_MASTINT_EN	,	V_140
done	,	V_15
mmUVD_SUVD_CGC_CTRL	,	V_125
UVD_SUVD_CGC_CTRL__ENT_MODE_MASK	,	V_133
UVD_CGC_CTRL__UDEC_IT_MODE_MASK	,	V_82
entry	,	V_256
gb_addr_config	,	V_40
UVD_SOFT_RESET__TAP_SOFT_RESET_MASK	,	V_151
mmUVD_UDEC_ADDR_CONFIG	,	V_37
vcn_v1_0_enc_ring_vm_funcs	,	V_260
UVD_CGC_CTRL__MPEG2_MODE_MASK	,	V_87
vcn_v1_0_process_interrupt	,	F_60
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_41
VCN_ENC_CMD_IB	,	V_249
UVD	,	V_19
RB_BLKSZ	,	V_175
UVD_CGC_GATE__LBSI_MASK	,	V_70
amdgpu_irq_src	,	V_252
vcn_v1_0_enc_ring_emit_ib	,	F_57
ready	,	V_16
vcn_v1_0_dec_ring_get_wptr	,	F_38
addr	,	V_205
vcn_v1_0_mc_resume	,	F_21
vcn_v1_0_hw_init	,	F_13
vcn_v1_0_dec_ring_vm_funcs	,	V_259
UVD_MASTINT_EN__VCPU_EN_MASK	,	V_141
mmUVD_LMI_SWAP_CNTL	,	V_159
amdgpu_device	,	V_2
mmUVD_GPCOM_VCPU_DATA1	,	V_210
uvd	,	V_261
UVD_CGC_GATE__UDEC_IT_MASK	,	V_74
mmUVD_GPCOM_VCPU_DATA0	,	V_201
src_id	,	V_257
AMDGPU_VCN_STACK_SIZE	,	V_35
VCN_DEC_CMD_PACKET_END	,	V_204
WARN_ON	,	F_45
"IH: VCN TRAP\n"	,	L_6
UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK	,	V_122
UVD_CGC_GATE__LMI_UMC_MASK	,	V_66
UVD_SUVD_CGC_GATE__SRE_H264_MASK	,	V_106
u64	,	T_3
AMDGPU_VCN_SESSION_SIZE	,	V_36
UVD_CGC_CTRL__UDEC_MP_MODE_MASK	,	V_84
mmUVD_VCPU_CNTL	,	V_166
funcs	,	V_234
UVD_SUVD_CGC_GATE__SCM_MASK	,	V_104
UVD_SUVD_CGC_CTRL__SCLR_MODE_MASK	,	V_131
amdgpu_fence_process	,	F_62
UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK	,	V_56
lmi_swap_cntl	,	V_138
AMDGPU_FENCE_FLAG_64BIT	,	V_208
