<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1742679185" />
    <testcase name="test_Itype" classname="immgen_test" file="/home/hylanc/ucsb_ms/verilog_learn/single_cycle_processor/test/immgen_test/immgen_test.py" lineno="6" time="0.0005211830139160156" sim_time_ns="1.001" ratio_time="1920.6305141811526" />
    <testcase name="test_Btype" classname="immgen_test" file="/home/hylanc/ucsb_ms/verilog_learn/single_cycle_processor/test/immgen_test/immgen_test.py" lineno="28" time="0.00022912025451660156" sim_time_ns="1.001" ratio_time="4368.884811654526" />
    <testcase name="test_Stype" classname="immgen_test" file="/home/hylanc/ucsb_ms/verilog_learn/single_cycle_processor/test/immgen_test/immgen_test.py" lineno="44" time="0.0001735687255859375" sim_time_ns="1.0010000000000003" ratio_time="5767.1680000000015" />
    <testcase name="test_Jtype" classname="immgen_test" file="/home/hylanc/ucsb_ms/verilog_learn/single_cycle_processor/test/immgen_test/immgen_test.py" lineno="60" time="0.00016641616821289062" sim_time_ns="1.0009999999999994" ratio_time="6015.040550143263" />
    <testcase name="test_Utype" classname="immgen_test" file="/home/hylanc/ucsb_ms/verilog_learn/single_cycle_processor/test/immgen_test/immgen_test.py" lineno="76" time="0.0001647472381591797" sim_time_ns="1.0010000000000003" ratio_time="6075.9743907380625" />
  </testsuite>
</testsuites>
