// Seed: 235004689
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  id_4(
      .id_0(1'b0), .id_1(1), .id_2(1)
  ); module_2(
      id_3, id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  tri0 id_5;
  assign id_5 = 1 ~^ 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
endmodule
