// Seed: 49388382
module module_0;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output uwire id_2,
    input wand id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wand id_6,
    input wor id_7,
    input supply1 id_8,
    output tri id_9,
    output wor id_10
    , id_13,
    input tri1 id_11
);
  generate
    wire id_14;
  endgenerate
  wire id_15;
  module_0 modCall_1 ();
  id_16 :
  assert property (@(posedge 1) id_13)
  else $display(1, id_16, id_7);
endmodule
