\section{FPGA}

\begin{frame}
    \frametitle{System Overview}

    \centering
    \input{images/system-overview.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{ADC Core \& Logger}

    \begin{itemize}
        \item
            ADC of Pavel Demin Used
        \item
            ZYNQ Logger (previous project)
        \item
            Enables the User with Various Triggers
        \item
            Kernel module to control
        \item
            Ported to 16 Bits
        \item
            New Logic to Control Sampling Rate
    \end{itemize}
\end{frame}

\begin{frame}
    \frametitle{Filter Chains Implementation}

    \begin{itemize}
        \item
            Chain of various Xilinx Blocks
        \item
            Bit Growth \& Bit Alignment
        \item
            Dynamic Range
    \end{itemize}
\end{frame}

\begin{frame}
    \frametitle{Sign Extend}

    \centering
    \input{images/bitflow_sign.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{Zero Padding}

    \centering
    \input{images/bitflow_zeros.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{FIR 1 In}

    \centering
    \input{images/bitflow_fir1_in.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{FIR 1 Out}

    \centering
    \input{images/bitflow_fir1_out.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{FIR 2 In}

    \centering
    \input{images/bitflow_fir2_in.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{FIR 2 Out}

    \centering
    \input{images/bitflow_fir2_out.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{Output Stage}

    \centering
    \input{images/bitflow_out.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{Full Dynamic Range}

    \centering
    \input{images/dynamicrange1.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{Badly Used Dynamic Range}

    \centering
    \input{images/dynamicrange2.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{Well Used Dynamic Range}

    \centering
    \input{images/dynamicrange3.tikz}
    
\end{frame}