
---------- Begin Simulation Statistics ----------
final_tick                               258552292686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22320                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866820                       # Number of bytes of host memory used
host_op_rate                                    40739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   448.03                       # Real time elapsed on the host
host_tick_rate                              199742479                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      18252470                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089491                       # Number of seconds simulated
sim_ticks                                 89491141000                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   11                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        11     68.75%     68.75% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2281812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4568098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       941502                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         9803                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2675829                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       936168                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       941502                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         5334                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2675848                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               1                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          249                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13396748                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8264505                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         9806                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2499612                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        174332                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       887705                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18252454                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    178865175                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.102046                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.560444                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    170232595     95.17%     95.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4110648      2.30%     97.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1989463      1.11%     98.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1253909      0.70%     99.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       777398      0.43%     99.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        80706      0.05%     99.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       229493      0.13%     99.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        16631      0.01%     99.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       174332      0.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    178865175                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18252232                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5000554                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13251456     72.60%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5000554     27.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          444      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18252454                       # Class of committed instruction
system.switch_cpus.commit.refs                5000998                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18252454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      17.898226                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                17.898226                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     175786404                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19215643                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           774877                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            142918                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           9812                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2267192                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5053417                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 64064                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                3040                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   223                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2675848                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1601104                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             177366434                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10735927                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           19624                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.014950                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1604938                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       936169                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.059983                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    178981211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.109319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.832437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        175390190     97.99%     97.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            41381      0.02%     98.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           711836      0.40%     98.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            41001      0.02%     98.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           671650      0.38%     98.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            40978      0.02%     98.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           775821      0.43%     99.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            35239      0.02%     99.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1273115      0.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    178981211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9828                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2503539                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.104494                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5170984                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               3040                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       139975546                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5241791                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         5928                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19140221                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5167944                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         8912                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18702507                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         473299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        408041                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           9812                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2227823                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        95891                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          599                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       241211                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         5484                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6898                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2930                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          20129044                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18569741                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.621032                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          12500783                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.103752                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18570199                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         24497554                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16062902                       # number of integer regfile writes
system.switch_cpus.ipc                       0.055871                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.055871                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          136      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      13539826     72.36%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            4      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5168404     27.62%     99.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         3049      0.02%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18711419                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 287                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000015                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              12      4.18%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            160     55.75%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           115     40.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       18711570                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    216404498                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     18569741                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20027899                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19140221                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18711419                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       887672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          162                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      2021975                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    178981211                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.104544                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.422695                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    165985519     92.74%     92.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      8964181      5.01%     97.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2529892      1.41%     99.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1344643      0.75%     99.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       133985      0.07%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        21145      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1219      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          470      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          157      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    178981211                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.104543                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1601108                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     6                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          925                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          319                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5241791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         5928                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10290293                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                178982262                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       165966191                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      24003739                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9381270                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1165875                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         644224                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          5845                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49881038                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19166498                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     25205784                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1409542                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles           9812                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10429783                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1201913                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     25349354                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          15129586                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            197831002                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38396476                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3043857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2118013                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6088758                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2118013                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2286064                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          432                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2281380                       # Transaction distribution
system.membus.trans_dist::ReadExReq               221                       # Transaction distribution
system.membus.trans_dist::ReadExResp              221                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2286065                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6854383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6854383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6854383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    146349888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    146349888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               146349888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2286286                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2286286    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2286286                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5229635000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11907583500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  89491141000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3044677                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          889                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5325582                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             221                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            17                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3044663                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9133622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9133656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    194901632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              194902720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2282614                       # Total snoops (count)
system.tol2bus.snoopTraffic                     27648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5327515                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.397561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.489394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3209502     60.24%     60.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2118013     39.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5327515                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3044832500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4567314000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             22500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       758613                       # number of demand (read+write) hits
system.l2.demand_hits::total                   758613                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       758613                       # number of overall hits
system.l2.overall_hits::total                  758613                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2286266                       # number of demand (read+write) misses
system.l2.demand_misses::total                2286288                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2286266                       # number of overall misses
system.l2.overall_misses::total               2286288                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1179500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 179745149000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     179746328500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1179500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 179745149000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    179746328500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3044879                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3044901                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3044879                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3044901                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.750856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.750858                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.750856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.750858                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78633.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78619.525899                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78619.285278                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78633.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78619.525899                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78619.285278                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 432                       # number of writebacks
system.l2.writebacks::total                       432                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2286266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2286281                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2286266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2286281                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1029500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 156882519000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 156883548500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1029500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 156882519000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 156883548500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.750856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.750856                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.750856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.750856                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68633.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68619.539021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68619.539112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68633.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68619.539021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68619.539112                       # average overall mshr miss latency
system.l2.replacements                        2282614                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          457                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              457                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          457                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2117212                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2117212                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     19597500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19597500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88676.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88676.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     17387500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17387500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78676.470588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78676.470588                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1179500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1179500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78633.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69382.352941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1029500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1029500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68633.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68633.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       758613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            758613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      2286045                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2286050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 179725551500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 179725551500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3044658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3044663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.750838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.750838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78618.553659                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78618.381706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2286045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2286045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 156865131500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 156865131500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.750838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.750837                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 68618.566782                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68618.566782                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4092.722553                       # Cycle average of tags in use
system.l2.tags.total_refs                     3212052                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2282614                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.407181                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              258462801545500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.195398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.003223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.249768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.019364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4092.254800                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999200                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2621                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50996774                       # Number of tag accesses
system.l2.tags.data_accesses                 50996774                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    146320832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          146322240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           27648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2286263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2286285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                432                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        10727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1635031472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1635047205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        10727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            12158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         308947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               308947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         308947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        10727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1635031472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1635356152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2281280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.064255142500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4532976                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                195                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2286279                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        432                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2286279                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      432                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4984                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   205                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            155404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            151162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            148555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            143897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            133227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            121937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            119436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            131726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            138083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           140415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           143618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           148749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           153586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           160506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           166731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               75                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19168694000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11406475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             61942975250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8402.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27152.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2044155                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     189                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2286279                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  432                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1081291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  899424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  271532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       237156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    615.690600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   392.461626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   425.331460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36864     15.54%     15.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        48359     20.39%     35.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8879      3.74%     39.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7002      2.95%     42.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7027      2.96%     45.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6590      2.78%     48.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6219      2.62%     51.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5857      2.47%     53.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       110359     46.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       237156                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   174352.230769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  171015.262064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  42429.029901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-163839            7     53.85%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-180223            5     38.46%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               13    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              146002880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  318976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   13312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               146321856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                27648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1631.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1635.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89491066000                       # Total gap between requests
system.mem_ctrls.avgGap                      39135.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    146001920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10727.318808014752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1631467856.689859390259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 148752.154137804551                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           15                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2286264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       410250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  61942565000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2032890221250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27350.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27093.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4705764401.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1011973620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            537865350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8449575960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             391500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7064057520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32540679840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6961892640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56566436430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        632.089789                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  17261345250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2988180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  69241605750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            681341640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            362141670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7838870340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             694260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7064057520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30246660690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8893698720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55087464840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.563331                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22546337000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2988180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63956614000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 258462801545000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    89491131000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1601081                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1601092                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1601081                       # number of overall hits
system.cpu.icache.overall_hits::total         1601092                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             25                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total            25                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1568000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1568000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1568000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1568000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1601104                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1601117                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1601104                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1601117                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68173.913043                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        62720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68173.913043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        62720                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1202000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1202000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1202000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1202000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80133.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80133.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80133.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80133.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1601081                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1601092                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            25                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1568000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1568000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1601104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1601117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68173.913043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        62720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1202000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1202000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80133.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80133.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.005879                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      258462801545500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000692                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.005186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3202251                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3202251                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1740434                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1740434                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1740434                       # number of overall hits
system.cpu.dcache.overall_hits::total         1740434                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3312371                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3312376                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3312371                       # number of overall misses
system.cpu.dcache.overall_misses::total       3312376                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 212401771500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 212401771500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 212401771500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 212401771500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5052805                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5052810                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5052805                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5052810                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.655551                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.655551                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.655551                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.655551                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64123.786707                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64123.689913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64123.786707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64123.689913                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8064204                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            369624                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.817317                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          457                       # number of writebacks
system.cpu.dcache.writebacks::total               457                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       267492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       267492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       267492                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       267492                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3044879                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3044879                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3044879                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3044879                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 193066156500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 193066156500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 193066156500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 193066156500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.602612                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.602611                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.602612                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.602611                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63406.840305                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63406.840305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63406.840305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63406.840305                       # average overall mshr miss latency
system.cpu.dcache.replacements                3043857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1740211                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1740211                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3312150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3312155                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 212381511000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 212381511000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      5052361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5052366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.655565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.655565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64121.948281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64121.851483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       267492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       267492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3044658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3044658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 193046117000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 193046117000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.602621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.602620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 63404.860907                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63404.860907                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data          223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     20260500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20260500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data          444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.497748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.497748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91676.470588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91676.470588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     20039500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20039500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.497748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.497748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90676.470588                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90676.470588                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258552292686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.354357                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4782593                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3043857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.571228                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      258462801546000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.354356                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          671                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13150501                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13150501                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               258825666064000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  29531                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866952                       # Number of bytes of host memory used
host_op_rate                                    53926                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1354.53                       # Real time elapsed on the host
host_tick_rate                              201821489                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      73044456                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.273373                       # Number of seconds simulated
sim_ticks                                273373378000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7057413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14114826                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2768596                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        23879                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7944031                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2768498                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2768596                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           98                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7944032                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          40143832                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         24807346                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        23879                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7498952                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        466987                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2214958                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       54791986                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    546461323                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.100267                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.549787                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    520196792     95.19%     95.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     12662003      2.32%     97.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      6024682      1.10%     98.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      3787951      0.69%     99.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2381291      0.44%     99.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       227105      0.04%     99.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       681403      0.12%     99.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        33109      0.01%     99.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       466987      0.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    546461323                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          54791387                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              15001499                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39789289     72.62%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     15001499     27.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1198      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     54791986                       # Class of committed instruction
system.switch_cpus.commit.refs               15002697                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              54791986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      18.224892                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                18.224892                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     537262095                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       57193656                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2292476                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            311393                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          23879                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       6856913                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            15130272                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                190572                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                1222                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   599                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7944032                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4814966                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             541901297                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           809                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31812197                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           47758                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.014530                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4821580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2768498                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.058185                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    546746756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.106183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.819396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        536049144     98.04%     98.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            96894      0.02%     98.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2189014      0.40%     98.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            96335      0.02%     98.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2048374      0.37%     98.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            96880      0.02%     98.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2332674      0.43%     99.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            82173      0.02%     99.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3755268      0.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    546746756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts        23879                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7506685                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.102322                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15470366                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               1222                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       436516978                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      15616941                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         1244                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57006934                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15469144                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        18316                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55944139                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1412734                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        257730                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          23879                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5954348                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       302839                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1199                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       615444                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           46                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15050                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         8829                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          59914798                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55556661                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.619243                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          37101798                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.101613                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55557867                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         73368377                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        48048160                       # number of integer regfile writes
system.switch_cpus.ipc                       0.054870                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.054870                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            4      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      40491782     72.36%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15469448     27.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         1222      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55962456                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  41                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000001                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               3      7.32%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      7.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             38     92.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       55962493                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    658671753                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55556661                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     59221892                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57006934                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55962456                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2214958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           45                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      5140920                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    546746756                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.102355                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.414316                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    507327046     92.79%     92.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     27654080      5.06%     97.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7428266      1.36%     99.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3941847      0.72%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       355548      0.07%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        36994      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1697      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1265      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           13      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    546746756                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.102355                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4814966                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         1201                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            2                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     15616941                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         1244                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        30771667                       # number of misc regfile reads
system.switch_cpus.numCycles                546746756                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       508535672                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      72080824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       28544915                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3430176                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         373821                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9523                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     148432554                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       57068903                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     75086679                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           4120851                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles          23879                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      30636178                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3005868                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     75417409                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          46056777                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            603001280                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           114299314                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9078687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6577909                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18157372                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6577909                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 273373378000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7056815                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1131                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7056282                       # Transaction distribution
system.membus.trans_dist::ReadExReq               599                       # Transaction distribution
system.membus.trans_dist::ReadExResp              599                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7056814                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21172240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21172240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21172240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    451746880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    451746880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               451746880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7057413                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7057413    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7057413                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16130366000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36745267500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 273373378000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 273373378000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 273373378000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 273373378000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9078088                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2750                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16134438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             599                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9078086                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     27236059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27236059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    581139584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              581139584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7058501                       # Total snoops (count)
system.tol2bus.snoopTraffic                     72384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16137186                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.407624                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491393                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9559277     59.24%     59.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6577909     40.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16137186                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9080305000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13618030500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 273373378000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2021274                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2021274                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2021274                       # number of overall hits
system.l2.overall_hits::total                 2021274                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      7057411                       # number of demand (read+write) misses
system.l2.demand_misses::total                7057411                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      7057411                       # number of overall misses
system.l2.overall_misses::total               7057411                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 556428640500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     556428640500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 556428640500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    556428640500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      9078685                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9078685                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9078685                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9078685                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.777360                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.777360                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.777360                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.777360                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 78843.167912                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78843.167912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78843.167912                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78843.167912                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1131                       # number of writebacks
system.l2.writebacks::total                      1131                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      7057411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7057411                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      7057411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7057411                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 485854500500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 485854500500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 485854500500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 485854500500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.777360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.777360                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.777360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.777360                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68843.163662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68843.163662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68843.163662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68843.163662                       # average overall mshr miss latency
system.l2.replacements                        7058501                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1619                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1619                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1619                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6576821                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6576821                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 599                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     53488500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      53488500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89296.327212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89296.327212                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     47498500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     47498500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79296.327212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79296.327212                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2021274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2021274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      7056812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7056812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 556375152000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 556375152000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9078086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9078086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.777346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.777346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78842.280622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78842.280622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      7056812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7056812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 485807002000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 485807002000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.777346                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.777346                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 68842.276371                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68842.276371                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 273373378000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    12340045                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7062597                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.747239                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.134661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4095.865339                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          805                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2463                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 152317477                       # Number of tag accesses
system.l2.tags.data_accesses                152317477                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 273373378000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    451674496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          451674496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        72384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           72384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      7057414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7057414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1131                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1131                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1652225609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1652225609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         264781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               264781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         264781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1652225609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1652490390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   7043150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.082414094250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           38                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           38                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13974959                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                570                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7057413                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1131                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7057413                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1131                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   518                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            470652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            460943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            458812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            449026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            432677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            425310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            415718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            411349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            420134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            437846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           430897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           431210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           435601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           430644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           458017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           474314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               15                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  61045805750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                35215750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            193104868250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8667.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27417.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6299959                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     544                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7057413                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1131                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3294686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2755120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  878327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  115017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       743255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    606.523123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   379.085217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   429.059196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       132276     17.80%     17.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       142028     19.11%     36.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        30815      4.15%     41.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21598      2.91%     43.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19892      2.68%     46.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18010      2.42%     49.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17362      2.34%     51.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17725      2.38%     53.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       343549     46.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       743255                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           38                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   183376.605263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  182917.779558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13029.076202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-155647            1      2.63%      2.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::155648-163839            2      5.26%      7.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            3      7.89%     15.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::172032-180223            8     21.05%     36.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-188415           12     31.58%     68.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::188416-196607            6     15.79%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            5     13.16%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::204800-212991            1      2.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            38                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           38                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               38    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            38                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              450761600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  912832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   38912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               451674432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                72384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1648.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1652.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  273373307000                       # Total gap between requests
system.mem_ctrls.avgGap                      38729.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    450761600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1648886235.001273632050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 142340.122087528202                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      7057413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1131                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 193104868250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6674930248250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27361.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 5901795091.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2842169820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1510652880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25123253820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             579420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21580010400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      95628116820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24446436960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       171131220120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        625.998118                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  61399045500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9128600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 202845732500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2464670880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1309999845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25164837180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2594340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21580010400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      96048583590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24092359680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       170663055915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        624.285573                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60688548500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9128600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 203556229500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 258462801545000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   362864509000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258825666064000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6416047                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6416058                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6416047                       # number of overall hits
system.cpu.icache.overall_hits::total         6416058                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             25                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total            25                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1568000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1568000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1568000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1568000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6416070                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6416083                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6416070                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6416083                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68173.913043                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        62720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68173.913043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        62720                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1202000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1202000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1202000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1202000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80133.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80133.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80133.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80133.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6416047                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6416058                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            25                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1568000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1568000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6416070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6416083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68173.913043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        62720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1202000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1202000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80133.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80133.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258825666064000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.023828                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6416075                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          377416.176471                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      258462801545500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002804                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.021024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12832183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12832183                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258825666064000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258825666064000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258825666064000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258825666064000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258825666064000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258825666064000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258825666064000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      6994572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6994572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      6994572                       # number of overall hits
system.cpu.dcache.overall_hits::total         6994572                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13187261                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13187266                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13187261                       # number of overall misses
system.cpu.dcache.overall_misses::total      13187266                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 863442690500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 863442690500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 863442690500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 863442690500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     20181833                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20181838                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     20181833                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20181838                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.653422                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.653422                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.653422                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.653422                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65475.513869                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65475.489044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65475.513869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65475.489044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37417985                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1506035                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.845362                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2076                       # number of writebacks
system.cpu.dcache.writebacks::total              2076                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1063697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1063697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1063697                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1063697                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     12123564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12123564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     12123564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12123564                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 786482965000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 786482965000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 786482965000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 786482965000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.600717                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.600717                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.600717                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.600717                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64872.257448                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64872.257448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64872.257448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64872.257448                       # average overall mshr miss latency
system.cpu.dcache.replacements               12122544                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6993750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6993750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13186441                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13186446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 863367144500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 863367144500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     20180191                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20180196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.653435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.653435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65473.856403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65473.831577                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1063697                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1063697                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     12122744                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12122744                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 786408239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 786408239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.600725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.600725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 64870.481386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64870.481386                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data          822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     75546000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     75546000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         1642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.499391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 92129.268293                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92129.268293                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     74726000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74726000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.499391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.499391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 91129.268293                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91129.268293                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258825666064000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             1.435539                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19118140                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12123568                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.576940                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      258462801546000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     1.435537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.001402                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.001402                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          753                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52487244                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52487244                       # Number of data accesses

---------- End Simulation Statistics   ----------
