

================================================================
== Vivado HLS Report for 'floyd_warshall'
================================================================
* Date:           Fri Mar  2 00:46:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        FloydWarshall
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2003|  2003|  2004|  2004|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- OUTER_LOOP_MIDDLE_LOOP_INNER_LOOP  |  2001|  2001|         4|          2|          1|  1000|    yes   |
        +-------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     303|    208|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    162|
|Register         |        -|      -|     120|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     423|    370|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |h_1_fu_162_p2                   |     +    |      0|   17|   9|           4|           1|
    |i_1_fu_264_p2                   |     +    |      0|   17|   9|           4|           1|
    |indvar_flatten_next1_fu_156_p2  |     +    |      0|   35|  15|          10|           1|
    |indvar_flatten_op_fu_222_p2     |     +    |      0|   29|  13|           8|           1|
    |j_1_fu_289_p2                   |     +    |      0|   17|   9|           4|           1|
    |tmp_10_fu_325_p2                |     +    |      0|   29|  13|           8|           8|
    |tmp_11_fu_278_p2                |     +    |      0|    0|   8|           8|           8|
    |tmp_12_fu_336_p2                |     +    |      0|   29|  13|           8|           8|
    |tmp_2_fu_258_p2                 |     +    |      0|    0|   8|           8|           8|
    |tmp_7_fu_319_p2                 |     +    |      0|   29|  13|           8|           8|
    |tmp_8_fu_346_p2                 |     +    |      0|  101|  37|          32|          32|
    |tmp_5_mid_fu_202_p2             |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten1_fu_150_p2     |   icmp   |      0|    0|   5|          10|           6|
    |exitcond_flatten9_fu_168_p2     |   icmp   |      0|    0|   4|           8|           7|
    |tmp_4_fu_196_p2                 |   icmp   |      0|    0|   2|           4|           4|
    |tmp_9_fu_352_p2                 |   icmp   |      0|    0|  16|          32|          32|
    |tmp_3_fu_208_p2                 |    or    |      0|    0|   2|           1|           1|
    |i_mid_fu_174_p3                 |  select  |      0|    0|   4|           1|           1|
    |indvar_flatten_next_fu_228_p3   |  select  |      0|    0|   8|           1|           1|
    |j_mid2_fu_214_p3                |  select  |      0|    0|   4|           1|           1|
    |tmp_1_mid2_v_fu_182_p3          |  select  |      0|    0|   4|           1|           4|
    |tmp_4_mid2_fu_269_p3            |  select  |      0|    0|   4|           1|           4|
    |ap_enable_pp0                   |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|    0|   2|           1|           2|
    |not_exitcond_flatten_fu_190_p2  |    xor   |      0|    0|   2|           1|           2|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |Total                           |          |      0|  303| 208|         166|         145|
    +--------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_address0                    |  15|          3|    7|         21|
    |A_address1                    |  15|          3|    7|         21|
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |h_phi_fu_110_p4               |   9|          2|    4|          8|
    |h_reg_106                     |   9|          2|    4|          8|
    |i_phi_fu_132_p4               |   9|          2|    4|          8|
    |i_reg_128                     |   9|          2|    4|          8|
    |indvar_flatten1_phi_fu_99_p4  |   9|          2|   10|         20|
    |indvar_flatten1_reg_95        |   9|          2|   10|         20|
    |indvar_flatten_phi_fu_121_p4  |   9|          2|    8|         16|
    |indvar_flatten_reg_117        |   9|          2|    8|         16|
    |j_phi_fu_143_p4               |   9|          2|    4|          8|
    |j_reg_139                     |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 162|         34|   76|        170|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |A_addr_2_reg_424                            |   7|   0|    7|          0|
    |A_load_1_reg_429                            |  32|   0|   32|          0|
    |ap_CS_fsm                                   |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten1_reg_358  |   1|   0|    1|          0|
    |exitcond_flatten1_reg_358                   |   1|   0|    1|          0|
    |h_reg_106                                   |   4|   0|    4|          0|
    |i_mid_reg_367                               |   4|   0|    4|          0|
    |i_reg_128                                   |   4|   0|    4|          0|
    |indvar_flatten1_reg_95                      |  10|   0|   10|          0|
    |indvar_flatten_next1_reg_362                |  10|   0|   10|          0|
    |indvar_flatten_next_reg_392                 |   8|   0|    8|          0|
    |indvar_flatten_reg_117                      |   8|   0|    8|          0|
    |j_1_reg_414                                 |   4|   0|    4|          0|
    |j_mid2_reg_386                              |   4|   0|    4|          0|
    |j_reg_139                                   |   4|   0|    4|          0|
    |tmp_1_mid2_v_reg_373                        |   4|   0|    4|          0|
    |tmp_4_mid2_reg_397                          |   4|   0|    4|          0|
    |tmp_5_mid_reg_381                           |   1|   0|    1|          0|
    |tmp_7_cast_reg_404                          |   4|   0|    8|          4|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 120|   0|  124|          4|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | floyd_warshall | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | floyd_warshall | return value |
|ap_start    |  in |    1| ap_ctrl_hs | floyd_warshall | return value |
|ap_done     | out |    1| ap_ctrl_hs | floyd_warshall | return value |
|ap_idle     | out |    1| ap_ctrl_hs | floyd_warshall | return value |
|ap_ready    | out |    1| ap_ctrl_hs | floyd_warshall | return value |
|A_address0  | out |    7|  ap_memory |        A       |     array    |
|A_ce0       | out |    1|  ap_memory |        A       |     array    |
|A_q0        |  in |   32|  ap_memory |        A       |     array    |
|A_address1  | out |    7|  ap_memory |        A       |     array    |
|A_ce1       | out |    1|  ap_memory |        A       |     array    |
|A_we1       | out |    1|  ap_memory |        A       |     array    |
|A_d1        | out |   32|  ap_memory |        A       |     array    |
|A_q1        |  in |   32|  ap_memory |        A       |     array    |
+------------+-----+-----+------------+----------------+--------------+

