# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {F:/College/1st year/Second semester/Logic Design/Project/Code/Slave.v}
