# Reading pref.tcl
# do Pipelined_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ahmad/Desktop/github/JoSDC/Innovation\ Phase/Pipelined_ex {C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/controlUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:37:29 on Feb 04,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex" C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/controlUnit.v 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 01:37:29 on Feb 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ahmad/Desktop/github/JoSDC/Innovation\ Phase/Pipelined_ex {C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/controlUnit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:37:29 on Feb 04,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex" C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/controlUnit_tb.v 
# -- Compiling module controlUnit_tb
# ** Warning: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/controlUnit_tb.v(46): (vlog-2643) Unterminated string literal continues onto next line.
# 
# Top level modules:
# 	controlUnit_tb
# End time: 01:37:29 on Feb 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ahmad/Desktop/github/JoSDC/Innovation\ Phase/Pipelined_ex {C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:37:29 on Feb 04,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex" C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:37:30 on Feb 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:37:30 on Feb 04,2025
# Loading work.testbench
# ** Error: (vsim-3033) Instantiation of 'processor' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/testbench.v Line: 18
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/simulation/modelsim/rtl_work
#             C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Pipelined_run_msim_rtl_verilog.do PAUSED at line 13
vsim work.controlUnit_tb
# vsim work.controlUnit_tb 
# Start time: 01:37:30 on Feb 04,2025
# Loading work.controlUnit_tb
# Loading work.controlUnit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# Time = 0: Instruction1 = add      (opCode1 = 00, funct1 = 20), Instruction2 = addi     (opCode2 = 08, funct2 = 00)
# 
# 
#         Branch1 = 0, MemReadEn1 = 0, MemWriteEn1 = 0, RegWriteEn1 = 1, ALUSrc1 = 0, Jump1 = 0, PcSrc1 = 0
# 
# 
#         Branch2 = 0, MemReadEn2 = 0, MemWriteEn2 = 0, RegWriteEn2 = 1, ALUSrc2 = 1, Jump2 = 0, PcSrc2 = 0
# 
# 
#         MemtoReg1 =  0, RegDst1 =  1, MemtoReg2 =  0, RegDst2 =  0
# 
# 
#         ALUOp1 = 0000, ALUOp2 = 0000
# Time = 10: Instruction1 = lw       (opCode1 = 23, funct1 = 00), Instruction2 = sw       (opCode2 = 2b, funct2 = 00)
# 
# 
#         Branch1 = 0, MemReadEn1 = 1, MemWriteEn1 = 0, RegWriteEn1 = 1, ALUSrc1 = 1, Jump1 = 0, PcSrc1 = 0
# 
# 
#         Branch2 = 0, MemReadEn2 = 0, MemWriteEn2 = 1, RegWriteEn2 = 0, ALUSrc2 = 1, Jump2 = 0, PcSrc2 = 0
# 
# 
#         MemtoReg1 =  1, RegDst1 =  0, MemtoReg2 =  0, RegDst2 =  0
# 
# 
#         ALUOp1 = 0000, ALUOp2 = 0000
# Time = 20: Instruction1 = beq      (opCode1 = 04, funct1 = 00), Instruction2 = j        (opCode2 = 02, funct2 = 00)
# 
# 
#         Branch1 = 1, MemReadEn1 = 0, MemWriteEn1 = 0, RegWriteEn1 = 0, ALUSrc1 = 0, Jump1 = 0, PcSrc1 = 0
# 
# 
#         Branch2 = 0, MemReadEn2 = 0, MemWriteEn2 = 0, RegWriteEn2 = 0, ALUSrc2 = 0, Jump2 = 1, PcSrc2 = 1
# 
# 
#         MemtoReg1 =  0, RegDst1 =  0, MemtoReg2 =  0, RegDst2 =  0
# 
# 
#         ALUOp1 = 0001, ALUOp2 = 0000
# Time = 30: Instruction1 = sub      (opCode1 = 00, funct1 = 22), Instruction2 = ori      (opCode2 = 0d, funct2 = 00)
# 
# 
#         Branch1 = 0, MemReadEn1 = 0, MemWriteEn1 = 0, RegWriteEn1 = 1, ALUSrc1 = 0, Jump1 = 0, PcSrc1 = 0
# 
# 
#         Branch2 = 0, MemReadEn2 = 0, MemWriteEn2 = 0, RegWriteEn2 = 0, ALUSrc2 = 0, Jump2 = 0, PcSrc2 = 0
# 
# 
#         MemtoReg1 =  0, RegDst1 =  1, MemtoReg2 =  0, RegDst2 =  0
# 
# 
#         ALUOp1 = 0001, ALUOp2 = 0000
# Time = 40: Instruction1 = jal      (opCode1 = 03, funct1 = 00), Instruction2 = and      (opCode2 = 00, funct2 = 24)
# 
# 
#         Branch1 = 0, MemReadEn1 = 0, MemWriteEn1 = 0, RegWriteEn1 = 1, ALUSrc1 = 0, Jump1 = 1, PcSrc1 = 1
# 
# 
#         Branch2 = 0, MemReadEn2 = 0, MemWriteEn2 = 0, RegWriteEn2 = 1, ALUSrc2 = 0, Jump2 = 0, PcSrc2 = 0
# 
# 
#         MemtoReg1 =  2, RegDst1 =  2, MemtoReg2 =  0, RegDst2 =  1
# 
# 
#         ALUOp1 = 0000, ALUOp2 = 0010
# ** Note: $finish    : C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/controlUnit_tb.v(89)
#    Time: 50 ps  Iteration: 0  Instance: /controlUnit_tb
# 1
# Break in Module controlUnit_tb at C:/Users/Ahmad/Desktop/github/JoSDC/Innovation Phase/Pipelined_ex/controlUnit_tb.v line 89
# End time: 01:44:39 on Feb 04,2025, Elapsed time: 0:07:09
# Errors: 0, Warnings: 0
