{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608728785905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608728785913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 15:06:25 2020 " "Processing started: Wed Dec 23 15:06:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608728785913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1608728785913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Four_bit_adder -c testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Four_bit_adder -c testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1608728785914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1608728787127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1608728787127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608728806546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608728806546 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "four-bit-adder.v " "Can't analyze file -- file four-bit-adder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1608728806548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1608728806908 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(17) " "Verilog HDL warning at testbench.v(17): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1608728806913 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1. ERROR: the output was wrong! testbench.v(27) " "Verilog HDL Display System Task info at testbench.v(27): 1. ERROR: the output was wrong!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 27 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806913 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 0, cout = 0 testbench.v(28) " "Verilog HDL Display System Task info at testbench.v(28):    Expected: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 28 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806913 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(29) " "Verilog HDL Display System Task info at testbench.v(29):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 29 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806913 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1. The output was correct! testbench.v(32) " "Verilog HDL Display System Task info at testbench.v(32): 1. The output was correct!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 0, cout = 0 testbench.v(33) " "Verilog HDL Display System Task info at testbench.v(33):    Expected: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 33 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(34) " "Verilog HDL Display System Task info at testbench.v(34):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "2. ERROR: the output was wrong! testbench.v(42) " "Verilog HDL Display System Task info at testbench.v(42): 2. ERROR: the output was wrong!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 42 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 14, cout = 1 testbench.v(43) " "Verilog HDL Display System Task info at testbench.v(43):    Expected: sum = 14, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(44) " "Verilog HDL Display System Task info at testbench.v(44):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "2. The output was correct! testbench.v(47) " "Verilog HDL Display System Task info at testbench.v(47): 2. The output was correct!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 14, cout = 1 testbench.v(48) " "Verilog HDL Display System Task info at testbench.v(48):    Expected: sum = 14, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(49) " "Verilog HDL Display System Task info at testbench.v(49):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 49 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "3. ERROR: the output was wrong! testbench.v(57) " "Verilog HDL Display System Task info at testbench.v(57): 3. ERROR: the output was wrong!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 15, cout = 1 testbench.v(58) " "Verilog HDL Display System Task info at testbench.v(58):    Expected: sum = 15, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(59) " "Verilog HDL Display System Task info at testbench.v(59):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 59 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "3. The output was correct! testbench.v(62) " "Verilog HDL Display System Task info at testbench.v(62): 3. The output was correct!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 62 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 15, cout = 1 testbench.v(63) " "Verilog HDL Display System Task info at testbench.v(63):    Expected: sum = 15, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(64) " "Verilog HDL Display System Task info at testbench.v(64):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 64 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806914 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "4. ERROR: the output was wrong! testbench.v(72) " "Verilog HDL Display System Task info at testbench.v(72): 4. ERROR: the output was wrong!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 72 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 4, cout = 1 testbench.v(73) " "Verilog HDL Display System Task info at testbench.v(73):    Expected: sum = 4, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 73 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(74) " "Verilog HDL Display System Task info at testbench.v(74):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 74 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "4. The output was correct! testbench.v(77) " "Verilog HDL Display System Task info at testbench.v(77): 4. The output was correct!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 77 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 4, cout = 1 testbench.v(78) " "Verilog HDL Display System Task info at testbench.v(78):    Expected: sum = 4, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 78 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(79) " "Verilog HDL Display System Task info at testbench.v(79):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "5. ERROR: the output was wrong! testbench.v(87) " "Verilog HDL Display System Task info at testbench.v(87): 5. ERROR: the output was wrong!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 0, cout = 1 testbench.v(88) " "Verilog HDL Display System Task info at testbench.v(88):    Expected: sum = 0, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 88 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(89) " "Verilog HDL Display System Task info at testbench.v(89):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 89 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "5. The output was correct! testbench.v(92) " "Verilog HDL Display System Task info at testbench.v(92): 5. The output was correct!" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 92 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Expected: sum = 0, cout = 1 testbench.v(93) " "Verilog HDL Display System Task info at testbench.v(93):    Expected: sum = 0, cout = 1" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 93 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "   Actual: sum = 0, cout = 0 testbench.v(94) " "Verilog HDL Display System Task info at testbench.v(94):    Actual: sum = 0, cout = 0" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 94 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(96) " "Verilog HDL warning at testbench.v(96): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 96 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1608728806915 "|testbench"}
{ "Warning" "WSGN_SEARCH_FILE" "four_bit_adder.v 2 2 " "Using design file four_bit_adder.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "four_bit_adder.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/four_bit_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608728806936 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_adder " "Found entity 2: four_bit_adder" {  } { { "four_bit_adder.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/four_bit_adder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608728806936 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1608728806936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_adder four_bit_adder:dut " "Elaborating entity \"four_bit_adder\" for hierarchy \"four_bit_adder:dut\"" {  } { { "testbench.v" "dut" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608728806938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder four_bit_adder:dut\|full_adder:zero " "Elaborating entity \"full_adder\" for hierarchy \"four_bit_adder:dut\|full_adder:zero\"" {  } { { "four_bit_adder.v" "zero" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/four_bit_adder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608728806943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1372 " "Peak virtual memory: 1372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608728808622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 15:06:48 2020 " "Processing ended: Wed Dec 23 15:06:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608728808622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608728808622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608728808622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1608728808622 ""}
