[2025-09-17 11:38:57] START suite=qualcomm_srv trace=srv348_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv348_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2610918 heartbeat IPC: 3.83 cumulative IPC: 3.83 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5052903 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5052903 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5052904 heartbeat IPC: 4.095 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13647918 heartbeat IPC: 1.163 cumulative IPC: 1.163 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22174358 heartbeat IPC: 1.173 cumulative IPC: 1.168 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30679072 heartbeat IPC: 1.176 cumulative IPC: 1.171 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 39200386 heartbeat IPC: 1.174 cumulative IPC: 1.171 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 47664554 heartbeat IPC: 1.181 cumulative IPC: 1.173 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 56047046 heartbeat IPC: 1.193 cumulative IPC: 1.177 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 64531379 heartbeat IPC: 1.179 cumulative IPC: 1.177 (Simulation time: 00 hr 09 min 23 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 72898331 heartbeat IPC: 1.195 cumulative IPC: 1.179 (Simulation time: 00 hr 10 min 29 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv348_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 81412212 heartbeat IPC: 1.175 cumulative IPC: 1.179 (Simulation time: 00 hr 11 min 35 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 84990837 cumulative IPC: 1.177 (Simulation time: 00 hr 12 min 41 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 84990837 cumulative IPC: 1.177 (Simulation time: 00 hr 12 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv348_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.177 instructions: 100000003 cycles: 84990837
CPU 0 Branch Prediction Accuracy: 91.6% MPKI: 14.84 Average ROB Occupancy at Mispredict: 27.96
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.273
BRANCH_INDIRECT: 0.416
BRANCH_CONDITIONAL: 12.47
BRANCH_DIRECT_CALL: 0.7017
BRANCH_INDIRECT_CALL: 0.5188
BRANCH_RETURN: 0.4552


====Backend Stall Breakdown====
ROB_STALL: 126032
LQ_STALL: 0
SQ_STALL: 564242


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 126.78723
REPLAY_LOAD: 55.84348
NON_REPLAY_LOAD: 11.527724

== Total ==
ADDR_TRANS: 11918
REPLAY_LOAD: 6422
NON_REPLAY_LOAD: 107692

== Counts ==
ADDR_TRANS: 94
REPLAY_LOAD: 115
NON_REPLAY_LOAD: 9342

cpu0->cpu0_STLB TOTAL        ACCESS:    1787669 HIT:    1782029 MISS:       5640 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1787669 HIT:    1782029 MISS:       5640 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 167.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7790439 HIT:    6824680 MISS:     965759 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6312026 HIT:    5494583 MISS:     817443 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     543259 HIT:     414245 MISS:     129014 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     925141 HIT:     913720 MISS:      11421 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10013 HIT:       2132 MISS:       7881 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.19 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14470598 HIT:    8038441 MISS:    6432157 MSHR_MERGE:    1550595
cpu0->cpu0_L1I LOAD         ACCESS:   14470598 HIT:    8038441 MISS:    6432157 MSHR_MERGE:    1550595
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29928282 HIT:   26547135 MISS:    3381147 MSHR_MERGE:    1397303
cpu0->cpu0_L1D LOAD         ACCESS:   16875999 HIT:   15096623 MISS:    1779376 MSHR_MERGE:     348822
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13040708 HIT:   11448959 MISS:    1591749 MSHR_MERGE:    1048472
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11575 HIT:       1553 MISS:      10022 MSHR_MERGE:          9
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12094082 HIT:   10342338 MISS:    1751744 MSHR_MERGE:     883329
cpu0->cpu0_ITLB LOAD         ACCESS:   12094082 HIT:   10342338 MISS:    1751744 MSHR_MERGE:     883329
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28320108 HIT:   27091981 MISS:    1228127 MSHR_MERGE:     308873
cpu0->cpu0_DTLB LOAD         ACCESS:   28320108 HIT:   27091981 MISS:    1228127 MSHR_MERGE:     308873
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.939 cycles
cpu0->LLC TOTAL        ACCESS:    1160537 HIT:    1096912 MISS:      63625 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     817443 HIT:     793736 MISS:      23707 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     129014 HIT:      93131 MISS:      35883 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     206199 HIT:     205907 MISS:        292 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7881 HIT:       4138 MISS:       3743 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3421
  ROW_BUFFER_MISS:      59907
  AVG DBUS CONGESTED CYCLE: 3.591
Channel 0 WQ ROW_BUFFER_HIT:       1442
  ROW_BUFFER_MISS:      29312
  FULL:          0
Channel 0 REFRESHES ISSUED:       7082

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542761       404908        89578         4698
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          503          318          166
  STLB miss resolved @ L2C                0          561         1122          504          120
  STLB miss resolved @ LLC                0          125          713         1952          840
  STLB miss resolved @ MEM                0            5          259         1810         2062

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157475        52834      1159664       117704          494
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          436           93           32
  STLB miss resolved @ L2C                0          246          417           34            9
  STLB miss resolved @ LLC                0          219          439          557           41
  STLB miss resolved @ MEM                0            0           46          200           66
[2025-09-17 11:51:38] END   suite=qualcomm_srv trace=srv348_ap (rc=0)
