Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Feb 27 16:45:06 2019
| Host         : vhdl-2018 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file master_controller_control_sets_placed.rpt
| Design       : master_controller
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           20 |
| No           | No                    | Yes                    |               5 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              29 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------+----------------------------+------------------+----------------+
|       Clock Signal       |       Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------+----------------------------+------------------+----------------+
|  clk_gen/inst/clk_100MHz | SAMP/r_reg_reg[0]         | DATA_OUTr_i_1_n_0          |                1 |              1 |
|  SAMP/SCLK_DAC_OBUF      |                           | SAMP/init                  |                1 |              5 |
|  clk_gen/inst/clk_100MHz | SAMP/counter32[4]_i_1_n_0 |                            |                1 |              5 |
|  clk_gen/inst/clk_100MHz | SAMP/read_sample          | SAMP/read_address_reg[11]  |                3 |             12 |
|  clk_gen/inst/clk_100MHz | SAMP/sample_in_ready      | SAMP/write_address_reg[11] |                3 |             12 |
|  clk_gen/inst/clk_50MHz  |                           |                            |                8 |             18 |
|  SAMP/r_reg_reg[0]       | enable                    |                            |                7 |             24 |
|  clk_gen/inst/clk_100MHz |                           |                            |               12 |             26 |
+--------------------------+---------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 5      |                     2 |
| 12     |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


