// Seed: 3782181509
module module_0 (
    output supply1 id_0,
    output wor id_1,
    output tri id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    output supply1 id_6
);
  logic id_8 = id_8();
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  tri0  id_2,
    output uwire id_3,
    output wire  id_4,
    output tri   id_5,
    output wand  id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_6,
      id_2,
      id_5
  );
  wire [-1 'b0 : 1 'b0] id_9;
endmodule
