<usm-t>
  <input id="0">
    <vcd clk="clk" path="arb2/traces/bool/golden.vcd" rst="rst" scope="arb2_bench::arb2_"/>
    <csv path="arb2/traces/bool/golden.csv"/>
    <verilog path="arb2/design_bool/arb2_bool.v"/>
  </input>
  <external id="manually_defined">
    <external_specifications path="input/arb2/external/manually_defined.txt"/>
    <input id="0" type="vcd"/>
    <output_adaptor path="spotltl_to_spotltl/run.sh"/>
  </external>
  <test name="arb2_all_goals">
    <usecase id="harm_usecase_1_bool"/>
    <usecase id="texada_usecase_1"/>
    <external id="manually_defined"/>
    <expected path="input/arb2/expected/arb2_golden_ass_bool.txt"/>
    <compare with_strategy="n_mined"/>
    <compare with_strategy="syntactic_similarity"/>
    <compare with_strategy="semantic_equivalence"/>
    <compare with_strategy="hybrid_similarity"/>
    <compare faulty_traces="input/arb2/faulty_traces/" trace_type="csv" with_strategy="fault_coverage"/>
    <compare with_strategy="time_to_mine"/>
  </test>
</usm-t>
