/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [16:0] _02_;
  wire [18:0] _03_;
  wire [6:0] _04_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [21:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_0z[1] ? celloutsig_1_1z : celloutsig_1_2z);
  assign celloutsig_1_17z = !(celloutsig_1_15z[6] ? celloutsig_1_12z[0] : celloutsig_1_7z[7]);
  assign celloutsig_0_8z = !(in_data[22] ? celloutsig_0_3z : celloutsig_0_4z);
  assign celloutsig_1_9z = ~((celloutsig_1_0z[3] | celloutsig_1_1z) & (celloutsig_1_7z[2] | celloutsig_1_6z));
  assign celloutsig_1_10z = ~((celloutsig_1_7z[6] | 1'h1) & (celloutsig_1_7z[0] | 1'h1));
  assign celloutsig_0_1z = ~((in_data[26] | celloutsig_0_0z) & (in_data[6] | in_data[90]));
  assign celloutsig_0_25z = ~((celloutsig_0_8z | in_data[20]) & (in_data[75] | celloutsig_0_15z));
  assign celloutsig_0_9z = _01_ | celloutsig_0_4z;
  assign celloutsig_0_37z = ~(celloutsig_0_25z ^ celloutsig_0_5z);
  reg [18:0] _14_;
  always_ff @(posedge out_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 19'h00000;
    else _14_ <= { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z };
  assign { _03_[18:12], _01_, _03_[10:0] } = _14_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 17'h00000;
    else _02_ <= { celloutsig_1_7z[5:0], celloutsig_1_8z[10:6], 4'hf, celloutsig_1_8z[1:0] };
  reg [6:0] _16_;
  always_ff @(posedge out_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 7'h00;
    else _16_ <= { _03_[13:12], _01_, _03_[10:9], celloutsig_0_9z, celloutsig_0_5z };
  assign { _04_[6:3], _00_, _04_[1:0] } = _16_;
  assign celloutsig_0_62z = { in_data[41:38], celloutsig_0_45z } === { celloutsig_0_40z[2:0], celloutsig_0_49z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_10z[4:0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z } === { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_9z } === { in_data[42:27], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[67:42] === { in_data[28:9], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_45z = { _04_[5:3], _00_, _04_[1:0], celloutsig_0_44z, celloutsig_0_41z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_24z } > { celloutsig_0_29z[7:1], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_41z };
  assign celloutsig_0_51z = { celloutsig_0_27z[0], celloutsig_0_49z, celloutsig_0_16z } > celloutsig_0_28z[3:1];
  assign celloutsig_1_6z = { celloutsig_1_0z[1:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z } > { in_data[174:173], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_19z = { _04_[6:3], _00_, _04_[1:0] } <= celloutsig_0_6z;
  assign celloutsig_0_0z = in_data[38:34] || in_data[60:56];
  assign celloutsig_0_17z = { _03_[16:12], _01_, celloutsig_0_15z } || _03_[10:4];
  assign celloutsig_0_4z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_1_2z = in_data[179] & ~(in_data[179]);
  assign celloutsig_0_21z = in_data[92:82] % { 1'h1, in_data[7:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_31z = { celloutsig_0_28z[3:0], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_19z } * { celloutsig_0_6z[6:1], celloutsig_0_29z };
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_2z } * { celloutsig_1_0z[2], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_23z = { celloutsig_0_18z[12:11], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_8z, _04_[6:3], _00_, _04_[1:0], celloutsig_0_12z, celloutsig_0_15z } * { _04_[6:3], _00_, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_18z = celloutsig_0_0z ? { in_data[15:0], celloutsig_0_16z, 1'h1, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z } : { in_data[58:51], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_44z = { _00_, _04_[1], celloutsig_0_37z } != celloutsig_0_21z[3:1];
  assign celloutsig_0_41z = celloutsig_0_3z & celloutsig_0_35z[0];
  assign celloutsig_0_42z = ^ { celloutsig_0_18z[21:20], celloutsig_0_16z };
  assign celloutsig_0_49z = ^ { celloutsig_0_23z[4:2], celloutsig_0_45z };
  assign celloutsig_0_5z = ^ { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_18z = ^ { celloutsig_1_8z[9:8], celloutsig_1_17z, celloutsig_1_3z };
  assign celloutsig_0_12z = ^ in_data[6:1];
  assign celloutsig_0_15z = ^ { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_47z = { celloutsig_0_26z[1:0], celloutsig_0_41z, celloutsig_0_42z } << _03_[7:4];
  assign celloutsig_1_0z = in_data[107:104] << in_data[176:173];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } << { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_28z = { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_25z } <<< { _04_[5:3], _00_, celloutsig_0_8z };
  assign celloutsig_1_4z = { in_data[98:96], celloutsig_1_2z } <<< { celloutsig_1_0z[3:1], celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_0z[2], celloutsig_1_0z, celloutsig_1_6z } <<< celloutsig_1_7z[7:2];
  assign celloutsig_0_27z = { _03_[17:12], _01_, _03_[10:2], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_16z } <<< { _03_[16:12], _01_, _03_[10:3], celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_35z = { celloutsig_0_10z[3:2], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_9z } - celloutsig_0_31z[6:0];
  assign celloutsig_0_24z = { celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_12z } - { _04_[1:0], celloutsig_0_20z };
  assign celloutsig_0_10z = celloutsig_0_6z[5:0] ~^ in_data[54:49];
  assign celloutsig_0_29z = celloutsig_0_18z[14:7] ^ { _03_[15:14], celloutsig_0_10z };
  assign celloutsig_0_40z = celloutsig_0_21z[6:3] ^ in_data[95:92];
  assign celloutsig_0_6z = { in_data[68:67], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } ^ { in_data[29:24], celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_6z[6:4], celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_12z } ^ { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_25z };
  assign celloutsig_0_3z = ~((in_data[32] & celloutsig_0_0z) | (celloutsig_0_1z & in_data[55]));
  assign celloutsig_0_61z = ~((_04_[5] & in_data[38]) | (celloutsig_0_47z[2] & celloutsig_0_51z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[3] & celloutsig_1_0z[3]) | (celloutsig_1_0z[0] & celloutsig_1_0z[3]));
  assign celloutsig_1_5z = ~((in_data[133] & celloutsig_1_3z) | (celloutsig_1_4z[3] & celloutsig_1_4z[2]));
  assign celloutsig_1_14z = ~((celloutsig_1_12z[0] & celloutsig_1_3z) | (celloutsig_1_1z & in_data[124]));
  assign celloutsig_0_14z = ~((celloutsig_0_3z & _00_) | (_04_[4] & celloutsig_0_8z));
  assign celloutsig_0_20z = ~((celloutsig_0_10z[2] & celloutsig_0_8z) | (_03_[18] & celloutsig_0_16z));
  assign out_data[99] = ~ _02_[3];
  assign out_data[100] = ~ _02_[4];
  assign out_data[101] = ~ _02_[5];
  assign out_data[102] = ~ _02_[6];
  assign { celloutsig_1_8z[10:6], celloutsig_1_8z[0], celloutsig_1_8z[1] } = { celloutsig_1_7z[5], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } ~^ { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z };
  assign { out_data[112], out_data[119], out_data[111], out_data[118], out_data[110], out_data[117], out_data[109], out_data[116:115], out_data[108:107], out_data[114], out_data[106], out_data[113], out_data[105:103], out_data[98:96] } = { _02_[16], _02_[16:15], _02_[15:14], _02_[14:13], _02_[13:12], _02_[12:11], _02_[11:10], _02_[10:7], _02_[2:0] } ^ { celloutsig_1_15z[4], in_data[185], celloutsig_1_15z[3], in_data[184], celloutsig_1_15z[2], in_data[183], celloutsig_1_15z[1], celloutsig_1_10z, celloutsig_1_15z[7], celloutsig_1_15z[0], celloutsig_1_8z[10], celloutsig_1_15z[6], celloutsig_1_8z[9], celloutsig_1_15z[5], celloutsig_1_8z[8:6], celloutsig_1_8z[1:0], celloutsig_1_17z };
  assign _03_[11] = _01_;
  assign _04_[2] = _00_;
  assign celloutsig_1_8z[5:2] = 4'hf;
  assign { out_data[128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
