{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686587992761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686587992762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 13:39:52 2023 " "Processing started: Mon Jun 12 13:39:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686587992762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686587992762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj-03 -c Proj-03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj-03 -c Proj-03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686587992762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686587994106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686587994106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-03/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686588020346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686588020346 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "dataout controle_adc.sv(12) " "Verilog HDL error at controle_adc.sv(12): object dataout declared in a list of port declarations cannot be redeclared within the module body" {  } { { "controle_adc.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-03/controle_adc.sv" 12 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1686588020350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adc_sck ADC_SCK controle_adc.sv(3) " "Verilog HDL Declaration information at controle_adc.sv(3): object \"adc_sck\" differs only in case from object \"ADC_SCK\" in the same scope" {  } { { "controle_adc.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-03/controle_adc.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686588020352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adc_convst ADC_CONVST controle_adc.sv(4) " "Verilog HDL Declaration information at controle_adc.sv(4): object \"adc_convst\" differs only in case from object \"ADC_CONVST\" in the same scope" {  } { { "controle_adc.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-03/controle_adc.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686588020352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adc_sdi ADC_SDI controle_adc.sv(6) " "Verilog HDL Declaration information at controle_adc.sv(6): object \"adc_sdi\" differs only in case from object \"ADC_SDI\" in the same scope" {  } { { "controle_adc.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-03/controle_adc.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686588020353 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "controle_adc controle_adc.sv(1) " "Ignored design unit \"controle_adc\" at controle_adc.sv(1) due to previous errors" {  } { { "controle_adc.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-03/controle_adc.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1686588020353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_adc.sv 0 0 " "Found 0 design units, including 0 entities, in source file controle_adc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686588020354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adriel Cassimiro/Documents/VFSD-03/output_files/Proj-03.map.smsg " "Generated suppressed messages file C:/Users/Adriel Cassimiro/Documents/VFSD-03/output_files/Proj-03.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686588020413 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686588020578 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 12 13:40:20 2023 " "Processing ended: Mon Jun 12 13:40:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686588020578 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686588020578 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686588020578 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686588020578 ""}
