# SPI Slave - SystemVerilog

This repository contains a simple SPI slave implementation in SystemVerilog that supports **single-byte (8-bit)** SPI communication. It is designed to work with SPI Mode 0 (CPOL = 0, CPHA = 0), and can be simulated using ModelSim and synthesized in Quartus.

## ðŸ“¦ Features

- SPI slave with:
  - 8-bit shift-in on `MOSI`
  - 8-bit shift-out on `MISO`
  - Finite State Machine (FSM) control
  - `done` signal indicates a full byte received
- Edge detection of `SCLK` for proper timing
- Works with external SPI master (e.g., Arduino, STM32)

## ðŸ”§ Files

- `spi_slave.sv` â€” Main RTL module
- `spi_slave_tb.sv` â€” Testbench (ModelSim compatible)
- `spi_slave_wave.do` â€” Optional waveform script for ModelSim

## ðŸ”Œ SPI Interface

| Signal | Direction | Description                  |
|--------|-----------|------------------------------|
| `clk`  | Input     | System clock                 |
| `rst`  | Input     | Active-high reset            |
| `cs`   | Input     | Chip select (active low)     |
| `sclk` | Input     | SPI clock from master        |
| `mosi` | Input     | Master Out, Slave In         |
| `miso` | Output    | Master In, Slave Out         |
| `done` | Output    | High when 8 bits are received|
| `received_data` | Output | Received byte on MOSI |

## ðŸ§ª Simulation

To simulate using ModelSim:
```tcl
vsim work.spi_slave_tb
do spi_slave_wave.do

The simulation:
  Sends a single byte 0x3C from the master.
  Observes received_data = 0x3C on the slave.
  Monitors signal transitions on sclk, mosi, miso.

## RTL view
![image](RTLview.png)

## FSM
![image](FSM.png)
![image](FSMtable.png)

## Resource usage summary
![image](ResourceUsageSummary.png)

## Waveform
![image](waveform.png)




