vendor_name = ModelSim
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/JK_flipflop.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/Test_Bench.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/db/JK_flipflop.cbx.xml
design_name = hard_block
design_name = JK_flipflop
instance = comp, \Q~output\, Q~output, JK_flipflop, 1
instance = comp, \Q1~output\, Q1~output, JK_flipflop, 1
instance = comp, \RST~input\, RST~input, JK_flipflop, 1
instance = comp, \clk~input\, clk~input, JK_flipflop, 1
instance = comp, \J~input\, J~input, JK_flipflop, 1
instance = comp, \K~input\, K~input, JK_flipflop, 1
instance = comp, \JK_flipflop|D1|nand3|F~0\, JK_flipflop|D1|nand3|F~0, JK_flipflop, 1
instance = comp, \JK_flipflop|D0|nand2|F~1\, JK_flipflop|D0|nand2|F~1, JK_flipflop, 1
instance = comp, \JK_flipflop|D0|nand2|F~2\, JK_flipflop|D0|nand2|F~2, JK_flipflop, 1
instance = comp, \JK_flipflop|D1|nand2|F~1\, JK_flipflop|D1|nand2|F~1, JK_flipflop, 1
