
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012722    0.032488    0.124227    0.213203 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032494    0.000450    0.213653 v fanout51/A (sg13g2_buf_8)
     8    0.042865    0.021206    0.058071    0.271724 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.022569    0.004099    0.275823 v _213_/A (sg13g2_nand3_1)
     2    0.010514    0.035867    0.037435    0.313258 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.035884    0.000608    0.313866 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001684    0.018954    0.035939    0.349805 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.018954    0.000065    0.349871 v _300_/D (sg13g2_dfrbpq_1)
                                              0.349871   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016306    0.001345    0.088998 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238998   clock uncertainty
                                  0.000000    0.238998   clock reconvergence pessimism
                                 -0.022453    0.216545   library hold time
                                              0.216545   data required time
---------------------------------------------------------------------------------------------
                                              0.216545   data required time
                                             -0.349871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.133326   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012722    0.032488    0.124227    0.213203 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032494    0.000450    0.213653 v fanout51/A (sg13g2_buf_8)
     8    0.042865    0.021206    0.058071    0.271724 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.022546    0.004057    0.275781 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004888    0.033510    0.064881    0.340662 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.033511    0.000327    0.340989 ^ _219_/A (sg13g2_inv_1)
     1    0.002090    0.012853    0.019404    0.360393 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.012853    0.000144    0.360536 v _301_/D (sg13g2_dfrbpq_1)
                                              0.360536   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238976   clock uncertainty
                                  0.000000    0.238976   clock reconvergence pessimism
                                 -0.021044    0.217931   library hold time
                                              0.217931   data required time
---------------------------------------------------------------------------------------------
                                              0.217931   data required time
                                             -0.360536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.142605   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012722    0.032488    0.124227    0.213203 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032494    0.000450    0.213653 v fanout51/A (sg13g2_buf_8)
     8    0.042865    0.021206    0.058071    0.271724 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.022466    0.003909    0.275633 v _191_/B (sg13g2_xnor2_1)
     2    0.010494    0.050532    0.058869    0.334502 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050545    0.000662    0.335164 v _192_/B (sg13g2_xnor2_1)
     1    0.001744    0.018885    0.039423    0.374587 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.018885    0.000068    0.374654 v _294_/D (sg13g2_dfrbpq_1)
                                              0.374654   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016279    0.000770    0.088423 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238423   clock uncertainty
                                  0.000000    0.238423   clock reconvergence pessimism
                                 -0.022442    0.215982   library hold time
                                              0.215982   data required time
---------------------------------------------------------------------------------------------
                                              0.215982   data required time
                                             -0.374654   data arrival time
---------------------------------------------------------------------------------------------
                                              0.158673   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003015    0.013705    0.108158    0.195555 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.013705    0.000119    0.195674 v fanout56/A (sg13g2_buf_1)
     4    0.030061    0.067548    0.081411    0.277085 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.067613    0.001728    0.278813 v _210_/B (sg13g2_xnor2_1)
     1    0.006624    0.036565    0.059287    0.338100 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.036567    0.000274    0.338374 v _211_/B (sg13g2_xnor2_1)
     1    0.001943    0.019168    0.036891    0.375264 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.019168    0.000073    0.375337 v _299_/D (sg13g2_dfrbpq_1)
                                              0.375337   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237397   clock uncertainty
                                  0.000000    0.237397   clock reconvergence pessimism
                                 -0.022619    0.214778   library hold time
                                              0.214778   data required time
---------------------------------------------------------------------------------------------
                                              0.214778   data required time
                                             -0.375337   data arrival time
---------------------------------------------------------------------------------------------
                                              0.160559   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118656    0.207384 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025597    0.000379    0.207764 v fanout70/A (sg13g2_buf_8)
     8    0.058410    0.025395    0.057949    0.265712 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027238    0.005214    0.270926 v _195_/A (sg13g2_xor2_1)
     2    0.011311    0.034166    0.065141    0.336068 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.034189    0.000804    0.336872 v _196_/B (sg13g2_xor2_1)
     1    0.003490    0.019645    0.041308    0.378180 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.019645    0.000132    0.378311 v _295_/D (sg13g2_dfrbpq_1)
                                              0.378311   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238728   clock uncertainty
                                  0.000000    0.238728   clock reconvergence pessimism
                                 -0.022615    0.216113   library hold time
                                              0.216113   data required time
---------------------------------------------------------------------------------------------
                                              0.216113   data required time
                                             -0.378311   data arrival time
---------------------------------------------------------------------------------------------
                                              0.162199   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012722    0.032488    0.124227    0.213203 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032494    0.000450    0.213653 v fanout51/A (sg13g2_buf_8)
     8    0.042865    0.021206    0.058071    0.271724 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.021664    0.002068    0.273792 v _202_/B (sg13g2_xor2_1)
     2    0.012704    0.036920    0.064542    0.338334 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.036924    0.000425    0.338759 v _204_/A (sg13g2_xor2_1)
     1    0.001688    0.016201    0.039624    0.378382 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.016201    0.000066    0.378448 v _297_/D (sg13g2_dfrbpq_1)
                                              0.378448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237442   clock uncertainty
                                  0.000000    0.237442   clock reconvergence pessimism
                                 -0.021933    0.215509   library hold time
                                              0.215509   data required time
---------------------------------------------------------------------------------------------
                                              0.215509   data required time
                                             -0.378448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.162939   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016306    0.001345    0.088998 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010676    0.028305    0.120782    0.209780 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.028321    0.000625    0.210405 v output2/A (sg13g2_buf_2)
     1    0.080918    0.090240    0.110982    0.321387 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.090453    0.003605    0.324992 v sign (out)
                                              0.324992   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.324992   data arrival time
---------------------------------------------------------------------------------------------
                                              0.174992   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012722    0.032488    0.124227    0.213203 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032491    0.000329    0.213532 v fanout52/A (sg13g2_buf_2)
     5    0.031292    0.041697    0.073398    0.286930 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.041888    0.002217    0.289147 v _199_/B (sg13g2_xnor2_1)
     2    0.009745    0.048415    0.062309    0.351456 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.048416    0.000315    0.351771 v _200_/B (sg13g2_xor2_1)
     1    0.002404    0.017349    0.042186    0.393958 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.017349    0.000088    0.394046 v _296_/D (sg13g2_dfrbpq_1)
                                              0.394046   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015580    0.000491    0.087675 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237675   clock uncertainty
                                  0.000000    0.237675   clock reconvergence pessimism
                                 -0.022198    0.215477   library hold time
                                              0.215477   data required time
---------------------------------------------------------------------------------------------
                                              0.215477   data required time
                                             -0.394046   data arrival time
---------------------------------------------------------------------------------------------
                                              0.178569   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013016    0.039871    0.127413    0.216389 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.039876    0.000461    0.216850 ^ fanout51/A (sg13g2_buf_8)
     8    0.043897    0.023464    0.058383    0.275233 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.023643    0.001164    0.276397 ^ _201_/B (sg13g2_and2_1)
     1    0.005741    0.023931    0.060777    0.337175 ^ _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.023945    0.000416    0.337590 ^ _207_/B1 (sg13g2_a21oi_1)
     2    0.012995    0.033539    0.037151    0.374741 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.033586    0.001033    0.375774 v _208_/B (sg13g2_xor2_1)
     1    0.002619    0.018052    0.038463    0.414237 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.018052    0.000096    0.414334 v _298_/D (sg13g2_dfrbpq_1)
                                              0.414334   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000223    0.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237407   clock uncertainty
                                  0.000000    0.237407   clock reconvergence pessimism
                                 -0.022361    0.215046   library hold time
                                              0.215046   data required time
---------------------------------------------------------------------------------------------
                                              0.215046   data required time
                                             -0.414334   data arrival time
---------------------------------------------------------------------------------------------
                                              0.199288   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016306    0.001345    0.088998 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010806    0.034466    0.123167    0.212166 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.034478    0.000623    0.212788 ^ _127_/A (sg13g2_inv_1)
     1    0.007722    0.023736    0.029944    0.242732 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.023747    0.000419    0.243151 v output3/A (sg13g2_buf_2)
     1    0.082415    0.091799    0.110101    0.353252 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.092052    0.003968    0.357220 v signB (out)
                                              0.357220   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.357220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.207220   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000223    0.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002969    0.016078    0.108382    0.195788 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.016078    0.000118    0.195906 ^ fanout61/A (sg13g2_buf_1)
     5    0.029595    0.081469    0.086886    0.282792 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.081529    0.001832    0.284624 ^ _275_/A (sg13g2_nor2_1)
     1    0.005997    0.023660    0.045609    0.330233 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.023682    0.000550    0.330783 v output30/A (sg13g2_buf_2)
     1    0.083636    0.092873    0.111789    0.442572 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.093005    0.002888    0.445460 v sine_out[3] (out)
                                              0.445460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.445460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295460   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000223    0.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002969    0.016078    0.108382    0.195788 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.016078    0.000118    0.195906 ^ fanout61/A (sg13g2_buf_1)
     5    0.029595    0.081469    0.086886    0.282792 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.081639    0.003021    0.285813 ^ _212_/A (sg13g2_nor2_1)
     2    0.012279    0.036383    0.059963    0.345776 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.036399    0.000641    0.346417 v output26/A (sg13g2_buf_2)
     1    0.085627    0.096178    0.112913    0.459331 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.097727    0.009820    0.469151 v sine_out[2] (out)
                                              0.469151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319151   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021174    0.002290    0.265088 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008288    0.029024    0.051672    0.316761 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.029034    0.000504    0.317264 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004051    0.025695    0.039487    0.356751 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.025701    0.000295    0.357047 v output23/A (sg13g2_buf_2)
     1    0.083684    0.093969    0.107914    0.464961 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.095313    0.009061    0.474022 v sine_out[27] (out)
                                              0.474022   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.474022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324022   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021965    0.002506    0.317476 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.004165    0.023545    0.049871    0.367346 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023546    0.000278    0.367624 v output12/A (sg13g2_buf_2)
     1    0.081679    0.090763    0.110650    0.478274 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.090852    0.002358    0.480632 v sine_out[17] (out)
                                              0.480632   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.480632   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330632   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021174    0.002290    0.265088 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008288    0.029024    0.051672    0.316761 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.029034    0.000486    0.317246 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006334    0.025273    0.050675    0.367922 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025295    0.000406    0.368327 v output13/A (sg13g2_buf_2)
     1    0.081757    0.090371    0.111821    0.480149 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.090423    0.001809    0.481957 v sine_out[18] (out)
                                              0.481957   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.481957   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331957   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021886    0.002232    0.317202 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.005605    0.036826    0.048066    0.365268 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.036829    0.000343    0.365611 v output29/A (sg13g2_buf_2)
     1    0.083790    0.093757    0.114057    0.479668 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.094475    0.006683    0.486351 v sine_out[32] (out)
                                              0.486351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.486351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336351   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120893    0.209621 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031411    0.000389    0.210010 ^ fanout70/A (sg13g2_buf_8)
     8    0.059968    0.028419    0.058096    0.268105 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029986    0.005070    0.273175 ^ fanout69/A (sg13g2_buf_8)
     8    0.037431    0.021158    0.053539    0.326714 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021684    0.002658    0.329372 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003765    0.030290    0.042644    0.372015 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.030291    0.000280    0.372296 v output28/A (sg13g2_buf_2)
     1    0.083502    0.094270    0.106309    0.478605 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.097046    0.012835    0.491439 v sine_out[31] (out)
                                              0.491439   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.491439   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341439   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021132    0.002135    0.264934 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004002    0.015410    0.039148    0.304082 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.015412    0.000304    0.304386 v _179_/B (sg13g2_nand2_1)
     2    0.010474    0.034889    0.035703    0.340089 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.034909    0.000653    0.340742 ^ _281_/B (sg13g2_nor2_1)
     1    0.010202    0.029822    0.035539    0.376281 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.029944    0.001541    0.377821 v output35/A (sg13g2_buf_2)
     1    0.082488    0.092205    0.111115    0.488936 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.092754    0.005813    0.494748 v sine_out[8] (out)
                                              0.494748   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.494748   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344748   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000136    0.201025 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010428    0.040047    0.262007    0.463032 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040049    0.000813    0.463845 ^ fanout74/A (sg13g2_buf_8)
     8    0.050239    0.025422    0.060403    0.524248 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025942    0.002725    0.526974 ^ _128_/A (sg13g2_inv_2)
     5    0.025420    0.032618    0.034676    0.561650 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032680    0.001188    0.562838 v _293_/D (sg13g2_dfrbpq_1)
                                              0.562838   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238461   clock uncertainty
                                  0.000000    0.238461   clock reconvergence pessimism
                                 -0.025628    0.212833   library hold time
                                              0.212833   data required time
---------------------------------------------------------------------------------------------
                                              0.212833   data required time
                                             -0.562838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350005   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021132    0.002135    0.264934 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004002    0.015410    0.039148    0.304082 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.015412    0.000304    0.304386 v _179_/B (sg13g2_nand2_1)
     2    0.010474    0.034889    0.035703    0.340089 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.034906    0.000606    0.340695 ^ _180_/B (sg13g2_nand2_1)
     1    0.005473    0.031223    0.042322    0.383017 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.031245    0.000407    0.383424 v output24/A (sg13g2_buf_2)
     1    0.084388    0.094781    0.110416    0.493840 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.096149    0.009181    0.503021 v sine_out[28] (out)
                                              0.503021   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.503021   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353021   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118656    0.207384 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025597    0.000379    0.207764 v fanout70/A (sg13g2_buf_8)
     8    0.058410    0.025395    0.057949    0.265712 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027350    0.005383    0.271095 v _215_/C (sg13g2_nand3_1)
     2    0.007735    0.029061    0.038244    0.309340 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.029087    0.000660    0.310000 ^ _284_/B (sg13g2_and2_1)
     1    0.009087    0.032050    0.068894    0.378894 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.032076    0.000820    0.379714 ^ output7/A (sg13g2_buf_2)
     1    0.082834    0.112976    0.119691    0.499405 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.113414    0.005740    0.505145 ^ sine_out[12] (out)
                                              0.505145   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505145   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355145   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120893    0.209621 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031411    0.000389    0.210010 ^ fanout70/A (sg13g2_buf_8)
     8    0.059968    0.028419    0.058096    0.268105 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029538    0.004232    0.272337 ^ _140_/B (sg13g2_nor2_2)
     5    0.027028    0.035196    0.040902    0.313239 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.035544    0.002792    0.316031 v _169_/A (sg13g2_nand2_1)
     1    0.004520    0.022123    0.026796    0.342827 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.022124    0.000321    0.343148 ^ _170_/B (sg13g2_nand2_1)
     1    0.006753    0.034492    0.042914    0.386062 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.034503    0.000478    0.386540 v output20/A (sg13g2_buf_2)
     1    0.082576    0.092313    0.113020    0.499560 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.092836    0.005674    0.505234 v sine_out[24] (out)
                                              0.505234   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505234   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355234   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000165    0.201055 ^ fanout75/A (sg13g2_buf_2)
     6    0.032446    0.049492    0.071217    0.272272 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.049625    0.002104    0.274376 ^ _153_/B (sg13g2_nor2_1)
     3    0.013865    0.036507    0.047838    0.322214 v _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.036536    0.000828    0.323042 v _159_/A1 (sg13g2_a21oi_1)
     1    0.003663    0.031483    0.046067    0.369109 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.031483    0.000145    0.369254 ^ _160_/B (sg13g2_nor2_1)
     1    0.004573    0.017743    0.025188    0.394442 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.017743    0.000181    0.394623 v output14/A (sg13g2_buf_2)
     1    0.081908    0.091469    0.106158    0.500781 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.091988    0.005628    0.506409 v sine_out[19] (out)
                                              0.506409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.506409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356409   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021150    0.002202    0.265000 ^ fanout64/A (sg13g2_buf_8)
     7    0.043924    0.022739    0.051063    0.316063 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.024423    0.004745    0.320808 ^ fanout62/A (sg13g2_buf_8)
     8    0.034599    0.020225    0.051120    0.371927 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.020262    0.000796    0.372723 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003187    0.022748    0.036543    0.409266 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.022748    0.000126    0.409392 v output5/A (sg13g2_buf_2)
     1    0.083786    0.093486    0.109290    0.518681 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.094032    0.005836    0.524518 v sine_out[10] (out)
                                              0.524518   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.524518   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374518   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003058    0.016280    0.108549    0.195946 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016280    0.000121    0.196067 ^ fanout56/A (sg13g2_buf_1)
     4    0.030283    0.083220    0.088400    0.284466 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.083284    0.001888    0.286355 ^ fanout53/A (sg13g2_buf_8)
     8    0.044844    0.025106    0.073565    0.359920 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029560    0.007966    0.367886 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004917    0.031619    0.039742    0.407628 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.031620    0.000326    0.407954 v output15/A (sg13g2_buf_2)
     1    0.085316    0.095281    0.113210    0.521164 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.095995    0.006720    0.527884 v sine_out[1] (out)
                                              0.527884   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.527884   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377884   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003058    0.016280    0.108549    0.195946 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016280    0.000121    0.196067 ^ fanout56/A (sg13g2_buf_1)
     4    0.030283    0.083220    0.088400    0.284466 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.083288    0.001950    0.286417 ^ fanout55/A (sg13g2_buf_2)
     8    0.034764    0.054075    0.096340    0.382757 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.054467    0.003746    0.386503 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.005106    0.022911    0.031554    0.418057 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.022918    0.000320    0.418377 v output16/A (sg13g2_buf_2)
     1    0.082236    0.091354    0.110737    0.529114 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.091453    0.002487    0.531601 v sine_out[20] (out)
                                              0.531601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.531601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381601   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021150    0.002202    0.265000 ^ fanout64/A (sg13g2_buf_8)
     7    0.043924    0.022739    0.051063    0.316063 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.024423    0.004745    0.320808 ^ fanout62/A (sg13g2_buf_8)
     8    0.034599    0.020225    0.051120    0.371927 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.020326    0.001301    0.373228 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.005324    0.026659    0.042754    0.415982 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.026673    0.000374    0.416356 v output36/A (sg13g2_buf_2)
     1    0.082756    0.092428    0.110146    0.526503 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.092967    0.005766    0.532268 v sine_out[9] (out)
                                              0.532268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.532268   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382268   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003058    0.016280    0.108549    0.195946 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016280    0.000121    0.196067 ^ fanout56/A (sg13g2_buf_1)
     4    0.030283    0.083220    0.088400    0.284466 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.083288    0.001950    0.286417 ^ fanout55/A (sg13g2_buf_2)
     8    0.034764    0.054075    0.096340    0.382757 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.054516    0.003958    0.386715 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.005711    0.024080    0.032817    0.419531 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.024099    0.000367    0.419898 v output11/A (sg13g2_buf_2)
     1    0.081744    0.090840    0.110889    0.530787 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.090931    0.002387    0.533175 v sine_out[16] (out)
                                              0.533175   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.533175   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383175   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021971    0.002527    0.317497 ^ _135_/B (sg13g2_nor2_1)
     1    0.006521    0.019747    0.026117    0.343614 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.019765    0.000467    0.344081 v _174_/A (sg13g2_nand2_1)
     1    0.003864    0.017688    0.022188    0.366269 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.017690    0.000293    0.366562 ^ _175_/B (sg13g2_nand2_1)
     1    0.008044    0.038908    0.045440    0.412002 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.038921    0.000576    0.412578 v output22/A (sg13g2_buf_2)
     1    0.083859    0.093732    0.115377    0.527955 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.094326    0.006093    0.534048 v sine_out[26] (out)
                                              0.534048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.534048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.384048   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003058    0.016280    0.108549    0.195946 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016280    0.000121    0.196067 ^ fanout56/A (sg13g2_buf_1)
     4    0.030283    0.083220    0.088400    0.284466 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.083288    0.001950    0.286417 ^ fanout55/A (sg13g2_buf_2)
     8    0.034764    0.054075    0.096340    0.382757 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.054534    0.004036    0.386793 ^ _167_/A (sg13g2_nor2_1)
     1    0.005069    0.019705    0.035832    0.422625 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.019726    0.000318    0.422943 v output19/A (sg13g2_buf_2)
     1    0.083198    0.092831    0.107787    0.530730 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.093369    0.005774    0.536504 v sine_out[23] (out)
                                              0.536504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.536504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386504   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120893    0.209621 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031411    0.000389    0.210010 ^ fanout70/A (sg13g2_buf_8)
     8    0.059968    0.028419    0.058096    0.268105 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029538    0.004232    0.272337 ^ _140_/B (sg13g2_nor2_2)
     5    0.027028    0.035196    0.040902    0.313239 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.035559    0.002852    0.316091 v _144_/A (sg13g2_nand2_1)
     2    0.014299    0.046217    0.046877    0.362968 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.046288    0.001445    0.364413 ^ _145_/B (sg13g2_nand2_1)
     1    0.008366    0.043262    0.053683    0.418096 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043308    0.001120    0.419216 v output9/A (sg13g2_buf_2)
     1    0.081786    0.091028    0.118274    0.537490 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.091120    0.002396    0.539886 v sine_out[14] (out)
                                              0.539886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.539886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389886   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021579    0.000706    0.315676 ^ _183_/A (sg13g2_and2_1)
     2    0.009215    0.032286    0.064375    0.380051 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.032295    0.000523    0.380574 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004390    0.021973    0.045895    0.426469 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.021973    0.000172    0.426642 v output25/A (sg13g2_buf_2)
     1    0.084559    0.093764    0.112026    0.538668 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.093870    0.002610    0.541278 v sine_out[29] (out)
                                              0.541278   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.541278   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391278   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003015    0.013705    0.108158    0.195555 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.013705    0.000119    0.195674 v fanout56/A (sg13g2_buf_1)
     4    0.030061    0.067548    0.081411    0.277085 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.067615    0.001756    0.278841 v _239_/A (sg13g2_and3_1)
     1    0.007398    0.023241    0.069306    0.348147 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.023257    0.000547    0.348694 v _256_/A2 (sg13g2_a22oi_1)
     1    0.005788    0.046760    0.060321    0.409015 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.046776    0.000731    0.409747 ^ output4/A (sg13g2_buf_2)
     1    0.083815    0.114434    0.125498    0.535245 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.115043    0.006794    0.542039 ^ sine_out[0] (out)
                                              0.542039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.542039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392039   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021579    0.000706    0.315676 ^ _183_/A (sg13g2_and2_1)
     2    0.009215    0.032286    0.064375    0.380051 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.032297    0.000573    0.380624 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.005238    0.023516    0.046326    0.426949 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.023537    0.000374    0.427323 v output27/A (sg13g2_buf_2)
     1    0.084425    0.094236    0.109694    0.537017 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.094885    0.006376    0.543393 v sine_out[30] (out)
                                              0.543393   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.543393   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393393   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021807    0.001925    0.316895 ^ _150_/B (sg13g2_and2_1)
     3    0.011553    0.037996    0.071781    0.388676 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.038007    0.000614    0.389291 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003864    0.020532    0.043943    0.433234 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.020533    0.000265    0.433499 v output18/A (sg13g2_buf_2)
     1    0.082336    0.091949    0.107481    0.540980 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.092478    0.005699    0.546680 v sine_out[22] (out)
                                              0.546680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.546680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396680   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120893    0.209621 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031411    0.000389    0.210010 ^ fanout70/A (sg13g2_buf_8)
     8    0.059968    0.028419    0.058096    0.268105 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029538    0.004232    0.272337 ^ _140_/B (sg13g2_nor2_2)
     5    0.027028    0.035196    0.040902    0.313239 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.035646    0.003167    0.316405 v _152_/B (sg13g2_nor2_2)
     4    0.026612    0.078990    0.077072    0.393478 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.079065    0.001964    0.395442 ^ _277_/B (sg13g2_nor2_1)
     1    0.005654    0.023193    0.038781    0.434223 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.023193    0.000197    0.434420 v output32/A (sg13g2_buf_2)
     1    0.082936    0.092611    0.108842    0.543263 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.093166    0.005858    0.549121 v sine_out[5] (out)
                                              0.549121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.549121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399121   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021807    0.001925    0.316895 ^ _150_/B (sg13g2_and2_1)
     3    0.011553    0.037996    0.071781    0.388676 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.037998    0.000316    0.388992 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.006524    0.025627    0.052035    0.441027 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.025653    0.000626    0.441652 v output17/A (sg13g2_buf_2)
     1    0.082378    0.092045    0.109446    0.551099 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.092574    0.005702    0.556800 v sine_out[21] (out)
                                              0.556800   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.556800   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406800   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120893    0.209621 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031411    0.000389    0.210010 ^ fanout70/A (sg13g2_buf_8)
     8    0.059968    0.028419    0.058096    0.268105 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029538    0.004232    0.272337 ^ _140_/B (sg13g2_nor2_2)
     5    0.027028    0.035196    0.040902    0.313239 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.035646    0.003167    0.316405 v _152_/B (sg13g2_nor2_2)
     4    0.026612    0.078990    0.077072    0.393478 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.079037    0.001558    0.395036 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003807    0.023889    0.057040    0.452076 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.023890    0.000275    0.452352 v output6/A (sg13g2_buf_2)
     1    0.083586    0.092789    0.111976    0.564328 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.092901    0.002669    0.566996 v sine_out[11] (out)
                                              0.566996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.566996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.416996   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015580    0.000491    0.087675 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014202    0.035502    0.126347    0.214022 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.035510    0.000534    0.214556 v fanout67/A (sg13g2_buf_8)
     8    0.046017    0.022170    0.059804    0.274360 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.022979    0.003030    0.277390 v _125_/A (sg13g2_inv_2)
     3    0.017391    0.028400    0.029313    0.306703 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.028471    0.001140    0.307843 ^ fanout50/A (sg13g2_buf_8)
     8    0.040958    0.022091    0.053030    0.360873 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.023743    0.004558    0.365431 ^ _185_/A (sg13g2_nor2_2)
     5    0.026189    0.035384    0.041120    0.406551 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.035425    0.000956    0.407507 v _278_/B (sg13g2_nor2_1)
     1    0.004177    0.036738    0.040431    0.447937 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.036738    0.000280    0.448217 ^ output33/A (sg13g2_buf_2)
     1    0.082831    0.112969    0.121648    0.569865 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.113377    0.005539    0.575404 ^ sine_out[6] (out)
                                              0.575404   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.575404   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425404   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021150    0.002202    0.265000 ^ fanout64/A (sg13g2_buf_8)
     7    0.043924    0.022739    0.051063    0.316063 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.024423    0.004745    0.320808 ^ fanout62/A (sg13g2_buf_8)
     8    0.034599    0.020225    0.051120    0.371927 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.020264    0.000809    0.372736 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.020749    0.035400    0.067841    0.440577 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.035453    0.001103    0.441680 ^ _276_/A (sg13g2_nor2_1)
     1    0.003412    0.019118    0.027481    0.469161 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.019119    0.000136    0.469297 v output31/A (sg13g2_buf_2)
     1    0.083080    0.092677    0.107592    0.576889 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.093181    0.005593    0.582482 v sine_out[4] (out)
                                              0.582482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.582482   data arrival time
---------------------------------------------------------------------------------------------
                                              0.432482   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021150    0.002202    0.265000 ^ fanout64/A (sg13g2_buf_8)
     7    0.043924    0.022739    0.051063    0.316063 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.023217    0.002207    0.318270 ^ fanout63/A (sg13g2_buf_1)
     5    0.027594    0.076302    0.086080    0.404350 ^ fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.076407    0.002294    0.406644 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006621    0.029293    0.065072    0.471716 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.029316    0.000645    0.472361 v output8/A (sg13g2_buf_2)
     1    0.082715    0.092403    0.111165    0.583526 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.092924    0.005669    0.589195 v sine_out[13] (out)
                                              0.589195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.589195   data arrival time
---------------------------------------------------------------------------------------------
                                              0.439195   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021150    0.002202    0.265000 ^ fanout64/A (sg13g2_buf_8)
     7    0.043924    0.022739    0.051063    0.316063 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.024423    0.004745    0.320808 ^ fanout62/A (sg13g2_buf_8)
     8    0.034599    0.020225    0.051120    0.371927 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.020264    0.000809    0.372736 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.020749    0.035400    0.067841    0.440577 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.035480    0.001353    0.441930 ^ _279_/A (sg13g2_nor2_1)
     1    0.007262    0.026155    0.034152    0.476083 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.026186    0.000685    0.476768 v output34/A (sg13g2_buf_2)
     1    0.082845    0.092554    0.109880    0.586647 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.093118    0.005900    0.592547 v sine_out[7] (out)
                                              0.592547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.592547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442547   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118656    0.207384 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025597    0.000379    0.207764 v fanout70/A (sg13g2_buf_8)
     8    0.058410    0.025395    0.057949    0.265712 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027036    0.004897    0.270610 v fanout69/A (sg13g2_buf_8)
     8    0.036390    0.019435    0.055039    0.325648 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.019915    0.002521    0.328169 v _146_/B1 (sg13g2_o21ai_1)
     4    0.018259    0.064435    0.059250    0.387420 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.064439    0.000456    0.387875 ^ _171_/A (sg13g2_nand2_1)
     1    0.006512    0.036991    0.050998    0.438873 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.037013    0.000409    0.439282 v _172_/B (sg13g2_nand2_1)
     1    0.006627    0.028892    0.035039    0.474321 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.028905    0.000474    0.474795 ^ output21/A (sg13g2_buf_2)
     1    0.083776    0.114262    0.119141    0.593936 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.114731    0.005970    0.599905 ^ sine_out[25] (out)
                                              0.599905   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.599905   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449905   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003058    0.016280    0.108549    0.195946 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016280    0.000121    0.196067 ^ fanout56/A (sg13g2_buf_1)
     4    0.030283    0.083220    0.088400    0.284466 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.083284    0.001888    0.286355 ^ fanout53/A (sg13g2_buf_8)
     8    0.044844    0.025106    0.073565    0.359920 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028440    0.006658    0.366578 ^ _143_/A (sg13g2_nor2_1)
     2    0.007409    0.025131    0.032361    0.398940 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.025133    0.000217    0.399156 v _147_/A (sg13g2_nand2_1)
     2    0.016548    0.049631    0.047372    0.446528 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.049712    0.001645    0.448173 ^ _149_/B (sg13g2_nand2_1)
     1    0.010005    0.049859    0.059555    0.507728 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.049912    0.001323    0.509050 v output10/A (sg13g2_buf_2)
     1    0.081743    0.091009    0.120769    0.629820 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.091132    0.002387    0.632207 v sine_out[15] (out)
                                              0.632207   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.632207   data arrival time
---------------------------------------------------------------------------------------------
                                              0.482207   slack (MET)



