// Seed: 1502557144
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = -1'b0 ? 1 : id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60
);
  input wire id_60;
  inout wire id_59;
  input wire id_58;
  output wire id_57;
  output wire id_56;
  output wire id_55;
  inout wire id_54;
  input wire id_53;
  input wire id_52;
  output wire id_51;
  input wire id_50;
  input wire id_49;
  output wire id_48;
  inout wire id_47;
  input wire id_46;
  input wire id_45;
  inout wire id_44;
  input wire id_43;
  output wire id_42;
  inout wire id_41;
  inout wire id_40;
  output wire id_39;
  input wire id_38;
  output wire id_37;
  input wire id_36;
  output wire id_35;
  input wire id_34;
  output wire id_33;
  output wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_47[$realtime] = id_7;
  wire id_61;
  module_0 modCall_1 (
      id_41,
      id_39,
      id_28,
      id_37
  );
  specify
    $hold(posedge id_62, posedge \id_63 &&& id_61, id_19, id_64);
  endspecify
endmodule
