\begin{tabular}{|lll|}  
	\hline
Point                                                  & Incr   &    Path\\\hline
  clock CLK (rise edge)                                  & 0.00   &    0.00\\
  clock network delay (ideal)                             &0.00   &    0.00\\
  comp\_dp/w1\_reg[1]/CK (DFF\_X1)                          & 0.00   &    0.00\\
  comp\_dp/w1\_reg[1]/Q (DFF\_X1)                            &0.16   &    0.16\\
  comp\_dp/comp\_m2/a[1] (multiplier\_N\_BIT\_I2\_N\_BIT\_F6\_0)   &0.00   &    0.16\\
  {[...]} & &\\
  comp\_dp/m2out\_del\_reg[5]/D (DFF\_X1)                     &0.01   &    1.08\\
  data arrival time                                      &     &       1.08\\
\hline
  clock CLK (rise edge)                                  & 0.00  &     0.00\\
  clock network delay (ideal)                           &  0.00   &    0.00\\
  clock uncertainty                                     & -0.07  &    -0.07\\
  comp\_dp/m2out\_del\_reg[5]/CK (DFF\_X1)                 &   0.00   &   -0.07\\
  library setup time                                   &  -0.04   &   -0.11\\
  data required time                                   &            & -0.11\\
\hline
  data required time                                    & &            -0.11\\
  data arrival time                                     & &            -1.08\\
\hline
  slack (VIOLATED)                                         & &         -1.19\\\hline
\end{tabular}