// Seed: 2254692837
module module_0 (
    input tri1 id_0,
    input supply0 id_1
);
  tri0 id_3, id_4, id_5;
  tri0 id_6 = (1);
  assign id_5 = -1;
  wire id_7;
  assign id_3 = -1;
  initial
    if (id_0) id_4 = id_3 & id_3 - id_4;
    else
      @(negedge -1) begin : LABEL_0
        id_3 = id_3;
      end
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    output wor id_7,
    input uwire id_8,
    output supply1 id_9,
    output tri id_10,
    input wor id_11,
    output tri0 id_12,
    input supply1 id_13,
    input wor id_14,
    input wor id_15,
    input supply1 id_16,
    input supply0 id_17,
    input wand id_18,
    input wor id_19
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_3 = 1;
endmodule
