library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Dflip is
    Port ( D : in STD_LOGIC;
	 CLK : in STD_LOGIC;
	 QOUT : out STD_LOGIC;
	 QBAR : out STD_LOGIC);
end entity Dflip;

architecture Exp of Dflip is
begin
 
process (CLK)
begin
	if (CLK = '1') then
	QOUT <= D;
	QBAR <=(NOT D);
	end if;
	end process;
end architecture Exp;
