<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<board schema_version="2.1" vendor="hepia-cores.ch" name="scalp_node" display_name="SCALP node" url="https://gitedu.hesge.ch/soma/scalp_board/-/wikis/pcb/scalp_mainboard">
  <images>
    <image name="SCALP_board.jpg" display_name="SCALP BOARD" sub_type="board">
      <description>SCALP Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="1">B</revision>
  </compatible_board_revisions>
  <file_version>0.1</file_version>
  <description>SCALP: Self-configurable 3-D Cellular multi-FPGA Adaptive Platform</description>
  <components>
    <component name="part0" display_name="SCALP Zynq7015 FPGA" type="fpga" part_name="xc7z015clg485-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://gitedu.hesge.ch/soma/scalp_board/-/wikis/home">
      <interfaces>
        <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset">
        </interface>
      </interfaces>
    </component>
    <component name="ps7_fixedio" display_name="ps7_fixedio" type="chip" sub_type="fixed_io" major_group=""/>
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  <connections>
  </connections>
</board>
