$date
	Mon Apr 21 04:41:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sample8_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var reg 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
1!
$end
#10
0!
1$
#20
1!
1#
0$
#30
0!
1$
#40
1"
0#
0$
#50
1$
#60
1!
1#
0$
#70
0!
1$
#80
