// Seed: 4165267962
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input wand id_2,
    input wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply1 id_7
);
  logic [7:0] id_9;
  assign id_9[1] = -1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    output uwire id_2,
    output uwire id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    output uwire id_7,
    input tri id_8,
    input tri id_9,
    output supply1 id_10,
    input wire id_11,
    input wire id_12,
    input tri1 id_13
    , id_18,
    output supply1 id_14,
    input tri1 id_15,
    output tri id_16
);
  wand id_19 = 1'h0;
  assign id_1 = id_9 * -1 - 1'b0;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6,
      id_5,
      id_11,
      id_6,
      id_6,
      id_9
  );
  assign id_14 = id_9;
endmodule
