// Seed: 457778603
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2[1];
  assign module_1.id_21 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2[1] = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  supply1 id_6;
  nor primCall (id_3, id_5, id_2);
  id_7 :
  assert property (@(id_3) id_7)
  else;
  tri0  id_8  ,  id_9  =  1  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  =  id_6  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  wire id_31;
endmodule
