# Reading C:/altera/91sp2/modelsim_ase/tcl/vsim/pref.tcl 
# do cla16_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/CIRCUITOS/ProjetoFinal/CLA_16bits[fatorada]/vuafatorada.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuafatorada
# -- Compiling architecture synth of vuafatorada
# vcom -93 -work work {D:/CIRCUITOS/ProjetoFinal/CLA_16bits[fatorada]/cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla16
# -- Compiling architecture struct of cla16
# ** Warning: D:/CIRCUITOS/ProjetoFinal/CLA_16bits[fatorada]/cla16.vhd(35): Cannot associate port "pg" of mode OUT with port "p" of mode BUFFER.
# ** Warning: D:/CIRCUITOS/ProjetoFinal/CLA_16bits[fatorada]/cla16.vhd(35): Cannot associate port "gg" of mode OUT with port "g" of mode BUFFER.
# vcom -93 -work work {D:/CIRCUITOS/ProjetoFinal/CLA_16bits[fatorada]/cla4_fatorada.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla4_fatorada
# -- Compiling architecture struct of cla4_fatorada
# ** Warning: D:/CIRCUITOS/ProjetoFinal/CLA_16bits[fatorada]/cla4_fatorada.vhd(33): Cannot associate port "pg" of mode OUT with port "p" of mode BUFFER.
# ** Warning: D:/CIRCUITOS/ProjetoFinal/CLA_16bits[fatorada]/cla4_fatorada.vhd(33): Cannot associate port "gg" of mode OUT with port "g" of mode BUFFER.
# vcom -93 -work work {D:/CIRCUITOS/ProjetoFinal/CLA_16bits[fatorada]/fulladder_pg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_pg
# -- Compiling architecture synth of fulladder_pg
# 
# vcom -93 -work work {D:/CIRCUITOS/ProjetoFinal/CLA_16bits[fatorada]/testbench/testbench_cla16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_cla16
# -- Compiling architecture sim of testbench_cla16
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L cycloneii -L rtl_work -L work -voptargs="+acc" testbench_cla16
# vsim -L altera -L lpm -L sgate -L altera_mf -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_cla16 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_cla16(sim)
# Loading work.cla16(struct)
# Loading work.cla4_fatorada(struct)
# Loading work.fulladder_pg(synth)
# Loading work.vuafatorada(synth)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Failure: Just kidding -- 64tests completed successfully.
#    Time: 1275 ns  Iteration: 1  Process: /testbench_cla16/line__82 File: D:/CIRCUITOS/ProjetoFinal/CLA_16bits[fatorada]/testbench/testbench_cla16.vhd
# Break in Process line__82 at D:/CIRCUITOS/ProjetoFinal/CLA_16bits[fatorada]/testbench/testbench_cla16.vhd line 107
# Simulation Breakpoint: Break in Process line__82 at D:/CIRCUITOS/ProjetoFinal/CLA_16bits[fatorada]/testbench/testbench_cla16.vhd line 107
# MACRO ./cla16_run_msim_rtl_vhdl.do PAUSED at line 20
