{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540512017262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540512017269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 21:00:17 2018 " "Processing started: Thu Oct 25 21:00:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540512017269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512017269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512017269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540512017839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540512017840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036177 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2way-mux_arch " "Found design unit 1: mux2way-mux_arch" {  } { { "mux2way.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux2way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036179 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2way " "Found entity 1: mux2way" {  } { { "mux2way.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux2way.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4way-mux_arch " "Found design unit 1: mux4way-mux_arch" {  } { { "mux4way.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux4way.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036181 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4way " "Found entity 1: mux4way" {  } { { "mux4way.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux4way.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-arch_FullAdder " "Found design unit 1: FullAdder-arch_FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036184 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FullAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder32-arch_FullAdder " "Found design unit 1: FullAdder32-arch_FullAdder" {  } { { "FullAdder32.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FullAdder32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036186 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder32 " "Found entity 1: FullAdder32" {  } { { "FullAdder32.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FullAdder32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or32-arch_or32 " "Found design unit 1: or32-arch_or32" {  } { { "or32.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/or32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036188 ""} { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/or32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCAlu-mux_arch " "Found design unit 1: UCAlu-mux_arch" {  } { { "UCAlu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036190 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCAlu " "Found entity 1: UCAlu" {  } { { "UCAlu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/ram.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036191 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "romMif.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/romMif.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036194 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "romMif.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/romMif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-arch " "Found design unit 1: bancoRegistradores-arch" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/bancoRegistradores.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036197 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-comportamento " "Found design unit 1: Registrador-comportamento" {  } { { "Registrador.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/Registrador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036199 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/Registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend16to32-arch_or32 " "Found design unit 1: extend16to32-arch_or32" {  } { { "extend16to32.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/extend16to32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036201 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend16to32 " "Found entity 1: extend16to32" {  } { { "extend16to32.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/extend16to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32way-mux_arch " "Found design unit 1: mux32way-mux_arch" {  } { { "mux32way.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux32way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036203 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32way " "Found entity 1: mux32way" {  } { { "mux32way.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mux32way.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux32way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmux32way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmux32way-dmux_arch " "Found design unit 1: dmux32way-dmux_arch" {  } { { "dmux32way.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/dmux32way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036208 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmux32way " "Found entity 1: dmux32way" {  } { { "dmux32way.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/dmux32way.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodedados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodedados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FluxoDeDados-arch " "Found design unit 1: FluxoDeDados-arch" {  } { { "FluxoDeDados.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036211 ""} { "Info" "ISGN_ENTITY_NAME" "1 FluxoDeDados " "Found entity 1: FluxoDeDados" {  } { { "FluxoDeDados.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucfd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucfd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCFd-mux_arch " "Found design unit 1: UCFd-mux_arch" {  } { { "UCfd.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCfd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036213 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCFd " "Found entity 1: UCFd" {  } { { "UCfd.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCfd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-mux_arch " "Found design unit 1: mips-mux_arch" {  } { { "mips.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036215 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036218 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512036218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540512036323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FluxoDeDados FluxoDeDados:fd " "Elaborating entity \"FluxoDeDados\" for hierarchy \"FluxoDeDados:fd\"" {  } { { "mips.vhd" "fd" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2way FluxoDeDados:fd\|mux2way:MuxPC " "Elaborating entity \"mux2way\" for hierarchy \"FluxoDeDados:fd\|mux2way:MuxPC\"" {  } { { "FluxoDeDados.vhd" "MuxPC" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador FluxoDeDados:fd\|Registrador:PC " "Elaborating entity \"Registrador\" for hierarchy \"FluxoDeDados:fd\|Registrador:PC\"" {  } { { "FluxoDeDados.vhd" "PC" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder32 FluxoDeDados:fd\|FullAdder32:adder " "Elaborating entity \"FullAdder32\" for hierarchy \"FluxoDeDados:fd\|FullAdder32:adder\"" {  } { { "FluxoDeDados.vhd" "adder" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FluxoDeDados:fd\|FullAdder32:adder\|FullAdder:a0 " "Elaborating entity \"FullAdder\" for hierarchy \"FluxoDeDados:fd\|FullAdder32:adder\|FullAdder:a0\"" {  } { { "FullAdder32.vhd" "a0" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FullAdder32.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMif FluxoDeDados:fd\|romMif:Rom " "Elaborating entity \"romMif\" for hierarchy \"FluxoDeDados:fd\|romMif:Rom\"" {  } { { "FluxoDeDados.vhd" "Rom" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036415 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content romMif.vhd(23) " "VHDL Signal Declaration warning at romMif.vhd(23): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "romMif.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/romMif.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540512036416 "|mips|FluxoDeDados:fd|romMif:Rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2way FluxoDeDados:fd\|mux2way:MuxRtRd " "Elaborating entity \"mux2way\" for hierarchy \"FluxoDeDados:fd\|mux2way:MuxRtRd\"" {  } { { "FluxoDeDados.vhd" "MuxRtRd" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores FluxoDeDados:fd\|bancoRegistradores:BankRegister " "Elaborating entity \"bancoRegistradores\" for hierarchy \"FluxoDeDados:fd\|bancoRegistradores:BankRegister\"" {  } { { "FluxoDeDados.vhd" "BankRegister" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32way FluxoDeDados:fd\|bancoRegistradores:BankRegister\|mux32way:muxA " "Elaborating entity \"mux32way\" for hierarchy \"FluxoDeDados:fd\|bancoRegistradores:BankRegister\|mux32way:muxA\"" {  } { { "bancoRegistradores.vhd" "muxA" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/bancoRegistradores.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux32way FluxoDeDados:fd\|bancoRegistradores:BankRegister\|dmux32way:dmuxC " "Elaborating entity \"dmux32way\" for hierarchy \"FluxoDeDados:fd\|bancoRegistradores:BankRegister\|dmux32way:dmuxC\"" {  } { { "bancoRegistradores.vhd" "dmuxC" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/bancoRegistradores.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend16to32 FluxoDeDados:fd\|extend16to32:Ext " "Elaborating entity \"extend16to32\" for hierarchy \"FluxoDeDados:fd\|extend16to32:Ext\"" {  } { { "FluxoDeDados.vhd" "Ext" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCAlu FluxoDeDados:fd\|UCAlu:UCalu " "Elaborating entity \"UCAlu\" for hierarchy \"FluxoDeDados:fd\|UCAlu:UCalu\"" {  } { { "FluxoDeDados.vhd" "UCalu" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036468 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output UCAlu.vhd(33) " "VHDL Process Statement warning at UCAlu.vhd(33): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "UCAlu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540512036469 "|mips|FluxoDeDados:fd|UCAlu:UCalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] UCAlu.vhd(33) " "Inferred latch for \"output\[0\]\" at UCAlu.vhd(33)" {  } { { "UCAlu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036469 "|mips|FluxoDeDados:fd|UCAlu:UCalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] UCAlu.vhd(33) " "Inferred latch for \"output\[1\]\" at UCAlu.vhd(33)" {  } { { "UCAlu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036469 "|mips|FluxoDeDados:fd|UCAlu:UCalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] UCAlu.vhd(33) " "Inferred latch for \"output\[2\]\" at UCAlu.vhd(33)" {  } { { "UCAlu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036469 "|mips|FluxoDeDados:fd|UCAlu:UCalu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] UCAlu.vhd(33) " "Inferred latch for \"output\[3\]\" at UCAlu.vhd(33)" {  } { { "UCAlu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/UCAlu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036469 "|mips|FluxoDeDados:fd|UCAlu:UCalu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu FluxoDeDados:fd\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"FluxoDeDados:fd\|alu:ALU\"" {  } { { "FluxoDeDados.vhd" "ALU" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036471 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "out4\[31..1\] alu.vhd(53) " "Using initial value X (don't care) for net \"out4\[31..1\]\" at alu.vhd(53)" {  } { { "alu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd" 53 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512036474 "|mips|FluxoDeDados:fd|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2way FluxoDeDados:fd\|alu:ALU\|mux2way:choiceA " "Elaborating entity \"mux2way\" for hierarchy \"FluxoDeDados:fd\|alu:ALU\|mux2way:choiceA\"" {  } { { "alu.vhd" "choiceA" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4way FluxoDeDados:fd\|alu:ALU\|mux4way:final " "Elaborating entity \"mux4way\" for hierarchy \"FluxoDeDados:fd\|alu:ALU\|mux4way:final\"" {  } { { "alu.vhd" "final" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 FluxoDeDados:fd\|alu:ALU\|or32:flag " "Elaborating entity \"or32\" for hierarchy \"FluxoDeDados:fd\|alu:ALU\|or32:flag\"" {  } { { "alu.vhd" "flag" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/alu.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram FluxoDeDados:fd\|ram:Ram " "Elaborating entity \"ram\" for hierarchy \"FluxoDeDados:fd\|ram:Ram\"" {  } { { "FluxoDeDados.vhd" "Ram" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCFd UCFd:ucfd " "Elaborating entity \"UCFd\" for hierarchy \"UCFd:ucfd\"" {  } { { "mips.vhd" "ucfd" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512036517 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "FluxoDeDados:fd\|ram:Ram\|ram_rtl_0 " "Inferred RAM node \"FluxoDeDados:fd\|ram:Ram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1540512037988 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 256 C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/initROM.mif " "Memory depth (65536) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/initROM.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1540512037991 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FluxoDeDados:fd\|ram:Ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FluxoDeDados:fd\|ram:Ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE initRAM.mif " "Parameter INIT_FILE set to initRAM.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540512092607 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1540512092607 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1540512092607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FluxoDeDados:fd\|ram:Ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"FluxoDeDados:fd\|ram:Ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512092697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FluxoDeDados:fd\|ram:Ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"FluxoDeDados:fd\|ram:Ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE initRAM.mif " "Parameter \"INIT_FILE\" = \"initRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540512092697 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540512092697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jcf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jcf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jcf1 " "Found entity 1: altsyncram_jcf1" {  } { { "db/altsyncram_jcf1.tdf" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/db/altsyncram_jcf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540512092764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512092764 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "opcodeDebug\[3\] GND " "Pin \"opcodeDebug\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540512093785 "|mips|opcodeDebug[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcodeDebug\[4\] GND " "Pin \"opcodeDebug\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540512093785 "|mips|opcodeDebug[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HabEscMEMDebug GND " "Pin \"HabEscMEMDebug\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/MIPS_Pipeline/Projeto2/mips.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540512093785 "|mips|HabEscMEMDebug"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540512093785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540512093924 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "266 " "266 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540512096059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540512096783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540512096783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1350 " "Implemented 1350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540512097253 ""} { "Info" "ICUT_CUT_TM_OPINS" "368 " "Implemented 368 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540512097253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "949 " "Implemented 949 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540512097253 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540512097253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540512097253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540512097417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 21:01:37 2018 " "Processing ended: Thu Oct 25 21:01:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540512097417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540512097417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540512097417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540512097417 ""}
