INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/Exceptions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exceptions
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/Divider_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Divider
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/Seven_Seg_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Seven_Seg_Display
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/MPG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPG
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/FPU_Division.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_Division
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sim_1/new/FPU_Division_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_Division_Sim
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sim_1/new/Exceptions_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exceptions_Sim
