{"version":"1.1.0","info":[["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/four_bit_register.v",[[[[[["one_bit_register",[[1,0],[8,2]],[[1,7],[1,23]],[],["module"]],[22,0]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["one_bit_register"],["port","wire"]],["rst_n",[[3,4],[3,20]],[[3,15],[3,20]],["one_bit_register"],["port","wire"]],["load",[[4,4],[4,19]],[[4,15],[4,19]],["one_bit_register"],["port","wire"]],["D_in",[[5,4],[5,19]],[[5,15],[5,19]],["one_bit_register"],["port","wire"]],["Q",[[6,4],[6,16]],[[6,15],[6,16]],["one_bit_register"],["port","reg"]],["not_Q",[[7,4],[7,21]],[[7,16],[7,21]],["one_bit_register"],["port","wire"]]]]],[[["four_bit_register",[[23,0],[30,2]],[[23,7],[23,24]],[],["module"]],[47,9]],[[["clk",[[24,4],[24,18]],[[24,15],[24,18]],["four_bit_register"],["port","wire"]],["clrn",[[25,4],[25,19]],[[25,15],[25,19]],["four_bit_register"],["port","wire"]],["load",[[26,4],[26,19]],[[26,15],[26,19]],["four_bit_register"],["port","wire"]],["D_in",[[27,4],[27,25]],[[27,21],[27,25]],["four_bit_register"],["port","wire"]],["Q",[[28,4],[28,23]],[[28,22],[28,23]],["four_bit_register"],["port","wire"]],["not_Q",[[29,4],[29,27]],[[29,22],[29,27]],["four_bit_register"],["port","wire"]],["i",[[33,4],[33,12]],[[33,11],[33,12]],["four_bit_register"],["variable","genvar"]],["single_bit_reg",[[36,12],[43,13]],[[36,29],[36,43]],["four_bit_register"],["instance","one_bit_register"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/seven_seg_decoder.v",[[[[[["seven_seg_decoder",[[1,0],[4,2]],[[1,7],[1,24]],[],["module"]],[28,9]],[[["x",[[2,4],[2,23]],[[2,22],[2,23]],["seven_seg_decoder"],["port","wire"]],["seg",[[3,4],[3,25]],[[3,22],[3,25]],["seven_seg_decoder"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step1/one_bit_register.v",[[[[[["one_bit_register",[[2,0],[9,2]],[[2,7],[2,23]],[],["module"]],[19,9]],[[["clk",[[3,4],[3,19]],[[3,16],[3,19]],["one_bit_register"],["port","wire"]],["rst_n",[[4,4],[4,21]],[[4,16],[4,21]],["one_bit_register"],["port","wire"]],["load",[[5,4],[5,20]],[[5,16],[5,20]],["one_bit_register"],["port","wire"]],["D_in",[[6,4],[6,20]],[[6,16],[6,20]],["one_bit_register"],["port","wire"]],["Q",[[7,4],[7,17]],[[7,16],[7,17]],["one_bit_register"],["port","reg"]],["not_Q",[[8,4],[8,21]],[[8,16],[8,21]],["one_bit_register"],["port","wire"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/decoder_3to8.v",[[[[[["decoder_3to8",[[0,0],[4,2]],[[0,7],[0,19]],[],["module"]],[22,9]],[[["select",[[1,4],[1,27]],[[1,21],[1,27]],["decoder_3to8"],["port","wire"]],["enable",[[2,4],[2,21]],[[2,15],[2,21]],["decoder_3to8"],["port","wire"]],["decode_out",[[3,4],[3,31]],[[3,21],[3,31]],["decoder_3to8"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/four_bit_register.v",[[[[[["four_bit_register",[[2,0],[9,2]],[[2,7],[2,24]],[],["module"]],[23,9]],[[["clk",[[3,4],[3,18]],[[3,15],[3,18]],["four_bit_register"],["port","wire"]],["clrn",[[4,4],[4,19]],[[4,15],[4,19]],["four_bit_register"],["port","wire"]],["load",[[5,4],[5,19]],[[5,15],[5,19]],["four_bit_register"],["port","wire"]],["D_in",[[6,4],[6,25]],[[6,21],[6,25]],["four_bit_register"],["port","wire"]],["Q",[[7,4],[7,23]],[[7,22],[7,23]],["four_bit_register"],["port","wire"]],["not_Q",[[8,4],[8,27]],[[8,22],[8,27]],["four_bit_register"],["port","wire"]],["i",[[10,2],[10,10]],[[10,9],[10,10]],["four_bit_register"],["variable","genvar"]],["single_bit_reg",[[13,6],[20,7]],[[13,23],[13,37]],["four_bit_register"],["instance","one_bit_register"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/mux_8to1.v",[[[[[["mux_8to1",[[1,0],[12,2]],[[1,7],[1,15]],[],["module"]],[27,0]],[[["in0",[[2,4],[2,19]],[[2,16],[2,19]],["mux_8to1"],["port","input"]],["in1",[[3,4],[3,7]],[[3,4],[3,7]],["mux_8to1"],["port","in0"]],["in2",[[4,4],[4,7]],[[4,4],[4,7]],["mux_8to1"],["port","in1"]],["in3",[[5,4],[5,7]],[[5,4],[5,7]],["mux_8to1"],["port","in2"]],["in4",[[6,4],[6,7]],[[6,4],[6,7]],["mux_8to1"],["port","in3"]],["in5",[[7,4],[7,7]],[[7,4],[7,7]],["mux_8to1"],["port","in4"]],["in6",[[8,4],[8,7]],[[8,4],[8,7]],["mux_8to1"],["port","in5"]],["in7",[[9,4],[9,7]],[[9,4],[9,7]],["mux_8to1"],["port","in6"]],["sel",[[10,4],[10,19]],[[10,16],[10,19]],["mux_8to1"],["port","input"]],["out",[[11,4],[11,24]],[[11,21],[11,24]],["mux_8to1"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/one_bit_register.v",[[[[[["one_bit_register",[[2,0],[9,2]],[[2,7],[2,23]],[],["module"]],[19,9]],[[["clk",[[3,4],[3,19]],[[3,16],[3,19]],["one_bit_register"],["port","wire"]],["rst_n",[[4,4],[4,21]],[[4,16],[4,21]],["one_bit_register"],["port","wire"]],["load",[[5,4],[5,20]],[[5,16],[5,20]],["one_bit_register"],["port","wire"]],["D_in",[[6,4],[6,20]],[[6,16],[6,20]],["one_bit_register"],["port","wire"]],["Q",[[7,4],[7,17]],[[7,16],[7,17]],["one_bit_register"],["port","reg"]],["not_Q",[[8,4],[8,21]],[[8,16],[8,21]],["one_bit_register"],["port","wire"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step2/register_file.v",[[[[[["register_file",[[0,0],[10,2]],[[0,7],[0,20]],[],["module"]],[57,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["register_file"],["port","wire"]],["rst_n",[[2,4],[2,20]],[[2,15],[2,20]],["register_file"],["port","wire"]],["we",[[3,4],[3,17]],[[3,15],[3,17]],["register_file"],["port","wire"]],["waddr",[[4,4],[4,21]],[[4,16],[4,21]],["register_file"],["port","input"]],["raddr1",[[5,4],[5,22]],[[5,16],[5,22]],["register_file"],["port","input"]],["raddr2",[[6,4],[6,22]],[[6,16],[6,22]],["register_file"],["port","input"]],["wdata",[[7,4],[7,21]],[[7,16],[7,21]],["register_file"],["port","input"]],["rdata1",[[8,4],[8,23]],[[8,17],[8,23]],["register_file"],["port","output"]],["rdata2",[[9,4],[9,23]],[[9,17],[9,23]],["register_file"],["port","output"]],["write_enable",[[11,2],[11,25]],[[11,13],[11,25]],["register_file"],["variable","wire"]],["register_outputs",[[12,2],[12,34]],[[12,13],[12,29]],["register_file"],["variable","wire"]],["dec",[[14,2],[17,3]],[[14,15],[14,18]],["register_file"],["instance","decoder_3to8"]],["i",[[19,2],[19,10]],[[19,9],[19,10]],["register_file"],["variable","genvar"]],["reg_inst",[[22,6],[28,7]],[[22,24],[22,32]],["register_file"],["instance","four_bit_register"]],["read_mux1",[[32,2],[43,3]],[[32,11],[32,20]],["register_file"],["instance","mux_8to1"]],["read_mux2",[[45,2],[56,3]],[[45,11],[45,20]],["register_file"],["instance","mux_8to1"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step3/!index.v",[[[[[["adder_4bit",[[0,0],[16,2]],[[0,7],[0,17]],[],["module"]],[66,9]],[[["X3",[[1,4],[1,6]],[[1,4],[1,6]],["adder_4bit"],["port"]],["Y3",[[2,4],[2,6]],[[2,4],[2,6]],["adder_4bit"],["port","X3"]],["X2",[[3,4],[3,6]],[[3,4],[3,6]],["adder_4bit"],["port","Y3"]],["Y2",[[4,4],[4,6]],[[4,4],[4,6]],["adder_4bit"],["port","X2"]],["X1",[[5,4],[5,6]],[[5,4],[5,6]],["adder_4bit"],["port","Y2"]],["Y1",[[6,4],[6,6]],[[6,4],[6,6]],["adder_4bit"],["port","X1"]],["X0",[[7,4],[7,6]],[[7,4],[7,6]],["adder_4bit"],["port","Y1"]],["Y0",[[8,4],[8,6]],[[8,4],[8,6]],["adder_4bit"],["port","X0"]],["Cin",[[9,4],[9,7]],[[9,4],[9,7]],["adder_4bit"],["port","Y0"]],["Cout",[[10,4],[10,8]],[[10,4],[10,8]],["adder_4bit"],["port","Cin"]],["S3",[[11,4],[11,6]],[[11,4],[11,6]],["adder_4bit"],["port","Cout"]],["S2",[[12,4],[12,6]],[[12,4],[12,6]],["adder_4bit"],["port","S3"]],["S1",[[13,4],[13,6]],[[13,4],[13,6]],["adder_4bit"],["port","S2"]],["S0",[[14,4],[14,6]],[[14,4],[14,6]],["adder_4bit"],["port","S1"]],["Ov",[[15,4],[15,6]],[[15,4],[15,6]],["adder_4bit"],["port","S0"]],["X3",[[17,8],[17,15]],[[17,13],[17,15]],["adder_4bit"],["port","wire"]],["Y3",[[18,8],[18,15]],[[18,13],[18,15]],["adder_4bit"],["port","wire"]],["X2",[[19,8],[19,15]],[[19,13],[19,15]],["adder_4bit"],["port","wire"]],["Y2",[[20,8],[20,15]],[[20,13],[20,15]],["adder_4bit"],["port","wire"]],["X1",[[21,8],[21,15]],[[21,13],[21,15]],["adder_4bit"],["port","wire"]],["Y1",[[22,8],[22,15]],[[22,13],[22,15]],["adder_4bit"],["port","wire"]],["X0",[[23,8],[23,15]],[[23,13],[23,15]],["adder_4bit"],["port","wire"]],["Y0",[[24,8],[24,15]],[[24,13],[24,15]],["adder_4bit"],["port","wire"]],["Cin",[[25,8],[25,16]],[[25,13],[25,16]],["adder_4bit"],["port","wire"]],["Cout",[[26,9],[26,18]],[[26,14],[26,18]],["adder_4bit"],["port","wire"]],["S3",[[27,9],[27,16]],[[27,14],[27,16]],["adder_4bit"],["port","wire"]],["S2",[[28,9],[28,16]],[[28,14],[28,16]],["adder_4bit"],["port","wire"]],["S1",[[29,9],[29,16]],[[29,14],[29,16]],["adder_4bit"],["port","wire"]],["S0",[[30,9],[30,16]],[[30,14],[30,16]],["adder_4bit"],["port","wire"]],["Ov",[[31,9],[31,16]],[[31,14],[31,16]],["adder_4bit"],["port","wire"]],["SYNTHESIZED_WIRE_5",[[32,2],[32,25]],[[32,7],[32,25]],["adder_4bit"],["variable","wire"]],["SYNTHESIZED_WIRE_1",[[33,2],[33,25]],[[33,7],[33,25]],["adder_4bit"],["variable","wire"]],["SYNTHESIZED_WIRE_2",[[34,2],[34,25]],[[34,7],[34,25]],["adder_4bit"],["variable","wire"]],["SYNTHESIZED_WIRE_3",[[35,2],[35,25]],[[35,7],[35,25]],["adder_4bit"],["variable","wire"]],["b2v_inst",[[37,2],[43,3]],[[37,5],[37,13]],["adder_4bit"],["instance","FA"]],["b2v_inst1",[[44,2],[50,3]],[[44,5],[44,14]],["adder_4bit"],["instance","FA"]],["b2v_inst2",[[51,2],[57,3]],[[51,5],[51,14]],["adder_4bit"],["instance","FA"]],["b2v_inst3",[[58,2],[64,3]],[[58,5],[58,14]],["adder_4bit"],["instance","FA"]]]]],[[["decoder_3to8",[[67,0],[70,2]],[[67,7],[67,19]],[],["module"]],[74,9]],[[["select",[[68,4],[68,22]],[[68,16],[68,22]],["decoder_3to8"],["port","input"]],["decode_out",[[69,4],[69,31]],[[69,21],[69,31]],["decoder_3to8"],["port","reg"]]]]],[[["FA",[[75,0],[81,2]],[[75,7],[75,9]],[],["module"]],[86,9]],[[["Cin",[[82,8],[82,11]],[[82,8],[82,11]],["FA"],["port"]],["X",[[82,11],[82,14]],[[82,13],[82,14]],["FA"],["port","Cin"]],["Y",[[82,14],[82,17]],[[82,16],[82,17]],["FA"],["port","X"]],["S",[[79,4],[79,5]],[[79,4],[79,5]],["FA"],["port","Y"]],["Cout",[[80,4],[80,8]],[[80,4],[80,8]],["FA"],["port","S"]],["Cout",[[83,9],[83,13]],[[83,9],[83,13]],["FA"],["port"]],["S",[[83,13],[83,16]],[[83,15],[83,16]],["FA"],["port","Cout"]]]]],[[["four_bit_register",[[87,0],[94,2]],[[87,7],[87,24]],[],["module"]],[108,9]],[[["clk",[[88,4],[88,18]],[[88,15],[88,18]],["four_bit_register"],["port","wire"]],["clrn",[[89,4],[89,19]],[[89,15],[89,19]],["four_bit_register"],["port","wire"]],["load",[[90,4],[90,19]],[[90,15],[90,19]],["four_bit_register"],["port","wire"]],["D_in",[[91,4],[91,25]],[[91,21],[91,25]],["four_bit_register"],["port","wire"]],["Q",[[92,4],[92,23]],[[92,22],[92,23]],["four_bit_register"],["port","wire"]],["not_Q",[[93,4],[93,27]],[[93,22],[93,27]],["four_bit_register"],["port","wire"]],["i",[[95,2],[95,10]],[[95,9],[95,10]],["four_bit_register"],["variable","genvar"]],["single_bit_reg",[[98,6],[105,7]],[[98,23],[98,37]],["four_bit_register"],["instance","one_bit_register"]]]]],[[["mux_8to1",[[109,0],[120,2]],[[109,7],[109,15]],[],["module"]],[134,9]],[[["in0",[[110,4],[110,19]],[[110,16],[110,19]],["mux_8to1"],["port","input"]],["in1",[[111,4],[111,7]],[[111,4],[111,7]],["mux_8to1"],["port","in0"]],["in2",[[112,4],[112,7]],[[112,4],[112,7]],["mux_8to1"],["port","in1"]],["in3",[[113,4],[113,7]],[[113,4],[113,7]],["mux_8to1"],["port","in2"]],["in4",[[114,4],[114,7]],[[114,4],[114,7]],["mux_8to1"],["port","in3"]],["in5",[[115,4],[115,7]],[[115,4],[115,7]],["mux_8to1"],["port","in4"]],["in6",[[116,4],[116,7]],[[116,4],[116,7]],["mux_8to1"],["port","in5"]],["in7",[[117,4],[117,7]],[[117,4],[117,7]],["mux_8to1"],["port","in6"]],["sel",[[118,4],[118,19]],[[118,16],[118,19]],["mux_8to1"],["port","input"]],["out",[[119,4],[119,24]],[[119,21],[119,24]],["mux_8to1"],["port","reg"]]]]],[[["one_bit_register",[[135,0],[142,2]],[[135,7],[135,23]],[],["module"]],[151,9]],[[["clk",[[136,4],[136,19]],[[136,16],[136,19]],["one_bit_register"],["port","wire"]],["rst_n",[[137,4],[137,21]],[[137,16],[137,21]],["one_bit_register"],["port","wire"]],["load",[[138,4],[138,20]],[[138,16],[138,20]],["one_bit_register"],["port","wire"]],["D_in",[[139,4],[139,20]],[[139,16],[139,20]],["one_bit_register"],["port","wire"]],["Q",[[140,4],[140,17]],[[140,16],[140,17]],["one_bit_register"],["port","reg"]],["not_Q",[[141,4],[141,21]],[[141,16],[141,21]],["one_bit_register"],["port","wire"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step3/adder_4bit_inst.v",[[null,null,null,null,[["adder_4bit_inst",[[19,0],[34,1]],[[19,11],[19,26]],[],["instance","adder_4bit"]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step3/adder_4bit.v",[[[[[["adder_4bit",[[19,0],[35,2]],[[19,7],[19,17]],[],["module"]],[98,10]],[[["X3",[[20,1],[20,3]],[[20,1],[20,3]],["adder_4bit"],["port"]],["Y3",[[21,1],[21,3]],[[21,1],[21,3]],["adder_4bit"],["port","X3"]],["X2",[[22,1],[22,3]],[[22,1],[22,3]],["adder_4bit"],["port","Y3"]],["Y2",[[23,1],[23,3]],[[23,1],[23,3]],["adder_4bit"],["port","X2"]],["X1",[[24,1],[24,3]],[[24,1],[24,3]],["adder_4bit"],["port","Y2"]],["Y1",[[25,1],[25,3]],[[25,1],[25,3]],["adder_4bit"],["port","X1"]],["X0",[[26,1],[26,3]],[[26,1],[26,3]],["adder_4bit"],["port","Y1"]],["Y0",[[27,1],[27,3]],[[27,1],[27,3]],["adder_4bit"],["port","X0"]],["Cin",[[28,1],[28,4]],[[28,1],[28,4]],["adder_4bit"],["port","Y0"]],["Cout",[[29,1],[29,5]],[[29,1],[29,5]],["adder_4bit"],["port","Cin"]],["S3",[[30,1],[30,3]],[[30,1],[30,3]],["adder_4bit"],["port","Cout"]],["S2",[[31,1],[31,3]],[[31,1],[31,3]],["adder_4bit"],["port","S3"]],["S1",[[32,1],[32,3]],[[32,1],[32,3]],["adder_4bit"],["port","S2"]],["S0",[[33,1],[33,3]],[[33,1],[33,3]],["adder_4bit"],["port","S1"]],["Ov",[[34,1],[34,3]],[[34,1],[34,3]],["adder_4bit"],["port","S0"]],["X3",[[38,6],[38,13]],[[38,11],[38,13]],["adder_4bit"],["port","wire"]],["Y3",[[39,6],[39,13]],[[39,11],[39,13]],["adder_4bit"],["port","wire"]],["X2",[[40,6],[40,13]],[[40,11],[40,13]],["adder_4bit"],["port","wire"]],["Y2",[[41,6],[41,13]],[[41,11],[41,13]],["adder_4bit"],["port","wire"]],["X1",[[42,6],[42,13]],[[42,11],[42,13]],["adder_4bit"],["port","wire"]],["Y1",[[43,6],[43,13]],[[43,11],[43,13]],["adder_4bit"],["port","wire"]],["X0",[[44,6],[44,13]],[[44,11],[44,13]],["adder_4bit"],["port","wire"]],["Y0",[[45,6],[45,13]],[[45,11],[45,13]],["adder_4bit"],["port","wire"]],["Cin",[[46,6],[46,14]],[[46,11],[46,14]],["adder_4bit"],["port","wire"]],["Cout",[[47,7],[47,16]],[[47,12],[47,16]],["adder_4bit"],["port","wire"]],["S3",[[48,7],[48,14]],[[48,12],[48,14]],["adder_4bit"],["port","wire"]],["S2",[[49,7],[49,14]],[[49,12],[49,14]],["adder_4bit"],["port","wire"]],["S1",[[50,7],[50,14]],[[50,12],[50,14]],["adder_4bit"],["port","wire"]],["S0",[[51,7],[51,14]],[[51,12],[51,14]],["adder_4bit"],["port","wire"]],["Ov",[[52,7],[52,14]],[[52,12],[52,14]],["adder_4bit"],["port","wire"]],["SYNTHESIZED_WIRE_5",[[54,0],[54,23]],[[54,5],[54,23]],["adder_4bit"],["variable","wire"]],["SYNTHESIZED_WIRE_1",[[55,0],[55,23]],[[55,5],[55,23]],["adder_4bit"],["variable","wire"]],["SYNTHESIZED_WIRE_2",[[56,0],[56,23]],[[56,5],[56,23]],["adder_4bit"],["variable","wire"]],["SYNTHESIZED_WIRE_3",[[57,0],[57,23]],[[57,5],[57,23]],["adder_4bit"],["variable","wire"]],["b2v_inst",[[64,0],[69,27]],[[64,3],[64,11]],["adder_4bit"],["instance","FA"]],["b2v_inst1",[[72,0],[77,27]],[[72,3],[72,12]],["adder_4bit"],["instance","FA"]],["b2v_inst2",[[80,0],[85,27]],[[80,3],[80,12]],["adder_4bit"],["instance","FA"]],["b2v_inst3",[[88,0],[93,27]],[[88,3],[88,12]],["adder_4bit"],["instance","FA"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step3/decoder_3to8.v",[[[[[["decoder_3to8",[[0,0],[4,2]],[[0,7],[0,19]],[],["module"]],[22,9]],[[["select",[[1,4],[1,27]],[[1,21],[1,27]],["decoder_3to8"],["port","wire"]],["enable",[[2,4],[2,21]],[[2,15],[2,21]],["decoder_3to8"],["port","wire"]],["decode_out",[[3,4],[3,31]],[[3,21],[3,31]],["decoder_3to8"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step3/FA.v",[[[[[["FA",[[0,0],[6,2]],[[0,7],[0,9]],[],["module"]],[11,9]],[[["Cin",[[7,8],[7,11]],[[7,8],[7,11]],["FA"],["port"]],["X",[[7,11],[7,14]],[[7,13],[7,14]],["FA"],["port","Cin"]],["Y",[[7,14],[7,17]],[[7,16],[7,17]],["FA"],["port","X"]],["S",[[4,4],[4,5]],[[4,4],[4,5]],["FA"],["port","Y"]],["Cout",[[5,4],[5,8]],[[5,4],[5,8]],["FA"],["port","S"]],["Cout",[[8,9],[8,13]],[[8,9],[8,13]],["FA"],["port"]],["S",[[8,13],[8,16]],[[8,15],[8,16]],["FA"],["port","Cout"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step3/four_bit_register.v",[[[[[["four_bit_register",[[0,0],[7,2]],[[0,7],[0,24]],[],["module"]],[21,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["four_bit_register"],["port","wire"]],["clrn",[[2,4],[2,19]],[[2,15],[2,19]],["four_bit_register"],["port","wire"]],["load",[[3,4],[3,19]],[[3,15],[3,19]],["four_bit_register"],["port","wire"]],["D_in",[[4,4],[4,25]],[[4,21],[4,25]],["four_bit_register"],["port","wire"]],["Q",[[5,4],[5,23]],[[5,22],[5,23]],["four_bit_register"],["port","wire"]],["not_Q",[[6,4],[6,27]],[[6,22],[6,27]],["four_bit_register"],["port","wire"]],["i",[[8,2],[8,10]],[[8,9],[8,10]],["four_bit_register"],["variable","genvar"]],["single_bit_reg",[[11,6],[18,7]],[[11,23],[11,37]],["four_bit_register"],["instance","one_bit_register"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step3/mux_8to1.v",[[[[[["mux_8to1",[[1,0],[12,2]],[[1,7],[1,15]],[],["module"]],[27,0]],[[["in0",[[2,4],[2,19]],[[2,16],[2,19]],["mux_8to1"],["port","input"]],["in1",[[3,4],[3,7]],[[3,4],[3,7]],["mux_8to1"],["port","in0"]],["in2",[[4,4],[4,7]],[[4,4],[4,7]],["mux_8to1"],["port","in1"]],["in3",[[5,4],[5,7]],[[5,4],[5,7]],["mux_8to1"],["port","in2"]],["in4",[[6,4],[6,7]],[[6,4],[6,7]],["mux_8to1"],["port","in3"]],["in5",[[7,4],[7,7]],[[7,4],[7,7]],["mux_8to1"],["port","in4"]],["in6",[[8,4],[8,7]],[[8,4],[8,7]],["mux_8to1"],["port","in5"]],["in7",[[9,4],[9,7]],[[9,4],[9,7]],["mux_8to1"],["port","in6"]],["sel",[[10,4],[10,19]],[[10,16],[10,19]],["mux_8to1"],["port","input"]],["out",[[11,4],[11,24]],[[11,21],[11,24]],["mux_8to1"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step3/one_bit_register.v",[[[[[["one_bit_register",[[2,0],[9,2]],[[2,7],[2,23]],[],["module"]],[19,9]],[[["clk",[[3,4],[3,19]],[[3,16],[3,19]],["one_bit_register"],["port","wire"]],["rst_n",[[4,4],[4,21]],[[4,16],[4,21]],["one_bit_register"],["port","wire"]],["load",[[5,4],[5,20]],[[5,16],[5,20]],["one_bit_register"],["port","wire"]],["D_in",[[6,4],[6,20]],[[6,16],[6,20]],["one_bit_register"],["port","wire"]],["Q",[[7,4],[7,17]],[[7,16],[7,17]],["one_bit_register"],["port","reg"]],["not_Q",[[8,4],[8,21]],[[8,16],[8,21]],["one_bit_register"],["port","wire"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step3/register_file.v",[[],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/Lab_12/step3/seven_seg_decoder.v",[[[[[["seven_seg_decoder",[[0,0],[3,2]],[[0,7],[0,24]],[],["module"]],[25,9]],[[["x",[[1,4],[1,23]],[[1,22],[1,23]],["seven_seg_decoder"],["port","wire"]],["seg",[[2,4],[2,25]],[[2,22],[2,25]],["seven_seg_decoder"],["port","reg"]]]]]]],null,0]]]}