Analysis & Synthesis report for pro_nios
Mon Jul 03 08:24:32 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: pll_200M:pll_200m_inst|pll_200M_0002:pll_200m_inst|altera_pll:altera_pll_i
 14. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 15. Port Connectivity Checks: "Duty_Cycle:Duty_Cycle_module"
 16. Port Connectivity Checks: "Time_period_check:Time_period_check_module"
 17. Port Connectivity Checks: "Freq_check:Freq_check_module"
 18. Port Connectivity Checks: "pll_200M:pll_200m_inst"
 19. SignalTap II Logic Analyzer Settings
 20. Elapsed Time Per Partition
 21. Connections to In-System Debugging Instance "auto_signaltap_0"
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jul 03 08:24:32 2017       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; pro_nios                                    ;
; Top-level Entity Name           ; Digital_Freq_top                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 446                                         ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Digital_Freq_top   ; pro_nios           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+--------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library  ;
+--------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+----------+
; Digital_Freq_top.v                                                       ; yes             ; User Verilog HDL File        ; E:/Electronic_Exam/1.5/FPGA/Digital_Freq_top.v                              ;          ;
; Duty_Cycle.v                                                             ; yes             ; User Verilog HDL File        ; E:/Electronic_Exam/1.5/FPGA/Duty_Cycle.v                                    ;          ;
; Freq_check.v                                                             ; yes             ; User Verilog HDL File        ; E:/Electronic_Exam/1.5/FPGA/Freq_check.v                                    ;          ;
; Time_period_check.v                                                      ; yes             ; User Verilog HDL File        ; E:/Electronic_Exam/1.5/FPGA/Time_period_check.v                             ;          ;
; pll_200M.v                                                               ; yes             ; User Wizard-Generated File   ; E:/Electronic_Exam/1.5/FPGA/pll_200M.v                                      ; pll_200M ;
; pll_200M/pll_200M_0002.v                                                 ; yes             ; User Verilog HDL File        ; E:/Electronic_Exam/1.5/FPGA/pll_200M/pll_200M_0002.v                        ; pll_200M ;
; altera_pll.v                                                             ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v                 ;          ;
; sld_signaltap.vhd                                                        ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;          ;
; sld_signaltap_impl.vhd                                                   ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;          ;
; sld_ela_control.vhd                                                      ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;          ;
; lpm_shiftreg.tdf                                                         ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;          ;
; lpm_constant.inc                                                         ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;          ;
; dffeea.inc                                                               ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;          ;
; aglobal131.inc                                                           ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;          ;
; sld_mbpmg.vhd                                                            ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;          ;
; sld_ela_trigger_flow_mgr.vhd                                             ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;          ;
; sld_buffer_manager.vhd                                                   ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;          ;
; altsyncram.tdf                                                           ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;          ;
; stratix_ram_block.inc                                                    ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;          ;
; lpm_mux.inc                                                              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;          ;
; lpm_decode.inc                                                           ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;          ;
; a_rdenreg.inc                                                            ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;          ;
; altrom.inc                                                               ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;          ;
; altram.inc                                                               ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;          ;
; altdpram.inc                                                             ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;          ;
; db/altsyncram_8484.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_8484.tdf                          ;          ;
; altdpram.tdf                                                             ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;          ;
; memmodes.inc                                                             ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;          ;
; a_hdffe.inc                                                              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;          ;
; alt_le_rden_reg.inc                                                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;          ;
; altsyncram.inc                                                           ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;          ;
; lpm_mux.tdf                                                              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;          ;
; muxlut.inc                                                               ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;          ;
; bypassff.inc                                                             ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;          ;
; altshift.inc                                                             ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;          ;
; db/mux_dlc.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/mux_dlc.tdf                                  ;          ;
; lpm_decode.tdf                                                           ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;          ;
; declut.inc                                                               ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;          ;
; lpm_compare.inc                                                          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;          ;
; db/decode_vnf.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/decode_vnf.tdf                               ;          ;
; lpm_counter.tdf                                                          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;          ;
; lpm_add_sub.inc                                                          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;          ;
; cmpconst.inc                                                             ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;          ;
; lpm_counter.inc                                                          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;          ;
; alt_counter_stratix.inc                                                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;          ;
; db/cntr_22j.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/cntr_22j.tdf                                 ;          ;
; db/cntr_19i.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/cntr_19i.tdf                                 ;          ;
; db/cmpr_d9c.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/cmpr_d9c.tdf                                 ;          ;
; db/cntr_kri.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/cntr_kri.tdf                                 ;          ;
; db/cmpr_99c.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/cmpr_99c.tdf                                 ;          ;
; sld_rom_sr.vhd                                                           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;          ;
; sld_hub.vhd                                                              ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;          ;
; sld_jtag_hub.vhd                                                         ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;          ;
; pll2.v                                                                   ; yes             ; User Wizard-Generated File   ; pll2.v                                                                      ; pll2     ;
; pll2/pll2_0002.v                                                         ; yes             ; User Verilog HDL File        ; pll2/pll2_0002.v                                                            ; pll2     ;
; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_spj1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_spj1.tdf                          ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_dpm1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_dpm1.tdf                          ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_2dm1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_2dm1.tdf                          ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_2rl1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_2rl1.tdf                          ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_3rl1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_3rl1.tdf                          ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_22m1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_22m1.tdf                          ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_40j1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_40j1.tdf                          ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_baj1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_baj1.tdf                          ;          ;
; d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf          ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/altera_mult_add_ujt2.v                    ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altera_mult_add_ujt2.v                       ;          ;
; d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v        ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/altera_mult_add_0kt2.v                    ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altera_mult_add_0kt2.v                       ;          ;
; d:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v    ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_c5e1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_c5e1.tdf                          ;          ;
; d:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v     ;          ;
; d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                   ;          ;
; d:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc             ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                ;          ;
; d:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                 ;          ;
; d:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                 ;          ;
; d:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                 ;          ;
; d:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                 ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/scfifo_3291.tdf                           ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/scfifo_3291.tdf                              ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/a_dpfifo_a891.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/a_dpfifo_a891.tdf                            ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/a_fefifo_7cf.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/a_fefifo_7cf.tdf                             ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/cntr_vg7.tdf                              ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/cntr_vg7.tdf                                 ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/dpram_7s81.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/dpram_7s81.tdf                               ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_b8s1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_b8s1.tdf                          ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/cntr_jgb.tdf                              ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/cntr_jgb.tdf                                 ;          ;
; d:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v       ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v          ;          ;
; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_40n1.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/Electronic_Exam/1.5/FPGA/db/altsyncram_40n1.tdf                          ;          ;
+--------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 261                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 311                      ;
;     -- 7 input functions                    ; 2                        ;
;     -- 6 input functions                    ; 63                       ;
;     -- 5 input functions                    ; 43                       ;
;     -- 4 input functions                    ; 42                       ;
;     -- <=3 input functions                  ; 161                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 446                      ;
;                                             ;                          ;
; I/O pins                                    ; 2                        ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 2048                     ;
; Total DSP Blocks                            ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 322                      ;
; Total fan-out                               ; 2871                     ;
; Average fan-out                             ; 3.72                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Digital_Freq_top                                                                                       ; 311 (1)           ; 446 (0)      ; 2048              ; 0          ; 2    ; 0            ; |Digital_Freq_top                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 96 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 95 (63)           ; 90 (62)      ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 214 (1)           ; 356 (2)      ; 2048              ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 213 (0)           ; 354 (0)      ; 2048              ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 213 (67)          ; 354 (86)     ; 2048              ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 70 (70)      ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_8484:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8484:auto_generated                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 78 (78)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 3 (1)             ; 21 (1)       ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 1 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 1 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 1 (1)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 28 (6)            ; 64 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_22j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_19i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_19i:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 14 (14)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Digital_Freq_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8484:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 1            ; 2048         ; 1            ; 2048 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+----------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File                        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+----------------------------------------+
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A          ; |Digital_Freq_top|pll_200M:pll_200m_inst ; E:/Electronic_Exam/1.5/FPGA/pll_200M.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 446   ;
; Number of registers using Synchronous Clear  ; 114   ;
; Number of registers using Synchronous Load   ; 129   ;
; Number of registers using Asynchronous Clear ; 180   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 311   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; Total number of inverted registers = 16                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Digital_Freq_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Digital_Freq_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Digital_Freq_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Digital_Freq_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Digital_Freq_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |Digital_Freq_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Digital_Freq_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_200M:pll_200m_inst|pll_200M_0002:pll_200m_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name                       ; Value          ; Type                                                            ;
+--------------------------------------+----------------+-----------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz       ; String                                                          ;
; fractional_vco_multiplier            ; false          ; String                                                          ;
; pll_type                             ; General        ; String                                                          ;
; pll_subtype                          ; General        ; String                                                          ;
; number_of_clocks                     ; 1              ; Signed Integer                                                  ;
; operation_mode                       ; direct         ; String                                                          ;
; deserialization_factor               ; 4              ; Signed Integer                                                  ;
; data_rate                            ; 0              ; Signed Integer                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                                                  ;
; output_clock_frequency0              ; 200.000000 MHz ; String                                                          ;
; phase_shift0                         ; 0 ps           ; String                                                          ;
; duty_cycle0                          ; 50             ; Signed Integer                                                  ;
; output_clock_frequency1              ; 0 MHz          ; String                                                          ;
; phase_shift1                         ; 0 ps           ; String                                                          ;
; duty_cycle1                          ; 50             ; Signed Integer                                                  ;
; output_clock_frequency2              ; 0 MHz          ; String                                                          ;
; phase_shift2                         ; 0 ps           ; String                                                          ;
; duty_cycle2                          ; 50             ; Signed Integer                                                  ;
; output_clock_frequency3              ; 0 MHz          ; String                                                          ;
; phase_shift3                         ; 0 ps           ; String                                                          ;
; duty_cycle3                          ; 50             ; Signed Integer                                                  ;
; output_clock_frequency4              ; 0 MHz          ; String                                                          ;
; phase_shift4                         ; 0 ps           ; String                                                          ;
; duty_cycle4                          ; 50             ; Signed Integer                                                  ;
; output_clock_frequency5              ; 0 MHz          ; String                                                          ;
; phase_shift5                         ; 0 ps           ; String                                                          ;
; duty_cycle5                          ; 50             ; Signed Integer                                                  ;
; output_clock_frequency6              ; 0 MHz          ; String                                                          ;
; phase_shift6                         ; 0 ps           ; String                                                          ;
; duty_cycle6                          ; 50             ; Signed Integer                                                  ;
; output_clock_frequency7              ; 0 MHz          ; String                                                          ;
; phase_shift7                         ; 0 ps           ; String                                                          ;
; duty_cycle7                          ; 50             ; Signed Integer                                                  ;
; output_clock_frequency8              ; 0 MHz          ; String                                                          ;
; phase_shift8                         ; 0 ps           ; String                                                          ;
; duty_cycle8                          ; 50             ; Signed Integer                                                  ;
; output_clock_frequency9              ; 0 MHz          ; String                                                          ;
; phase_shift9                         ; 0 ps           ; String                                                          ;
; duty_cycle9                          ; 50             ; Signed Integer                                                  ;
; output_clock_frequency10             ; 0 MHz          ; String                                                          ;
; phase_shift10                        ; 0 ps           ; String                                                          ;
; duty_cycle10                         ; 50             ; Signed Integer                                                  ;
; output_clock_frequency11             ; 0 MHz          ; String                                                          ;
; phase_shift11                        ; 0 ps           ; String                                                          ;
; duty_cycle11                         ; 50             ; Signed Integer                                                  ;
; output_clock_frequency12             ; 0 MHz          ; String                                                          ;
; phase_shift12                        ; 0 ps           ; String                                                          ;
; duty_cycle12                         ; 50             ; Signed Integer                                                  ;
; output_clock_frequency13             ; 0 MHz          ; String                                                          ;
; phase_shift13                        ; 0 ps           ; String                                                          ;
; duty_cycle13                         ; 50             ; Signed Integer                                                  ;
; output_clock_frequency14             ; 0 MHz          ; String                                                          ;
; phase_shift14                        ; 0 ps           ; String                                                          ;
; duty_cycle14                         ; 50             ; Signed Integer                                                  ;
; output_clock_frequency15             ; 0 MHz          ; String                                                          ;
; phase_shift15                        ; 0 ps           ; String                                                          ;
; duty_cycle15                         ; 50             ; Signed Integer                                                  ;
; output_clock_frequency16             ; 0 MHz          ; String                                                          ;
; phase_shift16                        ; 0 ps           ; String                                                          ;
; duty_cycle16                         ; 50             ; Signed Integer                                                  ;
; output_clock_frequency17             ; 0 MHz          ; String                                                          ;
; phase_shift17                        ; 0 ps           ; String                                                          ;
; duty_cycle17                         ; 50             ; Signed Integer                                                  ;
; m_cnt_hi_div                         ; 1              ; Signed Integer                                                  ;
; m_cnt_lo_div                         ; 1              ; Signed Integer                                                  ;
; m_cnt_bypass_en                      ; false          ; String                                                          ;
; m_cnt_odd_div_duty_en                ; false          ; String                                                          ;
; n_cnt_hi_div                         ; 1              ; Signed Integer                                                  ;
; n_cnt_lo_div                         ; 1              ; Signed Integer                                                  ;
; n_cnt_bypass_en                      ; false          ; String                                                          ;
; n_cnt_odd_div_duty_en                ; false          ; String                                                          ;
; c_cnt_hi_div0                        ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div0                        ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en0                     ; false          ; String                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en0               ; false          ; String                                                          ;
; c_cnt_prst0                          ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en1                     ; false          ; String                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                                          ;
; c_cnt_prst1                          ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en2                     ; false          ; String                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                                          ;
; c_cnt_prst2                          ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en3                     ; false          ; String                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                                          ;
; c_cnt_prst3                          ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en4                     ; false          ; String                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                                          ;
; c_cnt_prst4                          ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en5                     ; false          ; String                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                                          ;
; c_cnt_prst5                          ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en6                     ; false          ; String                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                                          ;
; c_cnt_prst6                          ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en7                     ; false          ; String                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                                          ;
; c_cnt_prst7                          ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en8                     ; false          ; String                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                                          ;
; c_cnt_prst8                          ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en9                     ; false          ; String                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                                          ;
; c_cnt_prst9                          ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en10                    ; false          ; String                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                                          ;
; c_cnt_prst10                         ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en11                    ; false          ; String                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                                          ;
; c_cnt_prst11                         ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en12                    ; false          ; String                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                                          ;
; c_cnt_prst12                         ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en13                    ; false          ; String                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                                          ;
; c_cnt_prst13                         ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en14                    ; false          ; String                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                                          ;
; c_cnt_prst14                         ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en15                    ; false          ; String                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                                          ;
; c_cnt_prst15                         ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en16                    ; false          ; String                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                                          ;
; c_cnt_prst16                         ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                                                  ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                                                  ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                                                  ;
; c_cnt_bypass_en17                    ; false          ; String                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                                          ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                                          ;
; c_cnt_prst17                         ; 1              ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                                                  ;
; pll_vco_div                          ; 1              ; Signed Integer                                                  ;
; pll_output_clk_frequency             ; 0 MHz          ; String                                                          ;
; pll_cp_current                       ; 0              ; Signed Integer                                                  ;
; pll_bwctrl                           ; 0              ; Signed Integer                                                  ;
; pll_fractional_division              ; 1              ; Signed Integer                                                  ;
; pll_fractional_cout                  ; 24             ; Signed Integer                                                  ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                                          ;
; mimic_fbclk_type                     ; gclk           ; String                                                          ;
; pll_fbclk_mux_1                      ; glb            ; String                                                          ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                                          ;
; pll_vcoph_div                        ; 1              ; Signed Integer                                                  ;
; refclk1_frequency                    ; 0 MHz          ; String                                                          ;
; pll_clkin_0_src                      ; clk_0          ; String                                                          ;
; pll_clkin_1_src                      ; clk_0          ; String                                                          ;
; pll_clk_loss_sw_en                   ; false          ; String                                                          ;
; pll_auto_clk_sw_en                   ; false          ; String                                                          ;
; pll_manu_clk_sw_en                   ; false          ; String                                                          ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                                                  ;
+--------------------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                 ;
+-------------------------------------------------+------------------------------+----------------+
; Parameter Name                                  ; Value                        ; Type           ;
+-------------------------------------------------+------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                ; String         ;
; sld_node_info                                   ; 805334528                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                            ; Signed Integer ;
; sld_data_bits                                   ; 1                            ; Untyped        ;
; sld_trigger_bits                                ; 1                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 27339                        ; Untyped        ;
; sld_node_crc_loword                             ; 32643                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                            ; Signed Integer ;
; sld_sample_depth                                ; 2048                         ; Untyped        ;
; sld_segment_size                                ; 2048                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                         ; Untyped        ;
; sld_state_bits                                  ; 11                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                            ; Signed Integer ;
; sld_trigger_level                               ; 1                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                         ; String         ;
; sld_inversion_mask_length                       ; 28                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd    ; String         ;
; sld_state_flow_use_generated                    ; 0                            ; Untyped        ;
; sld_current_resource_width                      ; 1                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                            ; Signed Integer ;
+-------------------------------------------------+------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Duty_Cycle:Duty_Cycle_module"                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Single_Time_interval_a ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Single_Time_interval_a[31..1]" have no fanouts ;
; Single_Time_interval_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; Whole_Time_interval_a  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Whole_Time_interval_a[31..1]" have no fanouts  ;
; Whole_Time_interval_a  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; Single_Time_interval_b ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Single_Time_interval_b[31..1]" have no fanouts ;
; Single_Time_interval_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; Whole_Time_interval_b  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Whole_Time_interval_b[31..1]" have no fanouts  ;
; Whole_Time_interval_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Time_period_check:Time_period_check_module"                                                                                                 ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Time_interval ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Time_interval[31..1]" have no fanouts ;
; Time_interval ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Freq_check:Freq_check_module"                                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; One_TestSignal_num ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "One_TestSignal_num[31..1]" have no fanouts ;
; One_TestSignal_num ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; Two_TestSignal_num ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Two_TestSignal_num[31..1]" have no fanouts ;
; Two_TestSignal_num ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; StandSignal_num    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "StandSignal_num[31..1]" have no fanouts    ;
; StandSignal_num    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_200M:pll_200m_inst"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 1                ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:01     ;
; Top              ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                      ;
+----------+---------------+-----------+----------------+-------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name     ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details                                                                                                                                             ;
+----------+---------------+-----------+----------------+-------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; clk      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk               ; N/A                                                                                                                                                 ;
; clk_200M ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; clk_200M ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
+----------+---------------+-----------+----------------+-------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Jul 03 08:24:23 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pro_nios -c pro_nios
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file digital_freq_top_tb.v
    Info (12023): Found entity 1: Digital_Freq_top_tb
Info (12021): Found 1 design units, including 1 entities, in source file pro_nios.v
    Info (12023): Found entity 1: Nios
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_irq_mapper.sv
    Info (12023): Found entity 1: cpu_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 7 design units, including 7 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: cpu_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_id_router_001_default_decode
    Info (12023): Found entity 2: cpu_mm_interconnect_0_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: cpu_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: cpu_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: cpu_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_freq_a.v
    Info (12023): Found entity 1: cpu_Freq_a
Info (12021): Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_uart.v
    Info (12023): Found entity 1: cpu_uart_tx
    Info (12023): Found entity 2: cpu_uart_rx_stimulus_source
    Info (12023): Found entity 3: cpu_uart_rx
    Info (12023): Found entity 4: cpu_uart_regs
    Info (12023): Found entity 5: cpu_uart
Info (12021): Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_jtag_uart_0.v
    Info (12023): Found entity 1: cpu_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: cpu_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: cpu_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: cpu_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: cpu_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_sysid0.v
    Info (12023): Found entity 1: cpu_sysid0
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_sdram.v
    Info (12023): Found entity 1: cpu_sdram_input_efifo_module
    Info (12023): Found entity 2: cpu_sdram
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_sdram_test_component.v
    Info (12023): Found entity 1: cpu_sdram_test_component_ram_module
    Info (12023): Found entity 2: cpu_sdram_test_component
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_timer_10ms.v
    Info (12023): Found entity 1: cpu_timer_10ms
Info (12021): Found 27 design units, including 27 entities, in source file cpu/synthesis/submodules/cpu_cpu.v
    Info (12023): Found entity 1: cpu_cpu_ic_data_module
    Info (12023): Found entity 2: cpu_cpu_ic_tag_module
    Info (12023): Found entity 3: cpu_cpu_bht_module
    Info (12023): Found entity 4: cpu_cpu_register_bank_a_module
    Info (12023): Found entity 5: cpu_cpu_register_bank_b_module
    Info (12023): Found entity 6: cpu_cpu_dc_tag_module
    Info (12023): Found entity 7: cpu_cpu_dc_data_module
    Info (12023): Found entity 8: cpu_cpu_dc_victim_module
    Info (12023): Found entity 9: cpu_cpu_nios2_oci_debug
    Info (12023): Found entity 10: cpu_cpu_ociram_sp_ram_module
    Info (12023): Found entity 11: cpu_cpu_nios2_ocimem
    Info (12023): Found entity 12: cpu_cpu_nios2_avalon_reg
    Info (12023): Found entity 13: cpu_cpu_nios2_oci_break
    Info (12023): Found entity 14: cpu_cpu_nios2_oci_xbrk
    Info (12023): Found entity 15: cpu_cpu_nios2_oci_dbrk
    Info (12023): Found entity 16: cpu_cpu_nios2_oci_itrace
    Info (12023): Found entity 17: cpu_cpu_nios2_oci_td_mode
    Info (12023): Found entity 18: cpu_cpu_nios2_oci_dtrace
    Info (12023): Found entity 19: cpu_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 20: cpu_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 21: cpu_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 22: cpu_cpu_nios2_oci_fifo
    Info (12023): Found entity 23: cpu_cpu_nios2_oci_pib
    Info (12023): Found entity 24: cpu_cpu_nios2_oci_im
    Info (12023): Found entity 25: cpu_cpu_nios2_performance_monitors
    Info (12023): Found entity 26: cpu_cpu_nios2_oci
    Info (12023): Found entity 27: cpu_cpu
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: cpu_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: cpu_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: cpu_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: cpu_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v
    Info (12023): Found entity 1: cpu_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_test_bench.v
    Info (12023): Found entity 1: cpu_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file pll_100m.v
    Info (12023): Found entity 1: pll_100M
Info (12021): Found 1 design units, including 1 entities, in source file pll_100m/pll_100m_0002.v
    Info (12023): Found entity 1: pll_100M_0002
Info (12021): Found 1 design units, including 1 entities, in source file digital_freq_top.v
    Info (12023): Found entity 1: Digital_Freq_top
Info (12021): Found 1 design units, including 1 entities, in source file duty_cycle.v
    Info (12023): Found entity 1: Duty_Cycle
Info (12021): Found 1 design units, including 1 entities, in source file freq_check.v
    Info (12023): Found entity 1: Freq_check
Info (12021): Found 1 design units, including 1 entities, in source file time_period_check.v
    Info (12023): Found entity 1: Time_period_check
Info (12021): Found 1 design units, including 1 entities, in source file pll_200m.v
    Info (12023): Found entity 1: pll_200M
Info (12021): Found 1 design units, including 1 entities, in source file pll_200m/pll_200m_0002.v
    Info (12023): Found entity 1: pll_200M_0002
Warning (10236): Verilog HDL Implicit Net warning at Digital_Freq_top.v(62): created implicit net for "locked"
Warning (10236): Verilog HDL Implicit Net warning at Digital_Freq_top.v(72): created implicit net for "One_Signal_in"
Warning (10236): Verilog HDL Implicit Net warning at Digital_Freq_top.v(73): created implicit net for "Two_Signal_in"
Warning (10236): Verilog HDL Implicit Net warning at Digital_Freq_top.v(75): created implicit net for "One_TestSignal_num"
Warning (10236): Verilog HDL Implicit Net warning at Digital_Freq_top.v(76): created implicit net for "Two_TestSignal_num"
Warning (10236): Verilog HDL Implicit Net warning at Digital_Freq_top.v(77): created implicit net for "StandSignal_num"
Warning (10236): Verilog HDL Implicit Net warning at Digital_Freq_top.v(88): created implicit net for "Time_interval"
Warning (10236): Verilog HDL Implicit Net warning at Digital_Freq_top.v(100): created implicit net for "Single_Time_interval_a"
Warning (10236): Verilog HDL Implicit Net warning at Digital_Freq_top.v(101): created implicit net for "Whole_Time_interval_a"
Warning (10236): Verilog HDL Implicit Net warning at Digital_Freq_top.v(102): created implicit net for "Single_Time_interval_b"
Warning (10236): Verilog HDL Implicit Net warning at Digital_Freq_top.v(103): created implicit net for "Whole_Time_interval_b"
Warning (10236): Verilog HDL Implicit Net warning at Duty_Cycle.v(53): created implicit net for "One_Rising_edge"
Warning (10236): Verilog HDL Implicit Net warning at Duty_Cycle.v(54): created implicit net for "One_falling_edge"
Warning (10236): Verilog HDL Implicit Net warning at Duty_Cycle.v(71): created implicit net for "Two_Rising_edge"
Warning (10236): Verilog HDL Implicit Net warning at Duty_Cycle.v(72): created implicit net for "Two_falling_edge"
Warning (10236): Verilog HDL Implicit Net warning at Freq_check.v(98): created implicit net for "nedege_a"
Warning (10236): Verilog HDL Implicit Net warning at Freq_check.v(132): created implicit net for "nedege_b"
Warning (10236): Verilog HDL Implicit Net warning at Time_period_check.v(51): created implicit net for "One_Rising_edge"
Warning (10236): Verilog HDL Implicit Net warning at Time_period_check.v(52): created implicit net for "One_falling_edge"
Warning (10236): Verilog HDL Implicit Net warning at Time_period_check.v(69): created implicit net for "Two_Rising_edge"
Warning (10236): Verilog HDL Implicit Net warning at Time_period_check.v(70): created implicit net for "Two_falling_edge"
Warning (10236): Verilog HDL Implicit Net warning at Time_period_check.v(105): created implicit net for "Rising_edge"
Warning (10236): Verilog HDL Implicit Net warning at Time_period_check.v(106): created implicit net for "Falling_edge"
Warning (10037): Verilog HDL or VHDL warning at cpu_cpu.v(2120): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_cpu.v(2122): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_cpu.v(2278): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_cpu.v(3102): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_sdram.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "Digital_Freq_top" for the top level hierarchy
Info (12128): Elaborating entity "pll_200M" for hierarchy "pll_200M:pll_200m_inst"
Info (12128): Elaborating entity "pll_200M_0002" for hierarchy "pll_200M:pll_200m_inst|pll_200M_0002:pll_200m_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_200M:pll_200m_inst|pll_200M_0002:pll_200m_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_200M:pll_200m_inst|pll_200M_0002:pll_200m_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll_200M:pll_200m_inst|pll_200M_0002:pll_200m_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Freq_check" for hierarchy "Freq_check:Freq_check_module"
Info (12128): Elaborating entity "Time_period_check" for hierarchy "Time_period_check:Time_period_check_module"
Warning (10036): Verilog HDL or VHDL warning at Time_period_check.v(51): object "One_Rising_edge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Time_period_check.v(52): object "One_falling_edge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Time_period_check.v(69): object "Two_Rising_edge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Time_period_check.v(70): object "Two_falling_edge" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Time_period_check.v(81): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Time_period_check.v(82): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "Duty_Cycle" for hierarchy "Duty_Cycle:Duty_Cycle_module"
Warning (10230): Verilog HDL assignment warning at Duty_Cycle.v(118): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Duty_Cycle.v(175): truncated value with size 32 to match size of target (10)
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "One_Signal_in" is missing source, defaulting to GND
    Warning (12110): Net "Two_Signal_in" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "One_Signal_in" is missing source, defaulting to GND
    Warning (12110): Net "Two_Signal_in" is missing source, defaulting to GND
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8484.tdf
    Info (12023): Found entity 1: altsyncram_8484
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_200M:pll_200m_inst|pll_200M_0002:pll_200m_inst|altera_pll:altera_pll_i|outclk_wire[0]"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_avalon_sc_fifo -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_burst_adapter -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_master_agent -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_master_translator -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_slave_agent -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_slave_translator -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_traffic_limiter -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_width_adapter -entity altera_merlin_width_adapter -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_width_adapter -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_width_adapter -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_reset_controller -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME cpu HAS_SOPCINFO 1 GENERATION_ID 1498619909" -entity cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_Freq_a" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity cpu_Freq_a -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_Freq_a -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_Freq_a -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_cpu" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity cpu_cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_cpu -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity cpu_irq_mapper -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_irq_mapper -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_irq_mapper -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_jtag_uart_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity cpu_jtag_uart_0 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_jtag_uart_0 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_jtag_uart_0 -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_interconnect_wrapper -entity cpu_mm_interconnect_0 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0 -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_addr_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_addr_router -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_addr_router -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_addr_router -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_addr_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_addr_router_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_addr_router_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_addr_router_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_cmd_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity cpu_mm_interconnect_0_cmd_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_cmd_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_cmd_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_cmd_xbar_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity cpu_mm_interconnect_0_cmd_xbar_demux_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_cmd_xbar_demux_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_cmd_xbar_demux_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_cmd_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity cpu_mm_interconnect_0_cmd_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_cmd_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_cmd_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_cmd_xbar_mux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity cpu_mm_interconnect_0_cmd_xbar_mux_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_cmd_xbar_mux_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_cmd_xbar_mux_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_id_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_id_router -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_id_router -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_id_router -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_id_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_id_router_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_id_router_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_id_router_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_id_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity cpu_mm_interconnect_0_id_router_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_id_router_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_id_router_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_rsp_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity cpu_mm_interconnect_0_rsp_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_rsp_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_rsp_xbar_demux -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_rsp_xbar_demux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity cpu_mm_interconnect_0_rsp_xbar_demux_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_rsp_xbar_demux_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_rsp_xbar_demux_002 -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_rsp_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity cpu_mm_interconnect_0_rsp_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_rsp_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_rsp_xbar_mux -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_mm_interconnect_0_rsp_xbar_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity cpu_mm_interconnect_0_rsp_xbar_mux_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_mm_interconnect_0_rsp_xbar_mux_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_mm_interconnect_0_rsp_xbar_mux_001 -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_sdram" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity cpu_sdram -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_sdram -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_sdram -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_sysid0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity cpu_sysid0 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_sysid0 -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_sysid0 -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_timer_10ms" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity cpu_timer_10ms -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_timer_10ms -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_timer_10ms -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "cpu_uart" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity cpu_uart -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity cpu_uart -qip cpu/synthesis/cpu.qip -library cpu was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity cpu_uart -qip cpu/synthesis/cpu.qip -library cpu was ignored
Warning (20013): Ignored assignments for entity "pll_100M" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_100M -qip pll_100M.qip -library pll_100M was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_100M -sip pll_100M.sip -library lib_pll_100M was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_100M -qip pll_100M.qip -library pll_100M was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_100M -sip pll_100M.sip -library lib_pll_100M was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_100M -qip pll_100M.qip -library pll_100M was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_100M -sip pll_100M.sip -library lib_pll_100M was ignored
Warning (20013): Ignored assignments for entity "pll_100M_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_100M_0002 -qip pll_100M.qip -library pll_100M was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_100M_0002 -qip pll_100M.qip -library pll_100M was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_100M_0002 -qip pll_100M.qip -library pll_100M was ignored
Info (144001): Generated suppressed messages file E:/Electronic_Exam/1.5/FPGA/output_files/pro_nios.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 1 of its 3 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst_n"
Info (21057): Implemented 598 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 590 logic cells
    Info (21064): Implemented 1 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 198 warnings
    Info: Peak virtual memory: 610 megabytes
    Info: Processing ended: Mon Jul 03 08:24:32 2017
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Electronic_Exam/1.5/FPGA/output_files/pro_nios.map.smsg.


