// HAL LAYER
// This file contains the HAL layer for the STM32F103C8T6 microcontroller.
//GPIO
.equ GPIOA_BASE,	0x40010800
.equ GPIOB_BASE,	0x40010C00
.equ GPIOC_BASE,	0x40011000
.equ GPIOx_CRL_OFFSET,	0x00
.equ GPIOx_CRH_OFFSET,	0x04
.equ GPIOx_IDR_OFFSET,	0x08
.equ GPIOx_ODR_OFFSET,	0x0C
.equ GPIOx_BSRR_OFFSET,	0x10
.equ GPIOx_BRR_OFFSET,	0x14
.equ GPIOx_LCKR_OFFSET,	0x18
//AFIO
.equ AFIO_BASE,	0x40010000
.equ AFIO_EVCR_OFFSET,	0x00
.equ AFIO_MAPR_OFFSET,	0x04
.equ AFIO_EXTICR1_OFFSET,	0x08
.equ AFIO_EXTICR2_OFFSET,	0x0C
.equ AFIO_EXTICR3_OFFSET,	0x10
.equ AFIO_EXTICR4_OFFSET,	0x14
.equ AFIO_MAPR2_OFFSET,	0x1C
//EXTI
.equ EXTI_BASE,	0x40010400
.equ EXTI_IMR_OFFSET,	0x00
.equ EXTI_EMR_OFFSET,	0x04
.equ EXTI_RTSR_OFFSET,	0x08
.equ EXTI_FTSR_OFFSET,	0x0C
.equ EXTI_SWIER_OFFSET,	0x10
.equ EXTI_PR_OFFSET,	0x14
//RCC
.equ RCC_BASE,	0x40021000
.equ RCC_CR_OFFSET,	0x00
.equ RCC_CFGR_OFFSET,	0x04
.equ RCC_CIR_OFFSET,	0x08
.equ RCC_APB2RSTR_OFFSET,	0x0C
.equ RCC_APB1RSTR_OFFSET,	0x10
.equ RCC_AHBENR_OFFSET,	0x14
.equ RCC_APB2ENR_OFFSET,	0x18
.equ RCC_APB1ENR_OFFSET,	0x1C
.equ RCC_BDCR_OFFSET,	0x20
.equ RCC_CSR_OFFSET,	0x24
//.equ RCC_AHBSTR_OFFSET,	0x28
//.equ RCC_CFGR2_OFFSET,	0x2C
//ADC
.equ ADC1_BASE, 0x40012400
.equ ADC1_SR_OFFSET,	0x00
.equ ADC1_CR1_OFFSET,	0x04
.equ ADC1_CR2_OFFSET,	0x08
.equ ADC1_SMPR1_OFFSET,	0x0C
.equ ADC1_SMPR2_OFFSET,	0x10
.equ ADC1_JOFR1_OFFSET,	0x14
.equ ADC1_JOFR2_OFFSET,	0x18
.equ ADC1_JOFR3_OFFSET,	0x1C
.equ ADC1_JOFR4_OFFSET,	0x20
.equ ADC1_HTR_OFFSET,	0x24
.equ ADC1_LTR_OFFSET,	0x28
.equ ADC1_SQR1_OFFSET,	0x2C
.equ ADC1_SQR2_OFFSET,	0x30
.equ ADC1_SQR3_OFFSET,	0x34
.equ ADC1_JSQR_OFFSET,	0x38
.equ ADC1_JDR1_OFFSET,	0x3C
.equ ADC1_JDR2_OFFSET,	0x40
.equ ADC1_JDR3_OFFSET,	0x44
.equ ADC1_JDR4_OFFSET,	0x48
.equ ADC1_DR_OFFSET,	0x4C
//RTC
.equ RTC_BASE,	0x40002800
.equ RTC_CRH_OFFSET,	0x00
.equ RTC_CRL_OFFSET,	0x04
.equ RTC_PRLH_OFFSET,	0x08
.equ RTC_PRLL_OFFSET,	0x0C
.equ RTC_DIVH_OFFSET,	0x10
.equ RTC_DIVL_OFFSET,	0x14
.equ RTC_CNTH_OFFSET,	0x18
.equ RTC_CNTL_OFFSET,	0x1C
.equ RTC_ALRH_OFFSET,	0x20
.equ RTC_ALRL_OFFSET,	0x24
//PWR
.equ PWR_BASE,	0x40007000
.equ PWR_CR_OFFSET,	0x00
.equ PWR_CSR_OFFSET,	0x04
//System Control Space (SCS)
.equ SCS_BASE,	0xE000E000
//SysTick
.equ SysTick_BASE,	0xE000E010
.equ SysTick_CTRL_OFFSET,	0x00
.equ SysTick_RELOAD_VALUE_OFFSET,	0x04
.equ SysTick_CURRENT_VALUE_OFFSET,	0x08
.equ SysTick_CALIB_OFFSET,	0x0C
//NVIC
.equ NVIC_BASE,	0xE000E100
//Set Enable register , each register controle 32 interrupts
.equ NVIC_ISER_ONE_OFFSET,	0x00
.equ NVIC_ISER_TWO_OFFSET,	0x04
.equ NVIC_ISER_THREE_OFFSET,	0x08
.equ NVIC_ISER_FOUR_OFFSET,	0x0C
.equ NVIC_ISER_FIVE_OFFSET,	0x10
.equ NVIC_ISER_SIX_OFFSET,	0x14
.equ NVIC_ISER_SEVEN_OFFSET,	0x18
.equ NVIC_ISER_EIGHT_OFFSET,	0x1C
//Set Clear register
.equ NVIC_ICER_OFFSET,	0x80
.equ NVIC_ICER_ONE_OFFSET,	0x00
.equ NVIC_ICER_TWO_OFFSET,	0x04
.equ NVIC_ICER_THREE_OFFSET,	0x08
.equ NVIC_ICER_FOUR_OFFSET,	0x0C
.equ NVIC_ICER_FIVE_OFFSET,	0x10
.equ NVIC_ICER_SIX_OFFSET,	0x14
.equ NVIC_ICER_SEVEN_OFFSET,	0x18
.equ NVIC_ICER_EIGHT_OFFSET,	0x1C
//Set pending register
.equ NVIC_ISPR_OFFSET,	0x100
.equ NVIC_ISPR_ONE_OFFSET,	0x00
.equ NVIC_ISPR_TWO_OFFSET,	0x04
.equ NVIC_ISPR_THREE_OFFSET,	0x08
.equ NVIC_ISPR_FOUR_OFFSET,	0x0C
.equ NVIC_ISPR_FIVE_OFFSET,	0x10
.equ NVIC_ISPR_SIX_OFFSET,	0x14
.equ NVIC_ISPR_SEVEN_OFFSET,	0x18
.equ NVIC_ISPR_EIGHT_OFFSET,	0x1C
//Clear pending register
.equ NVIC_ICPR_OFFSET,	0x180
.equ NVIC_ICPR_ONE_OFFSET,	0x00
.equ NVIC_ICPR_TWO_OFFSET,	0x04
.equ NVIC_ICPR_THREE_OFFSET,	0x08
.equ NVIC_ICPR_FOUR_OFFSET,	0x0C
.equ NVIC_ICPR_FIVE_OFFSET,	0x10
.equ NVIC_ICPR_SIX_OFFSET,	0x14
.equ NVIC_ICPR_SEVEN_OFFSET,	0x18
.equ NVIC_ICPR_EIGHT_OFFSET,	0x1C
//Active bit register
.equ NVIC_IABR_OFFSET,	0x200
.equ NVIC_IABR_ONE_OFFSET,	0x00
.equ NVIC_IABR_TWO_OFFSET,	0x04
.equ NVIC_IABR_THREE_OFFSET,	0x08
.equ NVIC_IABR_FOUR_OFFSET,	0x0C
.equ NVIC_IABR_FIVE_OFFSET,	0x10
.equ NVIC_IABR_SIX_OFFSET,	0x14
.equ NVIC_IABR_SEVEN_OFFSET,	0x18
.equ NVIC_IABR_EIGHT_OFFSET,	0x1C
//Priority register
.equ NVIC_IPR_OFFSET,	0x300 //Check interrupt number => File: RM0008, page 204/1134
.equ NVIC_IPR_ONE_OFFSET,	0x00
.equ NVIC_IPR_TWO_OFFSET,	0x04
.equ NVIC_IPR_THREE_OFFSET,	0x08
.equ NVIC_IPR_FOUR_OFFSET,	0x0C
.equ NVIC_IPR_FIVE_OFFSET,	0x10
.equ NVIC_IPR_SIX_OFFSET,	0x14
.equ NVIC_IPR_SEVEN_OFFSET,	0x18
.equ NVIC_IPR_EIGHT_OFFSET,	0x1C
//Interrupt Control and State Register (ICSR)
.equ NVIC_ICSR_OFFSET,	0xC04
//Vector table OFFSET, register (VTOR)
.equ NVIC_VTOR_OFFSET,	0xC08
//Application Interrupt and Reset Control Register (AIRCR)
.equ NVIC_AIRCR_OFFSET,	0xC0C