{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466052538484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466052538484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 23:48:58 2016 " "Processing started: Wed Jun 15 23:48:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466052538484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466052538484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FULL_ADDER -c FULL_ADDER " "Command: quartus_map --read_settings_files=on --write_settings_files=off FULL_ADDER -c FULL_ADDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466052538484 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466052538955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER-Equations " "Found design unit 1: FULL_ADDER-Equations" {  } { { "FULL_ADDER.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL Programs/FULL_ADDER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466052539536 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "FULL_ADDER.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL Programs/FULL_ADDER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466052539536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466052539536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_four.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_four.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER_FOUR-Structure " "Found design unit 1: ADDER_FOUR-Structure" {  } { { "ADDER_FOUR.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL Programs/ADDER_FOUR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466052539540 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER_FOUR " "Found entity 1: ADDER_FOUR" {  } { { "ADDER_FOUR.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL Programs/ADDER_FOUR.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466052539540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466052539540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D-behavioral " "Found design unit 1: FF_D-behavioral" {  } { { "FF_D.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL Programs/FF_D.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466052539543 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D " "Found entity 1: FF_D" {  } { { "FF_D.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL Programs/FF_D.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466052539543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466052539543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"after\";  expecting \"end\", or \"(\", or an identifier (\"after\" is a reserved keyword), or a sequential statement FF_JK.vhd(28) " "VHDL syntax error at FF_JK.vhd(28) near text \"after\";  expecting \"end\", or \"(\", or an identifier (\"after\" is a reserved keyword), or a sequential statement" {  } { { "FF_JK.vhd" "" { Text "C:/Carlos Perez Araujo/Proyectos Personales/VHDL Programs/FF_JK.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1466052539547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_jk.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ff_jk.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466052539548 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466052539665 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 15 23:48:59 2016 " "Processing ended: Wed Jun 15 23:48:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466052539665 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466052539665 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466052539665 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466052539665 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466052540284 ""}
