Project Summary:
System Verilog based RTL Design of DMA controller for 8086 microprocessor based systems.

Files description:
Dma8237aTop.sv        - DMA Design Top module
dma_if.sv             - DMA Top level interface
DmaControlIf.sv       - DMA control signals interface
DmaDatapathIf.sv      - DMA Datapath signals interface
DmaRegIf.sv           - DMA Registers interface
DmaDatapath.sv        - DMA Datapath module
DmaTimingControl.sv   - DMA Control logic module
DmaPriority.sv        - DMA Priority logic module
Bug Tracker.pdf       - Tracker for design bugs and fixes/clarification provided by design team in ("How it is resolved?" column )

NOTE: Design work such as Top level block diagram, FSM state transition diagram, references etc are included in the report.
