
Given "0==orig(s_axi_wvalid)":

==: C_M_AXI_ID_WIDTH, aresetn, init_flag, s_axi_awvalid, #-1 aresetn, #-1 init_flag, #-1 s_axi_awvalid
==: HW_reset, done, intr_line_r, intr_line_w, m_axi_araddr, m_axi_arburst, m_axi_arcache, m_axi_arid, m_axi_arlen, m_axi_arlock, m_axi_arprot, m_axi_arqos, m_axi_arsize, m_axi_aruser, m_axi_arvalid, m_axi_awaddr, m_axi_awburst, m_axi_awcache, m_axi_awid, m_axi_awlen, m_axi_awlock, m_axi_awprot, m_axi_awqos, m_axi_awsize, m_axi_awuser, m_axi_awvalid, m_axi_bid, m_axi_bresp, m_axi_buser, m_axi_bvalid, m_axi_rdata, m_axi_rid, m_axi_rlast, m_axi_rresp, m_axi_ruser, m_axi_rvalid, m_axi_wdata, m_axi_wlast, m_axi_wstrb, s_axi_awready, s_axi_bresp, s_axi_rdata, s_axi_rresp, s_axi_rvalid, s_axi_wready, #-1 HW_reset, #-1 intr_line_r, #-1 intr_line_w, #-1 m_axi_araddr, #-1 m_axi_arburst, #-1 m_axi_arcache, #-1 m_axi_arid, #-1 m_axi_arlen, #-1 m_axi_arlock, #-1 m_axi_arprot, #-1 m_axi_arqos, #-1 m_axi_arsize, #-1 m_axi_aruser, #-1 m_axi_arvalid, #-1 m_axi_awaddr, #-1 m_axi_awburst, #-1 m_axi_awcache, #-1 m_axi_awid, #-1 m_axi_awlen, #-1 m_axi_awlock, #-1 m_axi_awprot, #-1 m_axi_awqos, #-1 m_axi_awsize, #-1 m_axi_awuser, #-1 m_axi_awvalid, #-1 m_axi_bid, #-1 m_axi_bresp, #-1 m_axi_buser, #-1 m_axi_bvalid, #-1 m_axi_rdata, #-1 m_axi_rid, #-1 m_axi_rlast, #-1 m_axi_rresp, #-1 m_axi_ruser, #-1 m_axi_rvalid, #-1 m_axi_wdata, #-1 m_axi_wlast, #-1 m_axi_wstrb, #-1 s_axi_awready, #-1 s_axi_bresp, #-1 s_axi_rdata, #-1 s_axi_rresp, #-1 s_axi_rvalid, #-1 s_axi_wready, #-1 s_axi_wvalid
==: s_axi_awaddr, #-1 s_axi_awaddr
==: 1111, s_axi_wstrb, #-1 s_axi_wstrb
s_axi_wvalid one of { 0, 1 }
s_axi_bvalid one of { 0, 1 }
delay one of { 1, 2 }
#-1 s_axi_bvalid one of { 0, 1 }
#-1 delay one of { 1, 2 }

Given "not(0==orig(s_axi_wvalid))":

==: #-1 intr_line_r, #-1 s_axi_bvalid
#-1 s_axi_wvalid one of { 1, x }

Given "1==orig(s_axi_wvalid)":

==: 100000, C_M_AXI_ADDR_WIDTH, C_M_AXI_DATA_WIDTH, C_S_AXI_DATA_WIDTH, #-1 C_M_AXI_ADDR_WIDTH, #-1 C_M_AXI_DATA_WIDTH, #-1 C_S_AXI_DATA_WIDTH
==: 1000, C_S_AXI_ADDR_WIDTH, HW_r_burst_len, HW_w_burst_len, #-1 C_S_AXI_ADDR_WIDTH, #-1 HW_r_burst_len, #-1 HW_w_burst_len
==: 100, HW_r_num_trans, HW_w_num_trans, LOG_MAX_OUTS_TRAN, #-1 HW_r_num_trans, #-1 HW_w_num_trans, #-1 LOG_MAX_OUTS_TRAN
==: 10000, C_M_AXI_BURST_LEN, MAX_OUTS_TRANS, #-1 C_M_AXI_BURST_LEN, #-1 MAX_OUTS_TRANS
==: 1000000000000000000000000000000, C_M_TARGET_SLAVE_BASE_ADDR, #-1 C_M_TARGET_SLAVE_BASE_ADDR
==: 1, C_M_AXI_ARUSER_WIDTH, C_M_AXI_AWUSER_WIDTH, C_M_AXI_BUSER_WIDTH, C_M_AXI_ID_WIDTH, C_M_AXI_RUSER_WIDTH, C_M_AXI_WUSER_WIDTH, HW_data_val, aresetn, init_flag, m_axi_arready, m_axi_awready, m_axi_bready, m_axi_wready, s_axi_awvalid, s_axi_bready, s_axi_rready, #-1 C_M_AXI_ARUSER_WIDTH, #-1 C_M_AXI_AWUSER_WIDTH, #-1 C_M_AXI_BUSER_WIDTH, #-1 C_M_AXI_ID_WIDTH, #-1 C_M_AXI_RUSER_WIDTH, #-1 C_M_AXI_WUSER_WIDTH, #-1 HW_data_val, #-1 aresetn, #-1 init_flag, #-1 m_axi_arready, #-1 m_axi_awready, #-1 m_axi_bready, #-1 m_axi_wready, #-1 s_axi_awvalid, #-1 s_axi_bready, #-1 s_axi_rready, #-1 s_axi_wvalid
==: 0, HW_r_done, HW_reset, HW_w_done, done, intr_line_r, intr_line_w, m_axi_araddr, m_axi_arburst, m_axi_arcache, m_axi_arid, m_axi_arlen, m_axi_arlock, m_axi_arprot, m_axi_arqos, m_axi_arsize, m_axi_aruser, m_axi_arvalid, m_axi_awaddr, m_axi_awburst, m_axi_awcache, m_axi_awid, m_axi_awlen, m_axi_awlock, m_axi_awprot, m_axi_awqos, m_axi_awsize, m_axi_awuser, m_axi_awvalid, m_axi_bid, m_axi_bresp, m_axi_buser, m_axi_bvalid, m_axi_rdata, m_axi_rid, m_axi_rlast, m_axi_rresp, m_axi_ruser, m_axi_rvalid, m_axi_wdata, m_axi_wlast, m_axi_wstrb, m_axi_wuser, m_axi_wvalid, s_axi_arprot, s_axi_arready, s_axi_awprot, s_axi_bresp, s_axi_rdata, s_axi_rresp, s_axi_rvalid, #-1 HW_r_done, #-1 HW_reset, #-1 HW_w_done, #-1 done, #-1 intr_line_r, #-1 intr_line_w, #-1 m_axi_araddr, #-1 m_axi_arburst, #-1 m_axi_arcache, #-1 m_axi_arid, #-1 m_axi_arlen, #-1 m_axi_arlock, #-1 m_axi_arprot, #-1 m_axi_arqos, #-1 m_axi_arsize, #-1 m_axi_aruser, #-1 m_axi_arvalid, #-1 m_axi_awaddr, #-1 m_axi_awburst, #-1 m_axi_awcache, #-1 m_axi_awid, #-1 m_axi_awlen, #-1 m_axi_awlock, #-1 m_axi_awprot, #-1 m_axi_awqos, #-1 m_axi_awsize, #-1 m_axi_awuser, #-1 m_axi_awvalid, #-1 m_axi_bid, #-1 m_axi_bresp, #-1 m_axi_buser, #-1 m_axi_bvalid, #-1 m_axi_rdata, #-1 m_axi_rid, #-1 m_axi_rlast, #-1 m_axi_rresp, #-1 m_axi_ruser, #-1 m_axi_rvalid, #-1 m_axi_wdata, #-1 m_axi_wlast, #-1 m_axi_wstrb, #-1 m_axi_wuser, #-1 m_axi_wvalid, #-1 s_axi_arprot, #-1 s_axi_arready, #-1 s_axi_awprot, #-1 s_axi_bresp, #-1 s_axi_bvalid, #-1 s_axi_rdata, #-1 s_axi_rresp, #-1 s_axi_rvalid
==: s_axi_awready, s_axi_wready
==: s_axi_wdata, #-1 s_axi_wdata
==: 1111, s_axi_wstrb, #-1 s_axi_wstrb
==: HW_r_start, HW_w_start, illegal, m_axi_rready, s_axi_araddr, s_axi_arvalid, x, #-1 HW_r_start, #-1 HW_w_start, #-1 illegal, #-1 m_axi_rready, #-1 s_axi_araddr, #-1 s_axi_arvalid
==: 110000000000000000000000000000, HW_r_base_addr, #-1 HW_r_base_addr
==: 10100000000000000000000000000000, HW_w_base_addr, #-1 HW_w_base_addr
==: #-1 s_axi_awready, #-1 s_axi_wready
s_axi_awready one of { 0, 1 }
s_axi_wvalid one of { 0, 1 }
s_axi_bvalid one of { 0, 1 }
delay one of { 1, 2 }
#-1 s_axi_awready one of { 0, 1 }
#-1 delay one of { 1, 2, 4 }

Given "not(1==orig(s_axi_wvalid))":

==: 100000, C_M_AXI_ADDR_WIDTH, C_M_AXI_DATA_WIDTH, C_S_AXI_DATA_WIDTH, #-1 C_M_AXI_ADDR_WIDTH, #-1 C_M_AXI_DATA_WIDTH, #-1 C_S_AXI_DATA_WIDTH
==: 1000, C_S_AXI_ADDR_WIDTH, HW_r_burst_len, HW_w_burst_len, #-1 C_S_AXI_ADDR_WIDTH, #-1 HW_r_burst_len, #-1 HW_w_burst_len
==: 100, HW_r_num_trans, HW_w_num_trans, LOG_MAX_OUTS_TRAN, #-1 HW_r_num_trans, #-1 HW_w_num_trans, #-1 LOG_MAX_OUTS_TRAN
==: 10000, C_M_AXI_BURST_LEN, MAX_OUTS_TRANS, #-1 C_M_AXI_BURST_LEN, #-1 MAX_OUTS_TRANS
==: 1000000000000000000000000000000, C_M_TARGET_SLAVE_BASE_ADDR, #-1 C_M_TARGET_SLAVE_BASE_ADDR
==: 1, C_M_AXI_ARUSER_WIDTH, C_M_AXI_AWUSER_WIDTH, C_M_AXI_BUSER_WIDTH, C_M_AXI_ID_WIDTH, C_M_AXI_RUSER_WIDTH, C_M_AXI_WUSER_WIDTH, HW_data_val, m_axi_arready, m_axi_awready, m_axi_bready, m_axi_wready, s_axi_bready, s_axi_rready, #-1 C_M_AXI_ARUSER_WIDTH, #-1 C_M_AXI_AWUSER_WIDTH, #-1 C_M_AXI_BUSER_WIDTH, #-1 C_M_AXI_ID_WIDTH, #-1 C_M_AXI_RUSER_WIDTH, #-1 C_M_AXI_WUSER_WIDTH, #-1 HW_data_val, #-1 m_axi_arready, #-1 m_axi_awready, #-1 m_axi_bready, #-1 m_axi_wready, #-1 s_axi_bready, #-1 s_axi_rready
==: 0, HW_r_done, HW_w_done, done, m_axi_wuser, m_axi_wvalid, s_axi_arprot, s_axi_arready, s_axi_awprot, s_axi_awready, s_axi_wready, #-1 HW_r_done, #-1 HW_w_done, #-1 done, #-1 m_axi_wuser, #-1 m_axi_wvalid, #-1 s_axi_arprot, #-1 s_axi_arready, #-1 s_axi_awprot, #-1 s_axi_awready, #-1 s_axi_wready
==: intr_line_r, intr_line_w, m_axi_araddr, m_axi_arburst, m_axi_arcache, m_axi_arid, m_axi_arlen, m_axi_arlock, m_axi_arprot, m_axi_arqos, m_axi_arsize, m_axi_aruser, m_axi_arvalid, m_axi_awaddr, m_axi_awburst, m_axi_awcache, m_axi_awid, m_axi_awlen, m_axi_awlock, m_axi_awprot, m_axi_awqos, m_axi_awsize, m_axi_awuser, m_axi_awvalid, m_axi_wdata, m_axi_wlast, m_axi_wstrb, s_axi_bresp, s_axi_rdata, s_axi_rresp, s_axi_rvalid
==: init_flag, s_axi_awvalid
==: HW_r_start, HW_w_start, illegal, m_axi_rready, s_axi_araddr, s_axi_arvalid, x, #-1 HW_r_start, #-1 HW_w_start, #-1 illegal, #-1 m_axi_rready, #-1 s_axi_araddr, #-1 s_axi_arvalid
==: m_axi_bid, m_axi_bresp, m_axi_buser, m_axi_bvalid, m_axi_rdata, m_axi_rid, m_axi_rlast, m_axi_rresp, m_axi_ruser, m_axi_rvalid
==: 110000000000000000000000000000, HW_r_base_addr, #-1 HW_r_base_addr
==: 10100000000000000000000000000000, HW_w_base_addr, #-1 HW_w_base_addr
==: #-1 intr_line_r, #-1 intr_line_w, #-1 m_axi_araddr, #-1 m_axi_arburst, #-1 m_axi_arcache, #-1 m_axi_arid, #-1 m_axi_arlen, #-1 m_axi_arlock, #-1 m_axi_arprot, #-1 m_axi_arqos, #-1 m_axi_arsize, #-1 m_axi_aruser, #-1 m_axi_arvalid, #-1 m_axi_awaddr, #-1 m_axi_awburst, #-1 m_axi_awcache, #-1 m_axi_awid, #-1 m_axi_awlen, #-1 m_axi_awlock, #-1 m_axi_awprot, #-1 m_axi_awqos, #-1 m_axi_awsize, #-1 m_axi_awuser, #-1 m_axi_awvalid, #-1 m_axi_wdata, #-1 m_axi_wlast, #-1 m_axi_wstrb, #-1 s_axi_bresp, #-1 s_axi_rdata, #-1 s_axi_rresp, #-1 s_axi_rvalid
==: #-1 init_flag, #-1 s_axi_awvalid
==: #-1 m_axi_bid, #-1 m_axi_bresp, #-1 m_axi_buser, #-1 m_axi_bvalid, #-1 m_axi_rdata, #-1 m_axi_rid, #-1 m_axi_rlast, #-1 m_axi_rresp, #-1 m_axi_ruser, #-1 m_axi_rvalid
aresetn one of { 0, 1 }
intr_line_r one of { 0, x }
s_axi_awvalid one of { 1, x }
s_axi_wstrb one of { 1111, x }
s_axi_wvalid one of { 0, 1, x }
s_axi_bvalid one of { 0, 1, x }
m_axi_bid one of { 0, x }
HW_reset one of { 0, 1, x }
#-1 aresetn one of { 0, 1 }
#-1 intr_line_r one of { 0, x }
#-1 s_axi_awvalid one of { 1, x }
#-1 s_axi_wstrb one of { 1111, x }
#-1 s_axi_wvalid one of { 0, x }
#-1 s_axi_bvalid one of { 0, 1, x }
#-1 m_axi_bid one of { 0, x }
#-1 HW_reset one of { 0, 1, x }

Given "0==s_axi_wvalid && 1==orig(s_axi_wvalid)":

==: 100000, C_M_AXI_ADDR_WIDTH, C_M_AXI_DATA_WIDTH, C_S_AXI_DATA_WIDTH, #-1 C_M_AXI_ADDR_WIDTH, #-1 C_M_AXI_DATA_WIDTH, #-1 C_S_AXI_DATA_WIDTH
==: 1000, C_S_AXI_ADDR_WIDTH, HW_r_burst_len, HW_w_burst_len, #-1 C_S_AXI_ADDR_WIDTH, #-1 HW_r_burst_len, #-1 HW_w_burst_len
==: 100, HW_r_num_trans, HW_w_num_trans, LOG_MAX_OUTS_TRAN, #-1 HW_r_num_trans, #-1 HW_w_num_trans, #-1 LOG_MAX_OUTS_TRAN
==: 10000, C_M_AXI_BURST_LEN, MAX_OUTS_TRANS, #-1 C_M_AXI_BURST_LEN, #-1 MAX_OUTS_TRANS
==: 1000000000000000000000000000000, C_M_TARGET_SLAVE_BASE_ADDR, #-1 C_M_TARGET_SLAVE_BASE_ADDR
==: 1, C_M_AXI_ARUSER_WIDTH, C_M_AXI_AWUSER_WIDTH, C_M_AXI_BUSER_WIDTH, C_M_AXI_ID_WIDTH, C_M_AXI_RUSER_WIDTH, C_M_AXI_WUSER_WIDTH, HW_data_val, aresetn, init_flag, m_axi_arready, m_axi_awready, m_axi_bready, m_axi_wready, s_axi_awvalid, s_axi_bready, s_axi_bvalid, s_axi_rready, #-1 C_M_AXI_ARUSER_WIDTH, #-1 C_M_AXI_AWUSER_WIDTH, #-1 C_M_AXI_BUSER_WIDTH, #-1 C_M_AXI_ID_WIDTH, #-1 C_M_AXI_RUSER_WIDTH, #-1 C_M_AXI_WUSER_WIDTH, #-1 HW_data_val, #-1 aresetn, #-1 delay, #-1 init_flag, #-1 m_axi_arready, #-1 m_axi_awready, #-1 m_axi_bready, #-1 m_axi_wready, #-1 s_axi_awready, #-1 s_axi_awvalid, #-1 s_axi_bready, #-1 s_axi_rready, #-1 s_axi_wready, #-1 s_axi_wvalid
==: 0, HW_r_done, HW_reset, HW_w_done, done, intr_line_r, intr_line_w, m_axi_araddr, m_axi_arburst, m_axi_arcache, m_axi_arid, m_axi_arlen, m_axi_arlock, m_axi_arprot, m_axi_arqos, m_axi_arsize, m_axi_aruser, m_axi_arvalid, m_axi_awaddr, m_axi_awburst, m_axi_awcache, m_axi_awid, m_axi_awlen, m_axi_awlock, m_axi_awprot, m_axi_awqos, m_axi_awsize, m_axi_awuser, m_axi_awvalid, m_axi_bid, m_axi_bresp, m_axi_buser, m_axi_bvalid, m_axi_rdata, m_axi_rid, m_axi_rlast, m_axi_rresp, m_axi_ruser, m_axi_rvalid, m_axi_wdata, m_axi_wlast, m_axi_wstrb, m_axi_wuser, m_axi_wvalid, s_axi_arprot, s_axi_arready, s_axi_awprot, s_axi_awready, s_axi_bresp, s_axi_rdata, s_axi_rresp, s_axi_rvalid, s_axi_wready, s_axi_wvalid, #-1 HW_r_done, #-1 HW_reset, #-1 HW_w_done, #-1 done, #-1 intr_line_r, #-1 intr_line_w, #-1 m_axi_araddr, #-1 m_axi_arburst, #-1 m_axi_arcache, #-1 m_axi_arid, #-1 m_axi_arlen, #-1 m_axi_arlock, #-1 m_axi_arprot, #-1 m_axi_arqos, #-1 m_axi_arsize, #-1 m_axi_aruser, #-1 m_axi_arvalid, #-1 m_axi_awaddr, #-1 m_axi_awburst, #-1 m_axi_awcache, #-1 m_axi_awid, #-1 m_axi_awlen, #-1 m_axi_awlock, #-1 m_axi_awprot, #-1 m_axi_awqos, #-1 m_axi_awsize, #-1 m_axi_awuser, #-1 m_axi_awvalid, #-1 m_axi_bid, #-1 m_axi_bresp, #-1 m_axi_buser, #-1 m_axi_bvalid, #-1 m_axi_rdata, #-1 m_axi_rid, #-1 m_axi_rlast, #-1 m_axi_rresp, #-1 m_axi_ruser, #-1 m_axi_rvalid, #-1 m_axi_wdata, #-1 m_axi_wlast, #-1 m_axi_wstrb, #-1 m_axi_wuser, #-1 m_axi_wvalid, #-1 s_axi_arprot, #-1 s_axi_arready, #-1 s_axi_awprot, #-1 s_axi_bresp, #-1 s_axi_bvalid, #-1 s_axi_rdata, #-1 s_axi_rresp, #-1 s_axi_rvalid
==: s_axi_wdata, #-1 s_axi_wdata
==: 1111, s_axi_wstrb, #-1 s_axi_wstrb
==: HW_r_start, HW_w_start, illegal, m_axi_rready, s_axi_araddr, s_axi_arvalid, x, #-1 HW_r_start, #-1 HW_w_start, #-1 illegal, #-1 m_axi_rready, #-1 s_axi_araddr, #-1 s_axi_arvalid
==: 110000000000000000000000000000, HW_r_base_addr, #-1 HW_r_base_addr
==: 10100000000000000000000000000000, HW_w_base_addr, #-1 HW_w_base_addr
==: 2, delay

Given "not(0==s_axi_wvalid && 1==orig(s_axi_wvalid))":

==: 100000, C_M_AXI_ADDR_WIDTH, C_M_AXI_DATA_WIDTH, C_S_AXI_DATA_WIDTH, #-1 C_M_AXI_ADDR_WIDTH, #-1 C_M_AXI_DATA_WIDTH, #-1 C_S_AXI_DATA_WIDTH
==: 1000, C_S_AXI_ADDR_WIDTH, HW_r_burst_len, HW_w_burst_len, #-1 C_S_AXI_ADDR_WIDTH, #-1 HW_r_burst_len, #-1 HW_w_burst_len
==: 100, HW_r_num_trans, HW_w_num_trans, LOG_MAX_OUTS_TRAN, #-1 HW_r_num_trans, #-1 HW_w_num_trans, #-1 LOG_MAX_OUTS_TRAN
==: 10000, C_M_AXI_BURST_LEN, MAX_OUTS_TRANS, #-1 C_M_AXI_BURST_LEN, #-1 MAX_OUTS_TRANS
==: 1000000000000000000000000000000, C_M_TARGET_SLAVE_BASE_ADDR, #-1 C_M_TARGET_SLAVE_BASE_ADDR
==: 1, C_M_AXI_ARUSER_WIDTH, C_M_AXI_AWUSER_WIDTH, C_M_AXI_BUSER_WIDTH, C_M_AXI_ID_WIDTH, C_M_AXI_RUSER_WIDTH, C_M_AXI_WUSER_WIDTH, HW_data_val, m_axi_arready, m_axi_awready, m_axi_bready, m_axi_wready, s_axi_bready, s_axi_rready, #-1 C_M_AXI_ARUSER_WIDTH, #-1 C_M_AXI_AWUSER_WIDTH, #-1 C_M_AXI_BUSER_WIDTH, #-1 C_M_AXI_ID_WIDTH, #-1 C_M_AXI_RUSER_WIDTH, #-1 C_M_AXI_WUSER_WIDTH, #-1 HW_data_val, #-1 m_axi_arready, #-1 m_axi_awready, #-1 m_axi_bready, #-1 m_axi_wready, #-1 s_axi_bready, #-1 s_axi_rready
==: 0, HW_r_done, HW_w_done, done, m_axi_wuser, m_axi_wvalid, s_axi_arprot, s_axi_arready, s_axi_awprot, #-1 HW_r_done, #-1 HW_w_done, #-1 done, #-1 m_axi_wuser, #-1 m_axi_wvalid, #-1 s_axi_arprot, #-1 s_axi_arready, #-1 s_axi_awprot
==: intr_line_r, intr_line_w, m_axi_araddr, m_axi_arburst, m_axi_arcache, m_axi_arid, m_axi_arlen, m_axi_arlock, m_axi_arprot, m_axi_arqos, m_axi_arsize, m_axi_aruser, m_axi_arvalid, m_axi_awaddr, m_axi_awburst, m_axi_awcache, m_axi_awid, m_axi_awlen, m_axi_awlock, m_axi_awprot, m_axi_awqos, m_axi_awsize, m_axi_awuser, m_axi_awvalid, m_axi_wdata, m_axi_wlast, m_axi_wstrb, s_axi_bresp, s_axi_rdata, s_axi_rresp, s_axi_rvalid
==: init_flag, s_axi_awvalid
==: s_axi_awready, s_axi_wready
==: HW_r_start, HW_w_start, illegal, m_axi_rready, s_axi_araddr, s_axi_arvalid, x, #-1 HW_r_start, #-1 HW_w_start, #-1 illegal, #-1 m_axi_rready, #-1 s_axi_araddr, #-1 s_axi_arvalid
==: m_axi_bid, m_axi_bresp, m_axi_buser, m_axi_bvalid, m_axi_rdata, m_axi_rid, m_axi_rlast, m_axi_rresp, m_axi_ruser, m_axi_rvalid
==: 110000000000000000000000000000, HW_r_base_addr, #-1 HW_r_base_addr
==: 10100000000000000000000000000000, HW_w_base_addr, #-1 HW_w_base_addr
==: #-1 intr_line_r, #-1 intr_line_w, #-1 m_axi_araddr, #-1 m_axi_arburst, #-1 m_axi_arcache, #-1 m_axi_arid, #-1 m_axi_arlen, #-1 m_axi_arlock, #-1 m_axi_arprot, #-1 m_axi_arqos, #-1 m_axi_arsize, #-1 m_axi_aruser, #-1 m_axi_arvalid, #-1 m_axi_awaddr, #-1 m_axi_awburst, #-1 m_axi_awcache, #-1 m_axi_awid, #-1 m_axi_awlen, #-1 m_axi_awlock, #-1 m_axi_awprot, #-1 m_axi_awqos, #-1 m_axi_awsize, #-1 m_axi_awuser, #-1 m_axi_awvalid, #-1 m_axi_wdata, #-1 m_axi_wlast, #-1 m_axi_wstrb, #-1 s_axi_bresp, #-1 s_axi_rdata, #-1 s_axi_rresp, #-1 s_axi_rvalid
==: #-1 init_flag, #-1 s_axi_awvalid
==: #-1 s_axi_awready, #-1 s_axi_wready
==: #-1 m_axi_bid, #-1 m_axi_bresp, #-1 m_axi_buser, #-1 m_axi_bvalid, #-1 m_axi_rdata, #-1 m_axi_rid, #-1 m_axi_rlast, #-1 m_axi_rresp, #-1 m_axi_ruser, #-1 m_axi_rvalid
aresetn one of { 0, 1 }
intr_line_r one of { 0, x }
s_axi_awvalid one of { 1, x }
s_axi_awready one of { 0, 1 }
s_axi_wstrb one of { 1111, x }
s_axi_wvalid one of { 0, 1, x }
s_axi_bvalid one of { 0, 1, x }
m_axi_bid one of { 0, x }
HW_reset one of { 0, 1, x }
#-1 aresetn one of { 0, 1 }
#-1 intr_line_r one of { 0, x }
#-1 s_axi_awvalid one of { 1, x }
#-1 s_axi_awready one of { 0, 1 }
#-1 s_axi_wstrb one of { 1111, x }
#-1 s_axi_wvalid one of { 0, 1, x }
#-1 s_axi_bvalid one of { 0, 1, x }
#-1 m_axi_bid one of { 0, x }
#-1 HW_reset one of { 0, 1, x }

Given "1==s_axi_wvalid && 0==orig(s_axi_wvalid)":

==: 100000, C_M_AXI_ADDR_WIDTH, C_M_AXI_DATA_WIDTH, C_S_AXI_DATA_WIDTH, #-1 C_M_AXI_ADDR_WIDTH, #-1 C_M_AXI_DATA_WIDTH, #-1 C_S_AXI_DATA_WIDTH
==: 1000, C_S_AXI_ADDR_WIDTH, HW_r_burst_len, HW_w_burst_len, #-1 C_S_AXI_ADDR_WIDTH, #-1 HW_r_burst_len, #-1 HW_w_burst_len
==: 100, HW_r_num_trans, HW_w_num_trans, LOG_MAX_OUTS_TRAN, #-1 HW_r_num_trans, #-1 HW_w_num_trans, #-1 LOG_MAX_OUTS_TRAN
==: 10000, C_M_AXI_BURST_LEN, MAX_OUTS_TRANS, #-1 C_M_AXI_BURST_LEN, #-1 MAX_OUTS_TRANS
==: 1000000000000000000000000000000, C_M_TARGET_SLAVE_BASE_ADDR, #-1 C_M_TARGET_SLAVE_BASE_ADDR
==: 1, C_M_AXI_ARUSER_WIDTH, C_M_AXI_AWUSER_WIDTH, C_M_AXI_BUSER_WIDTH, C_M_AXI_ID_WIDTH, C_M_AXI_RUSER_WIDTH, C_M_AXI_WUSER_WIDTH, HW_data_val, aresetn, init_flag, m_axi_arready, m_axi_awready, m_axi_bready, m_axi_wready, s_axi_awvalid, s_axi_bready, s_axi_rready, s_axi_wvalid, #-1 C_M_AXI_ARUSER_WIDTH, #-1 C_M_AXI_AWUSER_WIDTH, #-1 C_M_AXI_BUSER_WIDTH, #-1 C_M_AXI_ID_WIDTH, #-1 C_M_AXI_RUSER_WIDTH, #-1 C_M_AXI_WUSER_WIDTH, #-1 HW_data_val, #-1 aresetn, #-1 delay, #-1 init_flag, #-1 m_axi_arready, #-1 m_axi_awready, #-1 m_axi_bready, #-1 m_axi_wready, #-1 s_axi_awvalid, #-1 s_axi_bready, #-1 s_axi_rready
==: 0, HW_r_done, HW_reset, HW_w_done, done, intr_line_r, intr_line_w, m_axi_araddr, m_axi_arburst, m_axi_arcache, m_axi_arid, m_axi_arlen, m_axi_arlock, m_axi_arprot, m_axi_arqos, m_axi_arsize, m_axi_aruser, m_axi_arvalid, m_axi_awaddr, m_axi_awburst, m_axi_awcache, m_axi_awid, m_axi_awlen, m_axi_awlock, m_axi_awprot, m_axi_awqos, m_axi_awsize, m_axi_awuser, m_axi_awvalid, m_axi_bid, m_axi_bresp, m_axi_buser, m_axi_bvalid, m_axi_rdata, m_axi_rid, m_axi_rlast, m_axi_rresp, m_axi_ruser, m_axi_rvalid, m_axi_wdata, m_axi_wlast, m_axi_wstrb, m_axi_wuser, m_axi_wvalid, s_axi_arprot, s_axi_arready, s_axi_awprot, s_axi_awready, s_axi_bresp, s_axi_bvalid, s_axi_rdata, s_axi_rresp, s_axi_rvalid, s_axi_wready, #-1 HW_r_done, #-1 HW_reset, #-1 HW_w_done, #-1 done, #-1 intr_line_r, #-1 intr_line_w, #-1 m_axi_araddr, #-1 m_axi_arburst, #-1 m_axi_arcache, #-1 m_axi_arid, #-1 m_axi_arlen, #-1 m_axi_arlock, #-1 m_axi_arprot, #-1 m_axi_arqos, #-1 m_axi_arsize, #-1 m_axi_aruser, #-1 m_axi_arvalid, #-1 m_axi_awaddr, #-1 m_axi_awburst, #-1 m_axi_awcache, #-1 m_axi_awid, #-1 m_axi_awlen, #-1 m_axi_awlock, #-1 m_axi_awprot, #-1 m_axi_awqos, #-1 m_axi_awsize, #-1 m_axi_awuser, #-1 m_axi_awvalid, #-1 m_axi_bid, #-1 m_axi_bresp, #-1 m_axi_buser, #-1 m_axi_bvalid, #-1 m_axi_rdata, #-1 m_axi_rid, #-1 m_axi_rlast, #-1 m_axi_rresp, #-1 m_axi_ruser, #-1 m_axi_rvalid, #-1 m_axi_wdata, #-1 m_axi_wlast, #-1 m_axi_wstrb, #-1 m_axi_wuser, #-1 m_axi_wvalid, #-1 s_axi_arprot, #-1 s_axi_arready, #-1 s_axi_awprot, #-1 s_axi_awready, #-1 s_axi_bresp, #-1 s_axi_bvalid, #-1 s_axi_rdata, #-1 s_axi_rresp, #-1 s_axi_rvalid, #-1 s_axi_wready, #-1 s_axi_wvalid
==: s_axi_awaddr, #-1 s_axi_awaddr
==: 1111, s_axi_wstrb, #-1 s_axi_wstrb
==: HW_r_start, HW_w_start, illegal, m_axi_rready, s_axi_araddr, s_axi_arvalid, x, #-1 HW_r_start, #-1 HW_w_start, #-1 illegal, #-1 m_axi_rready, #-1 s_axi_araddr, #-1 s_axi_arvalid
==: 110000000000000000000000000000, HW_r_base_addr, #-1 HW_r_base_addr
==: 10100000000000000000000000000000, HW_w_base_addr, #-1 HW_w_base_addr
==: 2, delay

Given "not(1==s_axi_wvalid && 0==orig(s_axi_wvalid))":

