# Copyright (c) 2024 Seb Holzapfel
#
# SPDX-License-Identifier: CERN-OHL-S-2.0

import logging
import os
import sys

from amaranth              import *
from amaranth.lib.fifo     import SyncFIFO
from amaranth.lib          import wiring, data, stream
from amaranth.lib.wiring   import In, Out, flipped, connect

from amaranth_soc          import csr

from amaranth_future       import fixed

from tiliqua               import eurorack_pmod, dsp, scope
from tiliqua.tiliqua_soc   import TiliquaSoc
from tiliqua.cli           import top_level_cli
from tiliqua.scope         import ScopeTracePeripheral

class SID(wiring.Component):

    clk:     In(1)
    bus_i:   In(data.StructLayout({
        "res":   unsigned(1),
        "r_w_n": unsigned(1),
        "phi2":  unsigned(1),
        "data":  unsigned(8),
        "addr":  unsigned(5),
        }))
    cs:      In(4)
    data_o:  Out(8)
    audio_o: Out(data.StructLayout({
        "right": signed(24),
        "left":  signed(24),
        }))

    # internal signals for each voice after VCA, but before filter, interesting to see
    voice0_dca: Out(signed(16))
    voice1_dca: Out(signed(16))
    voice2_dca: Out(signed(16))

    def add_verilog_sources(self, platform):
        vroot = os.path.join(os.path.dirname(os.path.realpath(__file__)),
                                             "../../../deps/sid/gateware")

        # Use MOS8580 sim, it has no DC offset.
        platform.add_file("sid_defines.sv", "`define SID2")

        # Include all files necessary for top-level 'sid_api.sv' to be instantiated.

        for file in ["sid_pkg.sv",
                     "sid_api.sv",
                     "sid_filter.sv",
                     "sid_voice.sv",
                     "sid_dac.sv",
                     "sid_pot.sv",
                     "sid_envelope.sv",
                     "sid_waveform.sv",
                     "sid_waveform_PS__6581.hex",
                     "sid_waveform_PS__8580.hex",
                     "sid_waveform_P_T_6581.hex",
                     "sid_waveform_P_T_8580.hex",
                     "dac_6581_envelope.hex",
                     "dac_6581_cutoff.hex",
                     "sid_control.sv",
                     "dac_6581_waveform.hex"]:
            platform.add_file(file, open(os.path.join(vroot, file)).read())

        # Exclude ICE40 muladd.sv, replace with a generic one that works on ECP5 --

        platform.add_file("muladd_ecp5.sv", """
            module muladd (
                input  logic signed [31:0] c,
                input  logic               s,
                input  logic signed [15:0] a,
                input  logic signed [15:0] b,
                output logic signed [31:0] o
            );

            always_comb begin
                if (s == 0)
                    o = c + (a*b);
                else
                    o = c - (a*b);
            end

            endmodule
        """)

    def elaborate(self, platform) -> Module:

        m = Module()

        self.add_verilog_sources(platform)

        # rough usage
        # - i_clk must be >20x phi2 clk (on bus_i)
        # - falling edge of phi2 starts internal pipeline, takes ~20 cycles
        # procedure:
        # - bring phi2 low for ~12 cycles
        # - bring phi2 high for ~12 cycles
        # - before next phi2 low:
        #   - save latest audio sample
        #   - maybe write to sid register using bus_i (keep data there until next clock)

        m.submodules.vsid = Instance("sid_api",
            i_clk     = ClockSignal("sync"),
            i_bus_i   = self.bus_i,
            i_cs      = self.cs,
            o_data_o  = self.data_o,
            o_audio_o = self.audio_o,
            o_voice0_dca_o = self.voice0_dca,
            o_voice1_dca_o = self.voice1_dca,
            o_voice2_dca_o = self.voice2_dca,
        )

        return m

class SIDPeripheral(wiring.Component):
    class TransactionData(csr.Register, access="w"):
        transaction_data: csr.Field(csr.action.W, unsigned(16))

    def __init__(self, *, transaction_depth=16):
        self._transactions = SyncFIFO(width=16, depth=transaction_depth)
        # Use new CSR builder style
        regs = csr.Builder(addr_width=5, data_width=8)
        self._transaction_data = regs.add("transaction_data", self.TransactionData(), offset=0x0)
        self._bridge = csr.Bridge(regs.as_memory_map())

        self.sid = None

        # audio
        self.last_audio_left  = Signal(signed(24))
        self.last_audio_right = Signal(signed(24))

        super().__init__({
            "bus": In(csr.Signature(addr_width=regs.addr_width, data_width=regs.data_width)),
        })
        self.bus.memory_map = self._bridge.bus.memory_map


    def elaborate(self, platform):
        m = Module()

        m.submodules.bridge  = self._bridge
        m.submodules.transactions = self._transactions

        # CSRs -> Transactions FIFO
        m.d.comb += [
            self._transactions.w_en      .eq(self._transaction_data.w_stb),
            self._transactions.w_data    .eq(self._transaction_data.w_data),
        ]

        DIVIDE_BY = 60 # sync clk / 60 should be ~1MHz. TODO generate this constant
        phi2_clk_counter = Signal(8)
        with m.If(phi2_clk_counter != DIVIDE_BY-1):
            m.d.sync += phi2_clk_counter.eq(phi2_clk_counter + 1)
        with m.Else():
            m.d.sync += phi2_clk_counter.eq(0)

        phi2 = Signal()
        phi2_edge = Signal()
        m.d.comb += [
            phi2.eq(phi2_clk_counter > int(DIVIDE_BY/2)),
            phi2_edge.eq(phi2_clk_counter == (DIVIDE_BY-1))
        ]

        # 'always' signals
        m.d.sync += [
            self.sid.bus_i.phi2  .eq(phi2),
            self.sid.cs          .eq(0b0100), # cs_n = 0, cs_io1_n = 1
        ]

        startup = Signal(8)

        # route FIFO'd transactions -> SID
        m.d.sync += self._transactions.r_en.eq(0)
        with m.If(phi2_edge):

            # TODO verify
            with m.If(startup < 24):
                m.d.sync += startup.eq(startup+1)
                m.d.sync += self.sid.bus_i.res.eq(1)
            with m.Else():
                m.d.sync += self.sid.bus_i.res.eq(0)

            m.d.sync += [
                # maybe consume 1 transaction, set as W instead of R if nothing is pending
                self._transactions.r_en.eq(1),
                self.sid.bus_i.r_w_n .eq(self._transactions.level == 0),
                self.sid.bus_i.addr  .eq(self._transactions.r_data),
                self.sid.bus_i.data  .eq(self._transactions.r_data >> 5),
                # audio signals
                self.last_audio_left .eq(self.sid.audio_o.left),
                self.last_audio_right.eq(self.sid.audio_o.right),
            ]

        return m

class SIDSoc(TiliquaSoc):
    def __init__(self, **kwargs):
        # Don't finalize CSR bridge yet
        super().__init__(audio_192=False,
                         audio_out_peripheral=False,
                         finalize_csr_bridge=False,
                         **kwargs)

        # Add SID peripheral
        self.sid_periph = SIDPeripheral()
        self.csr_decoder.add(self.sid_periph.bus, addr=0x1000, name="sid_periph")

        # Add scope peripheral 
        fb_size = (self.video.fb_hsize, self.video.fb_vsize)
        self.scope_periph = scope.ScopeTracePeripheral(
            fb_base=self.video.fb_base,
            fb_size=fb_size,
            bus_dma=self.psram_periph,
            video_rotate_90=self.video_rotate_90)
        self.csr_decoder.add(self.scope_periph.bus, addr=0x1100, name="scope_periph")

        # Now finalize the CSR bridge
        self.finalize_csr_bridge()

    def elaborate(self, platform):

        m = Module()

        m.submodules += super().elaborate(platform)

        pmod0 = self.pmod0_periph.pmod

        m.submodules.astream = astream = eurorack_pmod.AudioStream(pmod0)

        m.submodules.sid = sid = SID()

        self.sid_periph.sid = sid

        m.d.comb += [
            astream.ostream.valid.eq(1),
            astream.ostream.payload[0].raw().eq(sid.voice0_dca),
            astream.ostream.payload[1].raw().eq(sid.voice1_dca),
            astream.ostream.payload[2].raw().eq(sid.voice2_dca),
            astream.ostream.payload[3].raw().eq(self.sid_periph.last_audio_left>>8),
        ]

        m.d.comb += [
            self.scope_periph.i.valid.eq(astream.ostream.valid),
            self.scope_periph.i.payload[0].eq(astream.ostream.payload[3]),
            self.scope_periph.i.payload[1].eq(astream.ostream.payload[0]),
            self.scope_periph.i.payload[2].eq(astream.ostream.payload[1]),
            self.scope_periph.i.payload[3].eq(astream.ostream.payload[2]),
        ]

        # Memory controller hangs if we start making requests to it straight away.
        with m.If(self.permit_bus_traffic):
            m.d.sync += self.scope_periph.en.eq(1)

        return m


if __name__ == "__main__":
    this_path = os.path.dirname(os.path.realpath(__file__))
    top_level_cli(SIDSoc, path=this_path)
