/*
 *         
 * 
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *         
 *     
 * DO NOT EDIT THIS FILE!
 */

#if defined(INCLUDE_LIB_CINT)

#include <cint_config.h>
#include <cint_types.h>
#include <cint_porting.h>

#if defined(PHYMOD_SUPPORT)

#include <phymod/phymod_diagnostics.h>
#include <phymod/phymod.h>
#include <phymod/phymod_cell.h>

/* Macros section */

/* Functions section */
CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_core_probe,
                         phymod_access_t*, phymod_access_t, access, 1, 0,
                         phymod_dispatch_type_t*, phymod_dispatch_type_t, type, 1, 0,
                         int*, int, is_probed, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_core_identify,
                         phymod_core_access_t*, phymod_core_access_t, core, 1, 0,
                         uint32_t, uint32_t, core_id, 0, 0,
                         uint32_t*, uint32_t, is_identified, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_core_info_get,
                         phymod_core_access_t*, phymod_core_access_t, core, 1, 0,
                         phymod_core_info_t*, phymod_core_info_t, info, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_core_lane_map_get,
                         phymod_core_access_t*, phymod_core_access_t, core, 1, 0,
                         phymod_lane_map_t*, phymod_lane_map_t, lane_map, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_core_lane_map_set,
                         phymod_core_access_t*, phymod_core_access_t, core, 1, 0,
                         phymod_lane_map_t*, phymod_lane_map_t, lane_map, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_core_reset_get,
                         phymod_core_access_t*, phymod_core_access_t, core, 1, 0,
                         phymod_reset_mode_t, phymod_reset_mode_t, reset_mode, 0, 0,
                         phymod_reset_direction_t*, phymod_reset_direction_t, direction, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_core_reset_set,
                         phymod_core_access_t*, phymod_core_access_t, core, 1, 0,
                         phymod_reset_mode_t, phymod_reset_mode_t, reset_mode, 0, 0,
                         phymod_reset_direction_t, phymod_reset_direction_t, direction, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_core_firmware_info_get,
                         phymod_core_access_t*, phymod_core_access_t, core, 1, 0,
                         phymod_core_firmware_info_t*, phymod_core_firmware_info_t, fw_info, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_firmware_core_config_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_firmware_core_config_t*, phymod_firmware_core_config_t, fw_core_config, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_firmware_core_config_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_firmware_core_config_t, phymod_firmware_core_config_t, fw_core_config, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_firmware_lane_config_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_firmware_lane_config_t*, phymod_firmware_lane_config_t, fw_lane_config, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_firmware_lane_config_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_firmware_lane_config_t, phymod_firmware_lane_config_t, fw_lane_config, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_core_pll_sequencer_restart,
                         phymod_core_access_t*, phymod_core_access_t, core, 1, 0,
                         uint32_t, uint32_t, flags, 0, 0,
                         phymod_sequencer_operation_t, phymod_sequencer_operation_t, operation, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_core_wait_event,
                         phymod_core_access_t*, phymod_core_access_t, core, 1, 0,
                         phymod_core_event_t, phymod_core_event_t, event, 0, 0,
                         uint32_t, uint32_t, timeout, 0, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         phymod_phy_rx_restart,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_polarity_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_polarity_t*, phymod_polarity_t, polarity, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_polarity_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_polarity_t*, phymod_polarity_t, polarity, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_tx_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_tx_t*, phymod_tx_t, tx, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_tx_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_tx_t*, phymod_tx_t, tx, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_training_tx_fir_post_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint8_t*, uint8_t, tx_post, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_training_tx_fir_post_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint8_t, uint8_t, tx_post, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_media_type_tx_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_media_typed_t, phymod_media_typed_t, media, 0, 0,
                         phymod_tx_t*, phymod_tx_t, tx, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_tx_override_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_tx_override_t*, phymod_tx_override_t, tx_override, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_tx_override_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_tx_override_t*, phymod_tx_override_t, tx_override, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_txpi_config_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_txpi_config_t*, phymod_txpi_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_txpi_config_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_txpi_config_t*, phymod_txpi_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_rx_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_rx_t*, phymod_rx_t, rx, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_rx_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_rx_t*, phymod_rx_t, rx, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         phymod_phy_rx_adaptation_resume,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_reset_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_reset_t*, phymod_phy_reset_t, reset, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_reset_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_reset_t*, phymod_phy_reset_t, reset, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_power_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_power_t*, phymod_phy_power_t, power, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_power_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_power_t*, phymod_phy_power_t, power, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_hg2_codec_control_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_hg2_codec_t*, phymod_phy_hg2_codec_t, hg2_codec, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_hg2_codec_control_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_hg2_codec_t, phymod_phy_hg2_codec_t, hg2_codec, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_tx_lane_control_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_tx_lane_control_t*, phymod_phy_tx_lane_control_t, tx_control, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_tx_lane_control_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_tx_lane_control_t, phymod_phy_tx_lane_control_t, tx_control, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_rx_lane_control_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_rx_lane_control_t*, phymod_phy_rx_lane_control_t, rx_control, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_rx_lane_control_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_rx_lane_control_t, phymod_phy_rx_lane_control_t, rx_control, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_fec_enable_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_fec_enable_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_fec_override_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_fec_override_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_forced_speed_line_side_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, speed, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_forced_speed_line_side_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, speed, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_line_side_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_line_side_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_flow_control_mode_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, ingress, 0, 0,
                         uint32_t*, uint32_t, mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_flow_control_mode_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, mode, 0, 0,
                         uint32_t, uint32_t, ingress, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_psm_cos_bmp_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, cos_bmp, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_psm_cos_bmp_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, cos_bmp, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_pfc_use_ip_cos_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_pfc_use_ip_cos_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_oui_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_oui_t*, phymod_autoneg_oui_t, an_oui, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_oui_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_oui_t, phymod_autoneg_oui_t, an_oui, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_eee_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_eee_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         phymod_phy_interface_config_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, flags, 0, 0,
                         phymod_ref_clk_t, phymod_ref_clk_t, ref_clock, 0, 0,
                         phymod_phy_inf_config_t*, phymod_phy_inf_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_interface_config_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, flags, 0, 0,
                         phymod_phy_inf_config_t*, phymod_phy_inf_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_cl72_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, cl72_en, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_cl72_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, cl72_en, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_cl72_status_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_cl72_status_t*, phymod_cl72_status_t, status, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_ability_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_ability_t*, phymod_autoneg_ability_t, an_ability_get_type, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_ability_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_ability_t*, phymod_autoneg_ability_t, an_ability_set_type, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_remote_ability_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_ability_t*, phymod_autoneg_ability_t, an_ability_get_type, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_autoneg_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_control_t*, phymod_autoneg_control_t, an, 1, 0,
                         uint32_t*, uint32_t, an_done, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_control_t*, phymod_autoneg_control_t, an, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_restart_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_control_t*, phymod_autoneg_control_t, an, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_status_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_status_t*, phymod_autoneg_status_t, status, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_core_init,
                         phymod_core_access_t*, phymod_core_access_t, core, 1, 0,
                         phymod_core_init_config_t*, phymod_core_init_config_t, init_config, 1, 0,
                         phymod_core_status_t*, phymod_core_status_t, core_status, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_pll_multiplier_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, core_vco_pll_multiplier, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_init,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_init_config_t*, phymod_phy_init_config_t, init_config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_loopback_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_loopback_mode_t, phymod_loopback_mode_t, loopback, 0, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_loopback_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_loopback_mode_t, phymod_loopback_mode_t, loopback, 0, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_rx_pmd_locked_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, rx_pmd_locked, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_local_fault_info_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_local_fault_info_t*, phymod_phy_local_fault_info_t, local_fault_info, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_rx_signal_detect_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, rx_signal_detect, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_link_status_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, link_status, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         phymod_phy_status_dump,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_pcs_userspeed_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_pcs_userspeed_config_t*, phymod_pcs_userspeed_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_pcs_userspeed_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_pcs_userspeed_config_t*, phymod_pcs_userspeed_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_reg_read,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, reg_addr, 0, 0,
                         uint32_t*, uint32_t, val, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_reg_write,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, reg_addr, 0, 0,
                         uint32_t, uint32_t, val, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_private_read,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, addr, 0, 0,
                         uint32_t*, uint32_t, val, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_private_write,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, addr, 0, 0,
                         uint32_t, uint32_t, val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_rev_id,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, rev_id, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_lane_cross_switch_map_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, tx_array, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_lane_cross_switch_map_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, tx_array, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_intr_enable_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_intr_enable_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_intr_status_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, intr_status, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_intr_status_clear,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, intr_clr, 0, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         phymod_phy_i2c_read,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, flags, 0, 0,
                         uint32_t, uint32_t, addr, 0, 0,
                         uint32_t, uint32_t, offset, 0, 0,
                         uint32_t, uint32_t, size, 0, 0,
                         uint8_t*, uint8_t, data, 1, 0);

CINT_FWRAPPER_CREATE_RP6(int, int, 0, 0,
                         phymod_phy_i2c_write,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, flags, 0, 0,
                         uint32_t, uint32_t, addr, 0, 0,
                         uint32_t, uint32_t, offset, 0, 0,
                         uint32_t, uint32_t, size, 0, 0,
                         uint8_t*, uint8_t, data, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_gpio_config_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         int, int, pin_no, 0, 0,
                         phymod_gpio_mode_t*, phymod_gpio_mode_t, gpio_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_gpio_config_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         int, int, pin_no, 0, 0,
                         phymod_gpio_mode_t, phymod_gpio_mode_t, gpio_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_gpio_pin_value_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         int, int, pin_no, 0, 0,
                         int*, int, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_gpio_pin_value_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         int, int, pin_no, 0, 0,
                         int, int, value, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_osr_mode_to_actual_os,
                         phymod_osr_mode_t, phymod_osr_mode_t, osr_mode, 0, 0,
                         uint32_t*, uint32_t, os_int, 1, 0,
                         uint32_t*, uint32_t, os_remainder, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_config_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_timesync_config_t*, phymod_timesync_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_config_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_timesync_config_t*, phymod_timesync_config_t, config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_timesync_enable_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, flags, 0, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_timesync_enable_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, flags, 0, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_nco_addend_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, freq_step, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_nco_addend_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, freq_step, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_framesync_mode_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_timesync_framesync_t*, phymod_timesync_framesync_t, framesync, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_framesync_mode_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_timesync_framesync_t*, phymod_timesync_framesync_t, framesync, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_local_time_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint64_t*, uint64_t, local_time, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_local_time_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint64_t, uint64_t, local_time, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_timesync_load_ctrl_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, load_once, 1, 0,
                         uint32_t*, uint32_t, load_always, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_timesync_load_ctrl_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, load_once, 0, 0,
                         uint32_t, uint32_t, load_always, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_tx_timestamp_offset_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, ts_offset, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_tx_timestamp_offset_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, ts_offset, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_rx_timestamp_offset_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, ts_offset, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_rx_timestamp_offset_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, ts_offset, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_capture_timestamp_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint64_t*, uint64_t, cap_ts, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_heartbeat_timestamp_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint64_t*, uint64_t, hb_ts, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         phymod_timesync_do_sync,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_offset_set,
                         phymod_core_access_t*, phymod_core_access_t, core, 1, 0,
                         uint32_t, uint32_t, ts_offset, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_timesync_adjust_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, flags, 0, 0,
                         phymod_timesync_compensation_mode_t, phymod_timesync_compensation_mode_t, ts_am_norm_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_edc_config_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_edc_config_t*, phymod_edc_config_t, edc_config, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_edc_config_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_edc_config_t*, phymod_edc_config_t, edc_config, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_core_mode_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_core_mode_t*, phymod_core_mode_t, core_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_core_mode_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_core_mode_t, phymod_core_mode_t, core_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_failover_mode_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_failover_mode_t*, phymod_failover_mode_t, failover_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_failover_mode_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_failover_mode_t, phymod_failover_mode_t, failover_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_port_init,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_port_config_t*, phymod_port_config_t, port_config, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_autoneg_try_enable,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_an_try_enable_control_t*, phymod_an_try_enable_control_t, an, 1, 0,
                         phymod_phy_an_status_t*, phymod_phy_an_status_t, an_status, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         phymod_debug_ether,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         phymod_reset_interface,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_short_chn_mode_enable_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0,
                         uint32_t*, uint32_t, status, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_short_chn_mode_enable_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_port_enable_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_port_enable_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_eye_margin_est_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_eye_margin_mode_t, phymod_eye_margin_mode_t, eye_margin_mode, 0, 0,
                         uint32_t*, uint32_t, value, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_multi_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_multi_data_t*, phymod_multi_data_t, multi_data, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_rescal_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, value, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_rescal_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0,
                         uint32_t, uint32_t, value, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_sw_an_control_status_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_sw_an_ctrl_status_t*, phymod_sw_an_ctrl_status_t, an_ctrl_status, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_sw_an_base_page_exchange_handler,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_sw_an_ctxt_t*, phymod_sw_an_ctxt_t, an_ctxt, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_sw_an_lp_page_rdy_handler,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_sw_an_ctxt_t*, phymod_sw_an_ctxt_t, an_ctxt, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_sw_an_advert_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_ability_t*, phymod_autoneg_ability_t, an_ability_set_type, 1, 0,
                         phymod_sw_an_ctxt_t*, phymod_sw_an_ctxt_t, an_ctxt, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_sw_autoneg_enable,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_speed_config_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_speed_config_t*, phymod_phy_speed_config_t, speed_config, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         phymod_phy_speed_config_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_speed_config_t*, phymod_phy_speed_config_t, speed_config, 1, 0,
                         phymod_phy_pll_state_t*, phymod_phy_pll_state_t, old_pll_state, 1, 0,
                         phymod_phy_pll_state_t*, phymod_phy_pll_state_t, new_pll_state, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_op_mode_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_operation_mode_t*, phymod_operation_mode_t, op_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_tx_taps_default_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_signalling_method_t, phymod_phy_signalling_method_t, mode, 0, 0,
                         phymod_tx_t*, phymod_tx_t, tx, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_lane_config_default_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_signalling_method_t, phymod_phy_signalling_method_t, mode, 0, 0,
                         phymod_firmware_lane_config_t*, phymod_firmware_lane_config_t, lane_config, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_firmware_load_info_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_firmware_load_info_t*, phymod_firmware_load_info_t, info, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_advert_ability_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_advert_abilities_t*, phymod_autoneg_advert_abilities_t, an_advert_abilities, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         phymod_phy_autoneg_advert_ability_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_advert_abilities_t*, phymod_autoneg_advert_abilities_t, an_advert_abilities, 1, 0,
                         phymod_phy_pll_state_t*, phymod_phy_pll_state_t, old_pll_adv_state, 1, 0,
                         phymod_phy_pll_state_t*, phymod_phy_pll_state_t, new_pll_adv_state, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_remote_advert_ability_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_autoneg_advert_abilities_t*, phymod_autoneg_advert_abilities_t, an_advert_abilities, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_bond_in_pwrdn_override,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_tx_pam4_precoder_enable_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_tx_pam4_precoder_enable_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_tx_phase_lock_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint8_t, uint8_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         phymod_phy_pll_reconfig,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint8_t, uint8_t, pll_index, 0, 0,
                         uint32_t, uint32_t, pll_div, 0, 0,
                         phymod_ref_clk_t, phymod_ref_clk_t, ref_clk, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_pll_pwrdn,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, pll_index, 0, 0,
                         uint32_t, uint32_t, pwrdn, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_linkdown_transmit_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_linkdown_transmit_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_synce_clk_ctrl_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_synce_clk_ctrl_t*, phymod_synce_clk_ctrl_t, cfg, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_synce_clk_ctrl_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_synce_clk_ctrl_t, phymod_synce_clk_ctrl_t, cfg, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_pcs_enable_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_rx_ppm_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         int16_t*, int16_t, rx_ppm, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_channel_loss_hint_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, channel_loss, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_channel_loss_hint_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, channel_loss, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_intr_handler,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_interrupt_type_t, phymod_interrupt_type_t, type, 0, 0,
                         uint32_t*, uint32_t, is_handled, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_timesync_tx_info_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_ts_fifo_status_t*, phymod_ts_fifo_status_t, ts_tx_info, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_master_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_master_mode_t*, phymod_master_mode_t, master_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_master_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_master_mode_t, phymod_master_mode_t, master_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         phymod_phy_pcs_lane_swap_adjust,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, active_lane_map, 0, 0,
                         uint32_t, uint32_t, original_tx_lane_map, 0, 0,
                         uint32_t, uint32_t, original_rx_lane_map, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         phymod_phy_load_speed_id_entry,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, speed, 0, 0,
                         uint32_t, uint32_t, num_lane, 0, 0,
                         phymod_fec_type_t, phymod_fec_type_t, fec_type, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         phymod_phy_pmd_override_enable_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_override_type_t, phymod_override_type_t, pmd_override_type, 0, 0,
                         uint32_t, uint32_t, override_enable, 0, 0,
                         uint32_t, uint32_t, override_val, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_duplex_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_duplex_mode_t*, phymod_duplex_mode_t, duplex, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_duplex_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_duplex_mode_t, phymod_duplex_mode_t, duplex, 0, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         phymod_phy_pmd_info_init,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_pll_powerdown_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, pll_index, 0, 0,
                         uint32_t*, uint32_t, powerdown, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_pmd_info_size_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, size, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_fec_bypass_indication_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_fec_bypass_indication_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_fec_corruption_period_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, period, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_fec_corruption_period_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, period, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_codec_mode_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_codec_mode_t*, phymod_phy_codec_mode_t, codec_type, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_codec_mode_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_phy_codec_mode_t, phymod_phy_codec_mode_t, codec_type, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_autoneg_speed_id_table_reload,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, gsh_header_enable, 0, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_rs_fec_rxp_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, hi_ser_lh, 1, 0,
                         uint32_t*, uint32_t, hi_ser_live, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_pcs_tx_fsm_check,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, tx_e_status, 1, 0);

CINT_FWRAPPER_CREATE_RP1(int, int, 0, 0,
                         phymod_phy_pcs_reset,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_osr_mode_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_osr_mode_t*, phymod_osr_mode_t, osr_mode, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_ref_clk_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_ref_clk_t*, phymod_ref_clk_t, ref_clk, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_interrupt_enable_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_interrupt_type_t, phymod_interrupt_type_t, intr_type, 0, 0,
                         uint32_t*, uint32_t, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_interrupt_enable_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_interrupt_type_t, phymod_interrupt_type_t, intr_type, 0, 0,
                         uint32_t, uint32_t, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_pcs_lane_map_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         phymod_lane_map_t*, phymod_lane_map_t, lane_map, 1, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         phymod_phy_pll_clock_buffer_pwrdn,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, pll_index, 0, 0,
                         uint32_t, uint32_t, tx_pwrdn, 0, 0,
                         uint32_t, uint32_t, rx_pwrdn, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_50g_nofec_20k_am_spacing_enable_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         int*, int, enable, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_50g_nofec_20k_am_spacing_enable_set,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         int, int, enable, 0, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_rx_pmd_lock_counter_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, counter, 1, 0);

CINT_FWRAPPER_CREATE_RP2(int, int, 0, 0,
                         phymod_phy_fec_three_cw_bad_state_get,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t*, uint32_t, state, 1, 0);

CINT_FWRAPPER_CREATE_RP3(int, int, 0, 0,
                         phymod_phy_tdm_mode_update,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, tdm_enable, 0, 0,
                         uint32_t, uint32_t, tdm_mode, 0, 0);

CINT_FWRAPPER_CREATE_RP4(int, int, 0, 0,
                         phymod_phy_pll_rx_clock_buffer_bw_update,
                         phymod_phy_access_t*, phymod_phy_access_t, phy, 1, 0,
                         uint32_t, uint32_t, pll_index, 0, 0,
                         uint32_t, uint32_t, pll_div, 0, 0,
                         phymod_ref_clk_t, phymod_ref_clk_t, ref_clk, 0, 0);


/* Functions and Macros mapping */
static cint_function_t __cint_functions[] =
{
    CINT_FWRAPPER_ENTRY(phymod_core_probe),
    CINT_FWRAPPER_ENTRY(phymod_core_identify),
    CINT_FWRAPPER_ENTRY(phymod_core_info_get),
    CINT_FWRAPPER_ENTRY(phymod_core_lane_map_get),
    CINT_FWRAPPER_ENTRY(phymod_core_lane_map_set),
    CINT_FWRAPPER_ENTRY(phymod_core_reset_get),
    CINT_FWRAPPER_ENTRY(phymod_core_reset_set),
    CINT_FWRAPPER_ENTRY(phymod_core_firmware_info_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_firmware_core_config_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_firmware_core_config_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_firmware_lane_config_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_firmware_lane_config_set),
    CINT_FWRAPPER_ENTRY(phymod_core_pll_sequencer_restart),
    CINT_FWRAPPER_ENTRY(phymod_core_wait_event),
    CINT_FWRAPPER_ENTRY(phymod_phy_rx_restart),
    CINT_FWRAPPER_ENTRY(phymod_phy_polarity_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_polarity_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_tx_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_tx_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_training_tx_fir_post_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_training_tx_fir_post_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_media_type_tx_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_tx_override_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_tx_override_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_txpi_config_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_txpi_config_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_rx_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_rx_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_rx_adaptation_resume),
    CINT_FWRAPPER_ENTRY(phymod_phy_reset_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_reset_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_power_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_power_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_hg2_codec_control_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_hg2_codec_control_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_tx_lane_control_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_tx_lane_control_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_rx_lane_control_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_rx_lane_control_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_fec_enable_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_fec_enable_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_fec_override_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_fec_override_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_forced_speed_line_side_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_forced_speed_line_side_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_line_side_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_line_side_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_flow_control_mode_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_flow_control_mode_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_psm_cos_bmp_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_psm_cos_bmp_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_pfc_use_ip_cos_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_pfc_use_ip_cos_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_oui_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_oui_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_eee_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_eee_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_interface_config_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_interface_config_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_cl72_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_cl72_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_cl72_status_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_ability_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_ability_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_remote_ability_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_restart_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_status_get),
    CINT_FWRAPPER_ENTRY(phymod_core_init),
    CINT_FWRAPPER_ENTRY(phymod_phy_pll_multiplier_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_init),
    CINT_FWRAPPER_ENTRY(phymod_phy_loopback_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_loopback_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_rx_pmd_locked_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_local_fault_info_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_rx_signal_detect_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_link_status_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_status_dump),
    CINT_FWRAPPER_ENTRY(phymod_phy_pcs_userspeed_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_pcs_userspeed_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_reg_read),
    CINT_FWRAPPER_ENTRY(phymod_phy_reg_write),
    CINT_FWRAPPER_ENTRY(phymod_phy_private_read),
    CINT_FWRAPPER_ENTRY(phymod_phy_private_write),
    CINT_FWRAPPER_ENTRY(phymod_phy_rev_id),
    CINT_FWRAPPER_ENTRY(phymod_phy_lane_cross_switch_map_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_lane_cross_switch_map_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_intr_enable_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_intr_enable_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_intr_status_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_intr_status_clear),
    CINT_FWRAPPER_ENTRY(phymod_phy_i2c_read),
    CINT_FWRAPPER_ENTRY(phymod_phy_i2c_write),
    CINT_FWRAPPER_ENTRY(phymod_phy_gpio_config_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_gpio_config_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_gpio_pin_value_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_gpio_pin_value_set),
    CINT_FWRAPPER_ENTRY(phymod_osr_mode_to_actual_os),
    CINT_FWRAPPER_ENTRY(phymod_timesync_config_get),
    CINT_FWRAPPER_ENTRY(phymod_timesync_config_set),
    CINT_FWRAPPER_ENTRY(phymod_timesync_enable_get),
    CINT_FWRAPPER_ENTRY(phymod_timesync_enable_set),
    CINT_FWRAPPER_ENTRY(phymod_timesync_nco_addend_get),
    CINT_FWRAPPER_ENTRY(phymod_timesync_nco_addend_set),
    CINT_FWRAPPER_ENTRY(phymod_timesync_framesync_mode_get),
    CINT_FWRAPPER_ENTRY(phymod_timesync_framesync_mode_set),
    CINT_FWRAPPER_ENTRY(phymod_timesync_local_time_get),
    CINT_FWRAPPER_ENTRY(phymod_timesync_local_time_set),
    CINT_FWRAPPER_ENTRY(phymod_timesync_load_ctrl_get),
    CINT_FWRAPPER_ENTRY(phymod_timesync_load_ctrl_set),
    CINT_FWRAPPER_ENTRY(phymod_timesync_tx_timestamp_offset_get),
    CINT_FWRAPPER_ENTRY(phymod_timesync_tx_timestamp_offset_set),
    CINT_FWRAPPER_ENTRY(phymod_timesync_rx_timestamp_offset_get),
    CINT_FWRAPPER_ENTRY(phymod_timesync_rx_timestamp_offset_set),
    CINT_FWRAPPER_ENTRY(phymod_timesync_capture_timestamp_get),
    CINT_FWRAPPER_ENTRY(phymod_timesync_heartbeat_timestamp_get),
    CINT_FWRAPPER_ENTRY(phymod_timesync_do_sync),
    CINT_FWRAPPER_ENTRY(phymod_timesync_offset_set),
    CINT_FWRAPPER_ENTRY(phymod_timesync_adjust_set),
    CINT_FWRAPPER_ENTRY(phymod_edc_config_get),
    CINT_FWRAPPER_ENTRY(phymod_edc_config_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_core_mode_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_core_mode_set),
    CINT_FWRAPPER_ENTRY(phymod_failover_mode_get),
    CINT_FWRAPPER_ENTRY(phymod_failover_mode_set),
    CINT_FWRAPPER_ENTRY(phymod_port_init),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_try_enable),
    CINT_FWRAPPER_ENTRY(phymod_debug_ether),
    CINT_FWRAPPER_ENTRY(phymod_reset_interface),
    CINT_FWRAPPER_ENTRY(phymod_phy_short_chn_mode_enable_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_short_chn_mode_enable_set),
    CINT_FWRAPPER_ENTRY(phymod_port_enable_get),
    CINT_FWRAPPER_ENTRY(phymod_port_enable_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_eye_margin_est_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_multi_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_rescal_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_rescal_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_sw_an_control_status_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_sw_an_base_page_exchange_handler),
    CINT_FWRAPPER_ENTRY(phymod_phy_sw_an_lp_page_rdy_handler),
    CINT_FWRAPPER_ENTRY(phymod_phy_sw_an_advert_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_sw_autoneg_enable),
    CINT_FWRAPPER_ENTRY(phymod_phy_speed_config_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_speed_config_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_op_mode_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_tx_taps_default_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_lane_config_default_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_firmware_load_info_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_advert_ability_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_advert_ability_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_remote_advert_ability_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_bond_in_pwrdn_override),
    CINT_FWRAPPER_ENTRY(phymod_phy_tx_pam4_precoder_enable_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_tx_pam4_precoder_enable_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_tx_phase_lock_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_pll_reconfig),
    CINT_FWRAPPER_ENTRY(phymod_phy_pll_pwrdn),
    CINT_FWRAPPER_ENTRY(phymod_phy_linkdown_transmit_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_linkdown_transmit_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_synce_clk_ctrl_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_synce_clk_ctrl_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_pcs_enable_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_rx_ppm_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_channel_loss_hint_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_channel_loss_hint_set),
    CINT_FWRAPPER_ENTRY(phymod_intr_handler),
    CINT_FWRAPPER_ENTRY(phymod_timesync_tx_info_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_master_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_master_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_pcs_lane_swap_adjust),
    CINT_FWRAPPER_ENTRY(phymod_phy_load_speed_id_entry),
    CINT_FWRAPPER_ENTRY(phymod_phy_pmd_override_enable_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_duplex_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_duplex_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_pmd_info_init),
    CINT_FWRAPPER_ENTRY(phymod_phy_pll_powerdown_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_pmd_info_size_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_fec_bypass_indication_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_fec_bypass_indication_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_fec_corruption_period_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_fec_corruption_period_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_codec_mode_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_codec_mode_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_autoneg_speed_id_table_reload),
    CINT_FWRAPPER_ENTRY(phymod_phy_rs_fec_rxp_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_pcs_tx_fsm_check),
    CINT_FWRAPPER_ENTRY(phymod_phy_pcs_reset),
    CINT_FWRAPPER_ENTRY(phymod_phy_osr_mode_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_ref_clk_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_interrupt_enable_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_interrupt_enable_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_pcs_lane_map_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_pll_clock_buffer_pwrdn),
    CINT_FWRAPPER_ENTRY(phymod_phy_50g_nofec_20k_am_spacing_enable_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_50g_nofec_20k_am_spacing_enable_set),
    CINT_FWRAPPER_ENTRY(phymod_phy_rx_pmd_lock_counter_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_fec_three_cw_bad_state_get),
    CINT_FWRAPPER_ENTRY(phymod_phy_tdm_mode_update),
    CINT_FWRAPPER_ENTRY(phymod_phy_pll_rx_clock_buffer_bw_update),
    { NULL }
};

/* Functions pointers section */
static cint_function_pointer_t __cint_function_pointers[10];

static int
__cint_fpointer__phymod_bus_read_f(void* user_acc, uint32_t core_addr, uint32_t reg_addr, uint32_t* val)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+0, 4, 1, &user_acc, &core_addr, &reg_addr, &val, &returnval);
    return returnval;
}

static int
__cint_fpointer__phymod_bus_write_f(void* user_acc, uint32_t core_addr, uint32_t reg_addr, uint32_t val)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+1, 4, 1, &user_acc, &core_addr, &reg_addr, &val, &returnval);
    return returnval;
}

static int
__cint_fpointer__phymod_mem_read_f(void* user_acc, phymod_mem_type_t mem_type, uint32_t mem_index, uint32_t* val)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+2, 4, 1, &user_acc, &mem_type, &mem_index, &val, &returnval);
    return returnval;
}

static int
__cint_fpointer__phymod_mem_write_f(void* user_acc, phymod_mem_type_t mem_type, uint32_t mem_index, const uint32_t* val)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+3, 4, 1, &user_acc, &mem_type, &mem_index, &val, &returnval);
    return returnval;
}

static int
__cint_fpointer__phymod_bus_write_disabled_f(void* user_acc, uint32_t* val)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+4, 2, 1, &user_acc, &val, &returnval);
    return returnval;
}

static int
__cint_fpointer__phymod_bus_mutex_take_f(void* user_acc)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+5, 1, 1, &user_acc, &returnval);
    return returnval;
}

static int
__cint_fpointer__phymod_bus_mutex_give_f(void* user_acc)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+6, 1, 1, &user_acc, &returnval);
    return returnval;
}

static int
__cint_fpointer__phymod_ext_acc_f(void* acc_data)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+7, 1, 1, &acc_data, &returnval);
    return returnval;
}

static int
__cint_fpointer__phymod_firmware_loader_f(const phymod_core_access_t* core, uint32_t length, const uint8_t* data)
{
    int returnval;

    cint_interpreter_callback(__cint_function_pointers+8, 3, 1, &core, &length, &data, &returnval);
    return returnval;
}


static cint_parameter_desc_t __cint_parameters_phymod_bus_read_f[] =
{
    {"int", "r", 0, 0},
    {"void", "user_acc", 1, 0},
    {"uint32_t", "core_addr", 0, 0},
    {"uint32_t", "reg_addr", 0, 0},
    {"uint32_t", "val", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_phymod_bus_write_f[] =
{
    {"int", "r", 0, 0},
    {"void", "user_acc", 1, 0},
    {"uint32_t", "core_addr", 0, 0},
    {"uint32_t", "reg_addr", 0, 0},
    {"uint32_t", "val", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_phymod_mem_read_f[] =
{
    {"int", "r", 0, 0},
    {"void", "user_acc", 1, 0},
    {"phymod_mem_type_t", "mem_type", 0, 0},
    {"uint32_t", "mem_index", 0, 0},
    {"uint32_t", "val", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_phymod_mem_write_f[] =
{
    {"int", "r", 0, 0},
    {"void", "user_acc", 1, 0},
    {"phymod_mem_type_t", "mem_type", 0, 0},
    {"uint32_t", "mem_index", 0, 0},
    {"const uint32_t", "val", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_phymod_bus_write_disabled_f[] =
{
    {"int", "r", 0, 0},
    {"void", "user_acc", 1, 0},
    {"uint32_t", "val", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_phymod_bus_mutex_take_f[] =
{
    {"int", "r", 0, 0},
    {"void", "user_acc", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_phymod_bus_mutex_give_f[] =
{
    {"int", "r", 0, 0},
    {"void", "user_acc", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_phymod_ext_acc_f[] =
{
    {"int", "r", 0, 0},
    {"void", "acc_data", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_parameters_phymod_firmware_loader_f[] =
{
    {"int", "r", 0, 0},
    {"const phymod_core_access_t", "core", 1, 0},
    {"uint32_t", "length", 0, 0},
    {"const uint8_t", "data", 1, 0},
    { NULL }
};


static cint_function_pointer_t __cint_function_pointers[] = 
{
    {
    "phymod_bus_read_f",
    (cint_fpointer_t) __cint_fpointer__phymod_bus_read_f,
    __cint_parameters_phymod_bus_read_f
    },
    {
    "phymod_bus_write_f",
    (cint_fpointer_t) __cint_fpointer__phymod_bus_write_f,
    __cint_parameters_phymod_bus_write_f
    },
    {
    "phymod_mem_read_f",
    (cint_fpointer_t) __cint_fpointer__phymod_mem_read_f,
    __cint_parameters_phymod_mem_read_f
    },
    {
    "phymod_mem_write_f",
    (cint_fpointer_t) __cint_fpointer__phymod_mem_write_f,
    __cint_parameters_phymod_mem_write_f
    },
    {
    "phymod_bus_write_disabled_f",
    (cint_fpointer_t) __cint_fpointer__phymod_bus_write_disabled_f,
    __cint_parameters_phymod_bus_write_disabled_f
    },
    {
    "phymod_bus_mutex_take_f",
    (cint_fpointer_t) __cint_fpointer__phymod_bus_mutex_take_f,
    __cint_parameters_phymod_bus_mutex_take_f
    },
    {
    "phymod_bus_mutex_give_f",
    (cint_fpointer_t) __cint_fpointer__phymod_bus_mutex_give_f,
    __cint_parameters_phymod_bus_mutex_give_f
    },
    {
    "phymod_ext_acc_f",
    (cint_fpointer_t) __cint_fpointer__phymod_ext_acc_f,
    __cint_parameters_phymod_ext_acc_f
    },
    {
    "phymod_firmware_loader_f",
    (cint_fpointer_t) __cint_fpointer__phymod_firmware_loader_f,
    __cint_parameters_phymod_firmware_loader_f
    },
    { NULL }
};

/* Structs section */
static void*
__cint_maddr__phymod_bus_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_bus_t* s = (phymod_bus_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->bus_name);break;
        case 1: rv = &(s->read);break;
        case 2: rv = &(s->write);break;
        case 3: rv = &(s->is_write_disabled);break;
        case 4: rv = &(s->mutex_take);break;
        case 5: rv = &(s->mutex_give);break;
        case 6: rv = &(s->mem_read);break;
        case 7: rv = &(s->mem_write);break;
        case 8: rv = &(s->bus_capabilities);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_access_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_access_t* s = (phymod_access_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->user_acc);break;
        case 1: rv = &(s->ext_acc);break;
        case 2: rv = &(s->bus);break;
        case 3: rv = &(s->flags);break;
        case 4: rv = &(s->lane_mask);break;
        case 5: rv = &(s->addr);break;
        case 6: rv = &(s->devad);break;
        case 7: rv = &(s->pll_idx);break;
        case 8: rv = &(s->tvco_pll_index);break;
        case 9: rv = &(s->pmd_info_ptr);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_core_access_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_core_access_t* s = (phymod_core_access_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->port_loc);break;
        case 1: rv = &(s->device_op_mode);break;
        case 2: rv = &(s->access);break;
        case 3: rv = &(s->type);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_phy_access_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_phy_access_t* s = (phymod_phy_access_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->port_loc);break;
        case 1: rv = &(s->device_op_mode);break;
        case 2: rv = &(s->access);break;
        case 3: rv = &(s->type);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_port_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_port_config_t* s = (phymod_port_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->speed);break;
        case 1: rv = &(s->interface);break;
        case 2: rv = &(s->sys_lane_count);break;
        case 3: rv = &(s->ln_lane_count);break;
        case 4: rv = &(s->an_mode);break;
        case 5: rv = &(s->an_cl72);break;
        case 6: rv = &(s->fs_cl72);break;
        case 7: rv = &(s->fs_cl72_sys);break;
        case 8: rv = &(s->an_fec);break;
        case 9: rv = &(s->port_is_higig);break;
        case 10: rv = &(s->fiber_pref);break;
        case 11: rv = &(s->fiber_pref_sys);break;
        case 12: rv = &(s->port_mode);break;
        case 13: rv = &(s->is_bootmaster);break;
        case 14: rv = &(s->fs_fec);break;
        case 15: rv = &(s->fs_fec_sys);break;
        case 16: rv = &(s->is_flex);break;
        case 17: rv = &(s->quad_mode);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_value_override_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_value_override_t* s = (phymod_value_override_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enable);break;
        case 1: rv = &(s->value);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_core_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_core_info_t* s = (phymod_core_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->core_version);break;
        case 1: rv = &(s->serdes_id);break;
        case 2: rv = &(s->phy_id0);break;
        case 3: rv = &(s->phy_id1);break;
        case 4: rv = &(s->name);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_lane_map_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_lane_map_t* s = (phymod_lane_map_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->num_of_lanes);break;
        case 1: rv = &(s->lane_map_rx);break;
        case 2: rv = &(s->lane_map_tx);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_core_firmware_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_core_firmware_info_t* s = (phymod_core_firmware_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->fw_version);break;
        case 1: rv = &(s->fw_crc);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_firmware_core_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_firmware_core_config_t* s = (phymod_firmware_core_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->CoreConfigFromPCS);break;
        case 1: rv = &(s->VcoRate);break;
        case 2: rv = &(s->disable_write_pll_iqp);break;
        case 3: rv = &(s->osr_2p5_en);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_firmware_lane_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_firmware_lane_config_t* s = (phymod_firmware_lane_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->LaneConfigFromPCS);break;
        case 1: rv = &(s->AnEnabled);break;
        case 2: rv = &(s->DfeOn);break;
        case 3: rv = &(s->ForceBrDfe);break;
        case 4: rv = &(s->LpDfeOn);break;
        case 5: rv = &(s->MediaType);break;
        case 6: rv = &(s->UnreliableLos);break;
        case 7: rv = &(s->ScramblingDisable);break;
        case 8: rv = &(s->Cl72AutoPolEn);break;
        case 9: rv = &(s->Cl72RestTO);break;
        case 10: rv = &(s->ForceExtenedReach);break;
        case 11: rv = &(s->ForceNormalReach);break;
        case 12: rv = &(s->LpPrecoderEnabled);break;
        case 13: rv = &(s->ForcePAM4Mode);break;
        case 14: rv = &(s->ForceNRZMode);break;
        case 15: rv = &(s->AnCl72TxInitSkipOnRestart);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_polarity_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_polarity_t* s = (phymod_polarity_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx_polarity);break;
        case 1: rv = &(s->tx_polarity);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_tx_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_tx_t* s = (phymod_tx_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pre);break;
        case 1: rv = &(s->main);break;
        case 2: rv = &(s->post);break;
        case 3: rv = &(s->post2);break;
        case 4: rv = &(s->post3);break;
        case 5: rv = &(s->amp);break;
        case 6: rv = &(s->drivermode);break;
        case 7: rv = &(s->pre2);break;
        case 8: rv = &(s->tap_mode);break;
        case 9: rv = &(s->rpara);break;
        case 10: rv = &(s->sig_method);break;
        case 11: rv = &(s->pre3);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_tx_override_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_tx_override_t* s = (phymod_tx_override_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->phase_interpolator);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_txpi_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_txpi_config_t* s = (phymod_txpi_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enable);break;
        case 1: rv = &(s->mode);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_rx_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_rx_t* s = (phymod_rx_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->vga);break;
        case 1: rv = &(s->num_of_dfe_taps);break;
        case 2: rv = &(s->dfe);break;
        case 3: rv = &(s->peaking_filter);break;
        case 4: rv = &(s->low_freq_peaking_filter);break;
        case 5: rv = &(s->high_freq_peaking_filter);break;
        case 6: rv = &(s->rx_adaptation_on);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_phy_reset_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_phy_reset_t* s = (phymod_phy_reset_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx);break;
        case 1: rv = &(s->tx);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_phy_power_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_phy_power_t* s = (phymod_phy_power_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx);break;
        case 1: rv = &(s->tx);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_autoneg_oui_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_autoneg_oui_t* s = (phymod_autoneg_oui_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->oui);break;
        case 1: rv = &(s->oui_override_bam73_adv);break;
        case 2: rv = &(s->oui_override_bam73_det);break;
        case 3: rv = &(s->oui_override_hpam_adv);break;
        case 4: rv = &(s->oui_override_hpam_det);break;
        case 5: rv = &(s->oui_override_bam37_adv);break;
        case 6: rv = &(s->oui_override_bam37_det);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_phy_inf_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_phy_inf_config_t* s = (phymod_phy_inf_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->interface_type);break;
        case 1: rv = &(s->data_rate);break;
        case 2: rv = &(s->interface_modes);break;
        case 3: rv = &(s->ref_clock);break;
        case 4: rv = &(s->com_clock);break;
        case 5: rv = &(s->pll_divider_req);break;
        case 6: rv = &(s->device_aux_modes);break;
        case 7: rv = &(s->otn_type);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_cl72_status_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_cl72_status_t* s = (phymod_cl72_status_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enabled);break;
        case 1: rv = &(s->locked);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_autoneg_ability_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_autoneg_ability_t* s = (phymod_autoneg_ability_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->an_cap);break;
        case 1: rv = &(s->cl73bam_cap);break;
        case 2: rv = &(s->cl37bam_cap);break;
        case 3: rv = &(s->an_fec);break;
        case 4: rv = &(s->an_cl72);break;
        case 5: rv = &(s->an_hg2);break;
        case 6: rv = &(s->capabilities);break;
        case 7: rv = &(s->sgmii_speed);break;
        case 8: rv = &(s->an_master_lane);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_autoneg_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_autoneg_control_t* s = (phymod_autoneg_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->an_mode);break;
        case 1: rv = &(s->num_lane_adv);break;
        case 2: rv = &(s->flags);break;
        case 3: rv = &(s->enable);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_autoneg_status_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_autoneg_status_t* s = (phymod_autoneg_status_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->enabled);break;
        case 1: rv = &(s->locked);break;
        case 2: rv = &(s->data_rate);break;
        case 3: rv = &(s->interface);break;
        case 4: rv = &(s->resolved_num_lane);break;
        case 5: rv = &(s->resolved_port_mode);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_afe_pll_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_afe_pll_t* s = (phymod_afe_pll_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->afe_pll_change_default);break;
        case 1: rv = &(s->ams_pll_iqp);break;
        case 2: rv = &(s->ams_pll_en_hrz);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_core_init_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_core_init_config_t* s = (phymod_core_init_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->lane_map);break;
        case 1: rv = &(s->polarity_map);break;
        case 2: rv = &(s->firmware_load_method);break;
        case 3: rv = &(s->firmware_loader);break;
        case 4: rv = &(s->firmware_core_config);break;
        case 5: rv = &(s->interface);break;
        case 6: rv = &(s->flags);break;
        case 7: rv = &(s->op_datapath);break;
        case 8: rv = &(s->rx_fifo_sync_offset);break;
        case 9: rv = &(s->tx_fifo_sync_offset);break;
        case 10: rv = &(s->tx_input_voltage);break;
        case 11: rv = &(s->afe_pll);break;
        case 12: rv = &(s->core_mode);break;
        case 13: rv = &(s->trcvr_host_managed);break;
        case 14: rv = &(s->pll0_div_init_value);break;
        case 15: rv = &(s->pll1_div_init_value);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_core_status_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_core_status_t* s = (phymod_core_status_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pmd_active);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_rx_los_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_rx_los_t* s = (phymod_rx_los_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->rx_los_en);break;
        case 1: rv = &(s->rx_los_invert_en);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_phy_init_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_phy_init_config_t* s = (phymod_phy_init_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->polarity);break;
        case 1: rv = &(s->tx_params_user_flag);break;
        case 2: rv = &(s->tx);break;
        case 3: rv = &(s->cl72_en);break;
        case 4: rv = &(s->an_en);break;
        case 5: rv = &(s->op_mode);break;
        case 6: rv = &(s->an_link_qualifier);break;
        case 7: rv = &(s->interface);break;
        case 8: rv = &(s->rx_los);break;
        case 9: rv = &(s->ext_phy_tx_params_user_flag);break;
        case 10: rv = &(s->ext_phy_tx);break;
        case 11: rv = &(s->rx_swing);break;
        case 12: rv = &(s->flags);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_phy_local_fault_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_phy_local_fault_info_t* s = (phymod_phy_local_fault_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pcs_latched_local_fault);break;
        case 1: rv = &(s->pcs_latched_deskew_low);break;
        case 2: rv = &(s->pcs_link_status_live);break;
        case 3: rv = &(s->pmd_rx_locked);break;
        case 4: rv = &(s->pmd_rx_lock_change);break;
        case 5: rv = &(s->am_lock_latched_low);break;
        case 6: rv = &(s->fec_align_latched_low);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_pcs_userspeed_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_pcs_userspeed_config_t* s = (phymod_pcs_userspeed_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->mode);break;
        case 1: rv = &(s->param);break;
        case 2: rv = &(s->value);break;
        case 3: rv = &(s->current_entry);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_timesync_timer_adjust_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_timesync_timer_adjust_t* s = (phymod_timesync_timer_adjust_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->mode);break;
        case 1: rv = &(s->delta);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_timesync_inband_ctrl_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_timesync_inband_ctrl_t* s = (phymod_timesync_inband_ctrl_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->flags);break;
        case 1: rv = &(s->resv0_id);break;
        case 2: rv = &(s->timer_mode);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_timesync_framesync_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_timesync_framesync_t* s = (phymod_timesync_framesync_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->mode);break;
        case 1: rv = &(s->length_threshold);break;
        case 2: rv = &(s->event_offset);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_timesync_syncout_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_timesync_syncout_t* s = (phymod_timesync_syncout_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pulse_1_length);break;
        case 1: rv = &(s->pulse_2_length);break;
        case 2: rv = &(s->interval);break;
        case 3: rv = &(s->timestamp);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_timesync_timespec_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_timesync_timespec_t* s = (phymod_timesync_timespec_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->isnegative);break;
        case 1: rv = &(s->seconds);break;
        case 2: rv = &(s->nanoseconds);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_timesync_mpls_label_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_timesync_mpls_label_t* s = (phymod_timesync_mpls_label_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->value);break;
        case 1: rv = &(s->mask);break;
        case 2: rv = &(s->flags);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_timesync_mpls_ctrl_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_timesync_mpls_ctrl_t* s = (phymod_timesync_mpls_ctrl_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->flags);break;
        case 1: rv = &(s->special_label);break;
        case 2: rv = &(s->labels);break;
        case 3: rv = &(s->size);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_timesync_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_timesync_config_t* s = (phymod_timesync_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->capabilities);break;
        case 1: rv = &(s->flags);break;
        case 2: rv = &(s->itpid);break;
        case 3: rv = &(s->otpid);break;
        case 4: rv = &(s->otpid2);break;
        case 5: rv = &(s->timer_adjust);break;
        case 6: rv = &(s->inband_ctrl);break;
        case 7: rv = &(s->gmode);break;
        case 8: rv = &(s->syncout);break;
        case 9: rv = &(s->ts_divider);break;
        case 10: rv = &(s->original_timecode);break;
        case 11: rv = &(s->rx_link_delay);break;
        case 12: rv = &(s->tx_sync_mode);break;
        case 13: rv = &(s->tx_delay_req_mode);break;
        case 14: rv = &(s->tx_pdelay_req_mode);break;
        case 15: rv = &(s->tx_pdelay_resp_mode);break;
        case 16: rv = &(s->rx_sync_mode);break;
        case 17: rv = &(s->rx_delay_req_mode);break;
        case 18: rv = &(s->rx_pdelay_req_mode);break;
        case 19: rv = &(s->rx_pdelay_resp_mode);break;
        case 20: rv = &(s->mpls_ctrl);break;
        case 21: rv = &(s->sync_freq);break;
        case 22: rv = &(s->phy_1588_dpll_k1);break;
        case 23: rv = &(s->phy_1588_dpll_k2);break;
        case 24: rv = &(s->phy_1588_dpll_k3);break;
        case 25: rv = &(s->phy_1588_dpll_loop_filter);break;
        case 26: rv = &(s->phy_1588_dpll_ref_phase);break;
        case 27: rv = &(s->phy_1588_dpll_ref_phase_delta);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_edc_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_edc_config_t* s = (phymod_edc_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->method);break;
        case 1: rv = &(s->mode_val);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_an_try_enable_control_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_an_try_enable_control_t* s = (phymod_an_try_enable_control_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->an_mode);break;
        case 1: rv = &(s->num_lane_adv);break;
        case 2: rv = &(s->flags);break;
        case 3: rv = &(s->enable);break;
        case 4: rv = &(s->speed);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_phy_an_status_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_phy_an_status_t* s = (phymod_phy_an_status_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->hcd_speed);break;
        case 1: rv = &(s->result);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_multi_data_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_multi_data_t* s = (phymod_multi_data_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->flags);break;
        case 1: rv = &(s->dev_addr);break;
        case 2: rv = &(s->offset);break;
        case 3: rv = &(s->max_size);break;
        case 4: rv = &(s->data);break;
        case 5: rv = &(s->actual_size);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_an_page_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_an_page_t* s = (phymod_an_page_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->page_0);break;
        case 1: rv = &(s->page_1);break;
        case 2: rv = &(s->page_2);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_sw_an_ctrl_status_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_sw_an_ctrl_status_t* s = (phymod_sw_an_ctrl_status_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->seq_restart);break;
        case 1: rv = &(s->lp_page_rdy);break;
        case 2: rv = &(s->page_req);break;
        case 3: rv = &(s->an_completed);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_an_pages_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_an_pages_t* s = (phymod_an_pages_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->base_page);break;
        case 1: rv = &(s->msg_page);break;
        case 2: rv = &(s->ufmt_page);break;
        case 3: rv = &(s->null_page);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_sw_an_ctxt_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_sw_an_ctxt_t* s = (phymod_sw_an_ctxt_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->tx_pages);break;
        case 1: rv = &(s->rx_pages);break;
        case 2: rv = &(s->no_pages_to_be_txed);break;
        case 3: rv = &(s->tx_pages_cnt);break;
        case 4: rv = &(s->rx_pages_cnt);break;
        case 5: rv = &(s->an_mode);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_phy_speed_config_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_phy_speed_config_t* s = (phymod_phy_speed_config_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->data_rate);break;
        case 1: rv = &(s->fec_type);break;
        case 2: rv = &(s->linkTraining);break;
        case 3: rv = &(s->flags);break;
        case 4: rv = &(s->PAM4_channel_loss);break;
        case 5: rv = &(s->pmd_lane_config);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_phy_pll_state_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_phy_pll_state_t* s = (phymod_phy_pll_state_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pll0_lanes_bitmap);break;
        case 1: rv = &(s->pll1_lanes_bitmap);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_dual_plls_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_dual_plls_t* s = (phymod_dual_plls_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->pll0_div);break;
        case 1: rv = &(s->pll1_div);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_firmware_load_info_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_firmware_load_info_t* s = (phymod_firmware_load_info_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ucode_ptr);break;
        case 1: rv = &(s->ucode_len);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_autoneg_advert_ability_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_autoneg_advert_ability_t* s = (phymod_autoneg_advert_ability_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->speed);break;
        case 1: rv = &(s->resolved_num_lanes);break;
        case 2: rv = &(s->fec);break;
        case 3: rv = &(s->pause);break;
        case 4: rv = &(s->medium);break;
        case 5: rv = &(s->channel);break;
        case 6: rv = &(s->an_mode);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_autoneg_advert_abilities_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_autoneg_advert_abilities_t* s = (phymod_autoneg_advert_abilities_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->num_abilities);break;
        case 1: rv = &(s->autoneg_abilities);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_synce_clk_ctrl_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_synce_clk_ctrl_t* s = (phymod_synce_clk_ctrl_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->stg0_mode);break;
        case 1: rv = &(s->stg1_mode);break;
        case 2: rv = &(s->sdm_val);break;
        default: rv = NULL; break;
    }
    return rv;
}

static void*
__cint_maddr__phymod_ts_fifo_status_t(void* p, int mnum, cint_struct_type_t* parent)
{
    void* rv;
    phymod_ts_fifo_status_t* s = (phymod_ts_fifo_status_t*) p;
    switch(mnum)
    {
        case 0: rv = &(s->ts_in_fifo_lo);break;
        case 1: rv = &(s->ts_in_fifo_hi);break;
        case 2: rv = &(s->ts_seq_id);break;
        case 3: rv = &(s->ts_sub_nanosec);break;
        default: rv = NULL; break;
    }
    return rv;
}


static cint_parameter_desc_t __cint_struct_members__phymod_bus_t[] = 
{
    {"char", "bus_name", 1, 0},
    {"phymod_bus_read_f", "read", 0, 0},
    {"phymod_bus_write_f", "write", 0, 0},
    {"phymod_bus_write_disabled_f", "is_write_disabled", 0, 0},
    {"phymod_bus_mutex_take_f", "mutex_take", 0, 0},
    {"phymod_bus_mutex_give_f", "mutex_give", 0, 0},
    {"phymod_mem_read_f", "mem_read", 0, 0},
    {"phymod_mem_write_f", "mem_write", 0, 0},
    {"uint32_t", "bus_capabilities", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_access_t[] = 
{
    {"void", "user_acc", 1, 0},
    {"phymod_ext_acc_f", "ext_acc", 0, 0},
    {"phymod_bus_t", "bus", 1, 0},
    {"uint32_t", "flags", 0, 0},
    {"uint32_t", "lane_mask", 0, 0},
    {"uint32_t", "addr", 0, 0},
    {"uint32_t", "devad", 0, 0},
    {"uint8_t", "pll_idx", 0, 0},
    {"uint8_t", "tvco_pll_index", 0, 0},
    {"void", "pmd_info_ptr", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_core_access_t[] = 
{
    {"phymod_port_loc_t", "port_loc", 0, 0},
    {"uint32_t", "device_op_mode", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_dispatch_type_t", "type", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_phy_access_t[] = 
{
    {"phymod_port_loc_t", "port_loc", 0, 0},
    {"uint32_t", "device_op_mode", 0, 0},
    {"phymod_access_t", "access", 0, 0},
    {"phymod_dispatch_type_t", "type", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_port_config_t[] = 
{
    {"uint32_t", "speed", 0, 0},
    {"uint8_t", "interface", 0, 0},
    {"uint8_t", "sys_lane_count", 0, 0},
    {"uint8_t", "ln_lane_count", 0, 0},
    {"uint8_t", "an_mode", 0, 0},
    {"uint8_t", "an_cl72", 0, 0},
    {"uint8_t", "fs_cl72", 0, 0},
    {"uint8_t", "fs_cl72_sys", 0, 0},
    {"uint8_t", "an_fec", 0, 0},
    {"uint8_t", "port_is_higig", 0, 0},
    {"uint8_t", "fiber_pref", 0, 0},
    {"uint8_t", "fiber_pref_sys", 0, 0},
    {"uint8_t", "port_mode", 0, 0},
    {"uint8_t", "is_bootmaster", 0, 0},
    {"uint8_t", "fs_fec", 0, 0},
    {"uint8_t", "fs_fec_sys", 0, 0},
    {"uint8_t", "is_flex", 0, 0},
    {"uint8_t", "quad_mode", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_value_override_t[] = 
{
    {"uint32_t", "enable", 0, 0},
    {"int32_t", "value", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_core_info_t[] = 
{
    {"phymod_core_version_t", "core_version", 0, 0},
    {"uint32_t", "serdes_id", 0, 0},
    {"uint32_t", "phy_id0", 0, 0},
    {"uint32_t", "phy_id1", 0, 0},
    {"char", "name", 0, 30},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_lane_map_t[] = 
{
    {"uint32_t", "num_of_lanes", 0, 0},
    {"uint32_t", "lane_map_rx", 0, PHYMOD_MAX_LANES_PER_CORE},
    {"uint32_t", "lane_map_tx", 0, PHYMOD_MAX_LANES_PER_CORE},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_core_firmware_info_t[] = 
{
    {"uint32_t", "fw_version", 0, 0},
    {"uint32_t", "fw_crc", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_firmware_core_config_t[] = 
{
    {"uint32_t", "CoreConfigFromPCS", 0, 0},
    {"uint32_t", "VcoRate", 0, 0},
    {"uint32_t", "disable_write_pll_iqp", 0, 0},
    {"uint32_t", "osr_2p5_en", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_firmware_lane_config_t[] = 
{
    {"uint32_t", "LaneConfigFromPCS", 0, 0},
    {"uint32_t", "AnEnabled", 0, 0},
    {"uint32_t", "DfeOn", 0, 0},
    {"uint32_t", "ForceBrDfe", 0, 0},
    {"uint32_t", "LpDfeOn", 0, 0},
    {"phymod_firmware_media_type_t", "MediaType", 0, 0},
    {"uint32_t", "UnreliableLos", 0, 0},
    {"uint32_t", "ScramblingDisable", 0, 0},
    {"uint32_t", "Cl72AutoPolEn", 0, 0},
    {"uint32_t", "Cl72RestTO", 0, 0},
    {"uint32_t", "ForceExtenedReach", 0, 0},
    {"uint32_t", "ForceNormalReach", 0, 0},
    {"uint32_t", "LpPrecoderEnabled", 0, 0},
    {"uint32_t", "ForcePAM4Mode", 0, 0},
    {"uint32_t", "ForceNRZMode", 0, 0},
    {"uint32_t", "AnCl72TxInitSkipOnRestart", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_polarity_t[] = 
{
    {"uint32_t", "rx_polarity", 0, 0},
    {"uint32_t", "tx_polarity", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_tx_t[] = 
{
    {"int16_t", "pre", 0, 0},
    {"int16_t", "main", 0, 0},
    {"int16_t", "post", 0, 0},
    {"int16_t", "post2", 0, 0},
    {"int16_t", "post3", 0, 0},
    {"int16_t", "amp", 0, 0},
    {"int16_t", "drivermode", 0, 0},
    {"int16_t", "pre2", 0, 0},
    {"phymod_tx_tap_mode_t", "tap_mode", 0, 0},
    {"int16_t", "rpara", 0, 0},
    {"phymod_phy_signalling_method_t", "sig_method", 0, 0},
    {"int16_t", "pre3", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_tx_override_t[] = 
{
    {"phymod_value_override_t", "phase_interpolator", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_txpi_config_t[] = 
{
    {"uint32_t", "enable", 0, 0},
    {"uint32_t", "mode", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_rx_t[] = 
{
    {"phymod_value_override_t", "vga", 0, 0},
    {"uint32_t", "num_of_dfe_taps", 0, 0},
    {"phymod_value_override_t", "dfe", 0, PHYMOD_NUM_DFE_TAPS},
    {"phymod_value_override_t", "peaking_filter", 0, 0},
    {"phymod_value_override_t", "low_freq_peaking_filter", 0, 0},
    {"phymod_value_override_t", "high_freq_peaking_filter", 0, 0},
    {"uint32_t", "rx_adaptation_on", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_phy_reset_t[] = 
{
    {"phymod_reset_direction_t", "rx", 0, 0},
    {"phymod_reset_direction_t", "tx", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_phy_power_t[] = 
{
    {"phymod_power_t", "rx", 0, 0},
    {"phymod_power_t", "tx", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_autoneg_oui_t[] = 
{
    {"uint32_t", "oui", 0, 0},
    {"uint16_t", "oui_override_bam73_adv", 0, 0},
    {"uint16_t", "oui_override_bam73_det", 0, 0},
    {"uint16_t", "oui_override_hpam_adv", 0, 0},
    {"uint16_t", "oui_override_hpam_det", 0, 0},
    {"uint16_t", "oui_override_bam37_adv", 0, 0},
    {"uint16_t", "oui_override_bam37_det", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_phy_inf_config_t[] = 
{
    {"phymod_interface_t", "interface_type", 0, 0},
    {"uint32_t", "data_rate", 0, 0},
    {"uint32_t", "interface_modes", 0, 0},
    {"phymod_ref_clk_t", "ref_clock", 0, 0},
    {"phymod_ref_clk_t", "com_clock", 0, 0},
    {"uint16_t", "pll_divider_req", 0, 0},
    {"void", "device_aux_modes", 1, 0},
    {"phymod_otn_type_t", "otn_type", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_cl72_status_t[] = 
{
    {"uint32_t", "enabled", 0, 0},
    {"uint32_t", "locked", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_autoneg_ability_t[] = 
{
    {"uint32_t", "an_cap", 0, 0},
    {"uint32_t", "cl73bam_cap", 0, 0},
    {"uint32_t", "cl37bam_cap", 0, 0},
    {"uint32_t", "an_fec", 0, 0},
    {"uint32_t", "an_cl72", 0, 0},
    {"uint32_t", "an_hg2", 0, 0},
    {"uint32_t", "capabilities", 0, 0},
    {"phymod_cl37_sgmii_speed_t", "sgmii_speed", 0, 0},
    {"uint32_t", "an_master_lane", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_autoneg_control_t[] = 
{
    {"phymod_an_mode_type_t", "an_mode", 0, 0},
    {"uint32_t", "num_lane_adv", 0, 0},
    {"uint32_t", "flags", 0, 0},
    {"uint32_t", "enable", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_autoneg_status_t[] = 
{
    {"uint32_t", "enabled", 0, 0},
    {"uint32_t", "locked", 0, 0},
    {"uint32_t", "data_rate", 0, 0},
    {"phymod_interface_t", "interface", 0, 0},
    {"uint32_t", "resolved_num_lane", 0, 0},
    {"uint32_t", "resolved_port_mode", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_afe_pll_t[] = 
{
    {"uint32_t", "afe_pll_change_default", 0, 0},
    {"uint32_t", "ams_pll_iqp", 0, 0},
    {"uint32_t", "ams_pll_en_hrz", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_core_init_config_t[] = 
{
    {"phymod_lane_map_t", "lane_map", 0, 0},
    {"phymod_polarity_t", "polarity_map", 0, 0},
    {"phymod_firmware_load_method_t", "firmware_load_method", 0, 0},
    {"phymod_firmware_loader_f", "firmware_loader", 0, 0},
    {"phymod_firmware_core_config_t", "firmware_core_config", 0, 0},
    {"phymod_phy_inf_config_t", "interface", 0, 0},
    {"uint32_t", "flags", 0, 0},
    {"phymod_datapath_t", "op_datapath", 0, 0},
    {"int", "rx_fifo_sync_offset", 0, 0},
    {"int", "tx_fifo_sync_offset", 0, 0},
    {"phymod_tx_input_voltage_t", "tx_input_voltage", 0, 0},
    {"phymod_afe_pll_t", "afe_pll", 0, 0},
    {"uint8_t", "core_mode", 0, 0},
    {"uint8_t", "trcvr_host_managed", 0, 0},
    {"uint32_t", "pll0_div_init_value", 0, 0},
    {"uint32_t", "pll1_div_init_value", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_core_status_t[] = 
{
    {"uint32_t", "pmd_active", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_rx_los_t[] = 
{
    {"uint32_t", "rx_los_en", 0, 0},
    {"uint32_t", "rx_los_invert_en", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_phy_init_config_t[] = 
{
    {"phymod_polarity_t", "polarity", 0, 0},
    {"uint32_t", "tx_params_user_flag", 0, PHYMOD_MAX_LANES_PER_CORE},
    {"phymod_tx_t", "tx", 0, PHYMOD_MAX_LANES_PER_CORE},
    {"uint32_t", "cl72_en", 0, 0},
    {"uint32_t", "an_en", 0, 0},
    {"phymod_operation_mode_t", "op_mode", 0, 0},
    {"phymod_autoneg_link_qualifier_t", "an_link_qualifier", 0, 0},
    {"phymod_phy_inf_config_t", "interface", 0, 0},
    {"phymod_rx_los_t", "rx_los", 0, 0},
    {"uint32_t", "ext_phy_tx_params_user_flag", 0, PHYMOD_MAX_LANES_PER_CORE},
    {"phymod_tx_t", "ext_phy_tx", 0, PHYMOD_MAX_LANES_PER_CORE},
    {"uint32_t", "rx_swing", 0, 0},
    {"uint32_t", "flags", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_phy_local_fault_info_t[] = 
{
    {"uint32_t", "pcs_latched_local_fault", 0, 0},
    {"uint32_t", "pcs_latched_deskew_low", 0, 0},
    {"uint32_t", "pcs_link_status_live", 0, 0},
    {"uint32_t", "pmd_rx_locked", 0, 0},
    {"uint32_t", "pmd_rx_lock_change", 0, 0},
    {"uint32_t", "am_lock_latched_low", 0, 0},
    {"uint32_t", "fec_align_latched_low", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_pcs_userspeed_config_t[] = 
{
    {"phymod_pcs_userspeed_mode_t", "mode", 0, 0},
    {"phymod_pcs_userspeed_param_t", "param", 0, 0},
    {"uint32_t", "value", 0, 0},
    {"uint16_t", "current_entry", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_timesync_timer_adjust_t[] = 
{
    {"phymod_timesync_timer_mode_t", "mode", 0, 0},
    {"int", "delta", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_timesync_inband_ctrl_t[] = 
{
    {"uint32_t", "flags", 0, 0},
    {"int", "resv0_id", 0, 0},
    {"phymod_timesync_timer_mode_t", "timer_mode", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_timesync_framesync_t[] = 
{
    {"phymod_timesync_framesync_mode_t", "mode", 0, 0},
    {"uint32_t", "length_threshold", 0, 0},
    {"uint32_t", "event_offset", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_timesync_syncout_t[] = 
{
    {"uint16_t", "pulse_1_length", 0, 0},
    {"uint16_t", "pulse_2_length", 0, 0},
    {"uint32_t", "interval", 0, 0},
    {"uint64_t", "timestamp", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_timesync_timespec_t[] = 
{
    {"uint8_t", "isnegative", 0, 0},
    {"uint64_t", "seconds", 0, 0},
    {"uint32_t", "nanoseconds", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_timesync_mpls_label_t[] = 
{
    {"uint32_t", "value", 0, 0},
    {"uint32_t", "mask", 0, 0},
    {"uint32_t", "flags", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_timesync_mpls_ctrl_t[] = 
{
    {"uint32_t", "flags", 0, 0},
    {"uint32_t", "special_label", 0, 0},
    {"phymod_timesync_mpls_label_t", "labels", 0, 10},
    {"int", "size", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_timesync_config_t[] = 
{
    {"uint32_t", "capabilities", 0, 0},
    {"uint32_t", "flags", 0, 0},
    {"uint16_t", "itpid", 0, 0},
    {"uint16_t", "otpid", 0, 0},
    {"uint16_t", "otpid2", 0, 0},
    {"phymod_timesync_timer_adjust_t", "timer_adjust", 0, 0},
    {"phymod_timesync_inband_ctrl_t", "inband_ctrl", 0, 0},
    {"phymod_timesync_global_mode_t", "gmode", 0, 0},
    {"phymod_timesync_syncout_t", "syncout", 0, 0},
    {"uint16_t", "ts_divider", 0, 0},
    {"phymod_timesync_timespec_t", "original_timecode", 0, 0},
    {"uint32_t", "rx_link_delay", 0, 0},
    {"phymod_timesync_event_msg_action_t", "tx_sync_mode", 0, 0},
    {"phymod_timesync_event_msg_action_t", "tx_delay_req_mode", 0, 0},
    {"phymod_timesync_event_msg_action_t", "tx_pdelay_req_mode", 0, 0},
    {"phymod_timesync_event_msg_action_t", "tx_pdelay_resp_mode", 0, 0},
    {"phymod_timesync_event_msg_action_t", "rx_sync_mode", 0, 0},
    {"phymod_timesync_event_msg_action_t", "rx_delay_req_mode", 0, 0},
    {"phymod_timesync_event_msg_action_t", "rx_pdelay_req_mode", 0, 0},
    {"phymod_timesync_event_msg_action_t", "rx_pdelay_resp_mode", 0, 0},
    {"phymod_timesync_mpls_ctrl_t", "mpls_ctrl", 0, 0},
    {"uint32_t", "sync_freq", 0, 0},
    {"uint16_t", "phy_1588_dpll_k1", 0, 0},
    {"uint16_t", "phy_1588_dpll_k2", 0, 0},
    {"uint16_t", "phy_1588_dpll_k3", 0, 0},
    {"uint64_t", "phy_1588_dpll_loop_filter", 0, 0},
    {"uint64_t", "phy_1588_dpll_ref_phase", 0, 0},
    {"uint32_t", "phy_1588_dpll_ref_phase_delta", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_edc_config_t[] = 
{
    {"phymod_edc_config_method_t", "method", 0, 0},
    {"uint32_t", "mode_val", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_an_try_enable_control_t[] = 
{
    {"phymod_an_mode_type_t", "an_mode", 0, 0},
    {"uint32_t", "num_lane_adv", 0, 0},
    {"uint32_t", "flags", 0, 0},
    {"uint32_t", "enable", 0, 0},
    {"uint32_t", "speed", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_phy_an_status_t[] = 
{
    {"uint32_t", "hcd_speed", 0, 0},
    {"uint8_t", "result", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_multi_data_t[] = 
{
    {"uint32_t", "flags", 0, 0},
    {"uint32_t", "dev_addr", 0, 0},
    {"uint32_t", "offset", 0, 0},
    {"uint32_t", "max_size", 0, 0},
    {"unsigned char", "data", 1, 0},
    {"uint32_t", "actual_size", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_an_page_t[] = 
{
    {"unsigned short", "page_0", 0, 0},
    {"unsigned short", "page_1", 0, 0},
    {"unsigned short", "page_2", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_sw_an_ctrl_status_t[] = 
{
    {"uint8_t", "seq_restart", 0, 0},
    {"uint8_t", "lp_page_rdy", 0, 0},
    {"uint8_t", "page_req", 0, 0},
    {"uint8_t", "an_completed", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_an_pages_t[] = 
{
    {"phymod_an_page_t", "base_page", 0, 0},
    {"phymod_an_page_t", "msg_page", 0, 0},
    {"phymod_an_page_t", "ufmt_page", 0, 0},
    {"phymod_an_page_t", "null_page", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_sw_an_ctxt_t[] = 
{
    {"phymod_an_pages_t", "tx_pages", 0, 0},
    {"phymod_an_pages_t", "rx_pages", 0, 0},
    {"uint32_t", "no_pages_to_be_txed", 0, 0},
    {"uint32_t", "tx_pages_cnt", 0, 0},
    {"uint32_t", "rx_pages_cnt", 0, 0},
    {"phymod_an_mode_type_t", "an_mode", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_phy_speed_config_t[] = 
{
    {"uint32_t", "data_rate", 0, 0},
    {"phymod_fec_type_t", "fec_type", 0, 0},
    {"uint32_t", "linkTraining", 0, 0},
    {"uint32_t", "flags", 0, 0},
    {"uint32_t", "PAM4_channel_loss", 0, 0},
    {"phymod_firmware_lane_config_t", "pmd_lane_config", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_phy_pll_state_t[] = 
{
    {"uint32_t", "pll0_lanes_bitmap", 0, 0},
    {"uint32_t", "pll1_lanes_bitmap", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_dual_plls_t[] = 
{
    {"uint32_t", "pll0_div", 0, 0},
    {"uint32_t", "pll1_div", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_firmware_load_info_t[] = 
{
    {"unsigned char", "ucode_ptr", 1, 0},
    {"unsigned int", "ucode_len", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_autoneg_advert_ability_t[] = 
{
    {"uint32_t", "speed", 0, 0},
    {"uint32_t", "resolved_num_lanes", 0, 0},
    {"phymod_fec_type_t", "fec", 0, 0},
    {"phymod_pause_type_t", "pause", 0, 0},
    {"phymod_firmware_media_type_t", "medium", 0, 0},
    {"uint32_t", "channel", 0, 0},
    {"phymod_an_mode_type_t", "an_mode", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_autoneg_advert_abilities_t[] = 
{
    {"uint32_t", "num_abilities", 0, 0},
    {"phymod_autoneg_advert_ability_t", "autoneg_abilities", 1, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_synce_clk_ctrl_t[] = 
{
    {"int", "stg0_mode", 0, 0},
    {"int", "stg1_mode", 0, 0},
    {"uint32_t", "sdm_val", 0, 0},
    { NULL }
};

static cint_parameter_desc_t __cint_struct_members__phymod_ts_fifo_status_t[] = 
{
    {"uint32_t", "ts_in_fifo_lo", 0, 0},
    {"uint32_t", "ts_in_fifo_hi", 0, 0},
    {"uint32_t", "ts_seq_id", 0, 0},
    {"uint32_t", "ts_sub_nanosec", 0, 0},
    { NULL }
};


static cint_struct_type_t __cint_structures[] =
{
    {
    "phymod_bus_t",
    sizeof(phymod_bus_t),
    __cint_struct_members__phymod_bus_t,
    __cint_maddr__phymod_bus_t
    },
    {
    "phymod_access_t",
    sizeof(phymod_access_t),
    __cint_struct_members__phymod_access_t,
    __cint_maddr__phymod_access_t
    },
    {
    "phymod_core_access_t",
    sizeof(phymod_core_access_t),
    __cint_struct_members__phymod_core_access_t,
    __cint_maddr__phymod_core_access_t
    },
    {
    "phymod_phy_access_t",
    sizeof(phymod_phy_access_t),
    __cint_struct_members__phymod_phy_access_t,
    __cint_maddr__phymod_phy_access_t
    },
    {
    "phymod_port_config_t",
    sizeof(phymod_port_config_t),
    __cint_struct_members__phymod_port_config_t,
    __cint_maddr__phymod_port_config_t
    },
    {
    "phymod_value_override_t",
    sizeof(phymod_value_override_t),
    __cint_struct_members__phymod_value_override_t,
    __cint_maddr__phymod_value_override_t
    },
    {
    "phymod_core_info_t",
    sizeof(phymod_core_info_t),
    __cint_struct_members__phymod_core_info_t,
    __cint_maddr__phymod_core_info_t
    },
    {
    "phymod_lane_map_t",
    sizeof(phymod_lane_map_t),
    __cint_struct_members__phymod_lane_map_t,
    __cint_maddr__phymod_lane_map_t
    },
    {
    "phymod_core_firmware_info_t",
    sizeof(phymod_core_firmware_info_t),
    __cint_struct_members__phymod_core_firmware_info_t,
    __cint_maddr__phymod_core_firmware_info_t
    },
    {
    "phymod_firmware_core_config_t",
    sizeof(phymod_firmware_core_config_t),
    __cint_struct_members__phymod_firmware_core_config_t,
    __cint_maddr__phymod_firmware_core_config_t
    },
    {
    "phymod_firmware_lane_config_t",
    sizeof(phymod_firmware_lane_config_t),
    __cint_struct_members__phymod_firmware_lane_config_t,
    __cint_maddr__phymod_firmware_lane_config_t
    },
    {
    "phymod_polarity_t",
    sizeof(phymod_polarity_t),
    __cint_struct_members__phymod_polarity_t,
    __cint_maddr__phymod_polarity_t
    },
    {
    "phymod_tx_t",
    sizeof(phymod_tx_t),
    __cint_struct_members__phymod_tx_t,
    __cint_maddr__phymod_tx_t
    },
    {
    "phymod_tx_override_t",
    sizeof(phymod_tx_override_t),
    __cint_struct_members__phymod_tx_override_t,
    __cint_maddr__phymod_tx_override_t
    },
    {
    "phymod_txpi_config_t",
    sizeof(phymod_txpi_config_t),
    __cint_struct_members__phymod_txpi_config_t,
    __cint_maddr__phymod_txpi_config_t
    },
    {
    "phymod_rx_t",
    sizeof(phymod_rx_t),
    __cint_struct_members__phymod_rx_t,
    __cint_maddr__phymod_rx_t
    },
    {
    "phymod_phy_reset_t",
    sizeof(phymod_phy_reset_t),
    __cint_struct_members__phymod_phy_reset_t,
    __cint_maddr__phymod_phy_reset_t
    },
    {
    "phymod_phy_power_t",
    sizeof(phymod_phy_power_t),
    __cint_struct_members__phymod_phy_power_t,
    __cint_maddr__phymod_phy_power_t
    },
    {
    "phymod_autoneg_oui_t",
    sizeof(phymod_autoneg_oui_t),
    __cint_struct_members__phymod_autoneg_oui_t,
    __cint_maddr__phymod_autoneg_oui_t
    },
    {
    "phymod_phy_inf_config_t",
    sizeof(phymod_phy_inf_config_t),
    __cint_struct_members__phymod_phy_inf_config_t,
    __cint_maddr__phymod_phy_inf_config_t
    },
    {
    "phymod_cl72_status_t",
    sizeof(phymod_cl72_status_t),
    __cint_struct_members__phymod_cl72_status_t,
    __cint_maddr__phymod_cl72_status_t
    },
    {
    "phymod_autoneg_ability_t",
    sizeof(phymod_autoneg_ability_t),
    __cint_struct_members__phymod_autoneg_ability_t,
    __cint_maddr__phymod_autoneg_ability_t
    },
    {
    "phymod_autoneg_control_t",
    sizeof(phymod_autoneg_control_t),
    __cint_struct_members__phymod_autoneg_control_t,
    __cint_maddr__phymod_autoneg_control_t
    },
    {
    "phymod_autoneg_status_t",
    sizeof(phymod_autoneg_status_t),
    __cint_struct_members__phymod_autoneg_status_t,
    __cint_maddr__phymod_autoneg_status_t
    },
    {
    "phymod_afe_pll_t",
    sizeof(phymod_afe_pll_t),
    __cint_struct_members__phymod_afe_pll_t,
    __cint_maddr__phymod_afe_pll_t
    },
    {
    "phymod_core_init_config_t",
    sizeof(phymod_core_init_config_t),
    __cint_struct_members__phymod_core_init_config_t,
    __cint_maddr__phymod_core_init_config_t
    },
    {
    "phymod_core_status_t",
    sizeof(phymod_core_status_t),
    __cint_struct_members__phymod_core_status_t,
    __cint_maddr__phymod_core_status_t
    },
    {
    "phymod_rx_los_t",
    sizeof(phymod_rx_los_t),
    __cint_struct_members__phymod_rx_los_t,
    __cint_maddr__phymod_rx_los_t
    },
    {
    "phymod_phy_init_config_t",
    sizeof(phymod_phy_init_config_t),
    __cint_struct_members__phymod_phy_init_config_t,
    __cint_maddr__phymod_phy_init_config_t
    },
    {
    "phymod_phy_local_fault_info_t",
    sizeof(phymod_phy_local_fault_info_t),
    __cint_struct_members__phymod_phy_local_fault_info_t,
    __cint_maddr__phymod_phy_local_fault_info_t
    },
    {
    "phymod_pcs_userspeed_config_t",
    sizeof(phymod_pcs_userspeed_config_t),
    __cint_struct_members__phymod_pcs_userspeed_config_t,
    __cint_maddr__phymod_pcs_userspeed_config_t
    },
    {
    "phymod_timesync_timer_adjust_t",
    sizeof(phymod_timesync_timer_adjust_t),
    __cint_struct_members__phymod_timesync_timer_adjust_t,
    __cint_maddr__phymod_timesync_timer_adjust_t
    },
    {
    "phymod_timesync_inband_ctrl_t",
    sizeof(phymod_timesync_inband_ctrl_t),
    __cint_struct_members__phymod_timesync_inband_ctrl_t,
    __cint_maddr__phymod_timesync_inband_ctrl_t
    },
    {
    "phymod_timesync_framesync_t",
    sizeof(phymod_timesync_framesync_t),
    __cint_struct_members__phymod_timesync_framesync_t,
    __cint_maddr__phymod_timesync_framesync_t
    },
    {
    "phymod_timesync_syncout_t",
    sizeof(phymod_timesync_syncout_t),
    __cint_struct_members__phymod_timesync_syncout_t,
    __cint_maddr__phymod_timesync_syncout_t
    },
    {
    "phymod_timesync_timespec_t",
    sizeof(phymod_timesync_timespec_t),
    __cint_struct_members__phymod_timesync_timespec_t,
    __cint_maddr__phymod_timesync_timespec_t
    },
    {
    "phymod_timesync_mpls_label_t",
    sizeof(phymod_timesync_mpls_label_t),
    __cint_struct_members__phymod_timesync_mpls_label_t,
    __cint_maddr__phymod_timesync_mpls_label_t
    },
    {
    "phymod_timesync_mpls_ctrl_t",
    sizeof(phymod_timesync_mpls_ctrl_t),
    __cint_struct_members__phymod_timesync_mpls_ctrl_t,
    __cint_maddr__phymod_timesync_mpls_ctrl_t
    },
    {
    "phymod_timesync_config_t",
    sizeof(phymod_timesync_config_t),
    __cint_struct_members__phymod_timesync_config_t,
    __cint_maddr__phymod_timesync_config_t
    },
    {
    "phymod_edc_config_t",
    sizeof(phymod_edc_config_t),
    __cint_struct_members__phymod_edc_config_t,
    __cint_maddr__phymod_edc_config_t
    },
    {
    "phymod_an_try_enable_control_t",
    sizeof(phymod_an_try_enable_control_t),
    __cint_struct_members__phymod_an_try_enable_control_t,
    __cint_maddr__phymod_an_try_enable_control_t
    },
    {
    "phymod_phy_an_status_t",
    sizeof(phymod_phy_an_status_t),
    __cint_struct_members__phymod_phy_an_status_t,
    __cint_maddr__phymod_phy_an_status_t
    },
    {
    "phymod_multi_data_t",
    sizeof(phymod_multi_data_t),
    __cint_struct_members__phymod_multi_data_t,
    __cint_maddr__phymod_multi_data_t
    },
    {
    "phymod_an_page_t",
    sizeof(phymod_an_page_t),
    __cint_struct_members__phymod_an_page_t,
    __cint_maddr__phymod_an_page_t
    },
    {
    "phymod_sw_an_ctrl_status_t",
    sizeof(phymod_sw_an_ctrl_status_t),
    __cint_struct_members__phymod_sw_an_ctrl_status_t,
    __cint_maddr__phymod_sw_an_ctrl_status_t
    },
    {
    "phymod_an_pages_t",
    sizeof(phymod_an_pages_t),
    __cint_struct_members__phymod_an_pages_t,
    __cint_maddr__phymod_an_pages_t
    },
    {
    "phymod_sw_an_ctxt_t",
    sizeof(phymod_sw_an_ctxt_t),
    __cint_struct_members__phymod_sw_an_ctxt_t,
    __cint_maddr__phymod_sw_an_ctxt_t
    },
    {
    "phymod_phy_speed_config_t",
    sizeof(phymod_phy_speed_config_t),
    __cint_struct_members__phymod_phy_speed_config_t,
    __cint_maddr__phymod_phy_speed_config_t
    },
    {
    "phymod_phy_pll_state_t",
    sizeof(phymod_phy_pll_state_t),
    __cint_struct_members__phymod_phy_pll_state_t,
    __cint_maddr__phymod_phy_pll_state_t
    },
    {
    "phymod_dual_plls_t",
    sizeof(phymod_dual_plls_t),
    __cint_struct_members__phymod_dual_plls_t,
    __cint_maddr__phymod_dual_plls_t
    },
    {
    "phymod_firmware_load_info_t",
    sizeof(phymod_firmware_load_info_t),
    __cint_struct_members__phymod_firmware_load_info_t,
    __cint_maddr__phymod_firmware_load_info_t
    },
    {
    "phymod_autoneg_advert_ability_t",
    sizeof(phymod_autoneg_advert_ability_t),
    __cint_struct_members__phymod_autoneg_advert_ability_t,
    __cint_maddr__phymod_autoneg_advert_ability_t
    },
    {
    "phymod_autoneg_advert_abilities_t",
    sizeof(phymod_autoneg_advert_abilities_t),
    __cint_struct_members__phymod_autoneg_advert_abilities_t,
    __cint_maddr__phymod_autoneg_advert_abilities_t
    },
    {
    "phymod_synce_clk_ctrl_t",
    sizeof(phymod_synce_clk_ctrl_t),
    __cint_struct_members__phymod_synce_clk_ctrl_t,
    __cint_maddr__phymod_synce_clk_ctrl_t
    },
    {
    "phymod_ts_fifo_status_t",
    sizeof(phymod_ts_fifo_status_t),
    __cint_struct_members__phymod_ts_fifo_status_t,
    __cint_maddr__phymod_ts_fifo_status_t
    },
    { NULL }
};


/* Enums section */
static cint_enum_map_t __cint_enum_map__phymod_dispatch_type_t[] =
{
#ifdef PHYMOD_EAGLE_SUPPORT
    { "phymodDispatchTypeEagle", phymodDispatchTypeEagle },
#endif /*PHYMOD_EAGLE_SUPPORT  */
#ifdef PHYMOD_FALCON_SUPPORT
    { "phymodDispatchTypeFalcon", phymodDispatchTypeFalcon },
#endif /*PHYMOD_FALCON_SUPPORT  */
#ifdef PHYMOD_QSGMIIE_SUPPORT
    { "phymodDispatchTypeQsgmiie", phymodDispatchTypeQsgmiie },
#endif /*PHYMOD_QSGMIIE_SUPPORT  */
#ifdef PHYMOD_TSCE_SUPPORT
    { "phymodDispatchTypeTsce", phymodDispatchTypeTsce },
#endif /*PHYMOD_TSCE_SUPPORT  */
#ifdef PHYMOD_TSCF_SUPPORT
    { "phymodDispatchTypeTscf", phymodDispatchTypeTscf },
#endif /*PHYMOD_TSCF_SUPPORT  */
#ifdef PHYMOD_PHY8806X_SUPPORT
    { "phymodDispatchTypePhy8806x", phymodDispatchTypePhy8806x },
#endif /*PHYMOD_PHY8806X_SUPPORT  */
#ifdef PHYMOD_FURIA_SUPPORT
    { "phymodDispatchTypeFuria", phymodDispatchTypeFuria },
#endif /*PHYMOD_FURIA_SUPPORT  */
#ifdef PHYMOD_VIPER_SUPPORT
    { "phymodDispatchTypeViper", phymodDispatchTypeViper },
#endif /*PHYMOD_VIPER_SUPPORT  */
#ifdef PHYMOD_SESTO_SUPPORT
    { "phymodDispatchTypeSesto", phymodDispatchTypeSesto },
#endif /*PHYMOD_SESTO_SUPPORT  */
#ifdef PHYMOD_QUADRA28_SUPPORT
    { "phymodDispatchTypeQuadra28", phymodDispatchTypeQuadra28 },
#endif /*PHYMOD_QUADRA28_SUPPORT  */
#ifdef PHYMOD_QTCE_SUPPORT
    { "phymodDispatchTypeQtce", phymodDispatchTypeQtce },
#endif /*PHYMOD_QTCE_SUPPORT  */
#ifdef PHYMOD_HURACAN_SUPPORT
    { "phymodDispatchTypeHuracan", phymodDispatchTypeHuracan },
#endif /*PHYMOD_HURACAN_SUPPORT  */
#ifdef PHYMOD_MADURA_SUPPORT
    { "phymodDispatchTypeMadura", phymodDispatchTypeMadura },
#endif /*PHYMOD_MADURA_SUPPORT  */
#ifdef PHYMOD_FURIA_SUPPORT
    { "phymodDispatchTypeFuria_82212", phymodDispatchTypeFuria_82212 },
#endif /*PHYMOD_FURIA_SUPPORT  */
#ifdef PHYMOD_DINO_SUPPORT
    { "phymodDispatchTypeDino", phymodDispatchTypeDino },
#endif /*PHYMOD_DINO_SUPPORT  */
#ifdef PHYMOD_TSCE_DPLL_SUPPORT
    { "phymodDispatchTypeTsce_dpll", phymodDispatchTypeTsce_dpll },
#endif /*PHYMOD_TSCE_DPLL_SUPPORT  */
#ifdef PHYMOD_EAGLE_DPLL_SUPPORT
    { "phymodDispatchTypeEagle_dpll", phymodDispatchTypeEagle_dpll },
#endif /*PHYMOD_EAGLE_DPLL_SUPPORT  */
#ifdef PHYMOD_TSCF16_SUPPORT
    { "phymodDispatchTypeTscf16", phymodDispatchTypeTscf16 },
#endif /*PHYMOD_TSCF16_SUPPORT  */
#ifdef PHYMOD_FALCON16_SUPPORT
    { "phymodDispatchTypeFalcon16", phymodDispatchTypeFalcon16 },
#endif /*PHYMOD_FALCON16_SUPPORT  */
#ifdef PHYMOD_MERLIN16_SUPPORT
    { "phymodDispatchTypeMerlin16", phymodDispatchTypeMerlin16 },
#endif /*PHYMOD_MERLIN16_SUPPORT  */
#ifdef PHYMOD_TSCE16_SUPPORT
    { "phymodDispatchTypeTsce16", phymodDispatchTypeTsce16 },
#endif /*PHYMOD_TSCE16_SUPPORT  */
#ifdef PHYMOD_TSCF_GEN3_SUPPORT
    { "phymodDispatchTypeTscf_gen3", phymodDispatchTypeTscf_gen3 },
#endif /*PHYMOD_TSCF_GEN3_SUPPORT  */
#ifdef PHYMOD_FALCON_DPLL_SUPPORT
    { "phymodDispatchTypeFalcon_dpll", phymodDispatchTypeFalcon_dpll },
#endif /*PHYMOD_FALCON_DPLL_SUPPORT  */
#ifdef PHYMOD_BLACKHAWK_SUPPORT
    { "phymodDispatchTypeBlackhawk", phymodDispatchTypeBlackhawk },
#endif /*PHYMOD_BLACKHAWK_SUPPORT  */
#ifdef PHYMOD_TSCBH_SUPPORT
    { "phymodDispatchTypeTscbh", phymodDispatchTypeTscbh },
#endif /*PHYMOD_TSCBH_SUPPORT  */
#ifdef PHYMOD_QTCE16_SUPPORT
    { "phymodDispatchTypeQtce16", phymodDispatchTypeQtce16 },
#endif /*PHYMOD_QTCE16_SUPPORT  */
#ifdef PHYMOD_NULL_SUPPORT
    { "phymodDispatchTypeNull", phymodDispatchTypeNull },
#endif /*PHYMOD_NULL_SUPPORT  */
    { "phymodDispatchTypeInvalid", phymodDispatchTypeInvalid },
#ifdef PHYMOD_TSCBH_GEN2_SUPPORT
    { "phymodDispatchTypeTscbh_gen2", phymodDispatchTypeTscbh_gen2 },
#endif /*PHYMOD_TSCBH_GEN2_SUPPORT  */
#ifdef PHYMOD_MERLIN7_SUPPORT
    { "phymodDispatchTypeMerlin7", phymodDispatchTypeMerlin7 },
#endif /*PHYMOD_MERLIN7_SUPPORT  */
#ifdef PHYMOD_TSCE7_SUPPORT
    { "phymodDispatchTypeTsce7", phymodDispatchTypeTsce7 },
#endif /*PHYMOD_TSCE7_SUPPORT  */
#ifdef PHYMOD_TSCF16_GEN3_SUPPORT
    { "phymodDispatchTypeTscf16_gen3", phymodDispatchTypeTscf16_gen3 },
#endif /*PHYMOD_TSCF16_GEN3_SUPPORT  */
#ifdef PHYMOD_FALCON16_V1L4P1_SUPPORT
    { "phymodDispatchTypeFalcon16_v1l4p1", phymodDispatchTypeFalcon16_v1l4p1 },
#endif /*PHYMOD_FALCON16_V1L4P1_SUPPORT  */
#ifdef PHYMOD_TSCBH_FLEXE_SUPPORT
    { "phymodDispatchTypeTscbh_flexe", phymodDispatchTypeTscbh_flexe },
#endif /*PHYMOD_TSCBH_FLEXE_SUPPORT  */
#ifdef PHYMOD_TSCBH_GEN3_SUPPORT
    { "phymodDispatchTypeTscbh_gen3", phymodDispatchTypeTscbh_gen3 },
#endif /*PHYMOD_TSCBH_GEN3_SUPPORT  */
#ifdef PHYMOD_BLACKHAWK7_V1L8P1_SUPPORT
    { "phymodDispatchTypeBlackhawk7_v1l8p1", phymodDispatchTypeBlackhawk7_v1l8p1 },
#endif /*PHYMOD_BLACKHAWK7_V1L8P1_SUPPORT  */
#ifdef PHYMOD_TSCO_SUPPORT
    { "phymodDispatchTypeTsco", phymodDispatchTypeTsco },
#endif /*PHYMOD_TSCO_SUPPORT  */
#ifdef PHYMOD_OSPREY7_V2L8P1_SUPPORT
    { "phymodDispatchTypeOsprey7_v2l8p1", phymodDispatchTypeOsprey7_v2l8p1 },
#endif /*PHYMOD_OSPREY7_V2L8P1_SUPPORT  */
#ifdef PHYMOD_BLACKHAWK7_L8P2_SUPPORT
    { "phymodDispatchTypeBlackhawk7_l8p2", phymodDispatchTypeBlackhawk7_l8p2 },
#endif /*PHYMOD_BLACKHAWK7_L8P2_SUPPORT  */
#ifdef PHYMOD_TSCO_DPLL_SUPPORT
    { "phymodDispatchTypeTsco_dpll", phymodDispatchTypeTsco_dpll },
#endif /*PHYMOD_TSCO_DPLL_SUPPORT  */
    { "phymodDispatchTypeCount", phymodDispatchTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_mem_type_t[] =
{
    { "phymodMemSpeedIdTable", phymodMemSpeedIdTable },
    { "phymodMemAMTable", phymodMemAMTable },
    { "phymodMemUMTable", phymodMemUMTable },
    { "phymodMemTxLkup1588Mpp0", phymodMemTxLkup1588Mpp0 },
    { "phymodMemTxLkup1588Mpp1", phymodMemTxLkup1588Mpp1 },
    { "phymodMemTxLkup1588400G", phymodMemTxLkup1588400G },
    { "phymodMemRxLkup1588Mpp0", phymodMemRxLkup1588Mpp0 },
    { "phymodMemRxLkup1588Mpp1", phymodMemRxLkup1588Mpp1 },
    { "phymodMemRxLkup1588400G", phymodMemRxLkup1588400G },
    { "phymodMemSpeedPriorityMapTable", phymodMemSpeedPriorityMapTable },
    { "phymodMemTxTwostep1588Ts", phymodMemTxTwostep1588Ts },
    { "phymodMemRsFecSymbErrMib", phymodMemRsFecSymbErrMib },
    { "phymodMemCount", phymodMemCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_port_loc_t[] =
{
    { "phymodPortLocDC", phymodPortLocDC },
    { "phymodPortLocLine", phymodPortLocLine },
    { "phymodPortLocSys", phymodPortLocSys },
    { "phymodPortCount", phymodPortCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_core_version_t[] =
{
    { "phymodCoreVersionFalconA0", phymodCoreVersionFalconA0 },
    { "phymodCoreVersionEagleA0", phymodCoreVersionEagleA0 },
    { "phymodCoreVersionQsgmiieA0", phymodCoreVersionQsgmiieA0 },
    { "phymodCoreVersionTsce4A0", phymodCoreVersionTsce4A0 },
    { "phymodCoreVersionTsce12A0", phymodCoreVersionTsce12A0 },
    { "phymodCoreVersionTscfA0", phymodCoreVersionTscfA0 },
    { "phymodCoreVersionTscfB0", phymodCoreVersionTscfB0 },
    { "phymodCoreVersionPhy8806x", phymodCoreVersionPhy8806x },
    { "phymodCoreVersionFuriaA2", phymodCoreVersionFuriaA2 },
    { "phymodCoreVersionViperXA0", phymodCoreVersionViperXA0 },
    { "phymodCoreVersionViperGA0", phymodCoreVersionViperGA0 },
    { "phymodCoreVersionSestoA0", phymodCoreVersionSestoA0 },
    { "phymodCoreVersionQuadra28", phymodCoreVersionQuadra28 },
    { "phymodCoreVersionHuracan", phymodCoreVersionHuracan },
    { "phymodCoreVersionMadura", phymodCoreVersionMadura },
    { "phymodCoreVersionSestoB0", phymodCoreVersionSestoB0 },
    { "phymodCoreVersionDino", phymodCoreVersionDino },
    { "phymodCoreVersionTsceDpll", phymodCoreVersionTsceDpll },
    { "phymodCoreVersionFalcon16", phymodCoreVersionFalcon16 },
    { "phymodCoreVersionTscf16", phymodCoreVersionTscf16 },
    { "phymodCoreVersionMerlin16", phymodCoreVersionMerlin16 },
    { "phymodCoreVersionTscfB1", phymodCoreVersionTscfB1 },
    { "phymodCoreVersionTsce16", phymodCoreVersionTsce16 },
    { "phymodCoreVersionfalconDpll", phymodCoreVersionfalconDpll },
    { "phymodCoreVersionTscfGen3", phymodCoreVersionTscfGen3 },
    { "phymodCoreVersionBlackhawk16", phymodCoreVersionBlackhawk16 },
    { "phymodCoreVersionTscbh16", phymodCoreVersionTscbh16 },
    { "phymodCoreVersionQtceA0", phymodCoreVersionQtceA0 },
    { "phymodCoreVersionQtce16", phymodCoreVersionQtce16 },
    { "phymodCoreVersionTscbhGen2", phymodCoreVersionTscbhGen2 },
    { "phymodCoreVersionMerlin7", phymodCoreVersionMerlin7 },
    { "phymodCoreVersionTsce7", phymodCoreVersionTsce7 },
    { "phymodCoreVersionTscf16Gen3", phymodCoreVersionTscf16Gen3 },
    { "phymodCoreVersionFalcon16_v1l4p1", phymodCoreVersionFalcon16_v1l4p1 },
    { "phymodCoreVersionTscfD0", phymodCoreVersionTscfD0 },
    { "phymodCoreVersionTscbhFlexE", phymodCoreVersionTscbhFlexE },
    { "phymodCoreVersionTscbhGen3", phymodCoreVersionTscbhGen3 },
    { "phymodCoreVersionBlackhawk7_v1l8p1", phymodCoreVersionBlackhawk7_v1l8p1 },
    { "phymodCoreVersionTsco", phymodCoreVersionTsco },
    { "phymodCoreVersionOsprey7_v2l8p1", phymodCoreVersionOsprey7_v2l8p1 },
    { "phymodCoreVersionBlackhawk7_l8p2", phymodCoreVersionBlackhawk7_l8p2 },
    { "phymodCoreVersionTsco_dpll", phymodCoreVersionTsco_dpll },
    { "phymodCoreVersionCount", phymodCoreVersionCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_reset_mode_t[] =
{
    { "phymodResetModeHard", phymodResetModeHard },
    { "phymodResetModeSoft", phymodResetModeSoft },
    { "phymodResetModeCount", phymodResetModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_reset_direction_t[] =
{
    { "phymodResetDirectionIn", phymodResetDirectionIn },
    { "phymodResetDirectionOut", phymodResetDirectionOut },
    { "phymodResetDirectionInOut", phymodResetDirectionInOut },
    { "phymodResetDirectionCount", phymodResetDirectionCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_firmware_media_type_t[] =
{
    { "phymodFirmwareMediaTypePcbTraceBackPlane", phymodFirmwareMediaTypePcbTraceBackPlane },
    { "phymodFirmwareMediaTypeCopperCable", phymodFirmwareMediaTypeCopperCable },
    { "phymodFirmwareMediaTypeOptics", phymodFirmwareMediaTypeOptics },
    { "phymodFirmwareMediaTypeCount", phymodFirmwareMediaTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_sequencer_operation_t[] =
{
    { "phymodSeqOpStop", phymodSeqOpStop },
    { "phymodSeqOpStart", phymodSeqOpStart },
    { "phymodSeqOpRestart", phymodSeqOpRestart },
    { "phymodSeqOpCount", phymodSeqOpCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_core_event_t[] =
{
    { "phymodCoreEventPllLock", phymodCoreEventPllLock },
    { "phymodCoreEventCount", phymodCoreEventCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_drivermode_t[] =
{
    { "phymodTxDriverModeDefault", phymodTxDriverModeDefault },
    { "phymodTxDriverModeNotSupported", phymodTxDriverModeNotSupported },
    { "phymodTxDriverModeHalfAmp", phymodTxDriverModeHalfAmp },
    { "phymodTxDriverModeHalfAmpHiImped", phymodTxDriverModeHalfAmpHiImped },
    { "phymodTxDriverModeCount", phymodTxDriverModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_tx_tap_mode_t[] =
{
    { "phymodTxTapModeDefault", phymodTxTapModeDefault },
    { "phymodTxTapMode6Tap", phymodTxTapMode6Tap },
    { "phymodTxTapMode3Tap", phymodTxTapMode3Tap },
    { "phymodTxTapModeCount", phymodTxTapModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_phy_signalling_method_t[] =
{
    { "phymodSignallingMethodNRZ", phymodSignallingMethodNRZ },
    { "phymodSignallingMethodPAM4", phymodSignallingMethodPAM4 },
    { "phymodSignallingMethodCount", phymodSignallingMethodCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_media_typed_t[] =
{
    { "phymodMediaTypeChipToChip", phymodMediaTypeChipToChip },
    { "phymodMediaTypeShort", phymodMediaTypeShort },
    { "phymodMediaTypeMid", phymodMediaTypeMid },
    { "phymodMediaTypeLong", phymodMediaTypeLong },
    { "phymodMediaTypeCount", phymodMediaTypeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_power_t[] =
{
    { "phymodPowerOff", phymodPowerOff },
    { "phymodPowerOn", phymodPowerOn },
    { "phymodPowerOffOn", phymodPowerOffOn },
    { "phymodPowerNoChange", phymodPowerNoChange },
    { "phymodPowerCount", phymodPowerCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_phy_hg2_codec_t[] =
{
    { "phymodBcmHG2CodecOff", phymodBcmHG2CodecOff },
    { "phymodBcmHG2CodecOnWith8ByteIPG", phymodBcmHG2CodecOnWith8ByteIPG },
    { "phymodBcmHG2CodecOnWith9ByteIPG", phymodBcmHG2CodecOnWith9ByteIPG },
    { "phymodBcmHG2CodecCount", phymodBcmHG2CodecCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_phy_tx_lane_control_t[] =
{
    { "phymodTxTrafficDisable", phymodTxTrafficDisable },
    { "phymodTxTrafficEnable", phymodTxTrafficEnable },
    { "phymodTxReset", phymodTxReset },
    { "phymodTxSquelchOn", phymodTxSquelchOn },
    { "phymodTxSquelchOff", phymodTxSquelchOff },
    { "phymodTxElectricalIdleEnable", phymodTxElectricalIdleEnable },
    { "phymodTxElectricalIdleDisable", phymodTxElectricalIdleDisable },
    { "phymodTxCount", phymodTxCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_phy_rx_lane_control_t[] =
{
    { "phymodRxReset", phymodRxReset },
    { "phymodRxSquelchOn", phymodRxSquelchOn },
    { "phymodRxSquelchOff", phymodRxSquelchOff },
    { "phymodRxDisable", phymodRxDisable },
    { "phymodRxCount", phymodRxCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_interface_t[] =
{
    { "phymodInterfaceBypass", phymodInterfaceBypass },
    { "phymodInterfaceSR", phymodInterfaceSR },
    { "phymodInterfaceSR4", phymodInterfaceSR4 },
    { "phymodInterfaceKX", phymodInterfaceKX },
    { "phymodInterfaceKX4", phymodInterfaceKX4 },
    { "phymodInterfaceKR", phymodInterfaceKR },
    { "phymodInterfaceKR2", phymodInterfaceKR2 },
    { "phymodInterfaceKR4", phymodInterfaceKR4 },
    { "phymodInterfaceCX", phymodInterfaceCX },
    { "phymodInterfaceCX2", phymodInterfaceCX2 },
    { "phymodInterfaceCX4", phymodInterfaceCX4 },
    { "phymodInterfaceCR", phymodInterfaceCR },
    { "phymodInterfaceCR2", phymodInterfaceCR2 },
    { "phymodInterfaceCR4", phymodInterfaceCR4 },
    { "phymodInterfaceCR10", phymodInterfaceCR10 },
    { "phymodInterfaceXFI", phymodInterfaceXFI },
    { "phymodInterfaceSFI", phymodInterfaceSFI },
    { "phymodInterfaceSFPDAC", phymodInterfaceSFPDAC },
    { "phymodInterfaceXGMII", phymodInterfaceXGMII },
    { "phymodInterface1000X", phymodInterface1000X },
    { "phymodInterfaceSGMII", phymodInterfaceSGMII },
    { "phymodInterfaceXAUI", phymodInterfaceXAUI },
    { "phymodInterfaceRXAUI", phymodInterfaceRXAUI },
    { "phymodInterfaceX2", phymodInterfaceX2 },
    { "phymodInterfaceXLAUI", phymodInterfaceXLAUI },
    { "phymodInterfaceXLAUI2", phymodInterfaceXLAUI2 },
    { "phymodInterfaceCAUI", phymodInterfaceCAUI },
    { "phymodInterfaceQSGMII", phymodInterfaceQSGMII },
    { "phymodInterfaceLR4", phymodInterfaceLR4 },
    { "phymodInterfaceLR", phymodInterfaceLR },
    { "phymodInterfaceLR2", phymodInterfaceLR2 },
    { "phymodInterfaceER", phymodInterfaceER },
    { "phymodInterfaceER2", phymodInterfaceER2 },
    { "phymodInterfaceER4", phymodInterfaceER4 },
    { "phymodInterfaceSR2", phymodInterfaceSR2 },
    { "phymodInterfaceSR10", phymodInterfaceSR10 },
    { "phymodInterfaceCAUI4", phymodInterfaceCAUI4 },
    { "phymodInterfaceVSR", phymodInterfaceVSR },
    { "phymodInterfaceLR10", phymodInterfaceLR10 },
    { "phymodInterfaceKR10", phymodInterfaceKR10 },
    { "phymodInterfaceCAUI4_C2C", phymodInterfaceCAUI4_C2C },
    { "phymodInterfaceCAUI4_C2M", phymodInterfaceCAUI4_C2M },
    { "phymodInterfaceZR", phymodInterfaceZR },
    { "phymodInterfaceLRM", phymodInterfaceLRM },
    { "phymodInterfaceXLPPI", phymodInterfaceXLPPI },
    { "phymodInterfaceOTN", phymodInterfaceOTN },
    { "phymodInterfaceCount", phymodInterfaceCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_ref_clk_t[] =
{
    { "phymodRefClk156Mhz", phymodRefClk156Mhz },
    { "phymodRefClk125Mhz", phymodRefClk125Mhz },
    { "phymodRefClk106Mhz", phymodRefClk106Mhz },
    { "phymodRefClk161Mhz", phymodRefClk161Mhz },
    { "phymodRefClk174Mhz", phymodRefClk174Mhz },
    { "phymodRefClk312Mhz", phymodRefClk312Mhz },
    { "phymodRefClk322Mhz", phymodRefClk322Mhz },
    { "phymodRefClk349Mhz", phymodRefClk349Mhz },
    { "phymodRefClk644Mhz", phymodRefClk644Mhz },
    { "phymodRefClk698Mhz", phymodRefClk698Mhz },
    { "phymodRefClk155Mhz", phymodRefClk155Mhz },
    { "phymodRefClk156P6Mhz", phymodRefClk156P6Mhz },
    { "phymodRefClk157Mhz", phymodRefClk157Mhz },
    { "phymodRefClk158Mhz", phymodRefClk158Mhz },
    { "phymodRefClk159Mhz", phymodRefClk159Mhz },
    { "phymodRefClk168Mhz", phymodRefClk168Mhz },
    { "phymodRefClk172Mhz", phymodRefClk172Mhz },
    { "phymodRefClk173Mhz", phymodRefClk173Mhz },
    { "phymodRefClk169P409Mhz", phymodRefClk169P409Mhz },
    { "phymodRefClk348P125Mhz", phymodRefClk348P125Mhz },
    { "phymodRefClk162P948Mhz", phymodRefClk162P948Mhz },
    { "phymodRefClk336P094Mhz", phymodRefClk336P094Mhz },
    { "phymodRefClk168P12Mhz", phymodRefClk168P12Mhz },
    { "phymodRefClk346P74Mhz", phymodRefClk346P74Mhz },
    { "phymodRefClk167P41Mhz", phymodRefClk167P41Mhz },
    { "phymodRefClk345P28Mhz", phymodRefClk345P28Mhz },
    { "phymodRefClk162P26Mhz", phymodRefClk162P26Mhz },
    { "phymodRefClk334P66Mhz", phymodRefClk334P66Mhz },
    { "phymodRefClkCount", phymodRefClkCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_triple_core_t[] =
{
    { "phymodTripleCore444", phymodTripleCore444 },
    { "phymodTripleCore343", phymodTripleCore343 },
    { "phymodTripleCore442", phymodTripleCore442 },
    { "phymodTripleCore244", phymodTripleCore244 },
    { "phymodTripleCoreCount", phymodTripleCoreCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_otn_type_t[] =
{
    { "phymodOTNOTU1", phymodOTNOTU1 },
    { "phymodOTNOTU1e", phymodOTNOTU1e },
    { "phymodOTNOTU2", phymodOTNOTU2 },
    { "phymodOTNOTU2e", phymodOTNOTU2e },
    { "phymodOTNOTU2f", phymodOTNOTU2f },
    { "phymodOTNOTU3", phymodOTNOTU3 },
    { "phymodOTNOTU3e2", phymodOTNOTU3e2 },
    { "phymodOTNOTU4", phymodOTNOTU4 },
    { "phymodOTNOTU4p10", phymodOTNOTU4p10 },
    { "phymodOTNCount", phymodOTNCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_an_mode_type_t[] =
{
    { "phymod_AN_MODE_NONE", phymod_AN_MODE_NONE },
    { "phymod_AN_MODE_CL73", phymod_AN_MODE_CL73 },
    { "phymod_AN_MODE_CL37", phymod_AN_MODE_CL37 },
    { "phymod_AN_MODE_CL73BAM", phymod_AN_MODE_CL73BAM },
    { "phymod_AN_MODE_CL37BAM", phymod_AN_MODE_CL37BAM },
    { "phymod_AN_MODE_HPAM", phymod_AN_MODE_HPAM },
    { "phymod_AN_MODE_SGMII", phymod_AN_MODE_SGMII },
    { "phymod_AN_MODE_CL37BAM_10P9375G_VCO", phymod_AN_MODE_CL37BAM_10P9375G_VCO },
    { "phymod_AN_MODE_CL37_SGMII", phymod_AN_MODE_CL37_SGMII },
    { "phymod_AN_MODE_CL73_MSA", phymod_AN_MODE_CL73_MSA },
    { "phymod_AN_MODE_MSA", phymod_AN_MODE_MSA },
    { "phymod_AN_MODE_Count", phymod_AN_MODE_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_cl37_sgmii_speed_t[] =
{
    { "phymod_CL37_SGMII_10M", phymod_CL37_SGMII_10M },
    { "phymod_CL37_SGMII_100M", phymod_CL37_SGMII_100M },
    { "phymod_CL37_SGMII_1000M", phymod_CL37_SGMII_1000M },
    { "phymod_CL37_SGMII_2500M", phymod_CL37_SGMII_2500M },
    { "phymod_CL37_SGMII_Count", phymod_CL37_SGMII_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_firmware_load_force_t[] =
{
    { "phymodFirmwareLoadSkip", phymodFirmwareLoadSkip },
    { "phymodFirmwareLoadForce", phymodFirmwareLoadForce },
    { "phymodFirmwareLoadAuto", phymodFirmwareLoadAuto },
    { "phymodFirmwareLoadCount", phymodFirmwareLoadCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_firmware_load_method_t[] =
{
    { "phymodFirmwareLoadMethodNone", phymodFirmwareLoadMethodNone },
    { "phymodFirmwareLoadMethodInternal", phymodFirmwareLoadMethodInternal },
    { "phymodFirmwareLoadMethodExternal", phymodFirmwareLoadMethodExternal },
    { "phymodFirmwareLoadMethodProgEEPROM", phymodFirmwareLoadMethodProgEEPROM },
    { "phymodFirmwareLoadMethodCount", phymodFirmwareLoadMethodCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_datapath_t[] =
{
    { "phymodDatapathNormal", phymodDatapathNormal },
    { "phymodDatapathUll", phymodDatapathUll },
    { "phymodDatapathCount", phymodDatapathCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_tx_input_voltage_t[] =
{
    { "phymodTxInputVoltageDefault", phymodTxInputVoltageDefault },
    { "phymodTxInputVoltage1p00", phymodTxInputVoltage1p00 },
    { "phymodTxInputVoltage1p25", phymodTxInputVoltage1p25 },
    { "phymodTxInputVoltageCount", phymodTxInputVoltageCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_operation_mode_t[] =
{
    { "phymodOperationModeRetimer", phymodOperationModeRetimer },
    { "phymodOperationModeRepeater", phymodOperationModeRepeater },
    { "phymodOperationModePassthru", phymodOperationModePassthru },
    { "phymodOperationModeCount", phymodOperationModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_autoneg_link_qualifier_t[] =
{
    { "phymodAutonegLinkQualifierRegisterWrite", phymodAutonegLinkQualifierRegisterWrite },
    { "phymodAutonegLinkQualifierKRBlockLock", phymodAutonegLinkQualifierKRBlockLock },
    { "phymodAutonegLinkQualifierKR4BlockLock", phymodAutonegLinkQualifierKR4BlockLock },
    { "phymodAutonegLinkQualifierKR4PMDLock", phymodAutonegLinkQualifierKR4PMDLock },
    { "phymodAutonegLinkQualifierExternalPCS", phymodAutonegLinkQualifierExternalPCS },
    { "phymodAutonegLinkQualifierDefault", phymodAutonegLinkQualifierDefault },
    { "phymodAutonegLinkQualifierCount", phymodAutonegLinkQualifierCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_loopback_mode_t[] =
{
    { "phymodLoopbackGlobal", phymodLoopbackGlobal },
    { "phymodLoopbackGlobalPMD", phymodLoopbackGlobalPMD },
    { "phymodLoopbackGlobalPCS", phymodLoopbackGlobalPCS },
    { "phymodLoopbackRemotePMD", phymodLoopbackRemotePMD },
    { "phymodLoopbackRemotePCS", phymodLoopbackRemotePCS },
    { "phymodLoopbackSysGlobal", phymodLoopbackSysGlobal },
    { "phymodLoopbackSysGlobalPMD", phymodLoopbackSysGlobalPMD },
    { "phymodLoopbackSysGlobalPCS", phymodLoopbackSysGlobalPCS },
    { "phymodLoopbackSysRemotePMD", phymodLoopbackSysRemotePMD },
    { "phymodLoopbackSysRemotePCS", phymodLoopbackSysRemotePCS },
    { "phymodLoopbackCount", phymodLoopbackCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_pcs_userspeed_mode_t[] =
{
    { "phymodPcsUserSpeedModeST", phymodPcsUserSpeedModeST },
    { "phymodPcsUserSpeedModeHTO", phymodPcsUserSpeedModeHTO },
    { "phymodPcsUserSpeedModeCount", phymodPcsUserSpeedModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_pcs_userspeed_param_t[] =
{
    { "phymodPcsUserSpeedParamEntry", phymodPcsUserSpeedParamEntry },
    { "phymodPcsUserSpeedParamHCD", phymodPcsUserSpeedParamHCD },
    { "phymodPcsUserSpeedParamClear", phymodPcsUserSpeedParamClear },
    { "phymodPcsUserSpeedParamPllDiv", phymodPcsUserSpeedParamPllDiv },
    { "phymodPcsUserSpeedParamPmaOS", phymodPcsUserSpeedParamPmaOS },
    { "phymodPcsUserSpeedParamScramble", phymodPcsUserSpeedParamScramble },
    { "phymodPcsUserSpeedParamEncode", phymodPcsUserSpeedParamEncode },
    { "phymodPcsUserSpeedParamCl48CheckEnd", phymodPcsUserSpeedParamCl48CheckEnd },
    { "phymodPcsUserSpeedParamBlkSync", phymodPcsUserSpeedParamBlkSync },
    { "phymodPcsUserSpeedParamReorder", phymodPcsUserSpeedParamReorder },
    { "phymodPcsUserSpeedParamCl36Enable", phymodPcsUserSpeedParamCl36Enable },
    { "phymodPcsUserSpeedParamDescr1", phymodPcsUserSpeedParamDescr1 },
    { "phymodPcsUserSpeedParamDecode1", phymodPcsUserSpeedParamDecode1 },
    { "phymodPcsUserSpeedParamDeskew", phymodPcsUserSpeedParamDeskew },
    { "phymodPcsUserSpeedParamDescr2", phymodPcsUserSpeedParamDescr2 },
    { "phymodPcsUserSpeedParamDescr2ByteDel", phymodPcsUserSpeedParamDescr2ByteDel },
    { "phymodPcsUserSpeedParamBrcm64B66", phymodPcsUserSpeedParamBrcm64B66 },
    { "phymodPcsUserSpeedParamSgmii", phymodPcsUserSpeedParamSgmii },
    { "phymodPcsUserSpeedParamClkcnt0", phymodPcsUserSpeedParamClkcnt0 },
    { "phymodPcsUserSpeedParamClkcnt1", phymodPcsUserSpeedParamClkcnt1 },
    { "phymodPcsUserSpeedParamLpcnt0", phymodPcsUserSpeedParamLpcnt0 },
    { "phymodPcsUserSpeedParamLpcnt1", phymodPcsUserSpeedParamLpcnt1 },
    { "phymodPcsUserSpeedParamMacCGC", phymodPcsUserSpeedParamMacCGC },
    { "phymodPcsUserSpeedParamRepcnt", phymodPcsUserSpeedParamRepcnt },
    { "phymodPcsUserSpeedParamCrdtEn", phymodPcsUserSpeedParamCrdtEn },
    { "phymodPcsUserSpeedParamPcsClkcnt", phymodPcsUserSpeedParamPcsClkcnt },
    { "phymodPcsUserSpeedParamPcsCGC", phymodPcsUserSpeedParamPcsCGC },
    { "phymodPcsUserSpeedParamCl72En", phymodPcsUserSpeedParamCl72En },
    { "phymodPcsUserSpeedParamNumOfLanes", phymodPcsUserSpeedParamNumOfLanes },
    { "phymodPcsUserSpeedParamCount", phymodPcsUserSpeedParamCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_gpio_mode_t[] =
{
    { "phymodGpioModeDisabled", phymodGpioModeDisabled },
    { "phymodGpioModeOutput", phymodGpioModeOutput },
    { "phymodGpioModeInput", phymodGpioModeInput },
    { "phymodGpioModeCount", phymodGpioModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_osr_mode_t[] =
{
    { "phymodOversampleMode1", phymodOversampleMode1 },
    { "phymodOversampleMode2", phymodOversampleMode2 },
    { "phymodOversampleMode3", phymodOversampleMode3 },
    { "phymodOversampleMode3P3", phymodOversampleMode3P3 },
    { "phymodOversampleMode4", phymodOversampleMode4 },
    { "phymodOversampleMode5", phymodOversampleMode5 },
    { "phymodOversampleMode7P5", phymodOversampleMode7P5 },
    { "phymodOversampleMode8", phymodOversampleMode8 },
    { "phymodOversampleMode8P25", phymodOversampleMode8P25 },
    { "phymodOversampleMode10", phymodOversampleMode10 },
    { "phymodOversampleMode16P5", phymodOversampleMode16P5 },
    { "phymodOversampleMode20P625", phymodOversampleMode20P625 },
    { "phymodOversampleMode2P5", phymodOversampleMode2P5 },
    { "phymodOversampleModeCount", phymodOversampleModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_timesync_timer_mode_t[] =
{
    { "phymodTimesyncTimerModeNone", phymodTimesyncTimerModeNone },
    { "phymodTimesyncTimerModeDefault", phymodTimesyncTimerModeDefault },
    { "phymodTimesyncTimerMode32Bit", phymodTimesyncTimerMode32Bit },
    { "phymodTimesyncTimerMode48Bit", phymodTimesyncTimerMode48Bit },
    { "phymodTimesyncTimerMode64Bit", phymodTimesyncTimerMode64Bit },
    { "phymodTimesyncTimerMode80Bit", phymodTimesyncTimerMode80Bit },
    { "phymodTimesyncTimerModeCount", phymodTimesyncTimerModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_timesync_global_mode_t[] =
{
    { "phymodTimesyncGLobalModeFree", phymodTimesyncGLobalModeFree },
    { "phymodTimesyncGLobalModeSyncIn", phymodTimesyncGLobalModeSyncIn },
    { "phymodTimesyncGLobalModeCpu", phymodTimesyncGLobalModeCpu },
    { "phymodTimesyncGLobalModeCount", phymodTimesyncGLobalModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_timesync_framesync_mode_t[] =
{
    { "phymodTimesyncFramsyncModeNone", phymodTimesyncFramsyncModeNone },
    { "phymodTimesyncFramsyncModeSyncIn0", phymodTimesyncFramsyncModeSyncIn0 },
    { "phymodTimesyncFramsyncModeSyncIn1", phymodTimesyncFramsyncModeSyncIn1 },
    { "phymodTimesyncFramsyncModeSyncOut", phymodTimesyncFramsyncModeSyncOut },
    { "phymodTimesyncFramsyncModeCpu", phymodTimesyncFramsyncModeCpu },
    { "phymodTimesyncFramsyncModeCount", phymodTimesyncFramsyncModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_timesync_syncout_mode_t[] =
{
    { "phymodTimesyncSyncoutModeDisable", phymodTimesyncSyncoutModeDisable },
    { "phymodTimesyncSyncoutModeOneTime", phymodTimesyncSyncoutModeOneTime },
    { "phymodTimesyncSyncoutModePulseTrain", phymodTimesyncSyncoutModePulseTrain },
    { "phymodTimesyncSyncoutModePulseTrainWithSync", phymodTimesyncSyncoutModePulseTrainWithSync },
    { "phymodTimesyncSyncoutModeCount", phymodTimesyncSyncoutModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_timesync_event_msg_action_t[] =
{
    { "phymodTimesyncEventMsgActionNone", phymodTimesyncEventMsgActionNone },
    { "phymodTimesyncEventMsgActionEgrModeUpdateCorrectionField", phymodTimesyncEventMsgActionEgrModeUpdateCorrectionField },
    { "phymodTimesyncEventMsgActionEgrModeReplaceCorrectionFieldOrigin", phymodTimesyncEventMsgActionEgrModeReplaceCorrectionFieldOrigin },
    { "phymodTimesyncEventMsgActionEgrModeCaptureTimestamp", phymodTimesyncEventMsgActionEgrModeCaptureTimestamp },
    { "phymodTimesyncEventMsgActionIngModeUpdateCorrectionField", phymodTimesyncEventMsgActionIngModeUpdateCorrectionField },
    { "phymodTimesyncEventMsgActionIngModeInsertTimestamp", phymodTimesyncEventMsgActionIngModeInsertTimestamp },
    { "phymodTimesyncEventMsgActionIngModeInsertDelaytime", phymodTimesyncEventMsgActionIngModeInsertDelaytime },
    { "phymodTimesyncEventMsgActionCount", phymodTimesyncEventMsgActionCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_timesync_compensation_mode_t[] =
{
    { "phymodTimesyncCompensationModeNone", phymodTimesyncCompensationModeNone },
    { "phymodTimesyncCompensationModeEarliestLane", phymodTimesyncCompensationModeEarliestLane },
    { "phymodTimesyncCompensationModeLatestlane", phymodTimesyncCompensationModeLatestlane },
    { "phymodTimesyncCompensationModeCount", phymodTimesyncCompensationModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_edc_config_method_t[] =
{
    { "phymodEdcConfigMethodNone", phymodEdcConfigMethodNone },
    { "phymodEdcConfigMethodHardware", phymodEdcConfigMethodHardware },
    { "phymodEdcConfigMethodSoftware", phymodEdcConfigMethodSoftware },
    { "phymodEdcConfigMethodCount", phymodEdcConfigMethodCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_core_mode_t[] =
{
    { "phymodCoreModeDefault", phymodCoreModeDefault },
    { "phymodCoreModeSingle", phymodCoreModeSingle },
    { "phymodCoreModeDual", phymodCoreModeDual },
    { "phymodCoreModeIndepLane", phymodCoreModeIndepLane },
    { "phymodCoreModeSplit012", phymodCoreModeSplit012 },
    { "phymodCoreModeSplit023", phymodCoreModeSplit023 },
    { "phymodCoreModeTriple244", phymodCoreModeTriple244 },
    { "phymodCoreModeTriple343", phymodCoreModeTriple343 },
    { "phymodCoreModeTriple442", phymodCoreModeTriple442 },
    { "phymodCoreModeCount", phymodCoreModeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_failover_mode_t[] =
{
    { "phymodFailovermodeNone", phymodFailovermodeNone },
    { "phymodFailovermodeEnable", phymodFailovermodeEnable },
    { "phymodFailovermodeCount", phymodFailovermodeCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_eye_margin_mode_t[] =
{
    { "phymod_eye_marign_HZ_L", phymod_eye_marign_HZ_L },
    { "phymod_eye_marign_HZ_R", phymod_eye_marign_HZ_R },
    { "phymod_eye_marign_VT_U", phymod_eye_marign_VT_U },
    { "phymod_eye_marign_VT_D", phymod_eye_marign_VT_D },
    { "phymod_eye_marign_Count", phymod_eye_marign_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_tsce_pll_multiplier_t[] =
{
    { "phymod_TSCE_PLL_DIV46", phymod_TSCE_PLL_DIV46 },
    { "phymod_TSCE_PLL_DIV72", phymod_TSCE_PLL_DIV72 },
    { "phymod_TSCE_PLL_DIV40", phymod_TSCE_PLL_DIV40 },
    { "phymod_TSCE_PLL_DIV42", phymod_TSCE_PLL_DIV42 },
    { "phymod_TSCE_PLL_DIV48", phymod_TSCE_PLL_DIV48 },
    { "phymod_TSCE_PLL_DIV50", phymod_TSCE_PLL_DIV50 },
    { "phymod_TSCE_PLL_DIV52", phymod_TSCE_PLL_DIV52 },
    { "phymod_TSCE_PLL_DIV54", phymod_TSCE_PLL_DIV54 },
    { "phymod_TSCE_PLL_DIV60", phymod_TSCE_PLL_DIV60 },
    { "phymod_TSCE_PLL_DIV64", phymod_TSCE_PLL_DIV64 },
    { "phymod_TSCE_PLL_DIV66", phymod_TSCE_PLL_DIV66 },
    { "phymod_TSCE_PLL_DIV68", phymod_TSCE_PLL_DIV68 },
    { "phymod_TSCE_PLL_DIV70", phymod_TSCE_PLL_DIV70 },
    { "phymod_TSCE_PLL_DIV80", phymod_TSCE_PLL_DIV80 },
    { "phymod_TSCE_PLL_DIV92", phymod_TSCE_PLL_DIV92 },
    { "phymod_TSCE_PLL_DIV100", phymod_TSCE_PLL_DIV100 },
    { "phymod_TSCE_PLL_DIV82P5", phymod_TSCE_PLL_DIV82P5 },
    { "phymod_TSCE_PLL_DIV87P5", phymod_TSCE_PLL_DIV87P5 },
    { "phymod_TSCE_PLL_Count", phymod_TSCE_PLL_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_tscf_pll_multiplier_t[] =
{
    { "phymod_TSCF_PLL_DIV64", phymod_TSCF_PLL_DIV64 },
    { "phymod_TSCF_PLL_DIV66", phymod_TSCF_PLL_DIV66 },
    { "phymod_TSCF_PLL_DIV80", phymod_TSCF_PLL_DIV80 },
    { "phymod_TSCF_PLL_DIV128", phymod_TSCF_PLL_DIV128 },
    { "phymod_TSCF_PLL_DIV132", phymod_TSCF_PLL_DIV132 },
    { "phymod_TSCF_PLL_DIV140", phymod_TSCF_PLL_DIV140 },
    { "phymod_TSCF_PLL_DIV160", phymod_TSCF_PLL_DIV160 },
    { "phymod_TSCF_PLL_DIV165", phymod_TSCF_PLL_DIV165 },
    { "phymod_TSCF_PLL_DIV168", phymod_TSCF_PLL_DIV168 },
    { "phymod_TSCF_PLL_DIV170", phymod_TSCF_PLL_DIV170 },
    { "phymod_TSCF_PLL_DIV175", phymod_TSCF_PLL_DIV175 },
    { "phymod_TSCF_PLL_DIV180", phymod_TSCF_PLL_DIV180 },
    { "phymod_TSCF_PLL_DIV184", phymod_TSCF_PLL_DIV184 },
    { "phymod_TSCF_PLL_DIV200", phymod_TSCF_PLL_DIV200 },
    { "phymod_TSCF_PLL_DIV224", phymod_TSCF_PLL_DIV224 },
    { "phymod_TSCF_PLL_DIV264", phymod_TSCF_PLL_DIV264 },
    { "phymod_TSCF_PLL_DIV96", phymod_TSCF_PLL_DIV96 },
    { "phymod_TSCF_PLL_DIV120", phymod_TSCF_PLL_DIV120 },
    { "phymod_TSCF_PLL_DIV144", phymod_TSCF_PLL_DIV144 },
    { "phymod_TSCF_PLL_DIV198", phymod_TSCF_PLL_DIV198 },
    { "phymod_TSCF_PLL_Count", phymod_TSCF_PLL_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_tscbh_pll_multiplier_t[] =
{
    { "phymod_TSCBH_PLL_DIVNONE", phymod_TSCBH_PLL_DIVNONE },
    { "phymod_TSCBH_PLL_DIV66", phymod_TSCBH_PLL_DIV66 },
    { "phymod_TSCBH_PLL_DIV67", phymod_TSCBH_PLL_DIV67 },
    { "phymod_TSCBH_PLL_DIV70", phymod_TSCBH_PLL_DIV70 },
    { "phymod_TSCBH_PLL_DIV72", phymod_TSCBH_PLL_DIV72 },
    { "phymod_TSCBH_PLL_DIV73P6", phymod_TSCBH_PLL_DIV73P6 },
    { "phymod_TSCBH_PLL_DIV79P2", phymod_TSCBH_PLL_DIV79P2 },
    { "phymod_TSCBH_PLL_DIV80", phymod_TSCBH_PLL_DIV80 },
    { "phymod_TSCBH_PLL_DIV82P5", phymod_TSCBH_PLL_DIV82P5 },
    { "phymod_TSCBH_PLL_DIV84", phymod_TSCBH_PLL_DIV84 },
    { "phymod_TSCBH_PLL_DIV85", phymod_TSCBH_PLL_DIV85 },
    { "phymod_TSCBH_PLL_DIV87P5", phymod_TSCBH_PLL_DIV87P5 },
    { "phymod_TSCBH_PLL_DIV89P6", phymod_TSCBH_PLL_DIV89P6 },
    { "phymod_TSCBH_PLL_DIV90", phymod_TSCBH_PLL_DIV90 },
    { "phymod_TSCBH_PLL_DIV96", phymod_TSCBH_PLL_DIV96 },
    { "phymod_TSCBH_PLL_DIV100", phymod_TSCBH_PLL_DIV100 },
    { "phymod_TSCBH_PLL_DIV120", phymod_TSCBH_PLL_DIV120 },
    { "phymod_TSCBH_PLL_DIV127P4", phymod_TSCBH_PLL_DIV127P4 },
    { "phymod_TSCBH_PLL_DIV128", phymod_TSCBH_PLL_DIV128 },
    { "phymod_TSCBH_PLL_DIV132", phymod_TSCBH_PLL_DIV132 },
    { "phymod_TSCBH_PLL_DIV140", phymod_TSCBH_PLL_DIV140 },
    { "phymod_TSCBH_PLL_DIV144", phymod_TSCBH_PLL_DIV144 },
    { "phymod_TSCBH_PLL_DIV147P2", phymod_TSCBH_PLL_DIV147P2 },
    { "phymod_TSCBH_PLL_DIV158P4", phymod_TSCBH_PLL_DIV158P4 },
    { "phymod_TSCBH_PLL_DIV160", phymod_TSCBH_PLL_DIV160 },
    { "phymod_TSCBH_PLL_DIV165", phymod_TSCBH_PLL_DIV165 },
    { "phymod_TSCBH_PLL_DIV168", phymod_TSCBH_PLL_DIV168 },
    { "phymod_TSCBH_PLL_DIV170", phymod_TSCBH_PLL_DIV170 },
    { "phymod_TSCBH_PLL_DIV175", phymod_TSCBH_PLL_DIV175 },
    { "phymod_TSCBH_PLL_DIV180", phymod_TSCBH_PLL_DIV180 },
    { "phymod_TSCBH_PLL_DIV184", phymod_TSCBH_PLL_DIV184 },
    { "phymod_TSCBH_PLL_DIV192", phymod_TSCBH_PLL_DIV192 },
    { "phymod_TSCBH_PLL_DIV198", phymod_TSCBH_PLL_DIV198 },
    { "phymod_TSCBH_PLL_DIV200", phymod_TSCBH_PLL_DIV200 },
    { "phymod_TSCBH_PLL_DIV224", phymod_TSCBH_PLL_DIV224 },
    { "phymod_TSCBH_PLL_DIV240", phymod_TSCBH_PLL_DIV240 },
    { "phymod_TSCBH_PLL_DIV264", phymod_TSCBH_PLL_DIV264 },
    { "phymod_TSCBH_PLL_DIV280", phymod_TSCBH_PLL_DIV280 },
    { "phymod_TSCBH_PLL_Count", phymod_TSCBH_PLL_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_fec_type_t[] =
{
    { "phymod_fec_None", phymod_fec_None },
    { "phymod_fec_CL74", phymod_fec_CL74 },
    { "phymod_fec_CL91", phymod_fec_CL91 },
    { "phymod_fec_RS544", phymod_fec_RS544 },
    { "phymod_fec_RS272", phymod_fec_RS272 },
    { "phymod_fec_RS544_2XN", phymod_fec_RS544_2XN },
    { "phymod_fec_RS272_2XN", phymod_fec_RS272_2XN },
    { "phymod_fec_Count", phymod_fec_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_dfe_mode_t[] =
{
    { "phymod_dfe_off", phymod_dfe_off },
    { "phymod_dfe_on", phymod_dfe_on },
    { "phymod_dfe_lp_on", phymod_dfe_lp_on },
    { "phymod_dfe_Count", phymod_dfe_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_pause_type_t[] =
{
    { "phymod_pause_none", phymod_pause_none },
    { "phymod_pause_symm", phymod_pause_symm },
    { "phymod_pause_asym", phymod_pause_asym },
    { "phymod_pause_asym_symm", phymod_pause_asym_symm },
    { "phymod_pause_Count", phymod_pause_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_channel_type_t[] =
{
    { "phymod_channel_long", phymod_channel_long },
    { "phymod_channel_short", phymod_channel_short },
    { "phymod_channel_Count", phymod_channel_Count },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_interrupt_type_t[] =
{
    { "phymodIntrNone", phymodIntrNone },
    { "phymodIntrEccRx1588400g", phymodIntrEccRx1588400g },
    { "phymodIntrEccRx1588Mpp1", phymodIntrEccRx1588Mpp1 },
    { "phymodIntrEccRx1588Mpp0", phymodIntrEccRx1588Mpp0 },
    { "phymodIntrEccTx1588400g", phymodIntrEccTx1588400g },
    { "phymodIntrEccTx1588Mpp1", phymodIntrEccTx1588Mpp1 },
    { "phymodIntrEccTx1588Mpp0", phymodIntrEccTx1588Mpp0 },
    { "phymodIntrEccUMTable", phymodIntrEccUMTable },
    { "phymodIntrEccAMTable", phymodIntrEccAMTable },
    { "phymodIntrEccSpeedTable", phymodIntrEccSpeedTable },
    { "phymodIntrEccDeskew", phymodIntrEccDeskew },
    { "phymodIntrEccRsFECRs400gMpp1", phymodIntrEccRsFECRs400gMpp1 },
    { "phymodIntrEccRsFECRs400gMpp0", phymodIntrEccRsFECRs400gMpp0 },
    { "phymodIntrEccRsFECRbufMpp1", phymodIntrEccRsFECRbufMpp1 },
    { "phymodIntrEccRsFECRbufMpp0", phymodIntrEccRsFECRbufMpp0 },
    { "phymodIntrEccBaseRFEC", phymodIntrEccBaseRFEC },
    { "phymodIntrEccRsFECMpp1", phymodIntrEccRsFECMpp1 },
    { "phymodIntrEccRsFECMpp0", phymodIntrEccRsFECMpp0 },
    { "phymodIntrRsFecFdr", phymodIntrRsFecFdr },
    { "phymodIntrCount", phymodIntrCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_master_mode_t[] =
{
    { "phymodMSNone", phymodMSNone },
    { "phymodMSSlave", phymodMSSlave },
    { "phymodMSMaster", phymodMSMaster },
    { "phymodMSAuto", phymodMSAuto },
    { "phymodMSCount", phymodMSCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_override_type_t[] =
{
    { "phymodPMDRxLock ", phymodPMDRxLock  },
    { "phymodPMDSignalDetect", phymodPMDSignalDetect },
    { "phymodPMDRxClkValid", phymodPMDRxClkValid },
    { "phymodPMDLaneMode", phymodPMDLaneMode },
    { "phymodPMDOsrMode", phymodPMDOsrMode },
    { "phymodPMDTxDisable", phymodPMDTxDisable },
    { "phymodPMDLaneReset", phymodPMDLaneReset },
    { "phymodPMDTxClkValid", phymodPMDTxClkValid },
    { "phymodPMDCount", phymodPMDCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_duplex_mode_t[] =
{
    { "phymodDuplexHalf", phymodDuplexHalf },
    { "phymodDuplexFull", phymodDuplexFull },
    { "phymodDuplexCount", phymodDuplexCount },
    { NULL }
};

static cint_enum_map_t __cint_enum_map__phymod_phy_codec_mode_t[] =
{
    { "phymodCodecCL49", phymodCodecCL49 },
    { "phymodCodecCL82", phymodCodecCL82 },
    { "phymodCodecReducedIPG", phymodCodecReducedIPG },
    { "phymodCodecCount", phymodCodecCount },
    { NULL }
};


static cint_enum_type_t __cint_enums[] =
{
    {"phymod_dispatch_type_t", __cint_enum_map__phymod_dispatch_type_t },
    {"phymod_mem_type_t", __cint_enum_map__phymod_mem_type_t },
    {"phymod_port_loc_t", __cint_enum_map__phymod_port_loc_t },
    {"phymod_core_version_t", __cint_enum_map__phymod_core_version_t },
    {"phymod_reset_mode_t", __cint_enum_map__phymod_reset_mode_t },
    {"phymod_reset_direction_t", __cint_enum_map__phymod_reset_direction_t },
    {"phymod_firmware_media_type_t", __cint_enum_map__phymod_firmware_media_type_t },
    {"phymod_sequencer_operation_t", __cint_enum_map__phymod_sequencer_operation_t },
    {"phymod_core_event_t", __cint_enum_map__phymod_core_event_t },
    {"phymod_drivermode_t", __cint_enum_map__phymod_drivermode_t },
    {"phymod_tx_tap_mode_t", __cint_enum_map__phymod_tx_tap_mode_t },
    {"phymod_phy_signalling_method_t", __cint_enum_map__phymod_phy_signalling_method_t },
    {"phymod_media_typed_t", __cint_enum_map__phymod_media_typed_t },
    {"phymod_power_t", __cint_enum_map__phymod_power_t },
    {"phymod_phy_hg2_codec_t", __cint_enum_map__phymod_phy_hg2_codec_t },
    {"phymod_phy_tx_lane_control_t", __cint_enum_map__phymod_phy_tx_lane_control_t },
    {"phymod_phy_rx_lane_control_t", __cint_enum_map__phymod_phy_rx_lane_control_t },
    {"phymod_interface_t", __cint_enum_map__phymod_interface_t },
    {"phymod_ref_clk_t", __cint_enum_map__phymod_ref_clk_t },
    {"phymod_triple_core_t", __cint_enum_map__phymod_triple_core_t },
    {"phymod_otn_type_t", __cint_enum_map__phymod_otn_type_t },
    {"phymod_an_mode_type_t", __cint_enum_map__phymod_an_mode_type_t },
    {"phymod_cl37_sgmii_speed_t", __cint_enum_map__phymod_cl37_sgmii_speed_t },
    {"phymod_firmware_load_force_t", __cint_enum_map__phymod_firmware_load_force_t },
    {"phymod_firmware_load_method_t", __cint_enum_map__phymod_firmware_load_method_t },
    {"phymod_datapath_t", __cint_enum_map__phymod_datapath_t },
    {"phymod_tx_input_voltage_t", __cint_enum_map__phymod_tx_input_voltage_t },
    {"phymod_operation_mode_t", __cint_enum_map__phymod_operation_mode_t },
    {"phymod_autoneg_link_qualifier_t", __cint_enum_map__phymod_autoneg_link_qualifier_t },
    {"phymod_loopback_mode_t", __cint_enum_map__phymod_loopback_mode_t },
    {"phymod_pcs_userspeed_mode_t", __cint_enum_map__phymod_pcs_userspeed_mode_t },
    {"phymod_pcs_userspeed_param_t", __cint_enum_map__phymod_pcs_userspeed_param_t },
    {"phymod_gpio_mode_t", __cint_enum_map__phymod_gpio_mode_t },
    {"phymod_osr_mode_t", __cint_enum_map__phymod_osr_mode_t },
    {"phymod_timesync_timer_mode_t", __cint_enum_map__phymod_timesync_timer_mode_t },
    {"phymod_timesync_global_mode_t", __cint_enum_map__phymod_timesync_global_mode_t },
    {"phymod_timesync_framesync_mode_t", __cint_enum_map__phymod_timesync_framesync_mode_t },
    {"phymod_timesync_syncout_mode_t", __cint_enum_map__phymod_timesync_syncout_mode_t },
    {"phymod_timesync_event_msg_action_t", __cint_enum_map__phymod_timesync_event_msg_action_t },
    {"phymod_timesync_compensation_mode_t", __cint_enum_map__phymod_timesync_compensation_mode_t },
    {"phymod_edc_config_method_t", __cint_enum_map__phymod_edc_config_method_t },
    {"phymod_core_mode_t", __cint_enum_map__phymod_core_mode_t },
    {"phymod_failover_mode_t", __cint_enum_map__phymod_failover_mode_t },
    {"phymod_eye_margin_mode_t", __cint_enum_map__phymod_eye_margin_mode_t },
    {"phymod_tsce_pll_multiplier_t", __cint_enum_map__phymod_tsce_pll_multiplier_t },
    {"phymod_tscf_pll_multiplier_t", __cint_enum_map__phymod_tscf_pll_multiplier_t },
    {"phymod_tscbh_pll_multiplier_t", __cint_enum_map__phymod_tscbh_pll_multiplier_t },
    {"phymod_fec_type_t", __cint_enum_map__phymod_fec_type_t },
    {"phymod_dfe_mode_t", __cint_enum_map__phymod_dfe_mode_t },
    {"phymod_pause_type_t", __cint_enum_map__phymod_pause_type_t },
    {"phymod_channel_type_t", __cint_enum_map__phymod_channel_type_t },
    {"phymod_interrupt_type_t", __cint_enum_map__phymod_interrupt_type_t },
    {"phymod_master_mode_t", __cint_enum_map__phymod_master_mode_t },
    {"phymod_override_type_t", __cint_enum_map__phymod_override_type_t },
    {"phymod_duplex_mode_t", __cint_enum_map__phymod_duplex_mode_t },
    {"phymod_phy_codec_mode_t", __cint_enum_map__phymod_phy_codec_mode_t },
    { NULL }
};

/* Defines section */
static cint_constants_t __cint_constants[] =
{
    { "PHYMOD_MAX_LANES_PER_CORE", PHYMOD_MAX_LANES_PER_CORE },
    { "PHYMOD_MAX_LANES_PER_PORT", PHYMOD_MAX_LANES_PER_PORT },
    { "PHYMOD_BUS_CAP_WR_MODIFY", PHYMOD_BUS_CAP_WR_MODIFY },
    { "PHYMOD_BUS_CAP_LANE_CTRL", PHYMOD_BUS_CAP_LANE_CTRL },
    { "PHYMOD_ACC_F_CLAUSE45", PHYMOD_ACC_F_CLAUSE45 },
    { "PHYMOD_ACC_F_QMODE", PHYMOD_ACC_F_QMODE },
    { "PHYMOD_ACC_F_PRECONDITION", PHYMOD_ACC_F_PRECONDITION },
    { "PHYMOD_ACC_F_USXMODE", PHYMOD_ACC_F_USXMODE },
    { "PHYMOD_ACC_F_PHYSIM", PHYMOD_ACC_F_PHYSIM },
    { "PHYMOD_ACC_F_PLL_INDEX_BY_LANE", PHYMOD_ACC_F_PLL_INDEX_BY_LANE },
    { "PHYMOD_ACC_DEVAD_0_OVERRIDE_MASK", PHYMOD_ACC_DEVAD_0_OVERRIDE_MASK },
    { "PHYMOD_ACC_DEVAD_FORCE_MASK", PHYMOD_ACC_DEVAD_FORCE_MASK },
    { "PHYMOD_ACC_DEVAD_MASK", PHYMOD_ACC_DEVAD_MASK },
    { "PHYMOD_DEVICE_OP_MODE_PCS_BYPASS", PHYMOD_DEVICE_OP_MODE_PCS_BYPASS },
    { "PHYMOD_SEQ_F_WAIT_UNTIL_DONE", PHYMOD_SEQ_F_WAIT_UNTIL_DONE },
    { "PHYMOD_TIMEOUT_DEFAULT", PHYMOD_TIMEOUT_DEFAULT },
    { "PHYMOD_TX_DO_NOT_CHANGE_VAL", PHYMOD_TX_DO_NOT_CHANGE_VAL },
    { "PHYMOD_TXPI_NORMAL_MODE", PHYMOD_TXPI_NORMAL_MODE },
    { "PHYMOD_TXPI_EXT_PD_MODE", PHYMOD_TXPI_EXT_PD_MODE },
    { "PHYMOD_NUM_DFE_TAPS", PHYMOD_NUM_DFE_TAPS },
    { "PHYMOD_RX_ADAPTATION_ON", PHYMOD_RX_ADAPTATION_ON },
    { "PHYMOD_FEC_CL91", PHYMOD_FEC_CL91 },
    { "PHYMOD_FEC_CL108", PHYMOD_FEC_CL108 },
    { "PHYMOD_LPI_BYPASS", PHYMOD_LPI_BYPASS },
    { "PHYMOD_DEFAULT_RATE", PHYMOD_DEFAULT_RATE },
    { "PHYMOD_INTF_MODES_HIGIG", PHYMOD_INTF_MODES_HIGIG },
    { "PHYMOD_INTF_MODES_OS2", PHYMOD_INTF_MODES_OS2 },
    { "PHYMOD_INTF_MODES_SCR", PHYMOD_INTF_MODES_SCR },
    { "PHYMOD_INTF_MODES_HALF_DUPLEX", PHYMOD_INTF_MODES_HALF_DUPLEX },
    { "PHYMOD_INTF_MODES_FIBER", PHYMOD_INTF_MODES_FIBER },
    { "PHYMOD_INTF_MODES_TRIPLE_CORE", PHYMOD_INTF_MODES_TRIPLE_CORE },
    { "PHYMOD_INTF_MODES_TC_343", PHYMOD_INTF_MODES_TC_343 },
    { "PHYMOD_INTF_MODES_TC_442", PHYMOD_INTF_MODES_TC_442 },
    { "PHYMOD_INTF_MODES_TC_244", PHYMOD_INTF_MODES_TC_244 },
    { "PHYMOD_INTF_MODES_BACKPLANE", PHYMOD_INTF_MODES_BACKPLANE },
    { "PHYMOD_INTF_MODES_COPPER", PHYMOD_INTF_MODES_COPPER },
    { "PHYMOD_INTF_MODES_OTN", PHYMOD_INTF_MODES_OTN },
    { "PHYMOD_INTF_MODES_SIMPLEX", PHYMOD_INTF_MODES_SIMPLEX },
    { "PHYMOD_INTF_MODES_UNRELIABLE_LOS", PHYMOD_INTF_MODES_UNRELIABLE_LOS },
    { "PHYMOD_INTF_F_DONT_TURN_OFF_PLL", PHYMOD_INTF_F_DONT_TURN_OFF_PLL },
    { "PHYMOD_INTF_F_DONT_OVERIDE_FW_MODE", PHYMOD_INTF_F_DONT_OVERIDE_FW_MODE },
    { "PHYMOD_INTF_F_DONT_OVERIDE_TX_PARAMS", PHYMOD_INTF_F_DONT_OVERIDE_TX_PARAMS },
    { "PHYMOD_INTF_F_PLL_DIVIDER_OVERRIDE", PHYMOD_INTF_F_PLL_DIVIDER_OVERRIDE },
    { "PHYMOD_INTF_F_PCS_TABLE_OVERRIDE", PHYMOD_INTF_F_PCS_TABLE_OVERRIDE },
    { "PHYMOD_INTF_F_INTF_PARAM_SET_ONLY", PHYMOD_INTF_F_INTF_PARAM_SET_ONLY },
    { "PHYMOD_INTF_F_SET_CORE_MAP_MODE", PHYMOD_INTF_F_SET_CORE_MAP_MODE },
    { "PHYMOD_INTF_F_SET_SPD_TRIGGER", PHYMOD_INTF_F_SET_SPD_TRIGGER },
    { "PHYMOD_INTF_F_SET_SPD_DISABLE", PHYMOD_INTF_F_SET_SPD_DISABLE },
    { "PHYMOD_INTF_F_SET_SPD_NO_TRIGGER", PHYMOD_INTF_F_SET_SPD_NO_TRIGGER },
    { "PHYMOD_INTF_F_CL72_REQUESTED_BY_CNFG", PHYMOD_INTF_F_CL72_REQUESTED_BY_CNFG },
    { "PHYMOD_INTF_F_CL72_REQUESTED_BY_API", PHYMOD_INTF_F_CL72_REQUESTED_BY_API },
    { "PHYMOD_INTF_F_UPDATE_SPEED_LINKUP", PHYMOD_INTF_F_UPDATE_SPEED_LINKUP },
    { "PHYMOD_INTF_F_UPDATE_INTERNAL_SERDES_ONLY", PHYMOD_INTF_F_UPDATE_INTERNAL_SERDES_ONLY },
    { "PHYMOD_INTF_F_CORE_MAP_MODE_FLIP", PHYMOD_INTF_F_CORE_MAP_MODE_FLIP },
    { "PHYMOD_INTF_F_SPEED_CONFIG_CLEAR", PHYMOD_INTF_F_SPEED_CONFIG_CLEAR },
    { "PHYMOD_INTF_F_SCRAMBLE_FORCED_ON", PHYMOD_INTF_F_SCRAMBLE_FORCED_ON },
    { "PHYMOD_INTF_F_SCRAMBLE_FORCED_OFF", PHYMOD_INTF_F_SCRAMBLE_FORCED_OFF },
    { "PHYMOD_INTF_F_SINGLE_PLL_ONLY", PHYMOD_INTF_F_SINGLE_PLL_ONLY },
    { "PHYMOD_INTF_CONFIG_PHY_GEARBOX_ENABLE", PHYMOD_INTF_CONFIG_PHY_GEARBOX_ENABLE },
    { "PHYMOD_INTF_CONFIG_PHY_PIN_COMPATIBILITY_ENABLE", PHYMOD_INTF_CONFIG_PHY_PIN_COMPATIBILITY_ENABLE },
    { "PHYMOD_INTF_CONFIG_PORT_PHY_MODE_REVERSE", PHYMOD_INTF_CONFIG_PORT_PHY_MODE_REVERSE },
    { "PHYMOD_INTF_CONFIG_PHY_PSC_REPEATER_MODE", PHYMOD_INTF_CONFIG_PHY_PSC_REPEATER_MODE },
    { "PHYMOD_INTF_CONFIG_TX_FIR_DRIVERMODE_ENABLE", PHYMOD_INTF_CONFIG_TX_FIR_DRIVERMODE_ENABLE },
    { "PHYMOD_AN_CAP_1G_KX", PHYMOD_AN_CAP_1G_KX },
    { "PHYMOD_AN_CAP_10G_KX4", PHYMOD_AN_CAP_10G_KX4 },
    { "PHYMOD_AN_CAP_10G_KR", PHYMOD_AN_CAP_10G_KR },
    { "PHYMOD_AN_CAP_40G_KR4", PHYMOD_AN_CAP_40G_KR4 },
    { "PHYMOD_AN_CAP_40G_CR4", PHYMOD_AN_CAP_40G_CR4 },
    { "PHYMOD_AN_CAP_100G_CR10", PHYMOD_AN_CAP_100G_CR10 },
    { "PHYMOD_AN_CAP_100G_CR4", PHYMOD_AN_CAP_100G_CR4 },
    { "PHYMOD_AN_CAP_100G_KR4", PHYMOD_AN_CAP_100G_KR4 },
    { "PHYMOD_AN_CAP_100G_KR10", PHYMOD_AN_CAP_100G_KR10 },
    { "PHYMOD_AN_CAP_100M", PHYMOD_AN_CAP_100M },
    { "PHYMOD_AN_CAP_25G_KR1", PHYMOD_AN_CAP_25G_KR1 },
    { "PHYMOD_AN_CAP_25G_CR1", PHYMOD_AN_CAP_25G_CR1 },
    { "PHYMOD_AN_CAP_25G_KRS1", PHYMOD_AN_CAP_25G_KRS1 },
    { "PHYMOD_AN_CAP_25G_CRS1", PHYMOD_AN_CAP_25G_CRS1 },
    { "PHYMOD_AN_CAP_2P5G_X", PHYMOD_AN_CAP_2P5G_X },
    { "PHYMOD_AN_CAP_5G_KR1", PHYMOD_AN_CAP_5G_KR1 },
    { "PHYMOD_BAM_CL73_CAP_20G_KR2", PHYMOD_BAM_CL73_CAP_20G_KR2 },
    { "PHYMOD_BAM_CL73_CAP_20G_CR2", PHYMOD_BAM_CL73_CAP_20G_CR2 },
    { "PHYMOD_BAM_CL73_CAP_40G_KR2", PHYMOD_BAM_CL73_CAP_40G_KR2 },
    { "PHYMOD_BAM_CL73_CAP_40G_CR2", PHYMOD_BAM_CL73_CAP_40G_CR2 },
    { "PHYMOD_BAM_CL73_CAP_50G_KR2", PHYMOD_BAM_CL73_CAP_50G_KR2 },
    { "PHYMOD_BAM_CL73_CAP_50G_CR2", PHYMOD_BAM_CL73_CAP_50G_CR2 },
    { "PHYMOD_BAM_CL73_CAP_50G_KR4", PHYMOD_BAM_CL73_CAP_50G_KR4 },
    { "PHYMOD_BAM_CL73_CAP_50G_CR4", PHYMOD_BAM_CL73_CAP_50G_CR4 },
    { "PHYMOD_BAM_CL73_CAP_20G_KR1", PHYMOD_BAM_CL73_CAP_20G_KR1 },
    { "PHYMOD_BAM_CL73_CAP_20G_CR1", PHYMOD_BAM_CL73_CAP_20G_CR1 },
    { "PHYMOD_BAM_CL73_CAP_25G_KR1", PHYMOD_BAM_CL73_CAP_25G_KR1 },
    { "PHYMOD_BAM_CL73_CAP_25G_CR1", PHYMOD_BAM_CL73_CAP_25G_CR1 },
    { "PHYMOD_BAM_CL37_CAP_2P5G", PHYMOD_BAM_CL37_CAP_2P5G },
    { "PHYMOD_BAM_CL37_CAP_5G_X4", PHYMOD_BAM_CL37_CAP_5G_X4 },
    { "PHYMOD_BAM_CL37_CAP_6G_X4", PHYMOD_BAM_CL37_CAP_6G_X4 },
    { "PHYMOD_BAM_CL37_CAP_10G_HIGIG", PHYMOD_BAM_CL37_CAP_10G_HIGIG },
    { "PHYMOD_BAM_CL37_CAP_10G_CX4", PHYMOD_BAM_CL37_CAP_10G_CX4 },
    { "PHYMOD_BAM_CL37_CAP_12G_X4", PHYMOD_BAM_CL37_CAP_12G_X4 },
    { "PHYMOD_BAM_CL37_CAP_12P5_X4", PHYMOD_BAM_CL37_CAP_12P5_X4 },
    { "PHYMOD_BAM_CL37_CAP_13G_X4", PHYMOD_BAM_CL37_CAP_13G_X4 },
    { "PHYMOD_BAM_CL37_CAP_15G_X4", PHYMOD_BAM_CL37_CAP_15G_X4 },
    { "PHYMOD_BAM_CL37_CAP_16G_X4", PHYMOD_BAM_CL37_CAP_16G_X4 },
    { "PHYMOD_BAM_CL37_CAP_20G_X4_CX4", PHYMOD_BAM_CL37_CAP_20G_X4_CX4 },
    { "PHYMOD_BAM_CL37_CAP_20G_X4", PHYMOD_BAM_CL37_CAP_20G_X4 },
    { "PHYMOD_BAM_CL37_CAP_21G_X4", PHYMOD_BAM_CL37_CAP_21G_X4 },
    { "PHYMOD_BAM_CL37_CAP_25P455G", PHYMOD_BAM_CL37_CAP_25P455G },
    { "PHYMOD_BAM_CL37_CAP_31P5G", PHYMOD_BAM_CL37_CAP_31P5G },
    { "PHYMOD_BAM_CL37_CAP_32P7G", PHYMOD_BAM_CL37_CAP_32P7G },
    { "PHYMOD_BAM_CL37_CAP_40G", PHYMOD_BAM_CL37_CAP_40G },
    { "PHYMOD_BAM_CL37_CAP_10G_X2_CX4", PHYMOD_BAM_CL37_CAP_10G_X2_CX4 },
    { "PHYMOD_BAM_CL37_CAP_10G_DXGXS", PHYMOD_BAM_CL37_CAP_10G_DXGXS },
    { "PHYMOD_BAM_CL37_CAP_10P5G_DXGXS", PHYMOD_BAM_CL37_CAP_10P5G_DXGXS },
    { "PHYMOD_BAM_CL37_CAP_12P7_DXGXS", PHYMOD_BAM_CL37_CAP_12P7_DXGXS },
    { "PHYMOD_BAM_CL37_CAP_15P75G_R2", PHYMOD_BAM_CL37_CAP_15P75G_R2 },
    { "PHYMOD_BAM_CL37_CAP_20G_X2_CX4", PHYMOD_BAM_CL37_CAP_20G_X2_CX4 },
    { "PHYMOD_BAM_CL37_CAP_20G_X2", PHYMOD_BAM_CL37_CAP_20G_X2 },
    { "PHYMOD_AN_FEC_OFF", PHYMOD_AN_FEC_OFF },
    { "PHYMOD_AN_FEC_CL74", PHYMOD_AN_FEC_CL74 },
    { "PHYMOD_AN_FEC_CL91", PHYMOD_AN_FEC_CL91 },
    { "PHYMOD_AN_CAP_CL37", PHYMOD_AN_CAP_CL37 },
    { "PHYMOD_AN_CAP_CL73", PHYMOD_AN_CAP_CL73 },
    { "PHYMOD_AN_CAP_CL37BAM", PHYMOD_AN_CAP_CL37BAM },
    { "PHYMOD_AN_CAP_CL73BAM", PHYMOD_AN_CAP_CL73BAM },
    { "PHYMOD_AN_CAP_HPAM", PHYMOD_AN_CAP_HPAM },
    { "PHYMOD_AN_CAP_SGMII", PHYMOD_AN_CAP_SGMII },
    { "PHYMOD_AN_CAP_SYMM_PAUSE", PHYMOD_AN_CAP_SYMM_PAUSE },
    { "PHYMOD_AN_CAP_ASYM_PAUSE", PHYMOD_AN_CAP_ASYM_PAUSE },
    { "PHYMOD_AN_CAP_HALF_DUPLEX", PHYMOD_AN_CAP_HALF_DUPLEX },
    { "PHYMOD_AN_F_ALLOW_PLL_CHANGE", PHYMOD_AN_F_ALLOW_PLL_CHANGE },
    { "PHYMOD_AN_F_SET_PRIOR_ENABLE", PHYMOD_AN_F_SET_PRIOR_ENABLE },
    { "PHYMOD_AN_F_ALLOW_CL72_CONFIG_CHANGE", PHYMOD_AN_F_ALLOW_CL72_CONFIG_CHANGE },
    { "PHYMOD_AN_F_IGNORE_MEDIUM_CHECK", PHYMOD_AN_F_IGNORE_MEDIUM_CHECK },
    { "PHYMOD_AN_F_SET_CL73_PDET_KX_ENABLE", PHYMOD_AN_F_SET_CL73_PDET_KX_ENABLE },
    { "PHYMOD_AN_F_SET_CL73_PDET_KX4_ENABLE", PHYMOD_AN_F_SET_CL73_PDET_KX4_ENABLE },
    { "PHYMOD_AN_F_SET_CL73_PDET_2P5G_KX_ENABLE", PHYMOD_AN_F_SET_CL73_PDET_2P5G_KX_ENABLE },
    { "PHYMOD_AN_F_AUTO_MEDIUM_DETECT", PHYMOD_AN_F_AUTO_MEDIUM_DETECT },
    { "PHYMOD_AN_F_FEC_RS272_CLR", PHYMOD_AN_F_FEC_RS272_CLR },
    { "PHYMOD_AN_F_SGMII_MASTER_MODE", PHYMOD_AN_F_SGMII_MASTER_MODE },
    { "PHYMOD_AN_F_FEC_RS272_REQ", PHYMOD_AN_F_FEC_RS272_REQ },
    { "PHYMOD_CORE_INIT_F_UNTIL_FW_LOAD", PHYMOD_CORE_INIT_F_UNTIL_FW_LOAD },
    { "PHYMOD_CORE_INIT_F_RESUME_AFTER_FW_LOAD", PHYMOD_CORE_INIT_F_RESUME_AFTER_FW_LOAD },
    { "PHYMOD_CORE_INIT_F_FIRMWARE_LOAD_VERIFY", PHYMOD_CORE_INIT_F_FIRMWARE_LOAD_VERIFY },
    { "PHYMOD_CORE_INIT_F_EXECUTE_PASS1", PHYMOD_CORE_INIT_F_EXECUTE_PASS1 },
    { "PHYMOD_CORE_INIT_F_EXECUTE_PASS2", PHYMOD_CORE_INIT_F_EXECUTE_PASS2 },
    { "PHYMOD_CORE_INIT_F_BYPASS_CRC_CHECK", PHYMOD_CORE_INIT_F_BYPASS_CRC_CHECK },
    { "PHYMOD_CORE_INIT_F_FW_FORCE_DOWNLOAD", PHYMOD_CORE_INIT_F_FW_FORCE_DOWNLOAD },
    { "PHYMOD_CORE_INIT_F_EXECUTE_FW_LOAD", PHYMOD_CORE_INIT_F_EXECUTE_FW_LOAD },
    { "PHYMOD_CORE_INIT_F_RESET_CORE_FOR_FW_LOAD", PHYMOD_CORE_INIT_F_RESET_CORE_FOR_FW_LOAD },
    { "PHYMOD_CORE_INIT_F_FW_LOAD_END", PHYMOD_CORE_INIT_F_FW_LOAD_END },
    { "PHYMOD_CORE_INIT_F_FW_AUTO_DOWNLOAD", PHYMOD_CORE_INIT_F_FW_AUTO_DOWNLOAD },
    { "PHYMOD_CORE_INIT_F_SERDES_FW_BCAST", PHYMOD_CORE_INIT_F_SERDES_FW_BCAST },
    { "PHYMOD_CORE_INIT_F_CLK4PCS_3BIT_40T", PHYMOD_CORE_INIT_F_CLK4PCS_3BIT_40T },
    { "PHYMOD_CORE_INIT_F_DEFAULT_OSR2P5", PHYMOD_CORE_INIT_F_DEFAULT_OSR2P5 },
    { "PHYMOD_CORE_INIT_F_BYPASS_PMD_CONFIGURATION", PHYMOD_CORE_INIT_F_BYPASS_PMD_CONFIGURATION },
    { "PHYMOD_CORE_INIT_F_TOP_DEV_REV_ID_A0", PHYMOD_CORE_INIT_F_TOP_DEV_REV_ID_A0 },
    { "PHYMOD_PHY_INIT_F_ENABLE_PASS_THROUGH_CONFIGURATION", PHYMOD_PHY_INIT_F_ENABLE_PASS_THROUGH_CONFIGURATION },
    { "PHYMOD_PHY_INIT_F_SW_WAR_100G_2LANE_IS_DONE", PHYMOD_PHY_INIT_F_SW_WAR_100G_2LANE_IS_DONE },
    { "PHYMOD_PHY_INIT_F_AN_CL72_TX_INIT_SKIP_ON_RESTART", PHYMOD_PHY_INIT_F_AN_CL72_TX_INIT_SKIP_ON_RESTART },
    { "PHYMOD_INTR_TIMESYNC_FRAMESYNC", PHYMOD_INTR_TIMESYNC_FRAMESYNC },
    { "PHYMOD_INTR_TIMESYNC_TIMESTAMP", PHYMOD_INTR_TIMESYNC_TIMESTAMP },
    { "PHYMOD_INTR_LINK_EVENT", PHYMOD_INTR_LINK_EVENT },
    { "PHYMOD_INTR_AUTONEG_EVENT", PHYMOD_INTR_AUTONEG_EVENT },
    { "PHYMOD_INTR_PLL_EVENT", PHYMOD_INTR_PLL_EVENT },
    { "PHYMOD_INTR_UC_EVENT", PHYMOD_INTR_UC_EVENT },
    { "PHYMOD_INTR_EMON_EVENT", PHYMOD_INTR_EMON_EVENT },
    { "PHYMOD_INTR_AUX_EVENT", PHYMOD_INTR_AUX_EVENT },
    { "PHYMOD_TS_CAP_MPLS", PHYMOD_TS_CAP_MPLS },
    { "PHYMOD_TS_CAP_ENHANCED_TSFIFO", PHYMOD_TS_CAP_ENHANCED_TSFIFO },
    { "PHYMOD_TS_CAP_INBAND_TS", PHYMOD_TS_CAP_INBAND_TS },
    { "PHYMOD_TS_CAP_FOLLOW_UP_ASSIST", PHYMOD_TS_CAP_FOLLOW_UP_ASSIST },
    { "PHYMOD_TS_CAP_DELAY_RESP_ASSIST", PHYMOD_TS_CAP_DELAY_RESP_ASSIST },
    { "PHYMOD_TS_CAP_CAPTURE_TIMESTAMP_MSG", PHYMOD_TS_CAP_CAPTURE_TIMESTAMP_MSG },
    { "PHYMOD_TS_F_CAPTURE_TS_ENABLE", PHYMOD_TS_F_CAPTURE_TS_ENABLE },
    { "PHYMOD_TS_F_HEARTBEAT_TS_ENABLE", PHYMOD_TS_F_HEARTBEAT_TS_ENABLE },
    { "PHYMOD_TS_F_RX_CRC_ENABLE", PHYMOD_TS_F_RX_CRC_ENABLE },
    { "PHYMOD_TS_F_8021AS_ENABLE", PHYMOD_TS_F_8021AS_ENABLE },
    { "PHYMOD_TS_F_L2_ENABLE", PHYMOD_TS_F_L2_ENABLE },
    { "PHYMOD_TS_F_IP4_ENABLE", PHYMOD_TS_F_IP4_ENABLE },
    { "PHYMOD_TS_F_IP6_ENABLE", PHYMOD_TS_F_IP6_ENABLE },
    { "PHYMOD_TS_F_CLOCK_SRC_EXT", PHYMOD_TS_F_CLOCK_SRC_EXT },
    { "PHYMOD_TS_F_CLOCK_SRC_EXT_MODE", PHYMOD_TS_F_CLOCK_SRC_EXT_MODE },
    { "PHYMOD_TS_F_1588_ENCRYPTED_MODE", PHYMOD_TS_F_1588_ENCRYPTED_MODE },
    { "PHYMOD_TS_F_FOLLOW_UP_ASSIST_ENABLE", PHYMOD_TS_F_FOLLOW_UP_ASSIST_ENABLE },
    { "PHYMOD_TS_F_DELAY_RESP_ASSIST_ENABLE", PHYMOD_TS_F_DELAY_RESP_ASSIST_ENABLE },
    { "PHYMOD_TS_F_64BIT_TIMESTAMP_ENABLE", PHYMOD_TS_F_64BIT_TIMESTAMP_ENABLE },
    { "PHYMOD_TS_F_1588_OVER_HSR_ENABLE", PHYMOD_TS_F_1588_OVER_HSR_ENABLE },
    { "PHYMOD_TS_F_CAPTURE_TIMESTAMP_TX_SYNC", PHYMOD_TS_F_CAPTURE_TIMESTAMP_TX_SYNC },
    { "PHYMOD_TS_F_CAPTURE_TIMESTAMP_TX_DELAY_REQ", PHYMOD_TS_F_CAPTURE_TIMESTAMP_TX_DELAY_REQ },
    { "PHYMOD_TS_F_CAPTURE_TIMESTAMP_TX_PDELAY_REQ", PHYMOD_TS_F_CAPTURE_TIMESTAMP_TX_PDELAY_REQ },
    { "PHYMOD_TS_F_CAPTURE_TIMESTAMP_TX_PDELAY_RESP", PHYMOD_TS_F_CAPTURE_TIMESTAMP_TX_PDELAY_RESP },
    { "PHYMOD_TS_F_CAPTURE_TIMESTAMP_RX_SYNC", PHYMOD_TS_F_CAPTURE_TIMESTAMP_RX_SYNC },
    { "PHYMOD_TS_F_CAPTURE_TIMESTAMP_RX_DELAY_REQ", PHYMOD_TS_F_CAPTURE_TIMESTAMP_RX_DELAY_REQ },
    { "PHYMOD_TS_F_CAPTURE_TIMESTAMP_RX_PDELAY_REQ", PHYMOD_TS_F_CAPTURE_TIMESTAMP_RX_PDELAY_REQ },
    { "PHYMOD_TS_F_CAPTURE_TIMESTAMP_RX_PDELAY_RESP", PHYMOD_TS_F_CAPTURE_TIMESTAMP_RX_PDELAY_RESP },
    { "PHYMOD_TS_LDCTL_TN_LOAD", PHYMOD_TS_LDCTL_TN_LOAD },
    { "PHYMOD_TS_LDCTL_TIMECODE_LOAD", PHYMOD_TS_LDCTL_TIMECODE_LOAD },
    { "PHYMOD_TS_LDCTL_SYNCOUT_LOAD", PHYMOD_TS_LDCTL_SYNCOUT_LOAD },
    { "PHYMOD_TS_LDCTL_NCO_DIVIDER_LOAD", PHYMOD_TS_LDCTL_NCO_DIVIDER_LOAD },
    { "PHYMOD_TS_LDCTL_LOCAL_TIME_LOAD", PHYMOD_TS_LDCTL_LOCAL_TIME_LOAD },
    { "PHYMOD_TS_LDCTL_NCO_ADDEND_LOAD", PHYMOD_TS_LDCTL_NCO_ADDEND_LOAD },
    { "PHYMOD_TS_LDCTL_DPLL_LOOP_FILTER_LOAD", PHYMOD_TS_LDCTL_DPLL_LOOP_FILTER_LOAD },
    { "PHYMOD_TS_LDCTL_DPLL_REF_PHASE_LOAD", PHYMOD_TS_LDCTL_DPLL_REF_PHASE_LOAD },
    { "PHYMOD_TS_LDCTL_DPLL_REF_PHASE_DELTA_LOAD", PHYMOD_TS_LDCTL_DPLL_REF_PHASE_DELTA_LOAD },
    { "PHYMOD_TS_LDCTL_DPLL_K3_LOAD", PHYMOD_TS_LDCTL_DPLL_K3_LOAD },
    { "PHYMOD_TS_LDCTL_DPLL_K2_LOAD", PHYMOD_TS_LDCTL_DPLL_K2_LOAD },
    { "PHYMOD_TS_LDCTL_DPLL_K1_LOAD", PHYMOD_TS_LDCTL_DPLL_K1_LOAD },
    { "PHYMOD_TS_MPLS_LABEL_F_IN", PHYMOD_TS_MPLS_LABEL_F_IN },
    { "PHYMOD_TS_MPLS_LABEL_F_OUT", PHYMOD_TS_MPLS_LABEL_F_OUT },
    { "PHYMOD_TS_MPLS_F_ENABLE", PHYMOD_TS_MPLS_F_ENABLE },
    { "PHYMOD_TS_MPLS_F_ENTROPY_ENABLE", PHYMOD_TS_MPLS_F_ENTROPY_ENABLE },
    { "PHYMOD_TS_MPLS_F_SPECIAL_LABEL_ENABLE", PHYMOD_TS_MPLS_F_SPECIAL_LABEL_ENABLE },
    { "PHYMOD_TS_MPLS_F_CONTROL_WORD_ENABLE", PHYMOD_TS_MPLS_F_CONTROL_WORD_ENABLE },
    { "PHYMOD_TIMESYNC_ENABLE_F_CORE", PHYMOD_TIMESYNC_ENABLE_F_CORE },
    { "PHYMOD_TIMESYNC_ENABLE_F_RX", PHYMOD_TIMESYNC_ENABLE_F_RX },
    { "PHYMOD_TIMESYNC_ENABLE_F_ONE_STEP_PIPELINE", PHYMOD_TIMESYNC_ENABLE_F_ONE_STEP_PIPELINE },
    { "PHYMOD_TIMESYNC_F_SOP", PHYMOD_TIMESYNC_F_SOP },
    { "PHYMOD_TIMESYNC_F_REDUCED_PREAMBLE_MODE", PHYMOD_TIMESYNC_F_REDUCED_PREAMBLE_MODE },
    { "PHYMOD_SPEED_CONFIG_ONLY_PLL0_IS_ACTIVE", PHYMOD_SPEED_CONFIG_ONLY_PLL0_IS_ACTIVE },
    { "PHYMOD_SPEED_CONFIG_REF_CLK_IS_156P25MHZ", PHYMOD_SPEED_CONFIG_REF_CLK_IS_156P25MHZ },
    { "PHYMOD_SPEED_CONFIG_IN_FLEXE_MODE", PHYMOD_SPEED_CONFIG_IN_FLEXE_MODE },
    { NULL }
};


/* Typedefs section */
static cint_parameter_desc_t __cint_typedefs[] =
{
    { NULL }
};


cint_data_t phymod_cint_data =
{    
    NULL,
    __cint_functions,
    __cint_structures,
    __cint_enums,
    __cint_typedefs,
    __cint_constants,
    __cint_function_pointers,
};


#endif /* defined(PHYMOD_SUPPORT) */

#endif /* defined(INCLUDE_LIB_CINT) */
