

================================================================
== Vitis HLS Report for 'straightLineProjectorFromLayerIJtoK'
================================================================
* Date:           Sat Aug  3 00:45:32 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.100 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.132 us|  0.132 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 1, D = 45, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k"   --->   Operation 46 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%j_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %j"   --->   Operation 47 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 48 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%z_j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_j"   --->   Operation 49 'read' 'z_j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%z_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_i"   --->   Operation 50 'read' 'z_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%j_cast = zext i3 %j_read"   --->   Operation 51 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 52 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%k_cast = zext i3 %k_read"   --->   Operation 53 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %z_j_read"   --->   Operation 54 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i32 %z_i_read"   --->   Operation 55 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.88ns)   --->   "%ret = sub i33 %sext_ln215, i33 %sext_ln215_1"   --->   Operation 56 'sub' 'ret' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.57ns)   --->   "%sub_ln241 = sub i4 %k_cast, i4 %i_cast" [patchMaker.cpp:241]   --->   Operation 57 'sub' 'sub_ln241' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.57ns)   --->   "%sub_ln241_1 = sub i4 %j_cast, i4 %i_cast" [patchMaker.cpp:241]   --->   Operation 58 'sub' 'sub_ln241_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i33 %ret"   --->   Operation 59 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1364_1 = sext i4 %sub_ln241"   --->   Operation 60 'sext' 'sext_ln1364_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [3/3] (2.10ns)   --->   "%mul_ln1364 = mul i37 %sext_ln1364, i37 %sext_ln1364_1"   --->   Operation 61 'mul' 'mul_ln1364' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 62 [2/3] (2.10ns)   --->   "%mul_ln1364 = mul i37 %sext_ln1364, i37 %sext_ln1364_1"   --->   Operation 62 'mul' 'mul_ln1364' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 63 [1/3] (2.10ns)   --->   "%mul_ln1364 = mul i37 %sext_ln1364, i37 %sext_ln1364_1"   --->   Operation 63 'mul' 'mul_ln1364' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1364_2 = sext i4 %sub_ln241_1"   --->   Operation 64 'sext' 'sext_ln1364_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [41/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 65 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.18>
ST_6 : Operation 66 [40/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 66 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.18>
ST_7 : Operation 67 [39/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 67 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.18>
ST_8 : Operation 68 [38/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 68 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.18>
ST_9 : Operation 69 [37/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 69 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.18>
ST_10 : Operation 70 [36/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 70 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.18>
ST_11 : Operation 71 [35/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 71 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.18>
ST_12 : Operation 72 [34/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 72 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.18>
ST_13 : Operation 73 [33/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 73 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.18>
ST_14 : Operation 74 [32/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 74 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.18>
ST_15 : Operation 75 [31/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 75 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.18>
ST_16 : Operation 76 [30/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 76 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.18>
ST_17 : Operation 77 [29/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 77 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.18>
ST_18 : Operation 78 [28/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 78 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.18>
ST_19 : Operation 79 [27/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 79 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.18>
ST_20 : Operation 80 [26/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 80 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.18>
ST_21 : Operation 81 [25/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 81 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.18>
ST_22 : Operation 82 [24/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 82 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.18>
ST_23 : Operation 83 [23/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 83 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.18>
ST_24 : Operation 84 [22/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 84 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.18>
ST_25 : Operation 85 [21/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 85 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.18>
ST_26 : Operation 86 [20/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 86 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.18>
ST_27 : Operation 87 [19/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 87 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.18>
ST_28 : Operation 88 [18/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 88 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.18>
ST_29 : Operation 89 [17/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 89 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.18>
ST_30 : Operation 90 [16/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 90 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.18>
ST_31 : Operation 91 [15/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 91 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.18>
ST_32 : Operation 92 [14/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 92 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.18>
ST_33 : Operation 93 [13/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 93 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.18>
ST_34 : Operation 94 [12/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 94 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.18>
ST_35 : Operation 95 [11/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 95 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.18>
ST_36 : Operation 96 [10/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 96 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.18>
ST_37 : Operation 97 [9/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 97 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.18>
ST_38 : Operation 98 [8/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 98 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.18>
ST_39 : Operation 99 [7/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 99 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.18>
ST_40 : Operation 100 [6/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 100 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.18>
ST_41 : Operation 101 [5/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 101 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.18>
ST_42 : Operation 102 [4/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 102 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.18>
ST_43 : Operation 103 [3/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 103 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.18>
ST_44 : Operation 104 [2/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 104 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.06>
ST_45 : Operation 105 [1/41] (1.18ns)   --->   "%sdiv_ln1364 = sdiv i37 %mul_ln1364, i37 %sext_ln1364_2"   --->   Operation 105 'sdiv' 'sdiv_ln1364' <Predicate = true> <Delay = 1.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 40> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %sdiv_ln1364"   --->   Operation 106 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 107 [1/1] (0.88ns)   --->   "%add_ln69 = add i32 %trunc_ln69, i32 %z_i_read"   --->   Operation 107 'add' 'add_ln69' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln241 = ret i32 %add_ln69" [patchMaker.cpp:241]   --->   Operation 108 'ret' 'ret_ln241' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.88ns
The critical path consists of the following:
	wire read on port 'z_j' [9]  (0 ns)
	'sub' operation ('ret') [16]  (0.88 ns)

 <State 2>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln1364') [20]  (2.1 ns)

 <State 3>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln1364') [20]  (2.1 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln1364') [20]  (2.1 ns)

 <State 5>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 6>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 7>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 8>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 9>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 10>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 11>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 12>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 13>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 14>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 15>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 16>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 17>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 18>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 19>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 20>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 21>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 22>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 23>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 24>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 25>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 26>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 27>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 28>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 29>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 30>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 31>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 32>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 33>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 34>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 35>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 36>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 37>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 38>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 39>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 40>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 41>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 42>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 43>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 44>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)

 <State 45>: 2.06ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1364') [23]  (1.18 ns)
	'add' operation ('this.V') [25]  (0.88 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
