

================================================================
== Vitis HLS Report for 'split'
================================================================
* Date:           Mon Jul  4 22:30:45 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.731 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %In_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%writereq_ln115 = writereq void @_ssdm_op_WriteReq, i8 %out_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:115]   --->   Operation 7 'writereq' 'writereq_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln286 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:286]   --->   Operation 8 'specinterface' 'specinterface_ln286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln30 = store i11 0, i11 %i" [byte_count_stream/src/byte_count_stream.cpp:30]   --->   Operation 9 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc" [byte_count_stream/src/byte_count_stream.cpp:30]   --->   Operation 10 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [byte_count_stream/src/byte_count_stream.cpp:32]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.88ns)   --->   "%icmp_ln30 = icmp_eq  i11 %i_2, i11 1024" [byte_count_stream/src/byte_count_stream.cpp:30]   --->   Operation 13 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.63ns)   --->   "%add_ln30 = add i11 %i_2, i11 1" [byte_count_stream/src/byte_count_stream.cpp:30]   --->   Operation 15 'add' 'add_ln30' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc.split, void %for.end" [byte_count_stream/src/byte_count_stream.cpp:30]   --->   Operation 16 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i11 %i_2" [byte_count_stream/src/byte_count_stream.cpp:32]   --->   Operation 17 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln30 = store i11 %add_ln30, i11 %i" [byte_count_stream/src/byte_count_stream.cpp:30]   --->   Operation 18 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.73>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [byte_count_stream/src/byte_count_stream.cpp:30]   --->   Operation 19 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (3.47ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %In_r" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %trunc_ln32" [byte_count_stream/src/byte_count_stream.cpp:32]   --->   Operation 21 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i8 %out_r, i32 0, i32 %zext_ln32" [byte_count_stream/src/byte_count_stream.cpp:32]   --->   Operation 22 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.25ns)   --->   "%store_ln32 = store i8 %tmp, i10 %out_addr" [byte_count_stream/src/byte_count_stream.cpp:32]   --->   Operation 23 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc" [byte_count_stream/src/byte_count_stream.cpp:30]   --->   Operation 24 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write, i8 %out_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:131]   --->   Operation 25 'write' 'write_ln131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [byte_count_stream/src/byte_count_stream.cpp:34]   --->   Operation 26 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation ('store_ln30', byte_count_stream/src/byte_count_stream.cpp:30) of constant 0 on local variable 'i' [7]  (1.59 ns)

 <State 2>: 3.47ns
The critical path consists of the following:
	'load' operation ('i', byte_count_stream/src/byte_count_stream.cpp:32) on local variable 'i' [10]  (0 ns)
	'add' operation ('add_ln30', byte_count_stream/src/byte_count_stream.cpp:30) [14]  (1.64 ns)
	'store' operation ('store_ln30', byte_count_stream/src/byte_count_stream.cpp:30) of variable 'add_ln30', byte_count_stream/src/byte_count_stream.cpp:30 on local variable 'i' [23]  (1.59 ns)
	blocking operation 0.241 ns on control path)

 <State 3>: 6.73ns
The critical path consists of the following:
	fifo read operation ('tmp', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'In_r' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [18]  (3.48 ns)
	'store' operation ('store_ln32', byte_count_stream/src/byte_count_stream.cpp:32) of variable 'tmp', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'out_r' [22]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
