#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon May  5 14:30:57 2025
# Process ID         : 19484
# Current directory  : D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1
# Command line       : vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file           : D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/TOP.vds
# Journal file       : D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1\vivado.jou
# Running On         : cosmos
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16781 MB
# Swap memory        : 12348 MB
# Total Virtual      : 29130 MB
# Available Virtual  : 10311 MB
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.srcs/utils_1/imports/synth_1/TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.srcs/utils_1/imports/synth_1/TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1063.805 ; gain = 467.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/WorkStations/ASIC/Whac-A-Mole/src/TOP.v:2]
INFO: [Synth 8-6157] synthesizing module 'OVERALL_FSM' [D:/WorkStations/ASIC/Whac-A-Mole/src/OVERALL_FSM.v:2]
INFO: [Synth 8-6157] synthesizing module 'GAME_CONTROLLER' [D:/WorkStations/ASIC/Whac-A-Mole/src/GAME_CONTROLLER.v:2]
INFO: [Synth 8-6157] synthesizing module 'MOLE' [D:/WorkStations/ASIC/Whac-A-Mole/src/MOLE.v:2]
INFO: [Synth 8-6157] synthesizing module 'PRNG' [D:/WorkStations/ASIC/Whac-A-Mole/src/PRNG.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PRNG' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/PRNG.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MOLE' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/MOLE.v:2]
INFO: [Synth 8-6155] done synthesizing module 'GAME_CONTROLLER' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/GAME_CONTROLLER.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'timer' does not match port width (10) of module 'GAME_CONTROLLER' [D:/WorkStations/ASIC/Whac-A-Mole/src/OVERALL_FSM.v:73]
INFO: [Synth 8-6155] done synthesizing module 'OVERALL_FSM' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/OVERALL_FSM.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/.Xil/Vivado-19484-cosmos/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/.Xil/Vivado-19484-cosmos/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'touch_top' [D:/WorkStations/ASIC/Whac-A-Mole/src/touch/touch_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'i2c_dri_m' [D:/WorkStations/ASIC/Whac-A-Mole/src/touch/i2c_dri_m.v:23]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 250000 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/WorkStations/ASIC/Whac-A-Mole/src/touch/i2c_dri_m.v:228]
INFO: [Synth 8-6155] done synthesizing module 'i2c_dri_m' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/touch/i2c_dri_m.v:23]
INFO: [Synth 8-6157] synthesizing module 'touch_dri' [D:/WorkStations/ASIC/Whac-A-Mole/src/touch/touch_dri.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'touch_dri' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/touch/touch_dri.v:1]
INFO: [Synth 8-6155] done synthesizing module 'touch_top' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/touch/touch_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_char' [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/lcd_rgb_char.v:1]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/lcd_display.v:2]
INFO: [Synth 8-6157] synthesizing module 'MENUSCREEN' [D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/.Xil/Vivado-19484-cosmos/realtime/MENUSCREEN_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MENUSCREEN' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/.Xil/Vivado-19484-cosmos/realtime/MENUSCREEN_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'GAMESCREEN' [D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/.Xil/Vivado-19484-cosmos/realtime/GAMESCREEN_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'GAMESCREEN' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/.Xil/Vivado-19484-cosmos/realtime/GAMESCREEN_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OVERSCREEN' [D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/.Xil/Vivado-19484-cosmos/realtime/OVERSCREEN_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OVERSCREEN' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/.Xil/Vivado-19484-cosmos/realtime/OVERSCREEN_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MOLESCREEN' [D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/.Xil/Vivado-19484-cosmos/realtime/MOLESCREEN_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MOLESCREEN' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/.Xil/Vivado-19484-cosmos/realtime/MOLESCREEN_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/lcd_display.v:2]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/lcd_driver.v:23]
WARNING: [Synth 8-7071] port 'h_disp' of module 'lcd_driver' is unconnected for instance 'u_lcd_driver' [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/lcd_rgb_char.v:72]
WARNING: [Synth 8-7071] port 'v_disp' of module 'lcd_driver' is unconnected for instance 'u_lcd_driver' [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/lcd_rgb_char.v:72]
WARNING: [Synth 8-7023] instance 'u_lcd_driver' of module 'lcd_driver' has 14 connections declared, but only 12 given [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/lcd_rgb_char.v:72]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_char' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/lcd_rgb_char.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'timer' does not match port width (10) of module 'lcd_rgb_char' [D:/WorkStations/ASIC/Whac-A-Mole/src/TOP.v:135]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [D:/WorkStations/ASIC/Whac-A-Mole/src/TOP.v:2]
WARNING: [Synth 8-7137] Register rand_reg_reg in module PRNG has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/WorkStations/ASIC/Whac-A-Mole/src/PRNG.v:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'next_location_reg' and it is trimmed from '32' to '4' bits. [D:/WorkStations/ASIC/Whac-A-Mole/src/MOLE.v:100]
WARNING: [Synth 8-3917] design TOP has port lcd_rst_n driven by constant 1
WARNING: [Synth 8-7129] Port lcd_rgb[22] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[21] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[20] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[19] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[18] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[17] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[16] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[14] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[13] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[12] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[11] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[10] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[9] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[8] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[6] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[5] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[4] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[3] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[2] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[1] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[0] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_int_in in module touch_dri is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1212.125 ; gain = 615.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1212.125 ; gain = 615.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1212.125 ; gain = 615.926
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1212.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [d:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [d:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.gen/sources_1/ip/MENUSCREEN/MENUSCREEN/MENUSCREEN_in_context.xdc] for cell 'u_lcd_rgb_char/u_lcd_display/MenuScreen'
Finished Parsing XDC File [d:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.gen/sources_1/ip/MENUSCREEN/MENUSCREEN/MENUSCREEN_in_context.xdc] for cell 'u_lcd_rgb_char/u_lcd_display/MenuScreen'
Parsing XDC File [d:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.gen/sources_1/ip/GAMESCREEN/GAMESCREEN/GAMESCREEN_in_context.xdc] for cell 'u_lcd_rgb_char/u_lcd_display/GameScreen'
Finished Parsing XDC File [d:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.gen/sources_1/ip/GAMESCREEN/GAMESCREEN/GAMESCREEN_in_context.xdc] for cell 'u_lcd_rgb_char/u_lcd_display/GameScreen'
Parsing XDC File [d:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.gen/sources_1/ip/OVERSCREEN/OVERSCREEN/OVERSCREEN_in_context.xdc] for cell 'u_lcd_rgb_char/u_lcd_display/OverScreen'
Finished Parsing XDC File [d:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.gen/sources_1/ip/OVERSCREEN/OVERSCREEN/OVERSCREEN_in_context.xdc] for cell 'u_lcd_rgb_char/u_lcd_display/OverScreen'
Parsing XDC File [d:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.gen/sources_1/ip/MOLESCREEN/MOLESCREEN/MOLESCREEN_in_context.xdc] for cell 'u_lcd_rgb_char/u_lcd_display/Mole'
Finished Parsing XDC File [d:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.gen/sources_1/ip/MOLESCREEN/MOLESCREEN/MOLESCREEN_in_context.xdc] for cell 'u_lcd_rgb_char/u_lcd_display/Mole'
Parsing XDC File [D:/WorkStations/ASIC/Whac-A-Mole/constr/top_lcd_touch.xdc]
Finished Parsing XDC File [D:/WorkStations/ASIC/Whac-A-Mole/constr/top_lcd_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/WorkStations/ASIC/Whac-A-Mole/constr/top_lcd_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1286.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1286.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1286.395 ; gain = 690.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1286.395 ; gain = 690.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_lcd_rgb_char/u_lcd_display/MenuScreen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_lcd_rgb_char/u_lcd_display/GameScreen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_lcd_rgb_char/u_lcd_display/OverScreen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_lcd_rgb_char/u_lcd_display/Mole. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1286.395 ; gain = 690.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1286.395 ; gain = 690.195
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Over 50% of reference run partitions are impacted by design changes. Reverting to default synthesis
lcd_display__GB4lcd_display__GB1lcd_display__GB0IncrSyn: Total reference run partitions are 7, Impacted partitions are 5.
IncrSyn: List of changed modules: 
	Changed Module : GAME_CONTROLLER
WARNING: [Synth 8-6702] IncrSynth : Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1286.395 ; gain = 690.195
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'OVERALL_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'i2c_dri_m'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'touch_dri'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'OVERALL_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                         00000001 |                         00000001
               st_sladdr |                         00000010 |                         00000010
               st_addr16 |                         00000100 |                         00000100
                st_addr8 |                         00001000 |                         00001000
              st_data_wr |                         00010000 |                         00010000
              st_addr_rd |                         00100000 |                         00100000
              st_data_rd |                         01000000 |                         01000000
                 st_stop |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'i2c_dri_m'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
                 st_init |                          0000010 |                          0000010
               st_get_id |                          0000100 |                          0000100
              st_cfg_reg |                          0001000 |                          0001000
          st_check_touch |                          0010000 |                          0010000
            st_get_coord |                          0100000 |                          0100000
         st_coord_handle |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'touch_dri'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 1286.395 ; gain = 690.195
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Change is too high


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 10    
	   2 Input   32 Bit       Adders := 2     
	   5 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 10    
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 26    
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 11    
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   3 Input   30 Bit        Muxes := 1     
	   7 Input   24 Bit        Muxes := 2     
	   5 Input   24 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 5     
	   4 Input   24 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 11    
	   8 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 2     
	   6 Input   15 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	  10 Input   10 Bit        Muxes := 10    
	   2 Input   10 Bit        Muxes := 2     
	  10 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 24    
	   9 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	   6 Input    7 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 40    
	   7 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 60    
	  29 Input    1 Bit        Muxes := 9     
	  22 Input    1 Bit        Muxes := 6     
	  31 Input    1 Bit        Muxes := 7     
	  33 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 8     
	   9 Input    1 Bit        Muxes := 14    
	   7 Input    1 Bit        Muxes := 15    
	   8 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design TOP has port lcd_rst_n driven by constant 1
INFO: [Synth 8-3886] merging instance 'char_reg[11][510]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][510]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][509]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][509]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][508]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][508]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][507]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][507]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][506]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][506]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][505]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][505]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][504]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][504]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][503]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][503]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][502]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][502]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][501]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][501]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][500]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][500]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][499]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][499]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][498]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][498]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][497]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][497]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][496]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][496]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][495]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][495]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][494]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][494]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][493]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][493]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][492]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][492]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][491]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][491]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][490]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][490]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][489]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][489]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][488]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][488]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][487]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][487]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][486]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][486]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][485]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][485]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][484]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][484]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][483]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][483]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][482]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][482]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][481]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][481]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][480]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][480]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][479]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][479]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][478]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][478]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][477]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][477]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][476]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][476]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][475]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][475]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][474]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][474]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][473]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][473]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][472]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][472]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][471]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][471]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][470]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][470]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][469]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][469]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][468]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][468]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][467]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][467]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][466]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][466]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][465]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][465]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][464]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][464]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][463]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][463]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][462]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][462]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[11][461]' (FD) to 'char_reg[11][511]'
INFO: [Synth 8-3886] merging instance 'char_reg[10][461]' (FD) to 'char_reg[11][511]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\char_reg[10][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[10][511] )
INFO: [Synth 8-5544] ROM "moles_bottom_right_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_bottom_right_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_bottom_right_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_bottom_right_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_bottom_right_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_bottom_right_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_top_left_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_top_left_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_top_left_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_top_left_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_top_left_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_top_left_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_top_left_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_top_left_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_top_left_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_top_left_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_bottom_right_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_bottom_right_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_bottom_right_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "moles_bottom_right_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
DSP Report: Generating DSP rom_mole_addr0, operation Mode is: C+(D+(A:0x3fffffff))*(B:0x4b).
DSP Report: operator rom_mole_addr0 is absorbed into DSP rom_mole_addr0.
DSP Report: operator rom_mole_addr1 is absorbed into DSP rom_mole_addr0.
DSP Report: operator rom_mole_addr2 is absorbed into DSP rom_mole_addr0.
DSP Report: Generating DSP rom_mole_addr0, operation Mode is: C+(D+(A:0x3fffffff))*(B:0x4b).
DSP Report: operator rom_mole_addr0 is absorbed into DSP rom_mole_addr0.
DSP Report: operator rom_mole_addr1 is absorbed into DSP rom_mole_addr0.
DSP Report: operator rom_mole_addr2 is absorbed into DSP rom_mole_addr0.
DSP Report: Generating DSP rom_mole_addr0, operation Mode is: C+(D+(A:0x3fffffff))*(B:0x4b).
DSP Report: operator rom_mole_addr0 is absorbed into DSP rom_mole_addr0.
DSP Report: operator rom_mole_addr1 is absorbed into DSP rom_mole_addr0.
DSP Report: operator rom_mole_addr2 is absorbed into DSP rom_mole_addr0.
DSP Report: Generating DSP rom_mole_addr0, operation Mode is: C+(D+(A:0x3fffffff))*(B:0x4b).
DSP Report: operator rom_mole_addr0 is absorbed into DSP rom_mole_addr0.
DSP Report: operator rom_mole_addr1 is absorbed into DSP rom_mole_addr0.
DSP Report: operator rom_mole_addr2 is absorbed into DSP rom_mole_addr0.
DSP Report: Generating DSP rom_mole_addr0, operation Mode is: C+(D+(A:0x3fffffff))*(B:0x4b).
DSP Report: operator rom_mole_addr0 is absorbed into DSP rom_mole_addr0.
DSP Report: operator rom_mole_addr1 is absorbed into DSP rom_mole_addr0.
DSP Report: operator rom_mole_addr2 is absorbed into DSP rom_mole_addr0.
DSP Report: Generating DSP rom_bg_addr0, operation Mode is: C+(D+(A:0x3fffffff))*(B:0xc8).
DSP Report: operator rom_bg_addr0 is absorbed into DSP rom_bg_addr0.
DSP Report: operator rom_bg_addr1 is absorbed into DSP rom_bg_addr0.
DSP Report: operator rom_bg_addr2 is absorbed into DSP rom_bg_addr0.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\char_reg[0][409] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[0][511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[9][510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[8][510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[7][510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[6][510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[5][510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[4][510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[3][510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[2][510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[1][510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[9][509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[8][509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[7][509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[6][509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[5][509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[4][509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[3][509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[2][509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[1][509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[9][508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[8][508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[7][508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[6][508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[5][508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[4][508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[3][508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[2][508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[1][508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[9][507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[8][507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[7][507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[6][507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[5][507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[4][507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[3][507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[2][507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[1][507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[9][506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[8][506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[7][506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[6][506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[5][506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[4][506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[3][506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[2][506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[1][506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[9][505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[8][505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[7][505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[6][505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[5][505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[4][505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[3][505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[2][505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[1][505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[9][504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[8][504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[7][504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[6][504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[5][504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[4][504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[3][504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[2][504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[1][504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[9][503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[8][503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[7][503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[6][503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[5][503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[4][503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[3][503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[2][503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[1][503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[9][502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[8][502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[7][502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[6][502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[5][502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[4][502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[3][502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[2][502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[1][502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[9][501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[8][501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[7][501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[6][501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[5][501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[4][501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[3][501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[2][501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[1][501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[9][500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[8][500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[7][500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[6][500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[5][500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\char_reg[4][500] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "game_controller/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "game_controller/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/data_wr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/once_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/once_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "u_i2c_dri_m/sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "u_i2c_dri_m/sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "u_i2c_dri_m/scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "u_i2c_dri_m/scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/data_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/data_wr_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/once_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/once_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "u_i2c_dri_m/sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "u_i2c_dri_m/sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "u_i2c_dri_m/scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "u_i2c_dri_m/scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/data_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_dri_m/sda_dir" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-7129] Port touch_int_in in module touch_dri is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:58 . Memory (MB): peak = 1338.086 ; gain = 741.887
---------------------------------------------------------------------------------
 Sort Area is lcd_display__GB3 rom_bg_addr0_6 : 0 0 : 353 353 : Used 1 time 0
 Sort Area is lcd_display__GB3 rom_mole_addr0_0 : 0 0 : 329 329 : Used 1 time 0
 Sort Area is lcd_display__GB3 rom_mole_addr0_2 : 0 0 : 329 329 : Used 1 time 0
 Sort Area is lcd_display__GB3 rom_mole_addr0_3 : 0 0 : 329 329 : Used 1 time 0
 Sort Area is lcd_display__GB3 rom_mole_addr0_4 : 0 0 : 329 329 : Used 1 time 0
 Sort Area is lcd_display__GB3 rom_mole_addr0_5 : 0 0 : 329 329 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|i2c_dri_m   | sda_out    | 64x1          | LUT            | 
|i2c_dri_m   | scl        | 64x1          | LUT            | 
|i2c_dri_m   | scl        | 64x1          | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lcd_display | C+(D+(A:0x3fffffff))*(B:0x4b) | 13     | 7      | 13     | 13     | 13     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|lcd_display | C+(D+(A:0x3fffffff))*(B:0x4b) | 13     | 7      | 13     | 13     | 13     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|lcd_display | C+(D+(A:0x3fffffff))*(B:0x4b) | 13     | 7      | 13     | 13     | 13     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|lcd_display | C+(D+(A:0x3fffffff))*(B:0x4b) | 13     | 7      | 13     | 13     | 13     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|lcd_display | C+(D+(A:0x3fffffff))*(B:0x4b) | 13     | 7      | 13     | 13     | 13     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|lcd_display | C+(D+(A:0x3fffffff))*(B:0xc8) | 15     | 8      | 9      | 9      | 15     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:03:16 . Memory (MB): peak = 1542.223 ; gain = 946.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:29 ; elapsed = 00:04:56 . Memory (MB): peak = 2016.070 ; gain = 1419.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/WorkStations/ASIC/Whac-A-Mole/src/lcd/lcd_display.v:364]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:31 ; elapsed = 00:05:08 . Memory (MB): peak = 2016.070 ; gain = 1419.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:35 ; elapsed = 00:05:12 . Memory (MB): peak = 2016.070 ; gain = 1419.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:35 ; elapsed = 00:05:12 . Memory (MB): peak = 2016.070 ; gain = 1419.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:36 ; elapsed = 00:05:12 . Memory (MB): peak = 2016.070 ; gain = 1419.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:36 ; elapsed = 00:05:12 . Memory (MB): peak = 2016.070 ; gain = 1419.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:36 ; elapsed = 00:05:13 . Memory (MB): peak = 2016.070 ; gain = 1419.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:36 ; elapsed = 00:05:13 . Memory (MB): peak = 2016.070 ; gain = 1419.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lcd_display | C+D+A*B     | 30     | 7      | 13     | 13     | 13     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|lcd_display | C+D+A*B     | 30     | 7      | 13     | 13     | 13     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|lcd_display | C+D+A*B     | 30     | 7      | 13     | 13     | 13     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|lcd_display | C+D+A*B     | 30     | 7      | 13     | 13     | 13     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|lcd_display | C+D+A*B     | 30     | 7      | 13     | 13     | 13     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|lcd_display | (C+D+A*B)'  | 30     | 8      | 9      | 9      | 15     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |MOLESCREEN    |         1|
|3     |OVERSCREEN    |         1|
|4     |GAMESCREEN    |         1|
|5     |MENUSCREEN    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |GAMESCREEN |     1|
|2     |MENUSCREEN |     1|
|3     |MOLESCREEN |     1|
|4     |OVERSCREEN |     1|
|5     |clk_wiz    |     1|
|6     |BUFG       |     2|
|7     |CARRY4     |   266|
|8     |DSP48E1    |     6|
|10    |LUT1       |    21|
|11    |LUT2       |   417|
|12    |LUT3       |   430|
|13    |LUT4       |   459|
|14    |LUT5       |  1367|
|15    |LUT6       |  3644|
|16    |MUXF7      |   543|
|17    |MUXF8      |    88|
|18    |FDCE       |   625|
|19    |FDPE       |   120|
|20    |LDC        |    32|
|21    |IBUF       |     1|
|22    |IOBUF      |     4|
|23    |OBUF       |     8|
|24    |OBUFT      |    22|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:36 ; elapsed = 00:05:13 . Memory (MB): peak = 2016.070 ; gain = 1419.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:22 ; elapsed = 00:05:05 . Memory (MB): peak = 2016.070 ; gain = 1345.602
Synthesis Optimization Complete : Time (s): cpu = 00:03:36 ; elapsed = 00:05:13 . Memory (MB): peak = 2016.070 ; gain = 1419.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2016.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 939 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2016.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LDC => LDCE: 32 instances

Synth Design complete | Checksum: b460a1ac
INFO: [Common 17-83] Releasing license: Synthesis
327 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:41 ; elapsed = 00:05:25 . Memory (MB): peak = 2016.070 ; gain = 1636.012
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2016.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/WorkStations/ASIC/Whac-A-Mole/sim/SILENT/SILENT.runs/synth_1/TOP.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  5 14:36:30 2025...
