#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 13 19:09:59 2021
# Process ID: 1824
# Current directory: /afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/mult_32bit/mult_32bit.runs/synth_1
# Command line: vivado -log mult.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mult.tcl
# Log file: /afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/mult_32bit/mult_32bit.runs/synth_1/mult.vds
# Journal file: /afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/mult_32bit/mult_32bit.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mult.tcl -notrace
Command: synth_design -top mult -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1869 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1656.883 ; gain = 153.719 ; free physical = 8743 ; free virtual = 26675
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mult' [/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/mult_32bit/mult_32bit.srcs/sources_1/new/mult.v:9]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult' (1#1) [/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/mult_32bit/mult_32bit.srcs/sources_1/new/mult.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1709.633 ; gain = 206.469 ; free physical = 8751 ; free virtual = 26684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1715.570 ; gain = 212.406 ; free physical = 8747 ; free virtual = 26680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1715.570 ; gain = 212.406 ; free physical = 8747 ; free virtual = 26680
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/mult_32bit/mult_32bit.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/mult_32bit/mult_32bit.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1869.289 ; gain = 0.000 ; free physical = 8621 ; free virtual = 26554
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1869.289 ; gain = 0.000 ; free physical = 8621 ; free virtual = 26554
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8735 ; free virtual = 26668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8735 ; free virtual = 26668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8735 ; free virtual = 26668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8735 ; free virtual = 26669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mult 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/mult_32bit/mult_32bit.srcs/sources_1/new/mult.v:22]
DSP Report: Generating DSP wireOut, operation Mode is: A2*B.
DSP Report: register wireOut is absorbed into DSP wireOut.
DSP Report: operator wireOut is absorbed into DSP wireOut.
DSP Report: operator wireOut is absorbed into DSP wireOut.
DSP Report: Generating DSP regOut_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register regOut_reg is absorbed into DSP regOut_reg.
DSP Report: operator wireOut is absorbed into DSP regOut_reg.
DSP Report: operator wireOut is absorbed into DSP regOut_reg.
DSP Report: Generating DSP wireOut, operation Mode is: A2*B2.
DSP Report: register wireOut is absorbed into DSP wireOut.
DSP Report: register wireOut is absorbed into DSP wireOut.
DSP Report: operator wireOut is absorbed into DSP wireOut.
DSP Report: operator wireOut is absorbed into DSP wireOut.
DSP Report: Generating DSP regOut_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register regOut_reg is absorbed into DSP regOut_reg.
DSP Report: register regOut_reg is absorbed into DSP regOut_reg.
DSP Report: operator wireOut is absorbed into DSP regOut_reg.
DSP Report: operator wireOut is absorbed into DSP regOut_reg.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[47]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[46]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[45]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[44]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[43]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[42]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[41]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[40]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[39]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[38]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[37]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[36]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[35]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[34]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[33]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[32]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[31]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[30]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[29]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[28]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[27]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[26]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[25]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[24]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[23]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[22]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[21]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[20]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[19]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[18]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[17]) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[47]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[46]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[45]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[44]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[43]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[42]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[41]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[40]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[39]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[38]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[37]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[36]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[35]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[34]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[33]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[32]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[31]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[30]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[29]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[28]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[27]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[26]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[25]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[24]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[23]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[22]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[21]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[20]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[19]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[18]__0) is unused and will be removed from module mult.
WARNING: [Synth 8-3332] Sequential element (regOut_reg[17]__0) is unused and will be removed from module mult.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8714 ; free virtual = 26652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult        | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult        | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8557 ; free virtual = 26495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8556 ; free virtual = 26494
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8554 ; free virtual = 26492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8554 ; free virtual = 26492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8554 ; free virtual = 26492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8554 ; free virtual = 26492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8554 ; free virtual = 26492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8554 ; free virtual = 26492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8554 ; free virtual = 26492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    12|
|3     |DSP48E1   |     2|
|4     |DSP48E1_1 |     2|
|5     |LUT2      |    47|
|6     |FDRE      |    35|
|7     |IBUF      |    65|
|8     |OBUF      |    65|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   229|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8554 ; free virtual = 26492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.289 ; gain = 212.406 ; free physical = 8610 ; free virtual = 26548
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1869.289 ; gain = 366.125 ; free physical = 8619 ; free virtual = 26557
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.102 ; gain = 0.000 ; free physical = 8561 ; free virtual = 26500
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1872.102 ; gain = 504.570 ; free physical = 8662 ; free virtual = 26600
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.102 ; gain = 0.000 ; free physical = 8662 ; free virtual = 26600
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/mult_32bit/mult_32bit.runs/synth_1/mult.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mult_utilization_synth.rpt -pb mult_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 13 19:10:22 2021...
