Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 10 10:43:49 2017
| Host         : RUILOPESC3FF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ShiftRegisterDemo_control_sets_placed.rpt
| Design       : ShiftRegisterDemo
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------+-----------------------------------+------------------+----------------+
|         Clock Signal        |        Enable Signal       |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG              |                            |                                   |                1 |              1 |
|  clk_dvr1/s_dataOut_reg[15] | core/s_dataOut[15]_i_2_n_0 | core/s_dataOut[15]_i_1_n_0        |                6 |             16 |
|  clk_IBUF_BUFG              |                            | clk_dvr1/s_divCounter[30]_i_1_n_0 |                9 |             31 |
+-----------------------------+----------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


