#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f8d63404580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f8d634046f0 .scope module, "reverse_bit_order_tb" "reverse_bit_order_tb" 3 3;
 .timescale 0 0;
v0x7f8d6343c390_0 .net "axiod", 1 0, v0x7f8d6343bbd0_0;  1 drivers
v0x7f8d6343c460_0 .net "axiov", 0 0, v0x7f8d6343bc90_0;  1 drivers
v0x7f8d6343c4f0_0 .var "clk", 0 0;
v0x7f8d6343c5a0_0 .var "pixel", 7 0;
v0x7f8d6343c650_0 .net "pixel_addr", 23 0, v0x7f8d6343bf70_0;  1 drivers
v0x7f8d6343c720_0 .var "rst", 0 0;
v0x7f8d6343c7d0_0 .var "stall", 0 0;
S_0x7f8d634108d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 48, 3 48 0, S_0x7f8d634046f0;
 .timescale 0 0;
v0x7f8d63412c20_0 .var/2s "i", 31 0;
S_0x7f8d6343a300 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 54, 3 54 0, S_0x7f8d634046f0;
 .timescale 0 0;
v0x7f8d6343a4d0_0 .var/2s "i", 31 0;
S_0x7f8d6343a560 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 60, 3 60 0, S_0x7f8d634046f0;
 .timescale 0 0;
v0x7f8d6343a740_0 .var/2s "i", 31 0;
S_0x7f8d6343a7f0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 67, 3 67 0, S_0x7f8d634046f0;
 .timescale 0 0;
v0x7f8d6343a9b0_0 .var/2s "i", 31 0;
S_0x7f8d6343aa70 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 76, 3 76 0, S_0x7f8d634046f0;
 .timescale 0 0;
v0x7f8d6343ac70_0 .var/2s "i", 31 0;
S_0x7f8d6343ad30 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 82, 3 82 0, S_0x7f8d634046f0;
 .timescale 0 0;
v0x7f8d6343aef0_0 .var/2s "i", 31 0;
S_0x7f8d6343afb0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 3 88, 3 88 0, S_0x7f8d634046f0;
 .timescale 0 0;
v0x7f8d6343b170_0 .var/2s "i", 31 0;
S_0x7f8d6343b230 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 3 94, 3 94 0, S_0x7f8d634046f0;
 .timescale 0 0;
v0x7f8d6343b3f0_0 .var/2s "i", 31 0;
S_0x7f8d6343b4b0 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 3 102, 3 102 0, S_0x7f8d634046f0;
 .timescale 0 0;
v0x7f8d6343b6f0_0 .var/2s "i", 31 0;
S_0x7f8d6343b790 .scope module, "reverse_bit_order" "reverse_bit_order" 3 16, 4 4 0, S_0x7f8d634046f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pixel";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
    .port_info 6 /OUTPUT 24 "pixel_addr";
enum0x7f8d6341a190 .enum2/s (32)
   "SendAddress" 0,
   "SendPixel" 1,
   "SendAudio" 2
 ;
v0x7f8d6343ba60_0 .var "addr_bit_counter", 5 0;
v0x7f8d6343bb20_0 .var "audio_counter", 8 0;
v0x7f8d6343bbd0_0 .var "axiod", 1 0;
v0x7f8d6343bc90_0 .var "axiov", 0 0;
v0x7f8d6343bd30_0 .var "byte_bit_counter", 2 0;
v0x7f8d6343be20_0 .net "clk", 0 0, v0x7f8d6343c4f0_0;  1 drivers
v0x7f8d6343bec0_0 .net "pixel", 7 0, v0x7f8d6343c5a0_0;  1 drivers
v0x7f8d6343bf70_0 .var "pixel_addr", 23 0;
v0x7f8d6343c020_0 .var "pixel_counter", 8 0;
v0x7f8d6343c130_0 .net "rst", 0 0, v0x7f8d6343c720_0;  1 drivers
v0x7f8d6343c1d0_0 .net "stall", 0 0, v0x7f8d6343c7d0_0;  1 drivers
v0x7f8d6343c270_0 .var "state", 1 0;
E_0x7f8d6343ba00 .event posedge, v0x7f8d6343be20_0;
    .scope S_0x7f8d6343b790;
T_0 ;
    %wait E_0x7f8d6343ba00;
    %load/vec4 v0x7f8d6343c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7f8d6343bf70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8d6343c270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8d6343bc90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8d6343bbd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f8d6343ba60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8d6343bd30_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f8d6343c020_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f8d6343bb20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8d6343c1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f8d6343c270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8d6343bc90_0, 0;
    %load/vec4 v0x7f8d6343ba60_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0x7f8d6343bf70_0;
    %pushi/vec4 17, 0, 32;
    %load/vec4 v0x7f8d6343bd30_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x7f8d6343bf70_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x7f8d6343bd30_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8d6343bbd0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7f8d6343ba60_0;
    %pad/u 32;
    %cmpi/u 14, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.10, 5;
    %load/vec4 v0x7f8d6343bf70_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x7f8d6343bd30_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x7f8d6343bf70_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8d6343bd30_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8d6343bbd0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7f8d6343ba60_0;
    %pad/u 32;
    %cmpi/u 22, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0x7f8d6343bf70_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8d6343bd30_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x7f8d6343bf70_0;
    %load/vec4 v0x7f8d6343bd30_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8d6343bbd0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
    %load/vec4 v0x7f8d6343bd30_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8d6343bd30_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x7f8d6343bd30_0;
    %addi 2, 0, 3;
    %assign/vec4 v0x7f8d6343bd30_0, 0;
T_0.15 ;
    %load/vec4 v0x7f8d6343ba60_0;
    %pad/u 32;
    %cmpi/u 22, 0, 32;
    %jmp/0xz  T_0.16, 5;
    %load/vec4 v0x7f8d6343ba60_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x7f8d6343ba60_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f8d6343ba60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f8d6343c270_0, 0;
T_0.17 ;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8d6343bc90_0, 0;
    %load/vec4 v0x7f8d6343bd30_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8d6343bd30_0, 0;
    %load/vec4 v0x7f8d6343bf70_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x7f8d6343bf70_0, 0;
T_0.18 ;
    %load/vec4 v0x7f8d6343bd30_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8d6343bd30_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x7f8d6343bd30_0;
    %addi 2, 0, 3;
    %assign/vec4 v0x7f8d6343bd30_0, 0;
T_0.21 ;
    %load/vec4 v0x7f8d6343bec0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8d6343bd30_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x7f8d6343bec0_0;
    %load/vec4 v0x7f8d6343bd30_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8d6343bbd0_0, 0;
    %load/vec4 v0x7f8d6343c020_0;
    %pad/u 32;
    %cmpi/u 319, 0, 32;
    %jmp/0xz  T_0.22, 5;
    %load/vec4 v0x7f8d6343bd30_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f8d6343c020_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f8d6343c020_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f8d6343c270_0, 0;
T_0.23 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8d6343bc90_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f8d6343c1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8d6343c270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8d6343bc90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8d6343bbd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f8d6343ba60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8d6343bd30_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f8d6343c020_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f8d6343bb20_0, 0;
T_0.24 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8d634046f0;
T_1 ;
    %delay 1316134912, 2328;
    %load/vec4 v0x7f8d6343c4f0_0;
    %nor/r;
    %store/vec4 v0x7f8d6343c4f0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8d634046f0;
T_2 ;
    %vpi_call/w 3 32 "$dumpfile", "obj/reverse_bit_order.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8d634046f0 {0 0 0};
    %vpi_call/w 3 34 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8d6343c4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8d6343c720_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8d6343c720_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8d6343c720_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8d6343c7d0_0, 0, 1;
    %vpi_call/w 3 47 "$display", "pixel_adder     axiod" {0 0 0};
    %fork t_1, S_0x7f8d634108d0;
    %jmp t_0;
    .scope S_0x7f8d634108d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d63412c20_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7f8d63412c20_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f8d6343c5a0_0, 0, 8;
    %delay 2632269824, 4656;
    %vpi_call/w 3 51 "$display", "%b            %2b", &PV<v0x7f8d6343c650_0, 0, 4>, v0x7f8d6343c390_0 {0 0 0};
    %load/vec4 v0x7f8d63412c20_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8d63412c20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x7f8d634046f0;
t_0 %join;
    %fork t_3, S_0x7f8d6343a300;
    %jmp t_2;
    .scope S_0x7f8d6343a300;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d6343a4d0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7f8d6343a4d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 228, 0, 8;
    %store/vec4 v0x7f8d6343c5a0_0, 0, 8;
    %delay 2632269824, 4656;
    %vpi_call/w 3 57 "$display", "%b            %2b", &PV<v0x7f8d6343c650_0, 0, 4>, v0x7f8d6343c390_0 {0 0 0};
    %load/vec4 v0x7f8d6343a4d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8d6343a4d0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x7f8d634046f0;
t_2 %join;
    %fork t_5, S_0x7f8d6343a560;
    %jmp t_4;
    .scope S_0x7f8d6343a560;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d6343a740_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x7f8d6343a740_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 228, 0, 8;
    %store/vec4 v0x7f8d6343c5a0_0, 0, 8;
    %delay 2632269824, 4656;
    %vpi_call/w 3 63 "$display", "%b            %2b", &PV<v0x7f8d6343c650_0, 0, 4>, v0x7f8d6343c390_0 {0 0 0};
    %load/vec4 v0x7f8d6343a740_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8d6343a740_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_0x7f8d634046f0;
t_4 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8d6343c7d0_0, 0, 1;
    %delay 2632269824, 4656;
    %fork t_7, S_0x7f8d6343a7f0;
    %jmp t_6;
    .scope S_0x7f8d6343a7f0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d6343a9b0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x7f8d6343a9b0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f8d6343c5a0_0, 0, 8;
    %delay 2632269824, 4656;
    %load/vec4 v0x7f8d6343a9b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8d6343a9b0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
    .scope S_0x7f8d634046f0;
t_6 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8d6343c7d0_0, 0, 1;
    %vpi_call/w 3 75 "$display", "pixel_adder     axiod" {0 0 0};
    %fork t_9, S_0x7f8d6343aa70;
    %jmp t_8;
    .scope S_0x7f8d6343aa70;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d6343ac70_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x7f8d6343ac70_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_2.9, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f8d6343c5a0_0, 0, 8;
    %delay 2632269824, 4656;
    %vpi_call/w 3 79 "$display", "%b            %2b", &PV<v0x7f8d6343c650_0, 0, 4>, v0x7f8d6343c390_0 {0 0 0};
    %load/vec4 v0x7f8d6343ac70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8d6343ac70_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
    .scope S_0x7f8d634046f0;
t_8 %join;
    %fork t_11, S_0x7f8d6343ad30;
    %jmp t_10;
    .scope S_0x7f8d6343ad30;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d6343aef0_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x7f8d6343aef0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.11, 5;
    %pushi/vec4 228, 0, 8;
    %store/vec4 v0x7f8d6343c5a0_0, 0, 8;
    %delay 2632269824, 4656;
    %vpi_call/w 3 85 "$display", "%b            %2b", &PV<v0x7f8d6343c650_0, 0, 4>, v0x7f8d6343c390_0 {0 0 0};
    %load/vec4 v0x7f8d6343aef0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8d6343aef0_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %end;
    .scope S_0x7f8d634046f0;
t_10 %join;
    %fork t_13, S_0x7f8d6343afb0;
    %jmp t_12;
    .scope S_0x7f8d6343afb0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d6343b170_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x7f8d6343b170_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 228, 0, 8;
    %store/vec4 v0x7f8d6343c5a0_0, 0, 8;
    %delay 2632269824, 4656;
    %vpi_call/w 3 91 "$display", "%b            %2b", &PV<v0x7f8d6343c650_0, 0, 4>, v0x7f8d6343c390_0 {0 0 0};
    %load/vec4 v0x7f8d6343b170_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8d6343b170_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %end;
    .scope S_0x7f8d634046f0;
t_12 %join;
    %fork t_15, S_0x7f8d6343b230;
    %jmp t_14;
    .scope S_0x7f8d6343b230;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d6343b3f0_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x7f8d6343b3f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.15, 5;
    %pushi/vec4 228, 0, 8;
    %store/vec4 v0x7f8d6343c5a0_0, 0, 8;
    %delay 2632269824, 4656;
    %vpi_call/w 3 97 "$display", "%b            %2b", &PV<v0x7f8d6343c650_0, 0, 4>, v0x7f8d6343c390_0 {0 0 0};
    %load/vec4 v0x7f8d6343b3f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8d6343b3f0_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    %end;
    .scope S_0x7f8d634046f0;
t_14 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8d6343c7d0_0, 0, 1;
    %delay 2632269824, 4656;
    %fork t_17, S_0x7f8d6343b4b0;
    %jmp t_16;
    .scope S_0x7f8d6343b4b0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d6343b6f0_0, 0, 32;
T_2.16 ;
    %load/vec4 v0x7f8d6343b6f0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_2.17, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f8d6343c5a0_0, 0, 8;
    %delay 2632269824, 4656;
    %load/vec4 v0x7f8d6343b6f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8d6343b6f0_0, 0, 32;
    %jmp T_2.16;
T_2.17 ;
    %end;
    .scope S_0x7f8d634046f0;
t_16 %join;
    %delay 969572352, 9313;
    %vpi_call/w 3 108 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 109 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/reverse_bit_order_tb.sv";
    "src/reverse_bit_order.sv";
