# do t1c_riscv_cpu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/t1c_riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:28 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/t1c_riscv_cpu.v 
# -- Compiling module t1c_riscv_cpu
# 
# Top level modules:
# 	t1c_riscv_cpu
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/riscv_cpu.v 
# -- Compiling module riscv_cpu
# 
# Top level modules:
# 	riscv_cpu
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/reset_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/reset_ff.v 
# -- Compiling module reset_ff
# 
# Top level modules:
# 	reset_ff
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/mux4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/mux3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/main_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/main_decoder.v 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/imm_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/imm_extend.v 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/alu_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/alu_decoder.v 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/alu.v 
# -- Compiling module alu
# ** Warning: /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/alu.v(11): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Warning: /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/alu.v(12): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# Top level modules:
# 	alu
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/components/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/instr_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/code" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/code/instr_mem.v 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/.test {/home/eyantra/Documents/Task_1/t1c_riscv_cpu/.test/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:29 on Dec 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Task_1/t1c_riscv_cpu/.test" /home/eyantra/Documents/Task_1/t1c_riscv_cpu/.test/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:57:29 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:57:30 on Dec 06,2024
# Loading work.tb
# Loading work.t1c_riscv_cpu
# Loading work.riscv_cpu
# Loading work.controller
# Loading work.main_decoder
# Loading work.alu_decoder
# Loading work.datapath
# Loading work.reset_ff
# Loading work.adder
# Loading work.mux3
# Loading work.reg_file
# Loading work.imm_extend
# Loading work.mux2
# Loading work.alu
# Loading work.mux4
# Loading work.instr_mem
# Loading work.data_mem
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 ms
# Expected NODE POINT =  0, Actual NODE POINT =          0
# No Error in this Node Point.
# 
# Expected NODE POINT =  1, Actual NODE POINT =          1
# No Error in this Node Point.
# 
# Expected NODE POINT = 11, Actual NODE POINT =         11
# No Error in this Node Point.
# 
# Expected NODE POINT = 19, Actual NODE POINT =         19
# No Error in this Node Point.
# 
# Expected NODE POINT = 20, Actual NODE POINT =         20
# No Error in this Node Point.
# 
# No errors encountered, congratulations!
# ** Note: $stop    : /home/eyantra/Documents/Task_1/t1c_riscv_cpu/.test/tb.v(183)
#    Time: 47675 ns  Iteration: 1  Instance: /tb
# Break in Module tb at /home/eyantra/Documents/Task_1/t1c_riscv_cpu/.test/tb.v line 183
# couldn't load file "/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# ** Error: list element in quotes followed by ":" instead of space
# Error in macro ./t1c_riscv_cpu_run_msim_rtl_verilog.do line 32
# list element in quotes followed by ":" instead of space
#     while executing
# "foreach val $retval { 
# 						set wobj [$vsimPriv(windowmgr) FindWindowObj $val]
# 						if { $wobj ne "" && [lsearch $windowobj_list $wobj] < 0 } {
# 				..."
#     (procedure "view" line 144)
#     invoked from within
# "view source"
#     (procedure "run" line 107)
#     invoked from within
# "run 10 ms"
# 
# stdin: <EOF>
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -r /*
run -all
# Expected NODE POINT =  0, Actual NODE POINT =          0
# No Error in this Node Point.
# 
# Expected NODE POINT =  1, Actual NODE POINT =          1
# No Error in this Node Point.
# 
# Expected NODE POINT = 11, Actual NODE POINT =         11
# No Error in this Node Point.
# 
# Expected NODE POINT = 19, Actual NODE POINT =         19
# No Error in this Node Point.
# 
# Expected NODE POINT = 20, Actual NODE POINT =         20
# No Error in this Node Point.
# 
# No errors encountered, congratulations!
# ** Note: $stop    : /home/eyantra/Documents/Task_1/t1c_riscv_cpu/.test/tb.v(183)
#    Time: 47675 ns  Iteration: 1  Instance: /tb
# Break in Module tb at /home/eyantra/Documents/Task_1/t1c_riscv_cpu/.test/tb.v line 183
# couldn't load file "/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# list element in quotes followed by ":" instead of space
