module shifter#(
    parameter DATA_WIDTH = 16,  // æ•°æ®ä½å®½
    parameter SHIFT_DEPTH = 8 // ç§»ä½å¯„å­˜å™¨æ·±ï¿??
)(
    input wire clk,              // æ—¶é’Ÿä¿¡å·
    input wire rstn,              // å¼‚æ­¥å¤ä½ä¿¡å·
    input wire [DATA_WIDTH-1:0] serial_in,   // ä¸²è¡Œè¾“å…¥
    output wire [DATA_WIDTH-1:0 ]serial_out,     // ä¸²è¡Œè¾“å‡º   
    input wire [$clog2(SHIFT_DEPTH)-1:0] output_depth, // åŠ¨ï¿½?ï¿½ï¿½?ï¿½æ‹©è¾“å‡ºæ·±åº¦ï¿??
    output wire [DATA_WIDTH-1:0] depth_output // æŒ‡å®šæ·±åº¦ä½è¾“ï¿??
);

    // ç§»ä½å¯„å­˜å™¨å­˜å‚¨å™¨
    reg [DATA_WIDTH-1:0] shift_reg [SHIFT_DEPTH-1:0];
    integer i;

    // ç§»ä½æ“ä½œ
    always @(posedge clk or negedge rstn) begin
        if (~rstn) begin
            for (i = 0; i < SHIFT_DEPTH; i=i+1) begin
                shift_reg[i] <= 0;
            end
        end else begin
            // ç§»ä½æ“ä½œ
            for(i=0; i<SHIFT_DEPTH-1; i=i+1) begin
                shift_reg[i+1] <= shift_reg[i];
            end 
            shift_reg[0] <= serial_in;
        end
    end

    // ä¸²è¡Œè¾“å‡º
    assign serial_out = shift_reg[SHIFT_DEPTH-1];

    // æŒ‡å®šæ·±åº¦ä½è¾“ï¿??
    assign depth_output = shift_reg[output_depth];

endmodule
