{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574293266282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574293266284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:41:06 2019 " "Processing started: Wed Nov 20 20:41:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574293266284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574293266284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off subBytes -c subBytes " "Command: quartus_map --read_settings_files=on --write_settings_files=off subBytes -c subBytes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574293266285 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574293266574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subBytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subBytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subBytes-rtl " "Found design unit 1: subBytes-rtl" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574293267150 ""} { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574293267150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574293267150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "subBytes " "Elaborating entity \"subBytes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574293267363 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address1 subBytes.vhd(309) " "VHDL Process Statement warning at subBytes.vhd(309): signal \"address1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293267370 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address2 subBytes.vhd(570) " "VHDL Process Statement warning at subBytes.vhd(570): signal \"address2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293267586 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 subBytes.vhd(828) " "VHDL Process Statement warning at subBytes.vhd(828): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 828 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293267815 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address4 subBytes.vhd(1086) " "VHDL Process Statement warning at subBytes.vhd(1086): signal \"address4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 1086 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293268036 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address5 subBytes.vhd(1344) " "VHDL Process Statement warning at subBytes.vhd(1344): signal \"address5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 1344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293268263 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address6 subBytes.vhd(1602) " "VHDL Process Statement warning at subBytes.vhd(1602): signal \"address6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 1602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293268512 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address7 subBytes.vhd(1860) " "VHDL Process Statement warning at subBytes.vhd(1860): signal \"address7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 1860 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293268727 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address8 subBytes.vhd(2118) " "VHDL Process Statement warning at subBytes.vhd(2118): signal \"address8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 2118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293268942 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address9 subBytes.vhd(2376) " "VHDL Process Statement warning at subBytes.vhd(2376): signal \"address9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 2376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293269156 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address10 subBytes.vhd(2634) " "VHDL Process Statement warning at subBytes.vhd(2634): signal \"address10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 2634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293269373 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address11 subBytes.vhd(2892) " "VHDL Process Statement warning at subBytes.vhd(2892): signal \"address11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 2892 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293269589 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address12 subBytes.vhd(3150) " "VHDL Process Statement warning at subBytes.vhd(3150): signal \"address12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 3150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293269806 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address13 subBytes.vhd(3408) " "VHDL Process Statement warning at subBytes.vhd(3408): signal \"address13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 3408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293270017 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address14 subBytes.vhd(3666) " "VHDL Process Statement warning at subBytes.vhd(3666): signal \"address14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 3666 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293270240 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address15 subBytes.vhd(3924) " "VHDL Process Statement warning at subBytes.vhd(3924): signal \"address15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 3924 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293270509 "|subBytes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address16 subBytes.vhd(4182) " "VHDL Process Statement warning at subBytes.vhd(4182): signal \"address16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 4182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574293270727 "|subBytes"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "16 " "Found 16 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram0 " "RAM logic \"Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram0" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 309 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram1 " "RAM logic \"Ram1\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram1" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 570 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram2 " "RAM logic \"Ram2\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram2" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 828 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram3 " "RAM logic \"Ram3\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram3" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 1086 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram4 " "RAM logic \"Ram4\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram4" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 1344 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram5 " "RAM logic \"Ram5\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram5" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 1602 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram6 " "RAM logic \"Ram6\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram6" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 1860 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram7 " "RAM logic \"Ram7\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram7" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 2118 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram8 " "RAM logic \"Ram8\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram8" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 2376 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram9 " "RAM logic \"Ram9\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram9" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 2634 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram10 " "RAM logic \"Ram10\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram10" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 2892 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram11 " "RAM logic \"Ram11\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram11" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 3150 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram12 " "RAM logic \"Ram12\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram12" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 3408 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram13 " "RAM logic \"Ram13\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram13" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 3666 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram14 " "RAM logic \"Ram14\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram14" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 3924 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram15 " "RAM logic \"Ram15\" is uninferred due to asynchronous read logic" {  } { { "subBytes.vhd" "Ram15" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 4182 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1574293271267 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1574293271267 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574293273175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574293317137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574293317137 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "subBytes.vhd" "" { Text "/home/marina/Documentos/projeto_aes/subBytes/subBytes.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574293317506 "|subBytes|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1574293317506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3585 " "Implemented 3585 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "129 " "Implemented 129 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574293317506 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574293317506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3328 " "Implemented 3328 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574293317506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574293317506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574293317520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:41:57 2019 " "Processing ended: Wed Nov 20 20:41:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574293317520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574293317520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574293317520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574293317520 ""}
