<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed May 11 18:54:26 2022" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynquplus" DEVICE="xczu3eg" NAME="MagSampleFetcherTest" PACKAGE="sbva484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk_0" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MagSampleFetcher_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_0" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
    <PORT DIR="O" NAME="ap_idle_0" SIGIS="undef"/>
    <PORT DIR="O" NAME="ap_done_0" SIGIS="undef"/>
    <PORT DIR="I" NAME="ap_start_0" SIGIS="undef"/>
    <PORT DIR="O" NAME="ap_ready_0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="n_samples_0" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_n_samples_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MagSampleFetcher_0" PORT="n_samples"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="cnt_out_ap_vld_0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="n_samples_out_0" RIGHT="0" SIGIS="data"/>
    <PORT DIR="O" NAME="n_samples_out_ap_vld_0" SIGIS="undef"/>
    <PORT DIR="I" NAME="bfr_irq_0" SIGIS="data" SIGNAME="External_Ports_bfr_irq_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MagSampleFetcher_0" PORT="n_samples_ap_vld"/>
        <CONNECTION INSTANCE="MagSampleFetcher_0" PORT="bfr_irq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="cnt_out_0" RIGHT="0" SIGIS="data"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2112468763" FULLNAME="/MagSampleFetcher_0" HWVERSION="1.0" INSTANCE="MagSampleFetcher_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MagSampleFetcher" VLNV="DIII:PL-Mag-Sensor:MagSampleFetcher:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AXI_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="MagSampleFetcherTest_MagSampleFetcher_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="buffer_in_0_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_in_1_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_in_2_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_in_3_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_in_4_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_in_5_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_in_6_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_in_7_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_in_8_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_in_9_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_in_10_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_in_11_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_out_ce0" SIGIS="undef"/>
        <PORT DIR="O" NAME="buffer_out_we0" SIGIS="undef"/>
        <PORT DIR="I" NAME="n_samples_ap_vld" SIGIS="undef" SIGNAME="External_Ports_bfr_irq_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bfr_irq_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_axi_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_axi_AWVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_axi_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_axi_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_axi_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_axi_WVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_axi_WREADY" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_axi_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_axi_BVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_axi_BREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="s_axi_axi_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_axi_ARVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_axi_ARREADY" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axi_axi_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_axi_RRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_axi_RVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_axi_RREADY" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="4" NAME="buffer_in_0_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="31" NAME="buffer_in_0_q0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="4" NAME="buffer_in_1_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="31" NAME="buffer_in_1_q0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="4" NAME="buffer_in_2_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="31" NAME="buffer_in_2_q0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="4" NAME="buffer_in_3_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="31" NAME="buffer_in_3_q0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="4" NAME="buffer_in_4_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="31" NAME="buffer_in_4_q0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="4" NAME="buffer_in_5_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="31" NAME="buffer_in_5_q0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="4" NAME="buffer_in_6_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="31" NAME="buffer_in_6_q0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="4" NAME="buffer_in_7_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="31" NAME="buffer_in_7_q0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="4" NAME="buffer_in_8_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="31" NAME="buffer_in_8_q0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="4" NAME="buffer_in_9_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="31" NAME="buffer_in_9_q0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="4" NAME="buffer_in_10_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="31" NAME="buffer_in_10_q0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="4" NAME="buffer_in_11_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="31" NAME="buffer_in_11_q0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="12" NAME="buffer_out_address0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="31" NAME="buffer_out_d0" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" NAME="bfr_irq" SIGIS="data" SIGNAME="External_Ports_bfr_irq_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bfr_irq_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="n_samples" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_n_samples_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="n_samples_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axi_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="MagSampleFetcherTest_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_axi_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_axi_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_axi_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_axi_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_axi_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_axi_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_axi_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_axi_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_axi_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_axi_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_axi_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_axi_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_axi_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_axi_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_axi_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_axi_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_axi_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
