Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 21:05:57 2024
| Host         : DESKTOP-T0BPI3M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ELE_432_Top_Module_timing_summary_routed.rpt -pb ELE_432_Top_Module_timing_summary_routed.pb -rpx ELE_432_Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : ELE_432_Top_Module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12189)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25094)
5. checking no_input_delay (2)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12189)
----------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 12187 register/latch pins with no clock driven by root clock pin: Div_Clk/counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25094)
----------------------------------------------------
 There are 25094 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                25122          inf        0.000                      0                25122           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         25122 Endpoints
Min Delay         25122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_103_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.365ns  (logic 0.580ns (1.402%)  route 40.785ns (98.598%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[2]/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT/FSM_sequential_state_reg[2]/Q
                         net (fo=8482, routed)       18.433    18.889    FFT/state__0[2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.124    19.013 r  FFT/bar_0[6]_i_1/O
                         net (fo=1806, routed)       22.352    41.365    FFT/bar_0[6]_i_1_n_0
    SLICE_X86Y117        FDRE                                         r  FFT/ibar_103_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_23_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.365ns  (logic 0.580ns (1.402%)  route 40.785ns (98.598%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[2]/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT/FSM_sequential_state_reg[2]/Q
                         net (fo=8482, routed)       18.433    18.889    FFT/state__0[2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.124    19.013 r  FFT/bar_0[6]_i_1/O
                         net (fo=1806, routed)       22.352    41.365    FFT/bar_0[6]_i_1_n_0
    SLICE_X86Y117        FDRE                                         r  FFT/ibar_23_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_39_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.365ns  (logic 0.580ns (1.402%)  route 40.785ns (98.598%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[2]/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT/FSM_sequential_state_reg[2]/Q
                         net (fo=8482, routed)       18.433    18.889    FFT/state__0[2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.124    19.013 r  FFT/bar_0[6]_i_1/O
                         net (fo=1806, routed)       22.352    41.365    FFT/bar_0[6]_i_1_n_0
    SLICE_X86Y117        FDRE                                         r  FFT/ibar_39_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_119_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.047ns  (logic 0.580ns (1.413%)  route 40.467ns (98.587%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[2]/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT/FSM_sequential_state_reg[2]/Q
                         net (fo=8482, routed)       18.433    18.889    FFT/state__0[2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.124    19.013 r  FFT/bar_0[6]_i_1/O
                         net (fo=1806, routed)       22.034    41.047    FFT/bar_0[6]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  FFT/ibar_119_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_126_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.047ns  (logic 0.580ns (1.413%)  route 40.467ns (98.587%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[2]/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT/FSM_sequential_state_reg[2]/Q
                         net (fo=8482, routed)       18.433    18.889    FFT/state__0[2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.124    19.013 r  FFT/bar_0[6]_i_1/O
                         net (fo=1806, routed)       22.034    41.047    FFT/bar_0[6]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  FFT/ibar_126_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_20_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.047ns  (logic 0.580ns (1.413%)  route 40.467ns (98.587%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[2]/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT/FSM_sequential_state_reg[2]/Q
                         net (fo=8482, routed)       18.433    18.889    FFT/state__0[2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.124    19.013 r  FFT/bar_0[6]_i_1/O
                         net (fo=1806, routed)       22.034    41.047    FFT/bar_0[6]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  FFT/ibar_20_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_55_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.047ns  (logic 0.580ns (1.413%)  route 40.467ns (98.587%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[2]/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT/FSM_sequential_state_reg[2]/Q
                         net (fo=8482, routed)       18.433    18.889    FFT/state__0[2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.124    19.013 r  FFT/bar_0[6]_i_1/O
                         net (fo=1806, routed)       22.034    41.047    FFT/bar_0[6]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  FFT/ibar_55_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_71_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.047ns  (logic 0.580ns (1.413%)  route 40.467ns (98.587%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[2]/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT/FSM_sequential_state_reg[2]/Q
                         net (fo=8482, routed)       18.433    18.889    FFT/state__0[2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.124    19.013 r  FFT/bar_0[6]_i_1/O
                         net (fo=1806, routed)       22.034    41.047    FFT/bar_0[6]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  FFT/ibar_71_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_7_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.047ns  (logic 0.580ns (1.413%)  route 40.467ns (98.587%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[2]/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT/FSM_sequential_state_reg[2]/Q
                         net (fo=8482, routed)       18.433    18.889    FFT/state__0[2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.124    19.013 r  FFT/bar_0[6]_i_1/O
                         net (fo=1806, routed)       22.034    41.047    FFT/bar_0[6]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  FFT/ibar_7_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_87_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.047ns  (logic 0.580ns (1.413%)  route 40.467ns (98.587%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[2]/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT/FSM_sequential_state_reg[2]/Q
                         net (fo=8482, routed)       18.433    18.889    FFT/state__0[2]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.124    19.013 r  FFT/bar_0[6]_i_1/O
                         net (fo=1806, routed)       22.034    41.047    FFT/bar_0[6]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  FFT/ibar_87_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FFT/ibar_87_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_87_imag_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y149        FDRE                         0.000     0.000 r  FFT/ibar_87_reg[2]/C
    SLICE_X82Y149        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT/ibar_87_reg[2]/Q
                         net (fo=1, routed)           0.064     0.192    VGA/bar_87_imag_reg_reg[6]_0[2]
    SLICE_X83Y149        FDRE                                         r  VGA/bar_87_imag_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/ibar_120_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_120_imag_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE                         0.000     0.000 r  FFT/ibar_120_reg[1]/C
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/ibar_120_reg[1]/Q
                         net (fo=1, routed)           0.056     0.197    VGA/bar_120_imag_reg_reg[6]_0[1]
    SLICE_X60Y128        FDRE                                         r  VGA/bar_120_imag_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/ibar_25_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_25_imag_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDRE                         0.000     0.000 r  FFT/ibar_25_reg[3]/C
    SLICE_X53Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/ibar_25_reg[3]/Q
                         net (fo=1, routed)           0.059     0.200    VGA/bar_25_imag_reg_reg[6]_0[3]
    SLICE_X52Y117        FDRE                                         r  VGA/bar_25_imag_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/ibar_16_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_16_imag_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE                         0.000     0.000 r  FFT/ibar_16_reg[3]/C
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FFT/ibar_16_reg[3]/Q
                         net (fo=1, routed)           0.050     0.214    VGA/bar_16_imag_reg_reg[6]_0[3]
    SLICE_X39Y120        FDRE                                         r  VGA/bar_16_imag_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/ibar_48_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_48_imag_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.128ns (56.943%)  route 0.097ns (43.057%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE                         0.000     0.000 r  FFT/ibar_48_reg[1]/C
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT/ibar_48_reg[1]/Q
                         net (fo=1, routed)           0.097     0.225    VGA/bar_48_imag_reg_reg[6]_0[1]
    SLICE_X35Y107        FDRE                                         r  VGA/bar_48_imag_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/bar_42_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_42_real_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE                         0.000     0.000 r  FFT/bar_42_reg[2]/C
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT/bar_42_reg[2]/Q
                         net (fo=1, routed)           0.105     0.233    VGA/bar_42_real[2]
    SLICE_X58Y102        FDRE                                         r  VGA/bar_42_real_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/bar_120_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_120_real_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE                         0.000     0.000 r  FFT/bar_120_reg[0]/C
    SLICE_X40Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/bar_120_reg[0]/Q
                         net (fo=1, routed)           0.099     0.240    VGA/bar_120_real[0]
    SLICE_X39Y120        FDRE                                         r  VGA/bar_120_real_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/ibar_0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_0_imag_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE                         0.000     0.000 r  FFT/ibar_0_reg[6]/C
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/ibar_0_reg[6]/Q
                         net (fo=1, routed)           0.099     0.240    VGA/D[6]
    SLICE_X41Y110        FDRE                                         r  VGA/bar_0_imag_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/bar_115_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_115_real_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y141        FDRE                         0.000     0.000 r  FFT/bar_115_reg[6]/C
    SLICE_X45Y141        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/bar_115_reg[6]/Q
                         net (fo=1, routed)           0.099     0.240    VGA/bar_115_real[6]
    SLICE_X42Y140        FDRE                                         r  VGA/bar_115_real_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/ibar_118_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_118_imag_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y132        FDRE                         0.000     0.000 r  FFT/ibar_118_reg[6]/C
    SLICE_X31Y132        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/ibar_118_reg[6]/Q
                         net (fo=1, routed)           0.099     0.240    VGA/bar_118_imag_reg_reg[6]_0[6]
    SLICE_X33Y133        FDRE                                         r  VGA/bar_118_imag_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





