{
  "module_name": "smu73_discrete.h",
  "hash_id": "2cb9d9227b89a0ac779ad03ef32a38cb7c9fb24635c0d5706a77a61b3ef9aa4e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smu73_discrete.h",
  "human_readable_source": " \n#ifndef _SMU73_DISCRETE_H_\n#define _SMU73_DISCRETE_H_\n\n#include \"smu73.h\"\n\n#pragma pack(push, 1)\n\nstruct SMIO_Pattern {\n  uint16_t Voltage;\n  uint8_t  Smio;\n  uint8_t  padding;\n};\n\ntypedef struct SMIO_Pattern SMIO_Pattern;\n\nstruct SMIO_Table {\n  SMIO_Pattern Pattern[SMU_MAX_SMIO_LEVELS];\n};\n\ntypedef struct SMIO_Table SMIO_Table;\n\nstruct SMU73_Discrete_GraphicsLevel {\n\tuint32_t    MinVoltage;\n\n\tuint32_t    SclkFrequency;\n\n\tuint8_t     pcieDpmLevel;\n\tuint8_t     DeepSleepDivId;\n\tuint16_t    ActivityLevel;\n\tuint32_t    CgSpllFuncCntl3;\n\tuint32_t    CgSpllFuncCntl4;\n\tuint32_t    SpllSpreadSpectrum;\n\tuint32_t    SpllSpreadSpectrum2;\n\tuint32_t    CcPwrDynRm;\n\tuint32_t    CcPwrDynRm1;\n\tuint8_t     SclkDid;\n\tuint8_t     DisplayWatermark;\n\tuint8_t     EnabledForActivity;\n\tuint8_t     EnabledForThrottle;\n\tuint8_t     UpHyst;\n\tuint8_t     DownHyst;\n\tuint8_t     VoltageDownHyst;\n\tuint8_t     PowerThrottle;\n};\n\ntypedef struct SMU73_Discrete_GraphicsLevel SMU73_Discrete_GraphicsLevel;\n\nstruct SMU73_Discrete_ACPILevel {\n    uint32_t    Flags;\n    uint32_t MinVoltage;\n    uint32_t    SclkFrequency;\n    uint8_t     SclkDid;\n    uint8_t     DisplayWatermark;\n    uint8_t     DeepSleepDivId;\n    uint8_t     padding;\n    uint32_t    CgSpllFuncCntl;\n    uint32_t    CgSpllFuncCntl2;\n    uint32_t    CgSpllFuncCntl3;\n    uint32_t    CgSpllFuncCntl4;\n    uint32_t    SpllSpreadSpectrum;\n    uint32_t    SpllSpreadSpectrum2;\n    uint32_t    CcPwrDynRm;\n    uint32_t    CcPwrDynRm1;\n};\n\ntypedef struct SMU73_Discrete_ACPILevel SMU73_Discrete_ACPILevel;\n\nstruct SMU73_Discrete_Ulv {\n\tuint32_t    CcPwrDynRm;\n\tuint32_t    CcPwrDynRm1;\n\tuint16_t    VddcOffset;\n\tuint8_t     VddcOffsetVid;\n\tuint8_t     VddcPhase;\n\tuint32_t    Reserved;\n};\n\ntypedef struct SMU73_Discrete_Ulv SMU73_Discrete_Ulv;\n\nstruct SMU73_Discrete_MemoryLevel {\n    uint32_t MinVoltage;\n    uint32_t    MinMvdd;\n\n    uint32_t    MclkFrequency;\n\n    uint8_t     StutterEnable;\n    uint8_t     FreqRange;\n    uint8_t     EnabledForThrottle;\n    uint8_t     EnabledForActivity;\n\n    uint8_t     UpHyst;\n    uint8_t     DownHyst;\n    uint8_t     VoltageDownHyst;\n    uint8_t     padding;\n\n    uint16_t    ActivityLevel;\n    uint8_t     DisplayWatermark;\n    uint8_t     MclkDivider;\n};\n\ntypedef struct SMU73_Discrete_MemoryLevel SMU73_Discrete_MemoryLevel;\n\nstruct SMU73_Discrete_LinkLevel {\n    uint8_t     PcieGenSpeed;           \n    uint8_t     PcieLaneCount;          \n    uint8_t     EnabledForActivity;\n    uint8_t     SPC;\n    uint32_t    DownThreshold;\n    uint32_t    UpThreshold;\n    uint32_t    Reserved;\n};\n\ntypedef struct SMU73_Discrete_LinkLevel SMU73_Discrete_LinkLevel;\n\n\n\nstruct SMU73_Discrete_MCArbDramTimingTableEntry {\n    uint32_t McArbDramTiming;\n    uint32_t McArbDramTiming2;\n    uint8_t  McArbBurstTime;\n    uint8_t  TRRDS;\n    uint8_t  TRRDL;\n    uint8_t  padding;\n};\n\ntypedef struct SMU73_Discrete_MCArbDramTimingTableEntry SMU73_Discrete_MCArbDramTimingTableEntry;\n\nstruct SMU73_Discrete_MCArbDramTimingTable {\n    SMU73_Discrete_MCArbDramTimingTableEntry entries[SMU__NUM_SCLK_DPM_STATE][SMU__NUM_MCLK_DPM_LEVELS];\n};\n\ntypedef struct SMU73_Discrete_MCArbDramTimingTable SMU73_Discrete_MCArbDramTimingTable;\n\n\nstruct SMU73_Discrete_UvdLevel {\n    uint32_t VclkFrequency;\n    uint32_t DclkFrequency;\n    uint32_t MinVoltage;\n    uint8_t  VclkDivider;\n    uint8_t  DclkDivider;\n    uint8_t  padding[2];\n};\n\ntypedef struct SMU73_Discrete_UvdLevel SMU73_Discrete_UvdLevel;\n\n\nstruct SMU73_Discrete_ExtClkLevel {\n    uint32_t Frequency;\n    uint32_t MinVoltage;\n    uint8_t  Divider;\n    uint8_t  padding[3];\n};\n\ntypedef struct SMU73_Discrete_ExtClkLevel SMU73_Discrete_ExtClkLevel;\n\nstruct SMU73_Discrete_StateInfo {\n    uint32_t SclkFrequency;\n    uint32_t MclkFrequency;\n    uint32_t VclkFrequency;\n    uint32_t DclkFrequency;\n    uint32_t SamclkFrequency;\n    uint32_t AclkFrequency;\n    uint32_t EclkFrequency;\n    uint16_t MvddVoltage;\n    uint16_t padding16;\n    uint8_t  DisplayWatermark;\n    uint8_t  McArbIndex;\n    uint8_t  McRegIndex;\n    uint8_t  SeqIndex;\n    uint8_t  SclkDid;\n    int8_t   SclkIndex;\n    int8_t   MclkIndex;\n    uint8_t  PCIeGen;\n\n};\n\ntypedef struct SMU73_Discrete_StateInfo SMU73_Discrete_StateInfo;\n\nstruct SMU73_Discrete_DpmTable {\n    \n    SMU73_PIDController                  GraphicsPIDController;\n    SMU73_PIDController                  MemoryPIDController;\n    SMU73_PIDController                  LinkPIDController;\n\n    uint32_t                            SystemFlags;\n\n    \n    uint32_t                            VRConfig;\n    uint32_t                            SmioMask1;\n    uint32_t                            SmioMask2;\n    SMIO_Table                          SmioTable1;\n    SMIO_Table                          SmioTable2;\n\n    uint32_t                            MvddLevelCount;\n\n\n    uint8_t                             BapmVddcVidHiSidd[SMU73_MAX_LEVELS_VDDC];\n    uint8_t                             BapmVddcVidLoSidd[SMU73_MAX_LEVELS_VDDC];\n    uint8_t                             BapmVddcVidHiSidd2[SMU73_MAX_LEVELS_VDDC];\n\n    uint8_t                             GraphicsDpmLevelCount;\n    uint8_t                             MemoryDpmLevelCount;\n    uint8_t                             LinkLevelCount;\n    uint8_t                             MasterDeepSleepControl;\n\n    uint8_t                             UvdLevelCount;\n    uint8_t                             VceLevelCount;\n    uint8_t                             AcpLevelCount;\n    uint8_t                             SamuLevelCount;\n\n    uint8_t                             ThermOutGpio;\n    uint8_t                             ThermOutPolarity;\n    uint8_t                             ThermOutMode;\n    uint8_t                             BootPhases;\n    uint32_t                            Reserved[4];\n\n    \n    SMU73_Discrete_GraphicsLevel        GraphicsLevel[SMU73_MAX_LEVELS_GRAPHICS];\n    SMU73_Discrete_MemoryLevel          MemoryACPILevel;\n    SMU73_Discrete_MemoryLevel          MemoryLevel[SMU73_MAX_LEVELS_MEMORY];\n    SMU73_Discrete_LinkLevel            LinkLevel[SMU73_MAX_LEVELS_LINK];\n    SMU73_Discrete_ACPILevel            ACPILevel;\n    SMU73_Discrete_UvdLevel             UvdLevel[SMU73_MAX_LEVELS_UVD];\n    SMU73_Discrete_ExtClkLevel          VceLevel[SMU73_MAX_LEVELS_VCE];\n    SMU73_Discrete_ExtClkLevel          AcpLevel[SMU73_MAX_LEVELS_ACP];\n    SMU73_Discrete_ExtClkLevel          SamuLevel[SMU73_MAX_LEVELS_SAMU];\n    SMU73_Discrete_Ulv                  Ulv;\n\n    uint32_t                            SclkStepSize;\n    uint32_t                            Smio[SMU73_MAX_ENTRIES_SMIO];\n\n    uint8_t                             UvdBootLevel;\n    uint8_t                             VceBootLevel;\n    uint8_t                             AcpBootLevel;\n    uint8_t                             SamuBootLevel;\n\n    uint8_t                             GraphicsBootLevel;\n    uint8_t                             GraphicsVoltageChangeEnable;\n    uint8_t                             GraphicsThermThrottleEnable;\n    uint8_t                             GraphicsInterval;\n\n    uint8_t                             VoltageInterval;\n    uint8_t                             ThermalInterval;\n    uint16_t                            TemperatureLimitHigh;\n\n    uint16_t                            TemperatureLimitLow;\n    uint8_t                             MemoryBootLevel;\n    uint8_t                             MemoryVoltageChangeEnable;\n\n    uint16_t                            BootMVdd;\n    uint8_t                             MemoryInterval;\n    uint8_t                             MemoryThermThrottleEnable;\n\n    uint16_t                            VoltageResponseTime;\n    uint16_t                            PhaseResponseTime;\n\n    uint8_t                             PCIeBootLinkLevel;\n    uint8_t                             PCIeGenInterval;\n    uint8_t                             DTEInterval;\n    uint8_t                             DTEMode;\n\n    uint8_t                             SVI2Enable;\n    uint8_t                             VRHotGpio;\n    uint8_t                             AcDcGpio;\n    uint8_t                             ThermGpio;\n\n    uint16_t                            PPM_PkgPwrLimit;\n    uint16_t                            PPM_TemperatureLimit;\n\n    uint16_t                            DefaultTdp;\n    uint16_t                            TargetTdp;\n\n    uint16_t                            FpsHighThreshold;\n    uint16_t                            FpsLowThreshold;\n\n    uint16_t                            TemperatureLimitEdge;\n    uint16_t                            TemperatureLimitHotspot;\n    uint16_t                            TemperatureLimitLiquid1;\n    uint16_t                            TemperatureLimitLiquid2;\n    uint16_t                            TemperatureLimitVrVddc;\n    uint16_t                            TemperatureLimitVrMvdd;\n    uint16_t                            TemperatureLimitPlx;\n\n    uint16_t                            FanGainEdge;\n    uint16_t                            FanGainHotspot;\n    uint16_t                            FanGainLiquid;\n    uint16_t                            FanGainVrVddc;\n    uint16_t                            FanGainVrMvdd;\n    uint16_t                            FanGainPlx;\n    uint16_t                            FanGainHbm;\n\n    uint8_t                             Liquid1_I2C_address;\n    uint8_t                             Liquid2_I2C_address;\n    uint8_t                             Vr_I2C_address;\n    uint8_t                             Plx_I2C_address;\n\n    uint8_t                             GeminiMode;\n    uint8_t                             spare17[3];\n    uint32_t                            GeminiApertureHigh;\n    uint32_t                            GeminiApertureLow;\n\n    uint8_t                             Liquid_I2C_LineSCL;\n    uint8_t                             Liquid_I2C_LineSDA;\n    uint8_t                             Vr_I2C_LineSCL;\n    uint8_t                             Vr_I2C_LineSDA;\n    uint8_t                             Plx_I2C_LineSCL;\n    uint8_t                             Plx_I2C_LineSDA;\n\n    uint8_t                             spare1253[2];\n    uint32_t                            spare123[2];\n\n    uint8_t                             DTEAmbientTempBase;\n    uint8_t                             DTETjOffset;\n    uint8_t                             GpuTjMax;\n    uint8_t                             GpuTjHyst;\n\n    uint16_t                            BootVddc;\n    uint16_t                            BootVddci;\n\n    uint32_t                            BAPM_TEMP_GRADIENT;\n\n    uint32_t                            LowSclkInterruptThreshold;\n    uint32_t                            VddGfxReChkWait;\n\n    uint8_t                             ClockStretcherAmount;\n    uint8_t                             Sclk_CKS_masterEn0_7;\n    uint8_t                             Sclk_CKS_masterEn8_15;\n    uint8_t                             DPMFreezeAndForced;\n\n    uint8_t                             Sclk_voltageOffset[8];\n\n    SMU_ClockStretcherDataTable         ClockStretcherDataTable;\n    SMU_CKS_LOOKUPTable                 CKS_LOOKUPTable;\n};\n\ntypedef struct SMU73_Discrete_DpmTable SMU73_Discrete_DpmTable;\n\n\n\nstruct SMU73_Discrete_FanTable {\n    uint16_t FdoMode;\n    int16_t  TempMin;\n    int16_t  TempMed;\n    int16_t  TempMax;\n    int16_t  Slope1;\n    int16_t  Slope2;\n    int16_t  FdoMin;\n    int16_t  HystUp;\n    int16_t  HystDown;\n    int16_t  HystSlope;\n    int16_t  TempRespLim;\n    int16_t  TempCurr;\n    int16_t  SlopeCurr;\n    int16_t  PwmCurr;\n    uint32_t RefreshPeriod;\n    int16_t  FdoMax;\n    uint8_t  TempSrc;\n    int8_t   Padding;\n};\n\ntypedef struct SMU73_Discrete_FanTable SMU73_Discrete_FanTable;\n\n#define SMU7_DISCRETE_GPIO_SCLK_DEBUG             4\n#define SMU7_DISCRETE_GPIO_SCLK_DEBUG_BIT         (0x1 << SMU7_DISCRETE_GPIO_SCLK_DEBUG)\n\n\n\nstruct SMU7_MclkDpmScoreboard {\n\n    uint32_t PercentageBusy;\n\n    int32_t  PIDError;\n    int32_t  PIDIntegral;\n    int32_t  PIDOutput;\n\n    uint32_t SigmaDeltaAccum;\n    uint32_t SigmaDeltaOutput;\n    uint32_t SigmaDeltaLevel;\n\n    uint32_t UtilizationSetpoint;\n\n    uint8_t  TdpClampMode;\n    uint8_t  TdcClampMode;\n    uint8_t  ThermClampMode;\n    uint8_t  VoltageBusy;\n\n    int8_t   CurrLevel;\n    int8_t   TargLevel;\n    uint8_t  LevelChangeInProgress;\n    uint8_t  UpHyst;\n\n    uint8_t  DownHyst;\n    uint8_t  VoltageDownHyst;\n    uint8_t  DpmEnable;\n    uint8_t  DpmRunning;\n\n    uint8_t  DpmForce;\n    uint8_t  DpmForceLevel;\n    uint8_t  DisplayWatermark;\n    uint8_t  McArbIndex;\n\n    uint32_t MinimumPerfMclk;\n\n    uint8_t  AcpiReq;\n    uint8_t  AcpiAck;\n    uint8_t  MclkSwitchInProgress;\n    uint8_t  MclkSwitchCritical;\n\n    uint8_t  IgnoreVBlank;\n    uint8_t  TargetMclkIndex;\n    uint8_t  TargetMvddIndex;\n    uint8_t  MclkSwitchResult;\n\n    uint16_t VbiFailureCount;\n    uint8_t  VbiWaitCounter;\n    uint8_t  EnabledLevelsChange;\n\n    uint16_t LevelResidencyCounters[SMU73_MAX_LEVELS_MEMORY];\n    uint16_t LevelSwitchCounters[SMU73_MAX_LEVELS_MEMORY];\n\n    void     (*TargetStateCalculator)(uint8_t);\n    void     (*SavedTargetStateCalculator)(uint8_t);\n\n    uint16_t AutoDpmInterval;\n    uint16_t AutoDpmRange;\n\n    uint16_t VbiTimeoutCount;\n    uint16_t MclkSwitchingTime;\n\n    uint8_t  fastSwitch;\n    uint8_t  Save_PIC_VDDGFX_EXIT;\n    uint8_t  Save_PIC_VDDGFX_ENTER;\n    uint8_t  padding;\n\n};\n\ntypedef struct SMU7_MclkDpmScoreboard SMU7_MclkDpmScoreboard;\n\nstruct SMU7_UlvScoreboard {\n    uint8_t     EnterUlv;\n    uint8_t     ExitUlv;\n    uint8_t     UlvActive;\n    uint8_t     WaitingForUlv;\n    uint8_t     UlvEnable;\n    uint8_t     UlvRunning;\n    uint8_t     UlvMasterEnable;\n    uint8_t     padding;\n    uint32_t    UlvAbortedCount;\n    uint32_t    UlvTimeStamp;\n};\n\ntypedef struct SMU7_UlvScoreboard SMU7_UlvScoreboard;\n\nstruct VddgfxSavedRegisters {\n  uint32_t GPU_DBG[3];\n  uint32_t MEC_BaseAddress_Hi;\n  uint32_t MEC_BaseAddress_Lo;\n  uint32_t THM_TMON0_CTRL2__RDIR_PRESENT;\n  uint32_t THM_TMON1_CTRL2__RDIR_PRESENT;\n  uint32_t CP_INT_CNTL;\n};\n\ntypedef struct VddgfxSavedRegisters VddgfxSavedRegisters;\n\nstruct SMU7_VddGfxScoreboard {\n    uint8_t     VddGfxEnable;\n    uint8_t     VddGfxActive;\n    uint8_t     VPUResetOccured;\n    uint8_t     padding;\n\n    uint32_t    VddGfxEnteredCount;\n    uint32_t    VddGfxAbortedCount;\n\n    uint32_t    VddGfxVid;\n\n    VddgfxSavedRegisters SavedRegisters;\n};\n\ntypedef struct SMU7_VddGfxScoreboard SMU7_VddGfxScoreboard;\n\nstruct SMU7_TdcLimitScoreboard {\n  uint8_t  Enable;\n  uint8_t  Running;\n  uint16_t Alpha;\n  uint32_t FilteredIddc;\n  uint32_t IddcLimit;\n  uint32_t IddcHyst;\n  SMU7_HystController_Data HystControllerData;\n};\n\ntypedef struct SMU7_TdcLimitScoreboard SMU7_TdcLimitScoreboard;\n\nstruct SMU7_PkgPwrLimitScoreboard {\n  uint8_t  Enable;\n  uint8_t  Running;\n  uint16_t Alpha;\n  uint32_t FilteredPkgPwr;\n  uint32_t Limit;\n  uint32_t Hyst;\n  uint32_t LimitFromDriver;\n  SMU7_HystController_Data HystControllerData;\n};\n\ntypedef struct SMU7_PkgPwrLimitScoreboard SMU7_PkgPwrLimitScoreboard;\n\nstruct SMU7_BapmScoreboard {\n  uint32_t source_powers[SMU73_DTE_SOURCES];\n  uint32_t source_powers_last[SMU73_DTE_SOURCES];\n  int32_t entity_temperatures[SMU73_NUM_GPU_TES];\n  int32_t initial_entity_temperatures[SMU73_NUM_GPU_TES];\n  int32_t Limit;\n  int32_t Hyst;\n  int32_t therm_influence_coeff_table[SMU73_DTE_ITERATIONS * SMU73_DTE_SOURCES * SMU73_DTE_SINKS * 2];\n  int32_t therm_node_table[SMU73_DTE_ITERATIONS * SMU73_DTE_SOURCES * SMU73_DTE_SINKS];\n  uint16_t ConfigTDPPowerScalar;\n  uint16_t FanSpeedPowerScalar;\n  uint16_t OverDrivePowerScalar;\n  uint16_t OverDriveLimitScalar;\n  uint16_t FinalPowerScalar;\n  uint8_t VariantID;\n  uint8_t spare997;\n\n  SMU7_HystController_Data HystControllerData;\n\n  int32_t temperature_gradient_slope;\n  int32_t temperature_gradient;\n  uint32_t measured_temperature;\n};\n\n\ntypedef struct SMU7_BapmScoreboard SMU7_BapmScoreboard;\n\nstruct SMU7_AcpiScoreboard {\n  uint32_t SavedInterruptMask[2];\n  uint8_t LastACPIRequest;\n  uint8_t CgBifResp;\n  uint8_t RequestType;\n  uint8_t Padding;\n  SMU73_Discrete_ACPILevel D0Level;\n};\n\ntypedef struct SMU7_AcpiScoreboard SMU7_AcpiScoreboard;\n\nstruct SMU_QuadraticCoeffs {\n  int32_t m1;\n  uint32_t b;\n\n  int16_t m2;\n  uint8_t m1_shift;\n  uint8_t m2_shift;\n};\n\ntypedef struct SMU_QuadraticCoeffs SMU_QuadraticCoeffs;\n\nstruct SMU73_Discrete_PmFuses {\n   \n  uint8_t BapmVddCVidHiSidd[8];\n\n   \n  uint8_t BapmVddCVidLoSidd[8];\n\n   \n  uint8_t VddCVid[8];\n\n   \n  uint8_t SviLoadLineEn;\n  uint8_t SviLoadLineVddC;\n  uint8_t SviLoadLineTrimVddC;\n  uint8_t SviLoadLineOffsetVddC;\n\n   \n  uint16_t TDC_VDDC_PkgLimit;\n  uint8_t TDC_VDDC_ThrottleReleaseLimitPerc;\n  uint8_t TDC_MAWt;\n\n   \n  uint8_t TdcWaterfallCtl;\n  uint8_t LPMLTemperatureMin;\n  uint8_t LPMLTemperatureMax;\n  uint8_t Reserved;\n\n   \n  uint8_t LPMLTemperatureScaler[16];\n\n   \n  int16_t FuzzyFan_ErrorSetDelta;\n  int16_t FuzzyFan_ErrorRateSetDelta;\n  int16_t FuzzyFan_PwmSetDelta;\n  uint16_t Reserved6;\n\n   \n  uint8_t GnbLPML[16];\n\n   \n  uint8_t GnbLPMLMaxVid;\n  uint8_t GnbLPMLMinVid;\n  uint8_t Reserved1[2];\n\n   \n  uint16_t BapmVddCBaseLeakageHiSidd;\n  uint16_t BapmVddCBaseLeakageLoSidd;\n\n   \n  uint16_t  VFT_Temp[3];\n  uint16_t  padding;\n\n  SMU_QuadraticCoeffs VFT_ATE[3];\n\n  SMU_QuadraticCoeffs AVFS_GB;\n  SMU_QuadraticCoeffs ATE_ACBTC_GB;\n\n  SMU_QuadraticCoeffs P2V;\n\n  uint32_t PsmCharzFreq;\n\n  uint16_t InversionVoltage;\n  uint16_t PsmCharzTemp;\n\n  uint32_t EnabledAvfsModules;\n};\n\ntypedef struct SMU73_Discrete_PmFuses SMU73_Discrete_PmFuses;\n\nstruct SMU7_Discrete_Log_Header_Table {\n  uint32_t    version;\n  uint32_t    asic_id;\n  uint16_t    flags;\n  uint16_t    entry_size;\n  uint32_t    total_size;\n  uint32_t    num_of_entries;\n  uint8_t     type;\n  uint8_t     mode;\n  uint8_t     filler_0[2];\n  uint32_t    filler_1[2];\n};\n\ntypedef struct SMU7_Discrete_Log_Header_Table SMU7_Discrete_Log_Header_Table;\n\nstruct SMU7_Discrete_Log_Cntl {\n    uint8_t             Enabled;\n    uint8_t             Type;\n    uint8_t             padding[2];\n    uint32_t            BufferSize;\n    uint32_t            SamplesLogged;\n    uint32_t            SampleSize;\n    uint32_t            AddrL;\n    uint32_t            AddrH;\n};\n\ntypedef struct SMU7_Discrete_Log_Cntl SMU7_Discrete_Log_Cntl;\n\n#define CAC_ACC_NW_NUM_OF_SIGNALS 87\n\nstruct SMU7_Discrete_Cac_Collection_Table {\n  uint32_t temperature;\n  uint32_t cac_acc_nw[CAC_ACC_NW_NUM_OF_SIGNALS];\n};\n\ntypedef struct SMU7_Discrete_Cac_Collection_Table SMU7_Discrete_Cac_Collection_Table;\n\nstruct SMU7_Discrete_Cac_Verification_Table {\n  uint32_t VddcTotalPower;\n  uint32_t VddcLeakagePower;\n  uint32_t VddcConstantPower;\n  uint32_t VddcGfxDynamicPower;\n  uint32_t VddcUvdDynamicPower;\n  uint32_t VddcVceDynamicPower;\n  uint32_t VddcAcpDynamicPower;\n  uint32_t VddcPcieDynamicPower;\n  uint32_t VddcDceDynamicPower;\n  uint32_t VddcCurrent;\n  uint32_t VddcVoltage;\n  uint32_t VddciTotalPower;\n  uint32_t VddciLeakagePower;\n  uint32_t VddciConstantPower;\n  uint32_t VddciDynamicPower;\n  uint32_t Vddr1TotalPower;\n  uint32_t Vddr1LeakagePower;\n  uint32_t Vddr1ConstantPower;\n  uint32_t Vddr1DynamicPower;\n  uint32_t spare[4];\n  uint32_t temperature;\n};\n\ntypedef struct SMU7_Discrete_Cac_Verification_Table SMU7_Discrete_Cac_Verification_Table;\n\nstruct SMU7_Discrete_Pm_Status_Table {\n  \n  int32_t  T_meas_max[SMU73_THERMAL_INPUT_LOOP_COUNT];\n  int32_t  T_meas_acc[SMU73_THERMAL_INPUT_LOOP_COUNT];\n  int32_t  T_meas_acc_cnt[SMU73_THERMAL_INPUT_LOOP_COUNT];\n  uint32_t T_hbm_acc;\n\n  \n  uint32_t I_calc_max;\n  uint32_t I_calc_acc;\n  uint32_t P_meas_acc;\n  uint32_t V_meas_load_acc;\n  uint32_t I_meas_acc;\n  uint32_t P_meas_acc_vddci;\n  uint32_t V_meas_load_acc_vddci;\n  uint32_t I_meas_acc_vddci;\n\n  \n  uint16_t Sclk_dpm_residency[8];\n  uint16_t Uvd_dpm_residency[8];\n  uint16_t Vce_dpm_residency[8];\n\n  \n  uint32_t P_roc_acc;\n  uint32_t PkgPwr_max;\n  uint32_t PkgPwr_acc;\n  uint32_t MclkSwitchingTime_max;\n  uint32_t MclkSwitchingTime_acc;\n  uint32_t FanPwm_acc;\n  uint32_t FanRpm_acc;\n  uint32_t Gfx_busy_acc;\n  uint32_t Mc_busy_acc;\n  uint32_t Fps_acc;\n\n  uint32_t AccCnt;\n};\n\ntypedef struct SMU7_Discrete_Pm_Status_Table SMU7_Discrete_Pm_Status_Table;\n\n\n#define SMU7_SCLK_CAC 0x561\n#define SMU7_MCLK_CAC 0xF9\n#define SMU7_VCLK_CAC 0x2DE\n#define SMU7_DCLK_CAC 0x2DE\n#define SMU7_ECLK_CAC 0x25E\n#define SMU7_ACLK_CAC 0x25E\n#define SMU7_SAMCLK_CAC 0x25E\n#define SMU7_DISPCLK_CAC 0x100\n#define SMU7_CAC_CONSTANT 0x2EE3430\n#define SMU7_CAC_CONSTANT_SHIFT 18\n\n#define SMU7_VDDCI_MCLK_CONST        1765\n#define SMU7_VDDCI_MCLK_CONST_SHIFT  16\n#define SMU7_VDDCI_VDDCI_CONST       50958\n#define SMU7_VDDCI_VDDCI_CONST_SHIFT 14\n#define SMU7_VDDCI_CONST             11781\n#define SMU7_VDDCI_STROBE_PWR        1331\n\n#define SMU7_VDDR1_CONST            693\n#define SMU7_VDDR1_CAC_WEIGHT       20\n#define SMU7_VDDR1_CAC_WEIGHT_SHIFT 19\n#define SMU7_VDDR1_STROBE_PWR       512\n\n#define SMU7_AREA_COEFF_UVD 0xA78\n#define SMU7_AREA_COEFF_VCE 0x190A\n#define SMU7_AREA_COEFF_ACP 0x22D1\n#define SMU7_AREA_COEFF_SAMU 0x534\n\n\n#define SMU7_THERM_OUT_MODE_DISABLE       0x0\n#define SMU7_THERM_OUT_MODE_THERM_ONLY    0x1\n#define SMU7_THERM_OUT_MODE_THERM_VRHOT   0x2\n\n#pragma pack(pop)\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}