/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  reg [28:0] _03_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_41z;
  wire [15:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire [5:0] celloutsig_0_88z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[84] ? in_data[26] : in_data[79]);
  assign celloutsig_0_87z = !(1'h1 ? celloutsig_0_36z : celloutsig_0_2z);
  assign celloutsig_1_0z = !(in_data[102] ? in_data[156] : in_data[188]);
  assign celloutsig_1_18z = !(in_data[163] ? celloutsig_1_4z : celloutsig_1_16z);
  assign celloutsig_0_21z = !(_01_ ? celloutsig_0_13z : celloutsig_0_18z);
  assign celloutsig_0_25z = !(celloutsig_0_6z[2] ? celloutsig_0_22z[0] : celloutsig_0_22z[1]);
  assign celloutsig_0_26z = !(celloutsig_0_2z ? celloutsig_0_24z[1] : celloutsig_0_4z);
  reg [2:0] _11_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 3'h0;
    else _11_ <= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _01_, _00_, _02_[0] } = _11_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 29'h00000000;
    else _03_ <= { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, _01_, _00_, _02_[0], celloutsig_0_7z, celloutsig_0_0z, 1'h1, celloutsig_0_10z };
  assign celloutsig_0_36z = { celloutsig_0_15z[4:1], 1'h1 } == { celloutsig_0_24z[7:5], celloutsig_0_21z, celloutsig_0_0z };
  assign celloutsig_0_41z = { celloutsig_0_22z[1], celloutsig_0_7z, celloutsig_0_25z } == { celloutsig_0_20z[4], celloutsig_0_4z, celloutsig_0_30z };
  assign celloutsig_1_1z = in_data[175:172] == { in_data[143:142], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[151:144] == { in_data[159:154], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[116:107], celloutsig_1_2z } == { in_data[111:103], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[153:150] == celloutsig_1_5z[8:5];
  assign celloutsig_0_9z = celloutsig_0_5z[5:1] == { celloutsig_0_5z[3:0], 1'h1 };
  assign celloutsig_1_16z = celloutsig_1_6z == { celloutsig_1_11z[8:7], celloutsig_1_8z };
  assign celloutsig_0_1z = in_data[46:23] == in_data[25:2];
  assign celloutsig_0_17z = { celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_2z, _01_, _00_, _02_[0] } == { _03_[21:18], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_18z = _03_[26:1] == { celloutsig_0_12z[4:3], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_15z, 1'h1, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_22z[0], celloutsig_0_6z } == celloutsig_0_11z[5:1];
  assign celloutsig_0_2z = { in_data[86:77], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } == in_data[56:42];
  assign celloutsig_0_35z = { celloutsig_0_10z[5:4], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_23z } && { celloutsig_0_22z[1:0], celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[56:53] && { in_data[88:87], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_10z[8:3], celloutsig_0_4z } && { celloutsig_0_11z[5:0], celloutsig_0_0z };
  assign celloutsig_0_16z = { _03_[19:17], celloutsig_0_7z } && celloutsig_0_11z[5:0];
  assign celloutsig_0_48z = - { celloutsig_0_20z[4:1], celloutsig_0_13z, celloutsig_0_41z, celloutsig_0_20z };
  assign celloutsig_0_5z = - in_data[44:39];
  assign celloutsig_0_6z = - { in_data[37:36], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_7z = - { celloutsig_0_5z[5], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_88z = - { celloutsig_0_48z[6:2], celloutsig_0_35z };
  assign celloutsig_1_3z = - { in_data[108:104], celloutsig_1_0z };
  assign celloutsig_1_5z = - { in_data[145:142], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_6z = - celloutsig_1_3z[5:3];
  assign celloutsig_1_7z = - celloutsig_1_3z[3:0];
  assign celloutsig_1_9z = - { celloutsig_1_5z[7:0], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_10z = - { celloutsig_1_3z[3:0], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_11z = - { celloutsig_1_10z[8:6], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_19z = - celloutsig_1_9z[8:3];
  assign celloutsig_0_10z = - { in_data[93:88], _01_, _00_, _02_[0], celloutsig_0_4z };
  assign celloutsig_0_11z = - { celloutsig_0_10z[8:3], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_12z = - { celloutsig_0_10z[6:1], celloutsig_0_2z, 1'h1, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_15z = - { in_data[49], celloutsig_0_1z, _01_, _00_, _02_[0], celloutsig_0_1z };
  assign celloutsig_0_20z = - celloutsig_0_10z;
  assign celloutsig_0_22z = - { celloutsig_0_10z[6:5], celloutsig_0_13z };
  assign celloutsig_0_24z = - { celloutsig_0_11z[2], celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_30z = - { in_data[89], celloutsig_0_17z, 1'h1 };
  assign _02_[2:1] = { _01_, _00_ };
  assign { out_data[128], out_data[101:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
