<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="SOC_DMA_V2_blk_mem_gen_0_0_synth_1" LaunchTime="0">
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/SOC_DMA_V2_blk_mem_gen_0_0">
    <File Path="$PSRCDIR/sources_1/bd/SOC_DMA_V2/ip/SOC_DMA_V2_blk_mem_gen_0_0/SOC_DMA_V2_blk_mem_gen_0_0.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="SOC_DMA_V2_blk_mem_gen_0_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
