Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9fa37b9a82124316afed1a2a4c0531a1 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mnist_process_tb_behav xil_defaultlib.mnist_process_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'addra' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sim_1/imports/sim/mnist_process_tb.v:130]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'addra' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/mnist_process.v:452]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 7 for port 'addra' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/mnist_process.v:454]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addra' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/mnist_process.v:455]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'addra' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/mnist_process.v:458]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addra' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/mnist_process.v:459]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addra' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/convlayer.v:124]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addrb' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/convlayer.v:125]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/max_pooling.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_a_tvalid' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/batch_normalization.v:93]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/sigmoid.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'upper_number' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/out_select.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'current_number' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/out_select.v:48]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'addrb' [D:/self_learning/PYNQ_Z2/prjs/mnist_test/mnist_test.srcs/sources_1/imports/src/mnist_process.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.test_imgrom
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.layer1_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.conv2_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.classify_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.W1_blkmem
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.b1_blkmem
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.W2_blkmem
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.b2_blkmem
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BN_blkmem
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.fcnnW_blkmem
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.fcnnW_buffer
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.fcnnb_blkmem
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.conv_ram
Compiling module xil_defaultlib.single_convcore_default
Compiling module xil_defaultlib.convlayer_default
Compiling module xil_defaultlib.pooling_ctrl_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.pooling_ram
Compiling module xil_defaultlib.max2to1
Compiling module xil_defaultlib.max_pooling_1serial_default
Compiling module xil_defaultlib.max_pooling_1serial(NUM=1)
Compiling module xil_defaultlib.max_pooling_1serial(NUM=2)
Compiling module xil_defaultlib.max_pooling_1serial(NUM=3)
Compiling module xil_defaultlib.max_pooling_1serial(NUM=4)
Compiling module xil_defaultlib.max_pooling_1serial(NUM=5)
Compiling module xil_defaultlib.max_pooling_1serial(NUM=6)
Compiling module xil_defaultlib.max_pooling_1serial(NUM=7)
Compiling module xil_defaultlib.max_pooling_core_default
Compiling module xil_defaultlib.max_pooling_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fix_float_floating_point_v7_1_8
Compiling module xil_defaultlib.fix_float
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.float_div_floating_point_v7_1_8
Compiling module xil_defaultlib.float_div
Compiling module xil_defaultlib.float_fix_floating_point_v7_1_8
Compiling module xil_defaultlib.float_fix
Compiling module xil_defaultlib.batch_normalization(SIZE_FCNN=16...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.sigmoid_blkmem
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.out_select_cell
Compiling module xil_defaultlib.out_select_default
Compiling module xil_defaultlib.mnist_process_default
Compiling module xil_defaultlib.mnist_process_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mnist_process_tb_behav
