<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91sam9260.h File Reference</h1>AT91SAM9260 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91sam9260_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&nbsp;&nbsp;&nbsp;0x100000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#d35c1036b7f001b47306c58a18329400">RAM_BASE</a>&nbsp;&nbsp;&nbsp;0x200000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#06e62ae0435abbcb3fb1150edd27ea74">TC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFA0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter base address.  <a href="#06e62ae0435abbcb3fb1150edd27ea74"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#5fded4883230158775d3eb6f987922be">UDP_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFA4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB device port base address.  <a href="#5fded4883230158775d3eb6f987922be"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#c9527563a773170f337a0fe90c315ac4">MCI_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFA8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC/SDCard interface base address.  <a href="#c9527563a773170f337a0fe90c315ac4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#dc5197ae8715bf77a793b38331e3e94b">TWI_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFAC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two-wire interface base address.  <a href="#dc5197ae8715bf77a793b38331e3e94b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#c0876dab14e1a1017ec198c230ada762">USART0_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFB0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0 base address.  <a href="#c0876dab14e1a1017ec198c230ada762"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFB4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1 base address.  <a href="#86162ab3f740db9026c1320d46938b4d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#de83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFB8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 2 base address.  <a href="#de83162a04bca0b15b39018a8e8ec090"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#b643f676ca8d6eae0b69f493697449b2">SSC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFBC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial synchronous controller base address.  <a href="#b643f676ca8d6eae0b69f493697449b2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#354c2604d296625024591a8fd0ca5a94">ISI_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFC0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor interface base address.  <a href="#354c2604d296625024591a8fd0ca5a94"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#c7ecf1c950ec610d7aafcf978a6f5e63">EMAC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFC4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EMAC base address.  <a href="#c7ecf1c950ec610d7aafcf978a6f5e63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#deaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFC8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI0 0 base address.  <a href="#deaa49ab944c7dcae2a868b0450232c8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFCC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI0 1 base address.  <a href="#50cd8b47929f18b05efbd0f41253bf8d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#be0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 3 base address.  <a href="#be0d6539ac0026d598274ee7f45b0251"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#fa384bb1e7d610a806f7c1f1dbc72ac5">USART4_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 4 base address.  <a href="#fa384bb1e7d610a806f7c1f1dbc72ac5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#b34de0b56d40b6895b53bb60ced2574f">USART5_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 5 base address.  <a href="#b34de0b56d40b6895b53bb60ced2574f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#fa35362112256febc5abd1efab8aa78e">TC345_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFDC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 3, 4 and 5 base address.  <a href="#fa35362112256febc5abd1efab8aa78e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#d06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFE0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC base address.  <a href="#d06cb9e5985bd216a376f26f22303cd6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#c7f9c203145cfc268ee2eb0dc8563370">ECC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFE800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ECC base address.  <a href="#c7f9c203145cfc268ee2eb0dc8563370"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#99e3f68229c1dfdee4f413f3c1c1f871">SDRAMC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFEA00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAMC base address.  <a href="#99e3f68229c1dfdee4f413f3c1c1f871"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#683c9b3b5d9d94fb1ac7c4c18f5aff44">SMC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFEC00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMC base address.  <a href="#683c9b3b5d9d94fb1ac7c4c18f5aff44"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#096dcc80deb3676aeb5d5b8db13cfeba">MATRIX_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFEE00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MATRIX base address.  <a href="#096dcc80deb3676aeb5d5b8db13cfeba"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#5e40af1e869b349ac9b42ec2178e7f07">CCFG_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFEF10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CCFG base address.  <a href="#5e40af1e869b349ac9b42ec2178e7f07"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#73e8c639f520378d9230fa591f4f3ce4">AIC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AIC base address.  <a href="#73e8c639f520378d9230fa591f4f3ce4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#942d53df0dfb2b8921ef4c7a61704c10">DBGU_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU base address.  <a href="#942d53df0dfb2b8921ef4c7a61704c10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#54c038f709c7b1ceacc393de9789e401">PIOA_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO A base address.  <a href="#54c038f709c7b1ceacc393de9789e401"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#f1e6efc73a0679ae21ab55f4789bf812">PIOB_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF600</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO B base address.  <a href="#f1e6efc73a0679ae21ab55f4789bf812"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#0728eba356663e31acf2256add705261">PIOC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO C base address.  <a href="#0728eba356663e31acf2256add705261"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#4e92bd47dc68cc81e62c344586a4cdfa">PMC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFC00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PMC base address.  <a href="#4e92bd47dc68cc81e62c344586a4cdfa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#d19530570ec1dbb633f0cf23dca69024">RSTC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Resect controller register base address.  <a href="#d19530570ec1dbb633f0cf23dca69024"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#f94adec5c52236a594efcca584d58dd4">RTT_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Realtime timer base address.  <a href="#f94adec5c52236a594efcca584d58dd4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#f00b86ba33a2cfe7bb100b4f01905f41">PIT_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Periodic interval timer base address.  <a href="#f00b86ba33a2cfe7bb100b4f01905f41"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#f99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD40</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watch Dog register base address.  <a href="#f99229879e6e3249a0ab9bcefcaf208b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#9e5ebcb4e1ad2a31a6c013f04bf717e7">PERIPH_RPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive pointer register offset.  <a href="#9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#d417b7a5db47291c51c61cd4794a8fd1">PERIPH_RCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000104</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive counter register offset.  <a href="#d417b7a5db47291c51c61cd4794a8fd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#53d79bc36b0947d23aa03d10861331b3">PERIPH_TPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000108</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit pointer register offset.  <a href="#53d79bc36b0947d23aa03d10861331b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#cc7c2fbb7d13ebb4d8b49bea09fd50cc">PERIPH_TCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000010C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit counter register offset.  <a href="#cc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#18abbb766ae7630d80ef58533489acf9">PERIPH_RNPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000110</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive next pointer register offset.  <a href="#18abbb766ae7630d80ef58533489acf9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#ea3a16fef442546c9de0ed7d936ca306">PERIPH_RNCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000114</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive next counter register offset.  <a href="#ea3a16fef442546c9de0ed7d936ca306"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#33c726860491bfa52d657db28820ac22">PERIPH_TNPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000118</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit next pointer register offset.  <a href="#33c726860491bfa52d657db28820ac22"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#72382109184b7934b62da1522d5e3d4f">PERIPH_TNCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000011C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit next counter register offset.  <a href="#72382109184b7934b62da1522d5e3d4f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#df0969a953a3bccb702614a583258cc6">PERIPH_PTCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000120</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDC transfer control register offset.  <a href="#df0969a953a3bccb702614a583258cc6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#9b8b8b39ce36ee513a98c01c8f120b75">PERIPH_PTSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000124</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDC transfer status register offset.  <a href="#9b8b8b39ce36ee513a98c01c8f120b75"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#12b12457da932ae50e4d458ee84d74f8">PDC_RXTEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver transfer enable.  <a href="#12b12457da932ae50e4d458ee84d74f8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#3dcf124d2fcec6d22229cc448e77327d">PDC_RXTDIS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver transfer disable.  <a href="#3dcf124d2fcec6d22229cc448e77327d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#e6665ed39ca65884beef3b32788f8ce8">PDC_TXTEN</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter transfer enable.  <a href="#e6665ed39ca65884beef3b32788f8ce8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#5cc11151483115a4839a482ce9558560">PDC_TXTDIS</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter transfer disable.  <a href="#5cc11151483115a4839a482ce9558560"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#d49fdd639d2245c75c6b45c7d61e2548">DBGU_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#cfa7b7b88fa60dde8c8a6a5f810b1e9f">SPI_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#0857e7c3721c00e65e379192bc3dd049">SSC_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#c8e8f46a10f11848d059c194bc9221a7">USART_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#2cddd14ad548eda82bff60187a62e37a">USART_HAS_MODE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#d91933758432b9c8ffab23cc5c8756bc">MCI_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#dddb729531f866e84f2198f21c2a5276">PMC_HAS_PLLB</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#dde13a6a30f6c379ff0e8bf628f52f59">PMC_HAS_MDIV</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#169eb43a9587f3fbf6c5f87f9c8cf8d2">PIO_HAS_MULTIDRIVER</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#0a5d1ad4bf6f92b4b612033cddd83185">PIO_HAS_PULLUP</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#410aab2edfb45736f180a63a31b7488b">PIO_HAS_PERIPHERALSELECT</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9260_8h.html#187a717abf2eb72d7c18c3a2e6035612">PIO_HAS_OUTPUTWRITEENABLE</a></td></tr>

<tr><td colspan="2"><br><h2>Peripheral Identifiers and Interrupts</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g8b68e69dab74b6e96bfb83449bf36ffb">FIQ_ID</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast interrupt.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g8b68e69dab74b6e96bfb83449bf36ffb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gccea91b3060044876bcd339c871ae392">PIOA_ID</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parallel I/O controller A.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gccea91b3060044876bcd339c871ae392"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ga83b5894e7b8056adc1ed310e1538d0a">PIOB_ID</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parallel I/O controller B.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ga83b5894e7b8056adc1ed310e1538d0a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gce9575e45dc07551e3852abb69c1666c">PIOC_ID</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parallel I/O controller C.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gce9575e45dc07551e3852abb69c1666c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ga5701a5f7b8a7707514ffd9bf27656af">ADC_ID</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Analog to digital converter.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ga5701a5f7b8a7707514ffd9bf27656af"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gea2b4def6f333bf12e9ad77d5f97d3ca">US0_ID</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gea2b4def6f333bf12e9ad77d5f97d3ca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g3195ad24b74a05eed40fdd6d481fd79a">US1_ID</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g3195ad24b74a05eed40fdd6d481fd79a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g689525fa3b6aaa7cceab343d4311afd7">US2_ID</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 2.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g689525fa3b6aaa7cceab343d4311afd7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g7f6044b25b3962ce4f8d7c09d4b29871">MCI_ID</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC interface.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g7f6044b25b3962ce4f8d7c09d4b29871"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gdad65b44e8813444555b9e1253eda0c9">UDP_ID</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB device port.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gdad65b44e8813444555b9e1253eda0c9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gbc916ef475c496677ec9e55919f2c3e9">TWI_ID</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two wire interface.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gbc916ef475c496677ec9e55919f2c3e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g5492a6fef1f50dd330ca4dcff44c082c">SPI0_ID</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial peripheral 0.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g5492a6fef1f50dd330ca4dcff44c082c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g818e98e55d3f2a4d004c8d2f70d8feb4">SPI1_ID</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial peripheral 1.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g818e98e55d3f2a4d004c8d2f70d8feb4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g3812f94a9188822c4b6fcacd1a3d3bdf">SSC_ID</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial peripheral interface.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g3812f94a9188822c4b6fcacd1a3d3bdf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ge8d162c6112aa589270dd080ff87b97e">TC0_ID</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 0.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ge8d162c6112aa589270dd080ff87b97e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gf56431cefe6df0cb68d9dc8501ba9e2b">TC1_ID</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 1.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gf56431cefe6df0cb68d9dc8501ba9e2b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g16c644de948c39619ada7450acff7e57">TC2_ID</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 2.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g16c644de948c39619ada7450acff7e57"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gdb16e9ce99816e859e5aee66ce2568d8">UHP_ID</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB host port.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gdb16e9ce99816e859e5aee66ce2568d8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g2ee2dc291bbe35cf3d1764d795c04f76">EMAC_ID</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernet MAC.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g2ee2dc291bbe35cf3d1764d795c04f76"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g45767fafe7a4c1b02da9c1b37cf9682b">ISI_ID</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor interface.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g45767fafe7a4c1b02da9c1b37cf9682b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g8243d55067c944405e7fd92fb05d7734">US3_ID</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 3.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g8243d55067c944405e7fd92fb05d7734"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g20c3ae0e6b85b0b1836e4a451ce09875">US4_ID</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 4.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g20c3ae0e6b85b0b1836e4a451ce09875"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g8d3e39b9a802e993f29a0deeac4148da">US5_ID</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 5.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g8d3e39b9a802e993f29a0deeac4148da"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g16b390bcef234a9952de4bdb13c4362b">TC3_ID</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 3.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g16b390bcef234a9952de4bdb13c4362b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gce10c2f6d5f312924eacb82b9e4058a4">TC4_ID</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 4.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gce10c2f6d5f312924eacb82b9e4058a4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g389f5dbb8573402dd2d5ca1cd655f6a8">TC5_ID</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 5.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g389f5dbb8573402dd2d5ca1cd655f6a8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g4b4803976b78fdb0574b8eedc448d927">IRQ0_ID</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 0.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g4b4803976b78fdb0574b8eedc448d927"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gc7ad7cadea6f7257b3b9950f6d9ce26d">IRQ1_ID</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 1.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gc7ad7cadea6f7257b3b9950f6d9ce26d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gbd9334e3ff0a5d6b2b43bdfea0639f67">IRQ2_ID</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 2.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gbd9334e3ff0a5d6b2b43bdfea0639f67"></a><br></td></tr>
<tr><td colspan="2"><br><h2>USART Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g92377423962dbb0991f2d35e51bdc071">PA31_SCK0_A</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g92377423962dbb0991f2d35e51bdc071"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g25b7bd3833c70a2a7c3e699ad415bc82">PB4_TXD0_A</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g25b7bd3833c70a2a7c3e699ad415bc82"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gd11a95804f34493697dd46161cf95ca7">PB5_RXD0_A</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gd11a95804f34493697dd46161cf95ca7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g10139a2f9ecb2e1f4a3fd9b8de2d32d5">PB27_CTS0_A</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 clear to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g10139a2f9ecb2e1f4a3fd9b8de2d32d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gf54b4c55bb372e6469fda812b1a31c0a">PB26_RTS0_A</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 request to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gf54b4c55bb372e6469fda812b1a31c0a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ge6cd666490965baf7c2cb599f962c64a">PB25_RI0_A</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 ring indicator pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ge6cd666490965baf7c2cb599f962c64a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ga5e0598acdad5db1b3de1eb77c2d6038">PB22_DSR0_A</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 data set ready pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ga5e0598acdad5db1b3de1eb77c2d6038"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g7013cd80fe3ce793ae89d3d6ac64dc4a">PB23_DCD0_A</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 data carrier detect pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g7013cd80fe3ce793ae89d3d6ac64dc4a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g0686f447180ddc6917cd051bfe2e4fd7">PB24_DTR0_A</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 data terminal ready pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g0686f447180ddc6917cd051bfe2e4fd7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#geedc33afbf2059f290ade04593c1499b">PA29_SCK1_A</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#geedc33afbf2059f290ade04593c1499b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gc21b2ac332af3428b56e2903dc903c8b">PB6_TXD1_A</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gc21b2ac332af3428b56e2903dc903c8b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gede1d80c9edac96dd5746abfe11ed521">PB7_RXD1_A</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gede1d80c9edac96dd5746abfe11ed521"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g9b7b040c00becf15795fb24109648315">PB29_CTS1_A</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 clear to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g9b7b040c00becf15795fb24109648315"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gdd9f4147e1902e1c35f5eda92032ed0b">PB28_RTS1_A</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 request to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gdd9f4147e1902e1c35f5eda92032ed0b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g02fa0240c7c439cbddcaabaa1173a5d7">PA30_SCK2_A</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g02fa0240c7c439cbddcaabaa1173a5d7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g10348d42904efc86556e4408c9cb5281">PB8_TXD2_A</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g10348d42904efc86556e4408c9cb5281"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g9f0a314f3db6a9051137ebf735ce1965">PB9_RXD2_A</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g9f0a314f3db6a9051137ebf735ce1965"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g4ed06ed41deffbf01dc4e5a214f39d4b">PA5_CTS2_A</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 clear to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g4ed06ed41deffbf01dc4e5a214f39d4b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g659e229db9a6443504fe49796f01a314">PA4_RTS2_A</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 request to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g659e229db9a6443504fe49796f01a314"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g585d9800fb9cf932189d831fa6faeb30">PC0_SCK3_B</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 3 serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g585d9800fb9cf932189d831fa6faeb30"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g4ef194361c50a185ec7d0469146f5669">PB10_TXD3_A</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 3 transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g4ef194361c50a185ec7d0469146f5669"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g6a9a22798cf6fd4a8b39c1aaea0e5822">PB11_RXD3_A</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 3 receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g6a9a22798cf6fd4a8b39c1aaea0e5822"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gc9675ecb4b51b84a17b7ed7c361ddebb">PC10_CTS3_B</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 3 clear to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gc9675ecb4b51b84a17b7ed7c361ddebb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g21edfcafb01d527b68a21d47172ada7f">PC8_RTS3_B</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 3 request to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g21edfcafb01d527b68a21d47172ada7f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g55527150101a142cbb6f67d5b3ad07aa">PA31_TXD4_B</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 4 transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g55527150101a142cbb6f67d5b3ad07aa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ge6a463174c1462de31390209d39302c4">PA30_RXD4_B</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 4 receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ge6a463174c1462de31390209d39302c4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gacdc12b95e62bacdf13037034149f228">PB12_TXD5_A</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 5 transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gacdc12b95e62bacdf13037034149f228"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g4483f999c32053683f787ec761ab99a6">PB13_RXD5_A</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 5 receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g4483f999c32053683f787ec761ab99a6"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SPI Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g14dc13d04f494901b50e8883650bbbcb">PA0_SPI0_MISO_A</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 master input slave output pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g14dc13d04f494901b50e8883650bbbcb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gef0ef1dedd4913f12a7872e34f670c05">PA1_SPI0_MOSI_A</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 master output slave input pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gef0ef1dedd4913f12a7872e34f670c05"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g63fc16ab2a6c5ee7ab343ec2330cf9e1">PA2_SPI0_SPCK_A</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g63fc16ab2a6c5ee7ab343ec2330cf9e1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g6f2bdf444cd6d0ea78fd0c502002018b">PA3_SPI0_NPCS0_A</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 chip select 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g6f2bdf444cd6d0ea78fd0c502002018b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g4a9f29a99b99883d337e6c38db4840b5">PC11_SPI0_NPCS1_B</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 chip select 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g4a9f29a99b99883d337e6c38db4840b5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g596b8444de21a652a687a608d12b8888">PC16_SPI0_NPCS2_B</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 chip select 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g596b8444de21a652a687a608d12b8888"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gbfeee1efe9c2982ddcfd881bd76dbc71">PC17_SPI0_NPCS3_B</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 chip select 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gbfeee1efe9c2982ddcfd881bd76dbc71"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gee97b34a14d573c542658c4ff57231dd">SPI0_PINS</a>&nbsp;&nbsp;&nbsp;_BV(PA0_SPI0_MISO_A) | _BV(PA1_SPI0_MOSI_A) | _BV(PA2_SPI0_SPCK_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g8376435623c2be86f703366d1ef397b8">SPI0_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gb0e9d1149291aeef37eddd9dee5a8034">SPI0_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g238df910f0a39ba0fb4b405f82fb926f">SPI0_CS0_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA3_SPI0_NPCS0_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gc57e9491f28ce1268406599d05fbace1">SPI0_CS0_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g4f05f28d9adaceac26a1bf73a60fe569">SPI0_CS0_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g6717cd9a36b9a64190448c7dca96ec10">SPI0_CS1_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PC11_SPI0_NPCS1_B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gbb316ce86f89c05a216b1a6ce89465c2">SPI0_CS1_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOC_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g0185bb3695fcbfcc4c11cb47476a891b">SPI0_CS1_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_BSR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g249d44fc862c244c1b1e92a6eff5d7df">PB0_SPI1_MISO_A</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 master input slave output pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g249d44fc862c244c1b1e92a6eff5d7df"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g7d1ffe02e6e397d74d37a416992ba70c">PB1_SPI1_MOSI_A</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 master output slave input pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g7d1ffe02e6e397d74d37a416992ba70c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ge4fb0e8255c6c08e5e45b3bdb16d5efe">PB2_SPI1_SPCK_A</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ge4fb0e8255c6c08e5e45b3bdb16d5efe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gd89ffe1777ad95b4a11cdcb77095a88c">PB3_SPI1_NPCS0_A</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gd89ffe1777ad95b4a11cdcb77095a88c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gcc198ad211005ac5b655ddb65963cc41">PC5_SPI1_NPCS1_B</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gcc198ad211005ac5b655ddb65963cc41"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g0872d5262e474588ca7a200026e4b33b">PC18_SPI1_NPCS1_B</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g0872d5262e474588ca7a200026e4b33b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g64cbd8b2c061cca4a5e95998b7f9eb37">PC4_SPI1_NPCS2_B</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g64cbd8b2c061cca4a5e95998b7f9eb37"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g932580e9d5ed0383947bff91181decb0">PC19_SPI1_NPCS2_B</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g932580e9d5ed0383947bff91181decb0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g661fd18d3df087417bebdde6a27b72bc">PC3_SPI1_NPCS3_B</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g661fd18d3df087417bebdde6a27b72bc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gaf7f070d95db2a3380f50444a503278a">PC20_SPI1_NPCS3_B</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 chip select 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gaf7f070d95db2a3380f50444a503278a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g25dd00463b0e5e7e979d9223332d0e4d">SPI1_PINS</a>&nbsp;&nbsp;&nbsp;_BV(PB0_SPI1_MISO_A) | _BV(PB1_SPI1_MOSI_A) | _BV(PB2_SPI1_SPCK_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gab6d91e088995fb82ee7c5a545a05b56">SPI1_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOB_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g46e5bb4b213570be733fc9cae0274f1a">SPI1_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g53250de80e79206b4346f83e3e1eebba">SPI1_CS0_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PB3_SPI1_NPCS0_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gd43034ba5288c7654ff6b12a3492f5ef">SPI1_CS0_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOB_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gc22a761098f450628efd575cad9499f3">SPI1_CS0_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g3fc4295179aff1ce61a05c631988bb19">SPI1_CS3_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PC3_SPI1_NPCS3_B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g8c08e8e1ac9e1bf4cc1d725e4efb900f">SPI1_CS3_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOC_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g19522f1ff88a5ca7f85b430ebb522346">SPI1_CS3_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_BSR_OFF</td></tr>

<tr><td colspan="2"><br><h2>Image Sensor Interface Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gdf1f9fc7f9841020f576c12910d6df4a">PB20_ISI_D0_B</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gdf1f9fc7f9841020f576c12910d6df4a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g5ab993eac74c8ecb4c01c723b280e2e3">PB21_ISI_D1_B</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g5ab993eac74c8ecb4c01c723b280e2e3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g200114131bdde43de137a31af1efb765">PB22_ISI_D2_B</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g200114131bdde43de137a31af1efb765"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gc2370a3f41cd11fe6075d6d9cd2c06ef">PB23_ISI_D3_B</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gc2370a3f41cd11fe6075d6d9cd2c06ef"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gff746c0c9ee1385839ee6c635107b20a">PB24_ISI_D4_B</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 4 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gff746c0c9ee1385839ee6c635107b20a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gbd22daaa0135e6ec6573b932b4a4010e">PB25_ISI_D5_B</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 5 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gbd22daaa0135e6ec6573b932b4a4010e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g6834482521d30b841a917932c16c199b">PB26_ISI_D6_B</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 6 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g6834482521d30b841a917932c16c199b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gbef8ca93c27966f2280095d498ec279b">PB27_ISI_D7_B</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 7 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gbef8ca93c27966f2280095d498ec279b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g85a021b1e251763cec7e975f196f0a69">PB10_ISI_D8_B</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 8 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g85a021b1e251763cec7e975f196f0a69"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g77071375ffda4801ca6154d48e90e593">PB11_ISI_D9_B</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 9 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g77071375ffda4801ca6154d48e90e593"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gd17ea1bccf2ac6afa9d554670f05fea0">PB12_ISI_D10_B</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 10 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gd17ea1bccf2ac6afa9d554670f05fea0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g2e876838a75d634a6c67dfaa7e94f2d2">PB13_ISI_D11_B</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data bit 11 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g2e876838a75d634a6c67dfaa7e94f2d2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g35c68c2695bdcaa71e7335ad2f2d3118">PB28_ISI_PCK_B</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor data clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g35c68c2695bdcaa71e7335ad2f2d3118"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g0cc7c85440f956676a5f96927e68bb01">PB29_ISI_VSYNC_B</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor vertical sync pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g0cc7c85440f956676a5f96927e68bb01"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g3a8e8841442c8997192fdedfc47a17d2">PB30_ISI_HSYNC_B</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor horizontal sync pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g3a8e8841442c8997192fdedfc47a17d2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ga3920e33959e84c1e27f055ac019558a">PB31_ISI_MCK_B</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Image sensor reference clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ga3920e33959e84c1e27f055ac019558a"></a><br></td></tr>
<tr><td colspan="2"><br><h2>MultiMedia Card and SDCard Interface Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gd428ec5d5ba64a4b8bfb56a85c86924c">PA8_MCCK_A</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gd428ec5d5ba64a4b8bfb56a85c86924c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g39a4fa271f11e6474b184be1a6577284">PA7_MCCDA_A</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot A command pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g39a4fa271f11e6474b184be1a6577284"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ge4219e1e70ce74be6db9562963bf32b3">PA6_MCDA0_A</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot A data bit 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ge4219e1e70ce74be6db9562963bf32b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gff53f2e19a63e671678190db7dcf075b">PA9_MCDA1_A</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot A data bit 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gff53f2e19a63e671678190db7dcf075b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g52abd187838e5fa3a50c1ec4a607d899">PA10_MCDA2_A</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot A data bit 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g52abd187838e5fa3a50c1ec4a607d899"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g8249ac760f4cabf594ccef9d184ba290">PA11_MCDA3_A</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot A data bit 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g8249ac760f4cabf594ccef9d184ba290"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g290b107e0b03e326f8ce15f914faa2a6">PA1_MCCDB_B</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot B command pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g290b107e0b03e326f8ce15f914faa2a6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g66a10d6322f38ca641e2bcc76f982dd3">PA0_MCDB0_B</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot B data bit 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g66a10d6322f38ca641e2bcc76f982dd3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g9151d35955708c0056a4e05f53011aa4">PA5_MCDB1_B</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot B data bit 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g9151d35955708c0056a4e05f53011aa4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g79b1841842e924c482712f78ee28b444">PA4_MCDB2_B</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot B data bit 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g79b1841842e924c482712f78ee28b444"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g7921b9aadb264db1342ce55986bfa1e2">PA3_MCDB3_B</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MultiMedia card slot B data bit 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g7921b9aadb264db1342ce55986bfa1e2"></a><br></td></tr>
<tr><td colspan="2"><br><h2>EMAC Interface Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g9b37a31d7f57e9bb81e0a9226d85b7c4">PA10_ETX2_B</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data bit 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g9b37a31d7f57e9bb81e0a9226d85b7c4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g5514a69923fdfe4d63b762ce8f4de969">PA11_ETX3_B</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data bit 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g5514a69923fdfe4d63b762ce8f4de969"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g628ec97bdfbe3e9964d02c0327210735">PA12_ETX0_A</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data bit 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g628ec97bdfbe3e9964d02c0327210735"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gbc7dc1e081b498ea08962a8494ea1daf">PA13_ETX1_A</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data bit 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gbc7dc1e081b498ea08962a8494ea1daf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g23823ebc865a19114f80f9424499f360">PA14_ERX0_A</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data bit 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g23823ebc865a19114f80f9424499f360"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gbdcff0140e2eb4befdbd4d55de8c062e">PA15_ERX1_A</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data bit 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gbdcff0140e2eb4befdbd4d55de8c062e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g9e172a132c511e19cace3dbd9a84818a">PA16_ETXEN_A</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit enable pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g9e172a132c511e19cace3dbd9a84818a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g3e0331735d50b87c75d3d8f2730c8743">PA17_ERXDV_A</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data valid pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g3e0331735d50b87c75d3d8f2730c8743"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gf30f90a9c4f0bbed8c3623a82b4ed249">PA18_ERXER_A</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive error pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gf30f90a9c4f0bbed8c3623a82b4ed249"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g0295b958bc55feb34dcc69438e70613b">PA19_ETXCK_A</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g0295b958bc55feb34dcc69438e70613b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g6be8318b7a053a0254d2986d6538b94f">PA20_EMDC_A</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Management data clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g6be8318b7a053a0254d2986d6538b94f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g5e918b401f672e376b14d5e7cb50c9ac">PA21_EMDIO_A</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Management data I/O pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g5e918b401f672e376b14d5e7cb50c9ac"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gf1d9e4e76d238ecb5e7fb27ec3288312">PA22_ETXER_B</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit error pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gf1d9e4e76d238ecb5e7fb27ec3288312"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gb4f3a31794bc83aeb4553e69d9ec4714">PA23_ETX2_B</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data bit 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gb4f3a31794bc83aeb4553e69d9ec4714"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g29c9bb5fee99a0d8a0b32d7b2c752b6f">PA24_ETX3_B</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data bit 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g29c9bb5fee99a0d8a0b32d7b2c752b6f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g57c269094ea670c6fcdc558b17ab09ee">PA25_ERX2_B</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data bit 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g57c269094ea670c6fcdc558b17ab09ee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gd7bf0035ae212aeedd851f5931b2d518">PA26_ERX3_B</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data bit 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gd7bf0035ae212aeedd851f5931b2d518"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g786992678d0088f704967e316c4150a6">PA27_ERXCK_B</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g786992678d0088f704967e316c4150a6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g34c54b81df62c47d1b91e6e24b1cf527">PA28_ECRS_B</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Carrier sense pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g34c54b81df62c47d1b91e6e24b1cf527"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gc476bb6f648fead33c21f578046d4cde">PA29_ECOL_B</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Collision detect pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gc476bb6f648fead33c21f578046d4cde"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gdca99a42564e2eb3373a359e30f15e0b">PC21_EF100_B</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force 100Mbit pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gdca99a42564e2eb3373a359e30f15e0b"></a><br></td></tr>
<tr><td colspan="2"><br><h2>ADC Interface Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g29335047cc5365fddb256875f6b546a4">PA22_ADTRG_A</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC trigger pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g29335047cc5365fddb256875f6b546a4"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Debug Unit Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g63ab1614b18409d9424ac4082326fa83">PB14_DRXD_A</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug unit receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g63ab1614b18409d9424ac4082326fa83"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g598df6b72a309d23beb9d9ece8b80c69">PB15_DTXD_A</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug unit transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g598df6b72a309d23beb9d9ece8b80c69"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Synchronous Serial Controller Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g1fd4006a40438b7aead896d83eaeef8b">PB18_TD0_A</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g1fd4006a40438b7aead896d83eaeef8b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ga6620726610b2fa4464d80fc15e58fdf">PB19_RD0_A</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ga6620726610b2fa4464d80fc15e58fdf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g29fd637b61e5f8f26f832ccd8a43a91a">PB16_TK0_A</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g29fd637b61e5f8f26f832ccd8a43a91a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gc3e6bdf77cc4a609497cb2483f977dbc">PB20_RK0_A</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gc3e6bdf77cc4a609497cb2483f977dbc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g8feec5dddfa9c9a415fc992785ef3062">PB17_TF0_A</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit frame sync. pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g8feec5dddfa9c9a415fc992785ef3062"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ga576f408db94f275691dd3d973550aed">PB21_RF0_A</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive frame sync. pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ga576f408db94f275691dd3d973550aed"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Two Wire Interface Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ga91ebf97295633cabbdb00ed5fb98916">PA23_TWD_A</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two wire serial data pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ga91ebf97295633cabbdb00ed5fb98916"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gf2549b8dc9a353136acd82aa4aac406b">PA24_TWCK_A</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two wire serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gf2549b8dc9a353136acd82aa4aac406b"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Timer/Counter Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ga7129f200f4ba177b71f5cc0dc7195fa">PA25_TCLK0_A</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 0 external clock input.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ga7129f200f4ba177b71f5cc0dc7195fa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g23e6d40d71a189958028e7649fab398b">PA26_TIOA0_A</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 0 I/O line A.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g23e6d40d71a189958028e7649fab398b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g3ddfef93df5ee8f6e6ab9e4c611c4edf">PC9_TIOB0_B</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 0 I/O line B.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g3ddfef93df5ee8f6e6ab9e4c611c4edf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gcd41b0204855e79d160d1f673271b386">PB6_TCLK1_B</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 1 external clock input.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gcd41b0204855e79d160d1f673271b386"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gb582b2a1cf5cd7606e08f1b919fe06cd">PA27_TIOA1_A</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 1 I/O line A.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gb582b2a1cf5cd7606e08f1b919fe06cd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gc7020bc027f94935a058031d31bbe2d3">PC7_TIOB1_A</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 1 I/O line B.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gc7020bc027f94935a058031d31bbe2d3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gd0784b7470bc8b073de972354e19b4b5">PB7_TCLK2_B</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 2 external clock input.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gd0784b7470bc8b073de972354e19b4b5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g6991e7659a14ed66976e6cd74739c15a">PA28_TIOA2_A</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 2 I/O line A.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g6991e7659a14ed66976e6cd74739c15a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g64d308d9834a6ecf638f5984c8527607">PC6_TIOB2_A</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 2 I/O line B.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g64d308d9834a6ecf638f5984c8527607"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g9fcd4460bf0085fb42ed00b645f2cf0e">PB16_TCLK3_B</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 3 external clock input.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g9fcd4460bf0085fb42ed00b645f2cf0e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ge00e27f8a2c223b26aa2b8b07a066dbd">PB0_TIOA3_B</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 3 I/O line A.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ge00e27f8a2c223b26aa2b8b07a066dbd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gb65c1972bc1db9add5f84556347e76ea">PB1_TIOB3_B</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 3 I/O line B.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gb65c1972bc1db9add5f84556347e76ea"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g741ff99fddcdb780c64955486bf625c4">PB17_TCLK4_B</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 4 external clock input.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g741ff99fddcdb780c64955486bf625c4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gc0488e2afa5d3b15ee4d63571860612d">PB2_TIOA4_B</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 4 I/O line A.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gc0488e2afa5d3b15ee4d63571860612d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g395d6e93363537ff6a5c3ec133f7e0f4">PB18_TIOB4_B</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 4 I/O line B.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g395d6e93363537ff6a5c3ec133f7e0f4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g3636d2ac0494bfa4e922206f2388ed1e">PC22_TCLK5_B</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 5 external clock input.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g3636d2ac0494bfa4e922206f2388ed1e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g4df8c8229d6f15a792e843b5fe700e06">PB3_TIOA5_B</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 5 I/O line A.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g4df8c8229d6f15a792e843b5fe700e06"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g74ab7a106179364eb73857d526984eca">PB19_TIOB5_B</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter 5 I/O line B.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g74ab7a106179364eb73857d526984eca"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Clocks, Oscillators and PLLs Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g43dff083c37b0d1a065e98c8b544f9d6">PB30_PCK0_A</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 0 output pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g43dff083c37b0d1a065e98c8b544f9d6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g05619c17f562556ee163bd3cc1dc58bf">PC1_PCK0_B</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 0 output pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g05619c17f562556ee163bd3cc1dc58bf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g3c6549e0387ca74ed3c98688b83bac5e">PB31_PCK1_A</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 1 output pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g3c6549e0387ca74ed3c98688b83bac5e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g8e03e3ad29a836e616bb91c2ed57a4fe">PC2_PCK1_B</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Programmable clock 1 output pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g8e03e3ad29a836e616bb91c2ed57a4fe"></a><br></td></tr>
<tr><td colspan="2"><br><h2>CompactFlash Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g6aafa88ba0d13b228d8080f8a50feeb3">PC10_A25_CFRNW_A</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read not write pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g6aafa88ba0d13b228d8080f8a50feeb3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g255d1730e09082456aed0fe68c9829e4">PC8_NCS4_CFCS0_A</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select line 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g255d1730e09082456aed0fe68c9829e4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gbe816e083bacd9f0ed910715d94335f7">PC9_NCS5_CFCS1_A</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select line 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gbe816e083bacd9f0ed910715d94335f7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g06a6ffb03f566a313a2f5865f1f9eba7">PC6_CFCE1_B</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip enable line 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g06a6ffb03f566a313a2f5865f1f9eba7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g34934a54c16e29f4b4c052be123f4b8b">PC7_CFCE2_B</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip enable line 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g34934a54c16e29f4b4c052be123f4b8b"></a><br></td></tr>
<tr><td colspan="2"><br><h2>External Bus Interface Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gfdef7fc3f38ae7011d4532947e464ab4">PC16_D16_A</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 16 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gfdef7fc3f38ae7011d4532947e464ab4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g0b2e6f4f814837ba842266d61c485142">PC17_D17_A</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 17 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g0b2e6f4f814837ba842266d61c485142"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g26d0651d8638b16de3850af8850f9b6a">PC18_D18_A</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 18 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g26d0651d8638b16de3850af8850f9b6a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g1d90ce60a739c31f65206b45ed6a7a59">PC19_D19_A</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 19 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g1d90ce60a739c31f65206b45ed6a7a59"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g4a1590ba389ffe503135046f2d642984">PC20_D20_A</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 20 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g4a1590ba389ffe503135046f2d642984"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g969220274371556888f524f53b0de5ae">PC21_D21_A</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 21 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g969220274371556888f524f53b0de5ae"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g825a9aa9075fc4a1ce0391f6a894daee">PC22_D22_A</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 22 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g825a9aa9075fc4a1ce0391f6a894daee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#ga5dbf1f786c31b185c5a64c4b9ded943">PC23_D23_A</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 23 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#ga5dbf1f786c31b185c5a64c4b9ded943"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g92492702c808f57c6e35d08d5196a1d3">PC24_D24_A</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 24 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g92492702c808f57c6e35d08d5196a1d3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g283e8de8436aa1213ca71514d3c4a439">PC25_D25_A</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 25 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g283e8de8436aa1213ca71514d3c4a439"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gd84743c832c95022f09d84054a0775f5">PC26_D26_A</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 26 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gd84743c832c95022f09d84054a0775f5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g07ba687463f12f3667890c4f100ba183">PC27_D27_A</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 27 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g07ba687463f12f3667890c4f100ba183"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g49814568c5a433ad44c812c7fc277e1e">PC28_D28_A</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 28 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g49814568c5a433ad44c812c7fc277e1e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g752565c4b2d5d5dc49eb3b1d8ada1e70">PC29_D29_A</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 29 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g752565c4b2d5d5dc49eb3b1d8ada1e70"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g17f3ce0390c91fd949308b6520f1a97a">PC30_D30_A</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 30 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g17f3ce0390c91fd949308b6520f1a97a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gccc7f7779dd207aadd1bf30aa75cdcbf">PC31_D31_A</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus bit 31 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gccc7f7779dd207aadd1bf30aa75cdcbf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gf7a2b6d16083fbbce44d293713020433">PC4_A23_A</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address bus bit 23 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gf7a2b6d16083fbbce44d293713020433"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g2e45c7175f5a337af5253350f5cb20a1">PC5_A24_A</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address bus bit 24 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g2e45c7175f5a337af5253350f5cb20a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g72f49df65163dd97a39e7f923ea8267c">PC11_NCS2_A</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negated chip select 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g72f49df65163dd97a39e7f923ea8267c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g82a192f5fe27056036ddef17f5147d14">PC14_NCS3_NANDCS_A</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negated chip select 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g82a192f5fe27056036ddef17f5147d14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gfa9bd364f2b2022ff22c2e283be5afde">PC13_NCS6_B</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negated chip select 6 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gfa9bd364f2b2022ff22c2e283be5afde"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gbc11e1663160ed0cfab5c91a78c1bf05">PC12_NCS7_B</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negated chip select 7 pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gbc11e1663160ed0cfab5c91a78c1bf05"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g958ca29708caa8ec56750532b034691d">PC15_NWAIT_A</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External wait signal pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g958ca29708caa8ec56750532b034691d"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Advanced Interrupt Controller Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g256c84980ae21c3b036a07f6aff275ca">PC13_FIQ_A</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast interrupt input pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g256c84980ae21c3b036a07f6aff275ca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g0962bbbd528c711666757174c501c42f">PC12_IRQ0_A</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 0 input pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g0962bbbd528c711666757174c501c42f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#g507b1ba51a266e85f0c19891008c4a75">PC15_IRQ1_B</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 1 input pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#g507b1ba51a266e85f0c19891008c4a75"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9260.html#gb4b46532e755ee99d5a98e47fdee5bb7">PC14_IRQ2_B</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 2 input pin.  <a href="group__xg_nut_arch_arm_at91_sam9260.html#gb4b46532e755ee99d5a98e47fdee5bb7"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91SAM9260 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.9  2009/02/17 09:35:05  haraldkipp
 * ARM coprocessor bits added, at least a few.
 *
 * Revision 1.8  2008/10/23 08:50:43  haraldkipp
 * Prepared AT91 UART hardware handshake.
 *
 * Revision 1.7  2008/01/31 09:35:46  haraldkipp
 * Removed PIO_BASE definition, which conflicts with general GPIO.
 *
 * Revision 1.6  2007/12/09 21:29:14  olereinhardt
 * Added adc support
 *
 * Revision 1.5  2007/07/16 15:51:01  haraldkipp
 * Default PIO base address added.
 *
 * Revision 1.4  2007/02/15 16:28:07  haraldkipp
 * Support for system controller interrupts added.
 *
 * Revision 1.3  2006/09/29 12:45:08  haraldkipp
 * Added PIO features and SPI peripheral selections.
 *
 * Revision 1.2  2006/09/05 12:32:56  haraldkipp
 * MIC base address corrected.
 *
 * Revision 1.1  2006/08/31 19:04:08  haraldkipp
 * Added support for the AT91SAM9260 and Atmel's AT91SAM9260 Evaluation Kit.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="23a9099a5f8fc9c6e253c0eecb2be8db"></a><!-- doxytag: member="at91sam9260.h::FLASH_BASE" ref="23a9099a5f8fc9c6e253c0eecb2be8db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&nbsp;&nbsp;&nbsp;0x100000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00075">75</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d35c1036b7f001b47306c58a18329400"></a><!-- doxytag: member="at91sam9260.h::RAM_BASE" ref="d35c1036b7f001b47306c58a18329400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAM_BASE&nbsp;&nbsp;&nbsp;0x200000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00076">76</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="06e62ae0435abbcb3fb1150edd27ea74"></a><!-- doxytag: member="at91sam9260.h::TC_BASE" ref="06e62ae0435abbcb3fb1150edd27ea74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BASE&nbsp;&nbsp;&nbsp;0xFFFA0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Timer/counter base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00078">78</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5fded4883230158775d3eb6f987922be"></a><!-- doxytag: member="at91sam9260.h::UDP_BASE" ref="5fded4883230158775d3eb6f987922be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_BASE&nbsp;&nbsp;&nbsp;0xFFFA4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB device port base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00079">79</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c9527563a773170f337a0fe90c315ac4"></a><!-- doxytag: member="at91sam9260.h::MCI_BASE" ref="c9527563a773170f337a0fe90c315ac4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCI_BASE&nbsp;&nbsp;&nbsp;0xFFFA8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
MMC/SDCard interface base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00080">80</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="dc5197ae8715bf77a793b38331e3e94b"></a><!-- doxytag: member="at91sam9260.h::TWI_BASE" ref="dc5197ae8715bf77a793b38331e3e94b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BASE&nbsp;&nbsp;&nbsp;0xFFFAC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Two-wire interface base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00081">81</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c0876dab14e1a1017ec198c230ada762"></a><!-- doxytag: member="at91sam9260.h::USART0_BASE" ref="c0876dab14e1a1017ec198c230ada762" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART0_BASE&nbsp;&nbsp;&nbsp;0xFFFB0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 0 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00082">82</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="86162ab3f740db9026c1320d46938b4d"></a><!-- doxytag: member="at91sam9260.h::USART1_BASE" ref="86162ab3f740db9026c1320d46938b4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BASE&nbsp;&nbsp;&nbsp;0xFFFB4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 1 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00083">83</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="de83162a04bca0b15b39018a8e8ec090"></a><!-- doxytag: member="at91sam9260.h::USART2_BASE" ref="de83162a04bca0b15b39018a8e8ec090" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_BASE&nbsp;&nbsp;&nbsp;0xFFFB8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 2 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00084">84</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b643f676ca8d6eae0b69f493697449b2"></a><!-- doxytag: member="at91sam9260.h::SSC_BASE" ref="b643f676ca8d6eae0b69f493697449b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_BASE&nbsp;&nbsp;&nbsp;0xFFFBC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Serial synchronous controller base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00085">85</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="354c2604d296625024591a8fd0ca5a94"></a><!-- doxytag: member="at91sam9260.h::ISI_BASE" ref="354c2604d296625024591a8fd0ca5a94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISI_BASE&nbsp;&nbsp;&nbsp;0xFFFC0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Image sensor interface base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00086">86</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c7ecf1c950ec610d7aafcf978a6f5e63"></a><!-- doxytag: member="at91sam9260.h::EMAC_BASE" ref="c7ecf1c950ec610d7aafcf978a6f5e63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_BASE&nbsp;&nbsp;&nbsp;0xFFFC4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EMAC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00087">87</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="deaa49ab944c7dcae2a868b0450232c8"></a><!-- doxytag: member="at91sam9260.h::SPI0_BASE" ref="deaa49ab944c7dcae2a868b0450232c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE&nbsp;&nbsp;&nbsp;0xFFFC8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI0 0 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00088">88</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="50cd8b47929f18b05efbd0f41253bf8d"></a><!-- doxytag: member="at91sam9260.h::SPI1_BASE" ref="50cd8b47929f18b05efbd0f41253bf8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&nbsp;&nbsp;&nbsp;0xFFFCC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI0 1 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00089">89</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="be0d6539ac0026d598274ee7f45b0251"></a><!-- doxytag: member="at91sam9260.h::USART3_BASE" ref="be0d6539ac0026d598274ee7f45b0251" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_BASE&nbsp;&nbsp;&nbsp;0xFFFD0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 3 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00090">90</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="fa384bb1e7d610a806f7c1f1dbc72ac5"></a><!-- doxytag: member="at91sam9260.h::USART4_BASE" ref="fa384bb1e7d610a806f7c1f1dbc72ac5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART4_BASE&nbsp;&nbsp;&nbsp;0xFFFD4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 4 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00091">91</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b34de0b56d40b6895b53bb60ced2574f"></a><!-- doxytag: member="at91sam9260.h::USART5_BASE" ref="b34de0b56d40b6895b53bb60ced2574f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART5_BASE&nbsp;&nbsp;&nbsp;0xFFFD8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 5 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00092">92</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="fa35362112256febc5abd1efab8aa78e"></a><!-- doxytag: member="at91sam9260.h::TC345_BASE" ref="fa35362112256febc5abd1efab8aa78e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC345_BASE&nbsp;&nbsp;&nbsp;0xFFFDC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Timer/counter 3, 4 and 5 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00093">93</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d06cb9e5985bd216a376f26f22303cd6"></a><!-- doxytag: member="at91sam9260.h::ADC_BASE" ref="d06cb9e5985bd216a376f26f22303cd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE&nbsp;&nbsp;&nbsp;0xFFFE0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ADC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00094">94</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c7f9c203145cfc268ee2eb0dc8563370"></a><!-- doxytag: member="at91sam9260.h::ECC_BASE" ref="c7f9c203145cfc268ee2eb0dc8563370" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ECC_BASE&nbsp;&nbsp;&nbsp;0xFFFFE800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ECC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00095">95</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="99e3f68229c1dfdee4f413f3c1c1f871"></a><!-- doxytag: member="at91sam9260.h::SDRAMC_BASE" ref="99e3f68229c1dfdee4f413f3c1c1f871" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAMC_BASE&nbsp;&nbsp;&nbsp;0xFFFFEA00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SDRAMC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00096">96</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="683c9b3b5d9d94fb1ac7c4c18f5aff44"></a><!-- doxytag: member="at91sam9260.h::SMC_BASE" ref="683c9b3b5d9d94fb1ac7c4c18f5aff44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMC_BASE&nbsp;&nbsp;&nbsp;0xFFFFEC00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SMC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00097">97</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="096dcc80deb3676aeb5d5b8db13cfeba"></a><!-- doxytag: member="at91sam9260.h::MATRIX_BASE" ref="096dcc80deb3676aeb5d5b8db13cfeba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MATRIX_BASE&nbsp;&nbsp;&nbsp;0xFFFFEE00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
MATRIX base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00098">98</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5e40af1e869b349ac9b42ec2178e7f07"></a><!-- doxytag: member="at91sam9260.h::CCFG_BASE" ref="5e40af1e869b349ac9b42ec2178e7f07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCFG_BASE&nbsp;&nbsp;&nbsp;0xFFFFEF10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CCFG base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00099">99</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="73e8c639f520378d9230fa591f4f3ce4"></a><!-- doxytag: member="at91sam9260.h::AIC_BASE" ref="73e8c639f520378d9230fa591f4f3ce4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_BASE&nbsp;&nbsp;&nbsp;0xFFFFF000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AIC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00100">100</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="942d53df0dfb2b8921ef4c7a61704c10"></a><!-- doxytag: member="at91sam9260.h::DBGU_BASE" ref="942d53df0dfb2b8921ef4c7a61704c10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_BASE&nbsp;&nbsp;&nbsp;0xFFFFF200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00101">101</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="54c038f709c7b1ceacc393de9789e401"></a><!-- doxytag: member="at91sam9260.h::PIOA_BASE" ref="54c038f709c7b1ceacc393de9789e401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIOA_BASE&nbsp;&nbsp;&nbsp;0xFFFFF400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PIO A base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00102">102</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f1e6efc73a0679ae21ab55f4789bf812"></a><!-- doxytag: member="at91sam9260.h::PIOB_BASE" ref="f1e6efc73a0679ae21ab55f4789bf812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIOB_BASE&nbsp;&nbsp;&nbsp;0xFFFFF600          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PIO B base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00103">103</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0728eba356663e31acf2256add705261"></a><!-- doxytag: member="at91sam9260.h::PIOC_BASE" ref="0728eba356663e31acf2256add705261" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIOC_BASE&nbsp;&nbsp;&nbsp;0xFFFFF800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PIO C base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00104">104</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="4e92bd47dc68cc81e62c344586a4cdfa"></a><!-- doxytag: member="at91sam9260.h::PMC_BASE" ref="4e92bd47dc68cc81e62c344586a4cdfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_BASE&nbsp;&nbsp;&nbsp;0xFFFFFC00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PMC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00105">105</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d19530570ec1dbb633f0cf23dca69024"></a><!-- doxytag: member="at91sam9260.h::RSTC_BASE" ref="d19530570ec1dbb633f0cf23dca69024" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Resect controller register base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00106">106</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f94adec5c52236a594efcca584d58dd4"></a><!-- doxytag: member="at91sam9260.h::RTT_BASE" ref="f94adec5c52236a594efcca584d58dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Realtime timer base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00107">107</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f00b86ba33a2cfe7bb100b4f01905f41"></a><!-- doxytag: member="at91sam9260.h::PIT_BASE" ref="f00b86ba33a2cfe7bb100b4f01905f41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIT_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Periodic interval timer base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00108">108</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f99229879e6e3249a0ab9bcefcaf208b"></a><!-- doxytag: member="at91sam9260.h::WDT_BASE" ref="f99229879e6e3249a0ab9bcefcaf208b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watch Dog register base address. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00109">109</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><!-- doxytag: member="at91sam9260.h::PERIPH_RPR_OFF" ref="9e5ebcb4e1ad2a31a6c013f04bf717e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RPR_OFF&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00111">111</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d417b7a5db47291c51c61cd4794a8fd1"></a><!-- doxytag: member="at91sam9260.h::PERIPH_RCR_OFF" ref="d417b7a5db47291c51c61cd4794a8fd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RCR_OFF&nbsp;&nbsp;&nbsp;0x00000104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00112">112</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="53d79bc36b0947d23aa03d10861331b3"></a><!-- doxytag: member="at91sam9260.h::PERIPH_TPR_OFF" ref="53d79bc36b0947d23aa03d10861331b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TPR_OFF&nbsp;&nbsp;&nbsp;0x00000108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00113">113</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="cc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><!-- doxytag: member="at91sam9260.h::PERIPH_TCR_OFF" ref="cc7c2fbb7d13ebb4d8b49bea09fd50cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TCR_OFF&nbsp;&nbsp;&nbsp;0x0000010C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00114">114</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="18abbb766ae7630d80ef58533489acf9"></a><!-- doxytag: member="at91sam9260.h::PERIPH_RNPR_OFF" ref="18abbb766ae7630d80ef58533489acf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RNPR_OFF&nbsp;&nbsp;&nbsp;0x00000110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive next pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00115">115</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ea3a16fef442546c9de0ed7d936ca306"></a><!-- doxytag: member="at91sam9260.h::PERIPH_RNCR_OFF" ref="ea3a16fef442546c9de0ed7d936ca306" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RNCR_OFF&nbsp;&nbsp;&nbsp;0x00000114          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive next counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00116">116</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="33c726860491bfa52d657db28820ac22"></a><!-- doxytag: member="at91sam9260.h::PERIPH_TNPR_OFF" ref="33c726860491bfa52d657db28820ac22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TNPR_OFF&nbsp;&nbsp;&nbsp;0x00000118          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit next pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00117">117</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="72382109184b7934b62da1522d5e3d4f"></a><!-- doxytag: member="at91sam9260.h::PERIPH_TNCR_OFF" ref="72382109184b7934b62da1522d5e3d4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TNCR_OFF&nbsp;&nbsp;&nbsp;0x0000011C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit next counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00118">118</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="df0969a953a3bccb702614a583258cc6"></a><!-- doxytag: member="at91sam9260.h::PERIPH_PTCR_OFF" ref="df0969a953a3bccb702614a583258cc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_PTCR_OFF&nbsp;&nbsp;&nbsp;0x00000120          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PDC transfer control register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00119">119</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9b8b8b39ce36ee513a98c01c8f120b75"></a><!-- doxytag: member="at91sam9260.h::PERIPH_PTSR_OFF" ref="9b8b8b39ce36ee513a98c01c8f120b75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_PTSR_OFF&nbsp;&nbsp;&nbsp;0x00000124          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PDC transfer status register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00120">120</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="12b12457da932ae50e4d458ee84d74f8"></a><!-- doxytag: member="at91sam9260.h::PDC_RXTEN" ref="12b12457da932ae50e4d458ee84d74f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RXTEN&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver transfer enable. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00122">122</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="3dcf124d2fcec6d22229cc448e77327d"></a><!-- doxytag: member="at91sam9260.h::PDC_RXTDIS" ref="3dcf124d2fcec6d22229cc448e77327d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RXTDIS&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver transfer disable. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00123">123</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e6665ed39ca65884beef3b32788f8ce8"></a><!-- doxytag: member="at91sam9260.h::PDC_TXTEN" ref="e6665ed39ca65884beef3b32788f8ce8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TXTEN&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter transfer enable. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00124">124</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5cc11151483115a4839a482ce9558560"></a><!-- doxytag: member="at91sam9260.h::PDC_TXTDIS" ref="5cc11151483115a4839a482ce9558560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TXTDIS&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter transfer disable. 
<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00125">125</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d49fdd639d2245c75c6b45c7d61e2548"></a><!-- doxytag: member="at91sam9260.h::DBGU_HAS_PDC" ref="d49fdd639d2245c75c6b45c7d61e2548" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00127">127</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="cfa7b7b88fa60dde8c8a6a5f810b1e9f"></a><!-- doxytag: member="at91sam9260.h::SPI_HAS_PDC" ref="cfa7b7b88fa60dde8c8a6a5f810b1e9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00128">128</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0857e7c3721c00e65e379192bc3dd049"></a><!-- doxytag: member="at91sam9260.h::SSC_HAS_PDC" ref="0857e7c3721c00e65e379192bc3dd049" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00129">129</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c8e8f46a10f11848d059c194bc9221a7"></a><!-- doxytag: member="at91sam9260.h::USART_HAS_PDC" ref="c8e8f46a10f11848d059c194bc9221a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00130">130</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="2cddd14ad548eda82bff60187a62e37a"></a><!-- doxytag: member="at91sam9260.h::USART_HAS_MODE" ref="2cddd14ad548eda82bff60187a62e37a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_HAS_MODE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00131">131</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d91933758432b9c8ffab23cc5c8756bc"></a><!-- doxytag: member="at91sam9260.h::MCI_HAS_PDC" ref="d91933758432b9c8ffab23cc5c8756bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCI_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00132">132</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="dddb729531f866e84f2198f21c2a5276"></a><!-- doxytag: member="at91sam9260.h::PMC_HAS_PLLB" ref="dddb729531f866e84f2198f21c2a5276" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_HAS_PLLB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00133">133</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="dde13a6a30f6c379ff0e8bf628f52f59"></a><!-- doxytag: member="at91sam9260.h::PMC_HAS_MDIV" ref="dde13a6a30f6c379ff0e8bf628f52f59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_HAS_MDIV          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00134">134</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="169eb43a9587f3fbf6c5f87f9c8cf8d2"></a><!-- doxytag: member="at91sam9260.h::PIO_HAS_MULTIDRIVER" ref="169eb43a9587f3fbf6c5f87f9c8cf8d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_MULTIDRIVER          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00136">136</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0a5d1ad4bf6f92b4b612033cddd83185"></a><!-- doxytag: member="at91sam9260.h::PIO_HAS_PULLUP" ref="0a5d1ad4bf6f92b4b612033cddd83185" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_PULLUP          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00137">137</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="410aab2edfb45736f180a63a31b7488b"></a><!-- doxytag: member="at91sam9260.h::PIO_HAS_PERIPHERALSELECT" ref="410aab2edfb45736f180a63a31b7488b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_PERIPHERALSELECT          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00138">138</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="187a717abf2eb72d7c18c3a2e6035612"></a><!-- doxytag: member="at91sam9260.h::PIO_HAS_OUTPUTWRITEENABLE" ref="187a717abf2eb72d7c18c3a2e6035612" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_OUTPUTWRITEENABLE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam9260_8h-source.html#l00139">139</a> of file <a class="el" href="at91sam9260_8h-source.html">at91sam9260.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
