# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../test2023.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test2023.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../../../7020/verilog_data/MOV_RMS.v" \

sv xil_defaultlib  --include "../../../../test2023.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test2023.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../../../7020/verilog_data/MOV_AVR.sv" \
"../../../../test2023.srcs/sources_1/imports/Desktop/MY_DDS.sv" \
"../../../../test2023.srcs/sources_1/imports/verilog_data/clk_div.sv" \
"../../../../test2023.srcs/sources_1/new/testbench_am.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
