# Tiny Tapeout project information
project:
  title:        "ttsky-verilog-template"      # Project title
  author:       "Mustafa Bangash"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "verilog template project"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_example"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "EN"        # count enable
  ui[1]: "LOAD"      # synchronous load
  ui[2]: "OE"        # output enable (1=drive, 0=tri-state)
  ui[3]: ""          # unused
  ui[4]: ""          # unused
  ui[5]: ""          # unused
  ui[6]: ""          # unused
  ui[7]: ""          # unused

  # Outputs (always driven)
  uo[0]: "COUNT0"
  uo[1]: "COUNT1"
  uo[2]: "COUNT2"
  uo[3]: "COUNT3"
  uo[4]: "COUNT4"
  uo[5]: "COUNT5"
  uo[6]: "COUNT6"
  uo[7]: "COUNT7"

  # Bidirectional pins (used for loading data)
  uio[0]: "D0"
  uio[1]: "D1"
  uio[2]: "D2"
  uio[3]: "D3"
  uio[4]: "D4"
  uio[5]: "D5"
  uio[6]: "D6"
  uio[7]: "D7"


# Do not change!
yaml_version: 6
