library verilog;
use verilog.vl_types.all;
entity rc is
    port(
        rst             : in     vl_logic;
        clk             : in     vl_logic;
        rc              : out    vl_logic_vector(7 downto 0)
    );
end rc;
