# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame" --include "../../../../assignment3_part1.gen/sources_1/ip/clk_wiz_0" \
"../../../../assignment3_part1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../assignment3_part1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame/agex_stage.v" \
"../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame/de_stage.v" \
"../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame/fe_stage.v" \
"../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame/mem_stage.v" \
"../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame/project3_frame.v" \
"../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame/wb_stage.v" \
"../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame/tb_project3.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
