#--------------------------------------------------------------------------------
# Auto-generated by LiteX (67e8d774) on 2023-05-17 21:31:08
#--------------------------------------------------------------------------------
csr_base,rgb_cntrl,0xf0000000,,
csr_base,analyzer,0xf0000800,,
csr_base,ctrl,0xf0001000,,
csr_base,ethmac,0xf0001800,,
csr_base,ethphy,0xf0002000,,
csr_base,identifier_mem,0xf0002800,,
csr_base,sdram,0xf0003000,,
csr_base,timer0,0xf0003800,,
csr_base,uart,0xf0004000,,
csr_register,rgb_cntrl_addr_a,0xf0000000,1,rw
csr_register,rgb_cntrl_rgb_indat_a,0xf0000004,1,rw
csr_register,rgb_cntrl_wr_en,0xf0000008,1,rw
csr_register,rgb_cntrl_rd_en,0xf000000c,1,rw
csr_register,rgb_cntrl_ev_status,0xf0000010,1,ro
csr_register,rgb_cntrl_ev_pending,0xf0000014,1,rw
csr_register,rgb_cntrl_ev_enable,0xf0000018,1,rw
csr_register,analyzer_mux_value,0xf0000800,1,rw
csr_register,analyzer_trigger_enable,0xf0000804,1,rw
csr_register,analyzer_trigger_done,0xf0000808,1,ro
csr_register,analyzer_trigger_mem_write,0xf000080c,1,rw
csr_register,analyzer_trigger_mem_mask,0xf0000810,2,rw
csr_register,analyzer_trigger_mem_value,0xf0000818,2,rw
csr_register,analyzer_trigger_mem_full,0xf0000820,1,ro
csr_register,analyzer_subsampler_value,0xf0000824,1,rw
csr_register,analyzer_storage_enable,0xf0000828,1,rw
csr_register,analyzer_storage_done,0xf000082c,1,ro
csr_register,analyzer_storage_length,0xf0000830,1,rw
csr_register,analyzer_storage_offset,0xf0000834,1,rw
csr_register,analyzer_storage_mem_level,0xf0000838,1,ro
csr_register,analyzer_storage_mem_data,0xf000083c,1,ro
csr_register,ctrl_reset,0xf0001000,1,rw
csr_register,ctrl_scratch,0xf0001004,1,rw
csr_register,ctrl_bus_errors,0xf0001008,1,ro
csr_register,ethmac_sram_writer_slot,0xf0001800,1,ro
csr_register,ethmac_sram_writer_length,0xf0001804,1,ro
csr_register,ethmac_sram_writer_errors,0xf0001808,1,ro
csr_register,ethmac_sram_writer_ev_status,0xf000180c,1,ro
csr_register,ethmac_sram_writer_ev_pending,0xf0001810,1,rw
csr_register,ethmac_sram_writer_ev_enable,0xf0001814,1,rw
csr_register,ethmac_sram_reader_start,0xf0001818,1,rw
csr_register,ethmac_sram_reader_ready,0xf000181c,1,ro
csr_register,ethmac_sram_reader_level,0xf0001820,1,ro
csr_register,ethmac_sram_reader_slot,0xf0001824,1,rw
csr_register,ethmac_sram_reader_length,0xf0001828,1,rw
csr_register,ethmac_sram_reader_ev_status,0xf000182c,1,ro
csr_register,ethmac_sram_reader_ev_pending,0xf0001830,1,rw
csr_register,ethmac_sram_reader_ev_enable,0xf0001834,1,rw
csr_register,ethmac_preamble_crc,0xf0001838,1,ro
csr_register,ethmac_rx_datapath_preamble_errors,0xf000183c,1,ro
csr_register,ethmac_rx_datapath_crc_errors,0xf0001840,1,ro
csr_register,ethphy_crg_reset,0xf0002000,1,rw
csr_register,ethphy_rx_inband_status,0xf0002004,1,ro
csr_register,ethphy_mdio_w,0xf0002008,1,rw
csr_register,ethphy_mdio_r,0xf000200c,1,ro
csr_register,sdram_dfii_control,0xf0003000,1,rw
csr_register,sdram_dfii_pi0_command,0xf0003004,1,rw
csr_register,sdram_dfii_pi0_command_issue,0xf0003008,1,rw
csr_register,sdram_dfii_pi0_address,0xf000300c,1,rw
csr_register,sdram_dfii_pi0_baddress,0xf0003010,1,rw
csr_register,sdram_dfii_pi0_wrdata,0xf0003014,1,rw
csr_register,sdram_dfii_pi0_rddata,0xf0003018,1,ro
csr_register,timer0_load,0xf0003800,1,rw
csr_register,timer0_reload,0xf0003804,1,rw
csr_register,timer0_en,0xf0003808,1,rw
csr_register,timer0_update_value,0xf000380c,1,rw
csr_register,timer0_value,0xf0003810,1,ro
csr_register,timer0_ev_status,0xf0003814,1,ro
csr_register,timer0_ev_pending,0xf0003818,1,rw
csr_register,timer0_ev_enable,0xf000381c,1,rw
csr_register,timer0_uptime_latch,0xf0003820,1,rw
csr_register,timer0_uptime_cycles,0xf0003824,2,ro
csr_register,uart_rxtx,0xf0004000,1,rw
csr_register,uart_txfull,0xf0004004,1,ro
csr_register,uart_rxempty,0xf0004008,1,ro
csr_register,uart_ev_status,0xf000400c,1,ro
csr_register,uart_ev_pending,0xf0004010,1,rw
csr_register,uart_ev_enable,0xf0004014,1,rw
csr_register,uart_txempty,0xf0004018,1,ro
csr_register,uart_rxfull,0xf000401c,1,ro
constant,config_clock_frequency,100000000,,
constant,config_cpu_has_interrupt,None,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_has_dcache,None,,
constant,config_cpu_has_icache,None,,
constant,config_cpu_type_vexriscv,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_human_name,vexriscv,,
constant,config_cpu_nop,nop,,
constant,config_l2_size,8192,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,config_bus_bursting,0,,
constant,ethmac_rx_slots,2,,
constant,ethmac_tx_slots,2,,
constant,ethmac_slot_size,2048,,
constant,ethmac_interrupt,2,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,0,,
memory_region,rom,0x00000000,36864,cached
memory_region,sram,0x10000000,8192,cached
memory_region,main_ram,0x40000000,8388608,cached
memory_region,ethmac,0x80000000,8192,io
memory_region,csr,0xf0000000,65536,io
