Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Jun 23 17:07:21 2025
| Host         : cax-ThinkPad-T495s running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Tetris_Top_timing_summary_routed.rpt -pb Tetris_Top_timing_summary_routed.pb -rpx Tetris_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Tetris_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      17          
TIMING-20  Warning           Non-clocked latch                                                 618         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (337771)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (618)
5. checking no_input_delay (6)
6. checking no_output_delay (25)
7. checking multiple_clock (1862)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (337771)
-----------------------------
 There are 608 register/latch pins with no clock driven by root clock pin: re_set (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[0]_rep/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[0]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[0]_rep__3/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[0]_rep__4/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[1]_rep__0/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[1]_rep__2/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[1]_rep__4/Q (HIGH)

 There are 601 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[3]_rep__0/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[3]_rep__2/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][9]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[0]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[1]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[2]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[3]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[0]_rep/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[30]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[9]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[0]_rep/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[0]_rep__0/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[1]_rep/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[1]_rep__0/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[7]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/last_valid_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/last_valid_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/last_valid_reg[2]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/mapped_result_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/mapped_result_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/mapped_result_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[7]_P/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[100]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[101]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[10]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[110]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[111]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[11]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[120]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[121]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[130]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[131]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[140]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[141]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[150]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[151]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[160]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[161]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[170]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[171]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[180]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[181]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[190]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[191]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[200]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[20]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[21]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[30]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[31]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[40]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[41]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[50]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[51]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[60]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[61]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[70]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[71]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[80]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[81]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[90]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[91]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[100]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[101]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[102]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[103]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[104]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[105]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[106]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[107]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[108]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[109]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[110]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[111]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[112]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[113]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[114]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[115]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[116]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[117]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[118]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[119]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[120]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[121]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[122]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[123]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[124]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[125]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[126]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[127]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[128]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[129]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[130]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[131]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[132]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[133]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[134]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[135]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[136]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[137]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[138]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[139]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[140]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[141]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[142]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[143]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[144]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[145]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[146]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[147]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[148]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[149]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[150]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[151]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[152]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[153]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[154]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[155]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[156]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[157]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[158]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[159]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[160]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[161]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[162]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[163]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[164]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[165]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[166]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[167]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[168]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[169]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[170]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[171]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[172]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[173]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[174]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[175]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[176]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[177]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[178]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[179]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[180]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[181]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[182]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[183]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[184]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[185]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[186]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[187]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[188]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[189]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[190]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[191]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[192]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[193]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[194]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[195]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[196]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[197]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[198]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[199]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[200]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[32]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[33]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[34]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[35]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[36]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[37]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[38]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[39]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[40]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[41]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[42]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[43]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[44]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[45]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[46]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[47]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[48]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[49]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[50]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[51]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[52]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[53]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[54]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[55]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[56]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[57]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[58]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[59]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[60]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[61]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[62]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[63]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[64]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[65]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[66]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[67]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[68]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[69]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[70]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[71]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[72]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[73]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[74]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[75]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[76]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[77]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[78]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[79]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[80]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[81]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[82]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[83]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[84]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[85]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[86]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[87]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[88]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[89]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[90]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[91]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[92]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[93]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[94]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[95]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[96]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[97]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[98]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[99]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[9]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[2]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[3]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[4]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[5]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[6]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/disp_ena_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (618)
--------------------------------------------------
 There are 618 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1862)
---------------------------------
 There are 1862 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.231        0.000                      0                 2351        0.034        0.000                      0                 2351        3.000        0.000                       0                  1868  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk100                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_0    {0.000 15.000}     30.000          33.333          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_0_1  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         17.231        0.000                      0                 2306        0.140        0.000                      0                 2306       19.365        0.000                       0                  1864  
  clkfbout_clk_wiz_0                                                                                                                                                     22.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       17.236        0.000                      0                 2306        0.140        0.000                      0                 2306       19.365        0.000                       0                  1864  
  clkfbout_clk_wiz_0_1                                                                                                                                                   22.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         17.231        0.000                      0                 2306        0.034        0.000                      0                 2306  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       17.231        0.000                      0                 2306        0.034        0.000                      0                 2306  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         35.576        0.000                      0                   45        0.249        0.000                      0                   45  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.576        0.000                      0                   45        0.143        0.000                      0                   45  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.576        0.000                      0                   45        0.143        0.000                      0                   45  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       35.581        0.000                      0                   45        0.249        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.231ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.200ns  (logic 5.366ns (24.171%)  route 16.834ns (75.829%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.325    19.733    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X46Y44         FDCE                                         r  game_logic/pivot_x_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X46Y44         FDCE                                         r  game_logic/pivot_x_reg[17]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X46Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.964    game_logic/pivot_x_reg[17]
  -------------------------------------------------------------------
                         required time                         36.964    
                         arrival time                         -19.733    
  -------------------------------------------------------------------
                         slack                                 17.231    

Slack (MET) :             17.240ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[25]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.928    game_logic/pivot_x_reg[25]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.240    

Slack (MET) :             17.240ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[26]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.928    game_logic/pivot_x_reg[26]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.240    

Slack (MET) :             17.240ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[30]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.928    game_logic/pivot_x_reg[30]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.240    

Slack (MET) :             17.240ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[31]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.928    game_logic/pivot_x_reg[31]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.240    

Slack (MET) :             17.288ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.109ns  (logic 5.366ns (24.271%)  route 16.743ns (75.729%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 37.667 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.234    19.642    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.450    37.667    game_logic/clk_out1
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[11]/C
                         clock pessimism             -0.425    37.241    
                         clock uncertainty           -0.106    37.135    
    SLICE_X48Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.930    game_logic/pivot_x_reg[11]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                         -19.642    
  -------------------------------------------------------------------
                         slack                                 17.288    

Slack (MET) :             17.288ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.109ns  (logic 5.366ns (24.271%)  route 16.743ns (75.729%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 37.667 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.234    19.642    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.450    37.667    game_logic/clk_out1
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[24]/C
                         clock pessimism             -0.425    37.241    
                         clock uncertainty           -0.106    37.135    
    SLICE_X48Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.930    game_logic/pivot_x_reg[24]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                         -19.642    
  -------------------------------------------------------------------
                         slack                                 17.288    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 5.366ns (24.266%)  route 16.747ns (75.734%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.238    19.647    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[10]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.169    36.967    game_logic/pivot_x_reg[10]
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 17.321    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 5.366ns (24.266%)  route 16.747ns (75.734%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.238    19.647    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[19]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.169    36.967    game_logic/pivot_x_reg[19]
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 17.321    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 5.366ns (24.266%)  route 16.747ns (75.734%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.238    19.647    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[9]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.169    36.967    game_logic/pivot_x_reg[9]
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 17.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tone/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tone/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.589    -0.540    tone/clk_out1
    SLICE_X61Y62         FDCE                                         r  tone/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  tone/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          0.088    -0.311    tone/state[2]
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  tone/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    tone/FSM_sequential_state[1]_i_1__0_n_3
    SLICE_X60Y62         FDCE                                         r  tone/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.858    -0.311    tone/clk_out1
    SLICE_X60Y62         FDCE                                         r  tone/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.121    -0.406    tone/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.212%)  route 0.119ns (45.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.562    -0.567    game_logic/clk_out1
    SLICE_X39Y8          FDCE                                         r  game_logic/set_update_output_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  game_logic/set_update_output_reg[92]/Q
                         net (fo=1, routed)           0.119    -0.307    ram/D[91]
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    ram/clk_out1
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[92]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X40Y7          FDCE (Hold_fdce_C_D)         0.072    -0.459    ram/internal_outputfield_reg[92]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    game_logic/clk_out1
    SLICE_X39Y5          FDCE                                         r  game_logic/set_update_output_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic/set_update_output_reg[84]/Q
                         net (fo=1, routed)           0.099    -0.326    ram/D[83]
    SLICE_X37Y4          FDCE                                         r  ram/internal_outputfield_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    ram/clk_out1
    SLICE_X37Y4          FDCE                                         r  ram/internal_outputfield_reg[84]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X37Y4          FDCE (Hold_fdce_C_D)         0.072    -0.478    ram/internal_outputfield_reg[84]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.558    -0.571    game_logic/clk_out1
    SLICE_X43Y16         FDCE                                         r  game_logic/set_update_myblock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  game_logic/set_update_myblock_reg[11]/Q
                         net (fo=1, routed)           0.113    -0.317    ram/internal_myblockfield_reg[200]_2[10]
    SLICE_X44Y16         FDCE                                         r  ram/internal_myblockfield_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.827    -0.342    ram/clk_out1
    SLICE_X44Y16         FDCE                                         r  ram/internal_myblockfield_reg[11]/C
                         clock pessimism             -0.195    -0.536    
    SLICE_X44Y16         FDCE (Hold_fdce_C_D)         0.066    -0.470    ram/internal_myblockfield_reg[11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[175]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[175]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.561    -0.568    game_logic/clk_out1
    SLICE_X44Y59         FDCE                                         r  game_logic/set_update_output_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  game_logic/set_update_output_reg[175]/Q
                         net (fo=1, routed)           0.118    -0.309    ram/D[174]
    SLICE_X43Y59         FDCE                                         r  ram/internal_outputfield_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.830    -0.339    ram/clk_out1
    SLICE_X43Y59         FDCE                                         r  ram/internal_outputfield_reg[175]/C
                         clock pessimism             -0.194    -0.533    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.070    -0.463    ram/internal_outputfield_reg[175]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    game_logic/clk_out1
    SLICE_X41Y6          FDCE                                         r  game_logic/set_update_output_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic/set_update_output_reg[93]/Q
                         net (fo=1, routed)           0.100    -0.325    ram/D[92]
    SLICE_X43Y5          FDCE                                         r  ram/internal_outputfield_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    ram/clk_out1
    SLICE_X43Y5          FDCE                                         r  ram/internal_outputfield_reg[93]/C
                         clock pessimism             -0.215    -0.550    
    SLICE_X43Y5          FDCE (Hold_fdce_C_D)         0.070    -0.480    ram/internal_outputfield_reg[93]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[94]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.058%)  route 0.125ns (46.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    game_logic/clk_out1
    SLICE_X39Y6          FDCE                                         r  game_logic/set_update_output_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic/set_update_output_reg[94]/Q
                         net (fo=1, routed)           0.125    -0.301    ram/D[93]
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    ram/clk_out1
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[94]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X40Y7          FDCE (Hold_fdce_C_D)         0.075    -0.456    ram/internal_outputfield_reg[94]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.562    -0.567    game_logic/clk_out1
    SLICE_X31Y9          FDCE                                         r  game_logic/set_update_saved_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  game_logic/set_update_saved_reg[39]/Q
                         net (fo=1, routed)           0.100    -0.326    ram/internal_savedfield_reg[200]_5[38]
    SLICE_X33Y10         FDCE                                         r  ram/internal_savedfield_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.830    -0.339    ram/clk_out1
    SLICE_X33Y10         FDCE                                         r  ram/internal_savedfield_reg[39]/C
                         clock pessimism             -0.214    -0.552    
    SLICE_X33Y10         FDCE (Hold_fdce_C_D)         0.070    -0.482    ram/internal_savedfield_reg[39]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[173]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[173]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.558    -0.571    game_logic/clk_out1
    SLICE_X32Y62         FDCE                                         r  game_logic/set_update_saved_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  game_logic/set_update_saved_reg[173]/Q
                         net (fo=1, routed)           0.104    -0.326    ram/internal_savedfield_reg[200]_5[172]
    SLICE_X31Y62         FDCE                                         r  ram/internal_savedfield_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.825    -0.343    ram/clk_out1
    SLICE_X31Y62         FDCE                                         r  ram/internal_savedfield_reg[173]/C
                         clock pessimism             -0.213    -0.556    
    SLICE_X31Y62         FDCE (Hold_fdce_C_D)         0.072    -0.484    ram/internal_savedfield_reg[173]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.583    -0.546    game_logic/clk_out1
    SLICE_X62Y23         FDCE                                         r  game_logic/set_update_saved_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.128    -0.418 r  game_logic/set_update_saved_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.359    ram/internal_savedfield_reg[200]_5[7]
    SLICE_X63Y23         FDCE                                         r  ram/internal_savedfield_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.851    -0.318    ram/clk_out1
    SLICE_X63Y23         FDCE                                         r  ram/internal_savedfield_reg[8]/C
                         clock pessimism             -0.216    -0.533    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.016    -0.517    ram/internal_savedfield_reg[8]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.730      37.575     BUFGCTRL_X0Y0   clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.730      38.481     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X40Y20    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]_rep__2/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep__3/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]_rep__4/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X45Y18    game_logic/FSM_sequential_state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.730      120.270    PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X40Y20    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X40Y20    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]_rep__2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]_rep__2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep__0/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep__0/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X40Y20    game_logic/FSM_sequential_state_reg[0]_rep__1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X40Y20    game_logic/FSM_sequential_state_reg[0]_rep__1/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]_rep__2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]_rep__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y4   clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.236ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.200ns  (logic 5.366ns (24.171%)  route 16.834ns (75.829%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.325    19.733    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X46Y44         FDCE                                         r  game_logic/pivot_x_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X46Y44         FDCE                                         r  game_logic/pivot_x_reg[17]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.101    37.138    
    SLICE_X46Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.969    game_logic/pivot_x_reg[17]
  -------------------------------------------------------------------
                         required time                         36.969    
                         arrival time                         -19.733    
  -------------------------------------------------------------------
                         slack                                 17.236    

Slack (MET) :             17.245ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[25]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.101    37.138    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.933    game_logic/pivot_x_reg[25]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.245    

Slack (MET) :             17.245ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[26]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.101    37.138    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.933    game_logic/pivot_x_reg[26]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.245    

Slack (MET) :             17.245ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[30]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.101    37.138    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.933    game_logic/pivot_x_reg[30]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.245    

Slack (MET) :             17.245ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[31]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.101    37.138    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.933    game_logic/pivot_x_reg[31]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.245    

Slack (MET) :             17.293ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.109ns  (logic 5.366ns (24.271%)  route 16.743ns (75.729%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 37.667 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.234    19.642    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.450    37.667    game_logic/clk_out1
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[11]/C
                         clock pessimism             -0.425    37.241    
                         clock uncertainty           -0.101    37.140    
    SLICE_X48Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.935    game_logic/pivot_x_reg[11]
  -------------------------------------------------------------------
                         required time                         36.935    
                         arrival time                         -19.642    
  -------------------------------------------------------------------
                         slack                                 17.293    

Slack (MET) :             17.293ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.109ns  (logic 5.366ns (24.271%)  route 16.743ns (75.729%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 37.667 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.234    19.642    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.450    37.667    game_logic/clk_out1
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[24]/C
                         clock pessimism             -0.425    37.241    
                         clock uncertainty           -0.101    37.140    
    SLICE_X48Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.935    game_logic/pivot_x_reg[24]
  -------------------------------------------------------------------
                         required time                         36.935    
                         arrival time                         -19.642    
  -------------------------------------------------------------------
                         slack                                 17.293    

Slack (MET) :             17.326ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 5.366ns (24.266%)  route 16.747ns (75.734%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.238    19.647    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[10]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.101    37.141    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.169    36.972    game_logic/pivot_x_reg[10]
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 17.326    

Slack (MET) :             17.326ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 5.366ns (24.266%)  route 16.747ns (75.734%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.238    19.647    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[19]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.101    37.141    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.169    36.972    game_logic/pivot_x_reg[19]
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 17.326    

Slack (MET) :             17.326ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 5.366ns (24.266%)  route 16.747ns (75.734%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.238    19.647    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[9]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.101    37.141    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.169    36.972    game_logic/pivot_x_reg[9]
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 17.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tone/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tone/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.589    -0.540    tone/clk_out1
    SLICE_X61Y62         FDCE                                         r  tone/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  tone/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          0.088    -0.311    tone/state[2]
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  tone/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    tone/FSM_sequential_state[1]_i_1__0_n_3
    SLICE_X60Y62         FDCE                                         r  tone/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.858    -0.311    tone/clk_out1
    SLICE_X60Y62         FDCE                                         r  tone/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.121    -0.406    tone/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.212%)  route 0.119ns (45.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.562    -0.567    game_logic/clk_out1
    SLICE_X39Y8          FDCE                                         r  game_logic/set_update_output_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  game_logic/set_update_output_reg[92]/Q
                         net (fo=1, routed)           0.119    -0.307    ram/D[91]
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    ram/clk_out1
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[92]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X40Y7          FDCE (Hold_fdce_C_D)         0.072    -0.459    ram/internal_outputfield_reg[92]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    game_logic/clk_out1
    SLICE_X39Y5          FDCE                                         r  game_logic/set_update_output_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic/set_update_output_reg[84]/Q
                         net (fo=1, routed)           0.099    -0.326    ram/D[83]
    SLICE_X37Y4          FDCE                                         r  ram/internal_outputfield_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    ram/clk_out1
    SLICE_X37Y4          FDCE                                         r  ram/internal_outputfield_reg[84]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X37Y4          FDCE (Hold_fdce_C_D)         0.072    -0.478    ram/internal_outputfield_reg[84]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.558    -0.571    game_logic/clk_out1
    SLICE_X43Y16         FDCE                                         r  game_logic/set_update_myblock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  game_logic/set_update_myblock_reg[11]/Q
                         net (fo=1, routed)           0.113    -0.317    ram/internal_myblockfield_reg[200]_2[10]
    SLICE_X44Y16         FDCE                                         r  ram/internal_myblockfield_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.827    -0.342    ram/clk_out1
    SLICE_X44Y16         FDCE                                         r  ram/internal_myblockfield_reg[11]/C
                         clock pessimism             -0.195    -0.536    
    SLICE_X44Y16         FDCE (Hold_fdce_C_D)         0.066    -0.470    ram/internal_myblockfield_reg[11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[175]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[175]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.561    -0.568    game_logic/clk_out1
    SLICE_X44Y59         FDCE                                         r  game_logic/set_update_output_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  game_logic/set_update_output_reg[175]/Q
                         net (fo=1, routed)           0.118    -0.309    ram/D[174]
    SLICE_X43Y59         FDCE                                         r  ram/internal_outputfield_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.830    -0.339    ram/clk_out1
    SLICE_X43Y59         FDCE                                         r  ram/internal_outputfield_reg[175]/C
                         clock pessimism             -0.194    -0.533    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.070    -0.463    ram/internal_outputfield_reg[175]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    game_logic/clk_out1
    SLICE_X41Y6          FDCE                                         r  game_logic/set_update_output_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic/set_update_output_reg[93]/Q
                         net (fo=1, routed)           0.100    -0.325    ram/D[92]
    SLICE_X43Y5          FDCE                                         r  ram/internal_outputfield_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    ram/clk_out1
    SLICE_X43Y5          FDCE                                         r  ram/internal_outputfield_reg[93]/C
                         clock pessimism             -0.215    -0.550    
    SLICE_X43Y5          FDCE (Hold_fdce_C_D)         0.070    -0.480    ram/internal_outputfield_reg[93]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[94]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.058%)  route 0.125ns (46.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    game_logic/clk_out1
    SLICE_X39Y6          FDCE                                         r  game_logic/set_update_output_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic/set_update_output_reg[94]/Q
                         net (fo=1, routed)           0.125    -0.301    ram/D[93]
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    ram/clk_out1
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[94]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X40Y7          FDCE (Hold_fdce_C_D)         0.075    -0.456    ram/internal_outputfield_reg[94]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.562    -0.567    game_logic/clk_out1
    SLICE_X31Y9          FDCE                                         r  game_logic/set_update_saved_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  game_logic/set_update_saved_reg[39]/Q
                         net (fo=1, routed)           0.100    -0.326    ram/internal_savedfield_reg[200]_5[38]
    SLICE_X33Y10         FDCE                                         r  ram/internal_savedfield_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.830    -0.339    ram/clk_out1
    SLICE_X33Y10         FDCE                                         r  ram/internal_savedfield_reg[39]/C
                         clock pessimism             -0.214    -0.552    
    SLICE_X33Y10         FDCE (Hold_fdce_C_D)         0.070    -0.482    ram/internal_savedfield_reg[39]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[173]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[173]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.558    -0.571    game_logic/clk_out1
    SLICE_X32Y62         FDCE                                         r  game_logic/set_update_saved_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  game_logic/set_update_saved_reg[173]/Q
                         net (fo=1, routed)           0.104    -0.326    ram/internal_savedfield_reg[200]_5[172]
    SLICE_X31Y62         FDCE                                         r  ram/internal_savedfield_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.825    -0.343    ram/clk_out1
    SLICE_X31Y62         FDCE                                         r  ram/internal_savedfield_reg[173]/C
                         clock pessimism             -0.213    -0.556    
    SLICE_X31Y62         FDCE (Hold_fdce_C_D)         0.072    -0.484    ram/internal_savedfield_reg[173]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.583    -0.546    game_logic/clk_out1
    SLICE_X62Y23         FDCE                                         r  game_logic/set_update_saved_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.128    -0.418 r  game_logic/set_update_saved_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.359    ram/internal_savedfield_reg[200]_5[7]
    SLICE_X63Y23         FDCE                                         r  ram/internal_savedfield_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.851    -0.318    ram/clk_out1
    SLICE_X63Y23         FDCE                                         r  ram/internal_savedfield_reg[8]/C
                         clock pessimism             -0.216    -0.533    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.016    -0.517    ram/internal_savedfield_reg[8]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.730      37.575     BUFGCTRL_X0Y0   clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.730      38.481     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X40Y20    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]_rep__2/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep__3/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]_rep__4/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X45Y18    game_logic/FSM_sequential_state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.730      120.270    PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X40Y20    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X40Y20    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]_rep__2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]_rep__2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep__0/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X46Y15    game_logic/FSM_sequential_state_reg[0]_rep__0/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X40Y20    game_logic/FSM_sequential_state_reg[0]_rep__1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X40Y20    game_logic/FSM_sequential_state_reg[0]_rep__1/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]_rep__2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X48Y16    game_logic/FSM_sequential_state_reg[0]_rep__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y4   clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.231ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.200ns  (logic 5.366ns (24.171%)  route 16.834ns (75.829%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.325    19.733    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X46Y44         FDCE                                         r  game_logic/pivot_x_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X46Y44         FDCE                                         r  game_logic/pivot_x_reg[17]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X46Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.964    game_logic/pivot_x_reg[17]
  -------------------------------------------------------------------
                         required time                         36.964    
                         arrival time                         -19.733    
  -------------------------------------------------------------------
                         slack                                 17.231    

Slack (MET) :             17.240ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[25]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.928    game_logic/pivot_x_reg[25]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.240    

Slack (MET) :             17.240ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[26]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.928    game_logic/pivot_x_reg[26]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.240    

Slack (MET) :             17.240ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[30]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.928    game_logic/pivot_x_reg[30]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.240    

Slack (MET) :             17.240ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[31]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.928    game_logic/pivot_x_reg[31]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.240    

Slack (MET) :             17.288ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.109ns  (logic 5.366ns (24.271%)  route 16.743ns (75.729%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 37.667 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.234    19.642    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.450    37.667    game_logic/clk_out1
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[11]/C
                         clock pessimism             -0.425    37.241    
                         clock uncertainty           -0.106    37.135    
    SLICE_X48Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.930    game_logic/pivot_x_reg[11]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                         -19.642    
  -------------------------------------------------------------------
                         slack                                 17.288    

Slack (MET) :             17.288ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.109ns  (logic 5.366ns (24.271%)  route 16.743ns (75.729%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 37.667 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.234    19.642    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.450    37.667    game_logic/clk_out1
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[24]/C
                         clock pessimism             -0.425    37.241    
                         clock uncertainty           -0.106    37.135    
    SLICE_X48Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.930    game_logic/pivot_x_reg[24]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                         -19.642    
  -------------------------------------------------------------------
                         slack                                 17.288    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 5.366ns (24.266%)  route 16.747ns (75.734%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.238    19.647    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[10]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.169    36.967    game_logic/pivot_x_reg[10]
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 17.321    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 5.366ns (24.266%)  route 16.747ns (75.734%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.238    19.647    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[19]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.169    36.967    game_logic/pivot_x_reg[19]
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 17.321    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 5.366ns (24.266%)  route 16.747ns (75.734%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.238    19.647    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[9]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.169    36.967    game_logic/pivot_x_reg[9]
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 17.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 tone/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tone/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.589    -0.540    tone/clk_out1
    SLICE_X61Y62         FDCE                                         r  tone/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  tone/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          0.088    -0.311    tone/state[2]
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  tone/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    tone/FSM_sequential_state[1]_i_1__0_n_3
    SLICE_X60Y62         FDCE                                         r  tone/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.858    -0.311    tone/clk_out1
    SLICE_X60Y62         FDCE                                         r  tone/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.106    -0.421    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.121    -0.300    tone/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.212%)  route 0.119ns (45.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.562    -0.567    game_logic/clk_out1
    SLICE_X39Y8          FDCE                                         r  game_logic/set_update_output_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  game_logic/set_update_output_reg[92]/Q
                         net (fo=1, routed)           0.119    -0.307    ram/D[91]
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    ram/clk_out1
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[92]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.106    -0.425    
    SLICE_X40Y7          FDCE (Hold_fdce_C_D)         0.072    -0.353    ram/internal_outputfield_reg[92]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    game_logic/clk_out1
    SLICE_X39Y5          FDCE                                         r  game_logic/set_update_output_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic/set_update_output_reg[84]/Q
                         net (fo=1, routed)           0.099    -0.326    ram/D[83]
    SLICE_X37Y4          FDCE                                         r  ram/internal_outputfield_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    ram/clk_out1
    SLICE_X37Y4          FDCE                                         r  ram/internal_outputfield_reg[84]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.106    -0.444    
    SLICE_X37Y4          FDCE (Hold_fdce_C_D)         0.072    -0.372    ram/internal_outputfield_reg[84]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.558    -0.571    game_logic/clk_out1
    SLICE_X43Y16         FDCE                                         r  game_logic/set_update_myblock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  game_logic/set_update_myblock_reg[11]/Q
                         net (fo=1, routed)           0.113    -0.317    ram/internal_myblockfield_reg[200]_2[10]
    SLICE_X44Y16         FDCE                                         r  ram/internal_myblockfield_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.827    -0.342    ram/clk_out1
    SLICE_X44Y16         FDCE                                         r  ram/internal_myblockfield_reg[11]/C
                         clock pessimism             -0.195    -0.536    
                         clock uncertainty            0.106    -0.430    
    SLICE_X44Y16         FDCE (Hold_fdce_C_D)         0.066    -0.364    ram/internal_myblockfield_reg[11]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[175]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[175]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.561    -0.568    game_logic/clk_out1
    SLICE_X44Y59         FDCE                                         r  game_logic/set_update_output_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  game_logic/set_update_output_reg[175]/Q
                         net (fo=1, routed)           0.118    -0.309    ram/D[174]
    SLICE_X43Y59         FDCE                                         r  ram/internal_outputfield_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.830    -0.339    ram/clk_out1
    SLICE_X43Y59         FDCE                                         r  ram/internal_outputfield_reg[175]/C
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.106    -0.427    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.070    -0.357    ram/internal_outputfield_reg[175]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    game_logic/clk_out1
    SLICE_X41Y6          FDCE                                         r  game_logic/set_update_output_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic/set_update_output_reg[93]/Q
                         net (fo=1, routed)           0.100    -0.325    ram/D[92]
    SLICE_X43Y5          FDCE                                         r  ram/internal_outputfield_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    ram/clk_out1
    SLICE_X43Y5          FDCE                                         r  ram/internal_outputfield_reg[93]/C
                         clock pessimism             -0.215    -0.550    
                         clock uncertainty            0.106    -0.444    
    SLICE_X43Y5          FDCE (Hold_fdce_C_D)         0.070    -0.374    ram/internal_outputfield_reg[93]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[94]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.058%)  route 0.125ns (46.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    game_logic/clk_out1
    SLICE_X39Y6          FDCE                                         r  game_logic/set_update_output_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic/set_update_output_reg[94]/Q
                         net (fo=1, routed)           0.125    -0.301    ram/D[93]
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    ram/clk_out1
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[94]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.106    -0.425    
    SLICE_X40Y7          FDCE (Hold_fdce_C_D)         0.075    -0.350    ram/internal_outputfield_reg[94]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.562    -0.567    game_logic/clk_out1
    SLICE_X31Y9          FDCE                                         r  game_logic/set_update_saved_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  game_logic/set_update_saved_reg[39]/Q
                         net (fo=1, routed)           0.100    -0.326    ram/internal_savedfield_reg[200]_5[38]
    SLICE_X33Y10         FDCE                                         r  ram/internal_savedfield_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.830    -0.339    ram/clk_out1
    SLICE_X33Y10         FDCE                                         r  ram/internal_savedfield_reg[39]/C
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.106    -0.446    
    SLICE_X33Y10         FDCE (Hold_fdce_C_D)         0.070    -0.376    ram/internal_savedfield_reg[39]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[173]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[173]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.558    -0.571    game_logic/clk_out1
    SLICE_X32Y62         FDCE                                         r  game_logic/set_update_saved_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  game_logic/set_update_saved_reg[173]/Q
                         net (fo=1, routed)           0.104    -0.326    ram/internal_savedfield_reg[200]_5[172]
    SLICE_X31Y62         FDCE                                         r  ram/internal_savedfield_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.825    -0.343    ram/clk_out1
    SLICE_X31Y62         FDCE                                         r  ram/internal_savedfield_reg[173]/C
                         clock pessimism             -0.213    -0.556    
                         clock uncertainty            0.106    -0.450    
    SLICE_X31Y62         FDCE (Hold_fdce_C_D)         0.072    -0.378    ram/internal_savedfield_reg[173]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.583    -0.546    game_logic/clk_out1
    SLICE_X62Y23         FDCE                                         r  game_logic/set_update_saved_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.128    -0.418 r  game_logic/set_update_saved_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.359    ram/internal_savedfield_reg[200]_5[7]
    SLICE_X63Y23         FDCE                                         r  ram/internal_savedfield_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.851    -0.318    ram/clk_out1
    SLICE_X63Y23         FDCE                                         r  ram/internal_savedfield_reg[8]/C
                         clock pessimism             -0.216    -0.533    
                         clock uncertainty            0.106    -0.427    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.016    -0.411    ram/internal_savedfield_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.231ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.200ns  (logic 5.366ns (24.171%)  route 16.834ns (75.829%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.325    19.733    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X46Y44         FDCE                                         r  game_logic/pivot_x_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X46Y44         FDCE                                         r  game_logic/pivot_x_reg[17]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X46Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.964    game_logic/pivot_x_reg[17]
  -------------------------------------------------------------------
                         required time                         36.964    
                         arrival time                         -19.733    
  -------------------------------------------------------------------
                         slack                                 17.231    

Slack (MET) :             17.240ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[25]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.928    game_logic/pivot_x_reg[25]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.240    

Slack (MET) :             17.240ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[26]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.928    game_logic/pivot_x_reg[26]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.240    

Slack (MET) :             17.240ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[30]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.928    game_logic/pivot_x_reg[30]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.240    

Slack (MET) :             17.240ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 5.366ns (24.220%)  route 16.789ns (75.780%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.665 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.280    19.689    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.448    37.665    game_logic/clk_out1
    SLICE_X40Y47         FDCE                                         r  game_logic/pivot_x_reg[31]/C
                         clock pessimism             -0.425    37.239    
                         clock uncertainty           -0.106    37.133    
    SLICE_X40Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.928    game_logic/pivot_x_reg[31]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                 17.240    

Slack (MET) :             17.288ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.109ns  (logic 5.366ns (24.271%)  route 16.743ns (75.729%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 37.667 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.234    19.642    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.450    37.667    game_logic/clk_out1
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[11]/C
                         clock pessimism             -0.425    37.241    
                         clock uncertainty           -0.106    37.135    
    SLICE_X48Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.930    game_logic/pivot_x_reg[11]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                         -19.642    
  -------------------------------------------------------------------
                         slack                                 17.288    

Slack (MET) :             17.288ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.109ns  (logic 5.366ns (24.271%)  route 16.743ns (75.729%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 37.667 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.234    19.642    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.450    37.667    game_logic/clk_out1
    SLICE_X48Y42         FDCE                                         r  game_logic/pivot_x_reg[24]/C
                         clock pessimism             -0.425    37.241    
                         clock uncertainty           -0.106    37.135    
    SLICE_X48Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.930    game_logic/pivot_x_reg[24]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                         -19.642    
  -------------------------------------------------------------------
                         slack                                 17.288    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 5.366ns (24.266%)  route 16.747ns (75.734%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.238    19.647    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[10]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.169    36.967    game_logic/pivot_x_reg[10]
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 17.321    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 5.366ns (24.266%)  route 16.747ns (75.734%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.238    19.647    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[19]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.169    36.967    game_logic/pivot_x_reg[19]
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 17.321    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 5.366ns (24.266%)  route 16.747ns (75.734%))
  Logic Levels:           19  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.668 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X37Y29         FDCE                                         r  game_logic/pivot_y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.419    -2.048 r  game_logic/pivot_y_reg[13]/Q
                         net (fo=18, routed)          2.246     0.199    game_logic/pivot_y[13]
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.297     0.496 r  game_logic/update_saved_reg[10]_i_384/O
                         net (fo=1, routed)           0.000     0.496    game_logic/update_saved_reg[10]_i_384_n_3
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.074 r  game_logic/update_saved_reg[10]_i_354/O[2]
                         net (fo=3, routed)           1.450     2.524    game_logic/update_saved_reg[10]_i_354_n_8
    SLICE_X46Y36         LUT2 (Prop_lut2_I1_O)        0.301     2.825 r  game_logic/update_saved_reg[10]_i_361/O
                         net (fo=1, routed)           0.000     2.825    game_logic/update_saved_reg[10]_i_361_n_3
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.358 r  game_logic/update_saved_reg[10]_i_317/CO[3]
                         net (fo=1, routed)           0.000     3.358    game_logic/update_saved_reg[10]_i_317_n_3
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.577 r  game_logic/update_saved_reg[10]_i_316/O[0]
                         net (fo=6, routed)           0.856     4.433    game_logic/update_saved_reg[10]_i_316_n_10
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.324     4.757 r  game_logic/update_myblock_reg[180]_i_524/O
                         net (fo=2, routed)           0.811     5.568    game_logic/update_myblock_reg[180]_i_524_n_3
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     5.895 r  game_logic/update_myblock_reg[180]_i_528/O
                         net (fo=1, routed)           0.000     5.895    game_logic/update_myblock_reg[180]_i_528_n_3
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.296 r  game_logic/update_myblock_reg[180]_i_318/CO[3]
                         net (fo=1, routed)           0.000     6.296    game_logic/update_myblock_reg[180]_i_318_n_3
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  game_logic/update_myblock_reg[180]_i_317/CO[3]
                         net (fo=1, routed)           0.000     6.410    game_logic/update_myblock_reg[180]_i_317_n_3
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  game_logic/update_myblock_reg[180]_i_165/CO[3]
                         net (fo=1, routed)           0.000     6.524    game_logic/update_myblock_reg[180]_i_165_n_3
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 f  game_logic/update_myblock_reg[180]_i_76/O[3]
                         net (fo=4, routed)           0.998     7.835    game_logic/update_myblock_reg[180]_i_76_n_7
    SLICE_X52Y39         LUT2 (Prop_lut2_I0_O)        0.306     8.141 r  game_logic/update_myblock_reg[180]_i_86/O
                         net (fo=1, routed)           0.000     8.141    game_logic/update_myblock_reg[180]_i_86_n_3
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.517 f  game_logic/update_myblock_reg[180]_i_41/CO[3]
                         net (fo=14, routed)          3.659    12.177    game_logic/collision22635_in
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    12.301 f  game_logic/pivot_x[31]_i_404/O
                         net (fo=1, routed)           0.605    12.906    ram/pivot_x[31]_i_45_1
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.030 f  ram/pivot_x[31]_i_158/O
                         net (fo=1, routed)           0.748    13.778    ram/pivot_x[31]_i_158_n_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.902 f  ram/pivot_x[31]_i_45/O
                         net (fo=1, routed)           1.170    15.073    game_logic/pivot_x[31]_i_5_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.197 f  game_logic/pivot_x[31]_i_13/O
                         net (fo=1, routed)           0.827    16.024    game_logic/pivot_x[31]_i_13_n_3
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.148 r  game_logic/pivot_x[31]_i_5/O
                         net (fo=2, routed)           1.137    17.284    game_logic/pivot_x[31]_i_5_n_3
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    17.408 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=33, routed)          2.238    19.647    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    37.668    game_logic/clk_out1
    SLICE_X52Y41         FDCE                                         r  game_logic/pivot_x_reg[9]/C
                         clock pessimism             -0.425    37.242    
                         clock uncertainty           -0.106    37.136    
    SLICE_X52Y41         FDCE (Setup_fdce_C_CE)      -0.169    36.967    game_logic/pivot_x_reg[9]
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -19.647    
  -------------------------------------------------------------------
                         slack                                 17.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 tone/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tone/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.589    -0.540    tone/clk_out1
    SLICE_X61Y62         FDCE                                         r  tone/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  tone/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          0.088    -0.311    tone/state[2]
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  tone/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    tone/FSM_sequential_state[1]_i_1__0_n_3
    SLICE_X60Y62         FDCE                                         r  tone/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.858    -0.311    tone/clk_out1
    SLICE_X60Y62         FDCE                                         r  tone/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.106    -0.421    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.121    -0.300    tone/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.212%)  route 0.119ns (45.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.562    -0.567    game_logic/clk_out1
    SLICE_X39Y8          FDCE                                         r  game_logic/set_update_output_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  game_logic/set_update_output_reg[92]/Q
                         net (fo=1, routed)           0.119    -0.307    ram/D[91]
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    ram/clk_out1
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[92]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.106    -0.425    
    SLICE_X40Y7          FDCE (Hold_fdce_C_D)         0.072    -0.353    ram/internal_outputfield_reg[92]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    game_logic/clk_out1
    SLICE_X39Y5          FDCE                                         r  game_logic/set_update_output_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic/set_update_output_reg[84]/Q
                         net (fo=1, routed)           0.099    -0.326    ram/D[83]
    SLICE_X37Y4          FDCE                                         r  ram/internal_outputfield_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    ram/clk_out1
    SLICE_X37Y4          FDCE                                         r  ram/internal_outputfield_reg[84]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.106    -0.444    
    SLICE_X37Y4          FDCE (Hold_fdce_C_D)         0.072    -0.372    ram/internal_outputfield_reg[84]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.558    -0.571    game_logic/clk_out1
    SLICE_X43Y16         FDCE                                         r  game_logic/set_update_myblock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  game_logic/set_update_myblock_reg[11]/Q
                         net (fo=1, routed)           0.113    -0.317    ram/internal_myblockfield_reg[200]_2[10]
    SLICE_X44Y16         FDCE                                         r  ram/internal_myblockfield_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.827    -0.342    ram/clk_out1
    SLICE_X44Y16         FDCE                                         r  ram/internal_myblockfield_reg[11]/C
                         clock pessimism             -0.195    -0.536    
                         clock uncertainty            0.106    -0.430    
    SLICE_X44Y16         FDCE (Hold_fdce_C_D)         0.066    -0.364    ram/internal_myblockfield_reg[11]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[175]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[175]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.561    -0.568    game_logic/clk_out1
    SLICE_X44Y59         FDCE                                         r  game_logic/set_update_output_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  game_logic/set_update_output_reg[175]/Q
                         net (fo=1, routed)           0.118    -0.309    ram/D[174]
    SLICE_X43Y59         FDCE                                         r  ram/internal_outputfield_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.830    -0.339    ram/clk_out1
    SLICE_X43Y59         FDCE                                         r  ram/internal_outputfield_reg[175]/C
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.106    -0.427    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.070    -0.357    ram/internal_outputfield_reg[175]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    game_logic/clk_out1
    SLICE_X41Y6          FDCE                                         r  game_logic/set_update_output_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic/set_update_output_reg[93]/Q
                         net (fo=1, routed)           0.100    -0.325    ram/D[92]
    SLICE_X43Y5          FDCE                                         r  ram/internal_outputfield_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    ram/clk_out1
    SLICE_X43Y5          FDCE                                         r  ram/internal_outputfield_reg[93]/C
                         clock pessimism             -0.215    -0.550    
                         clock uncertainty            0.106    -0.444    
    SLICE_X43Y5          FDCE (Hold_fdce_C_D)         0.070    -0.374    ram/internal_outputfield_reg[93]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[94]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.058%)  route 0.125ns (46.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    game_logic/clk_out1
    SLICE_X39Y6          FDCE                                         r  game_logic/set_update_output_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic/set_update_output_reg[94]/Q
                         net (fo=1, routed)           0.125    -0.301    ram/D[93]
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    ram/clk_out1
    SLICE_X40Y7          FDCE                                         r  ram/internal_outputfield_reg[94]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.106    -0.425    
    SLICE_X40Y7          FDCE (Hold_fdce_C_D)         0.075    -0.350    ram/internal_outputfield_reg[94]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.562    -0.567    game_logic/clk_out1
    SLICE_X31Y9          FDCE                                         r  game_logic/set_update_saved_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  game_logic/set_update_saved_reg[39]/Q
                         net (fo=1, routed)           0.100    -0.326    ram/internal_savedfield_reg[200]_5[38]
    SLICE_X33Y10         FDCE                                         r  ram/internal_savedfield_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.830    -0.339    ram/clk_out1
    SLICE_X33Y10         FDCE                                         r  ram/internal_savedfield_reg[39]/C
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.106    -0.446    
    SLICE_X33Y10         FDCE (Hold_fdce_C_D)         0.070    -0.376    ram/internal_savedfield_reg[39]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[173]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[173]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.558    -0.571    game_logic/clk_out1
    SLICE_X32Y62         FDCE                                         r  game_logic/set_update_saved_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  game_logic/set_update_saved_reg[173]/Q
                         net (fo=1, routed)           0.104    -0.326    ram/internal_savedfield_reg[200]_5[172]
    SLICE_X31Y62         FDCE                                         r  ram/internal_savedfield_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.825    -0.343    ram/clk_out1
    SLICE_X31Y62         FDCE                                         r  ram/internal_savedfield_reg[173]/C
                         clock pessimism             -0.213    -0.556    
                         clock uncertainty            0.106    -0.450    
    SLICE_X31Y62         FDCE (Hold_fdce_C_D)         0.072    -0.378    ram/internal_savedfield_reg[173]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.583    -0.546    game_logic/clk_out1
    SLICE_X62Y23         FDCE                                         r  game_logic/set_update_saved_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.128    -0.418 r  game_logic/set_update_saved_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.359    ram/internal_savedfield_reg[200]_5[7]
    SLICE_X63Y23         FDCE                                         r  ram/internal_savedfield_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.851    -0.318    ram/clk_out1
    SLICE_X63Y23         FDCE                                         r  ram/internal_savedfield_reg[8]/C
                         clock pessimism             -0.216    -0.533    
                         clock uncertainty            0.106    -0.427    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.016    -0.411    ram/internal_savedfield_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[1]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[2]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[3]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[4]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[5]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.729ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.642ns (18.184%)  route 2.889ns (81.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.689     1.064    tick/AR[0]
    SLICE_X59Y14         FDCE                                         f  tick/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X59Y14         FDCE                                         r  tick/count_reg[6]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X59Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 35.729    

Slack (MET) :             35.729ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.642ns (18.184%)  route 2.889ns (81.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.689     1.064    tick/AR[0]
    SLICE_X59Y14         FDCE                                         f  tick/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X59Y14         FDCE                                         r  tick/count_reg[7]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X59Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 35.729    

Slack (MET) :             35.868ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.642ns (18.926%)  route 2.750ns (81.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.551     0.926    tick/AR[0]
    SLICE_X59Y13         FDCE                                         f  tick/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X59Y13         FDCE                                         r  tick/count_reg[0]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 35.868    

Slack (MET) :             35.890ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.642ns (19.403%)  route 2.667ns (80.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.467     0.842    tick/AR[0]
    SLICE_X53Y6          FDCE                                         f  tick/int_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    tick/clk_out1
    SLICE_X53Y6          FDCE                                         r  tick/int_counter_reg[10]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.732    tick/int_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 35.890    

Slack (MET) :             35.890ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.642ns (19.403%)  route 2.667ns (80.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.467     0.842    tick/AR[0]
    SLICE_X53Y6          FDCE                                         f  tick/int_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    tick/clk_out1
    SLICE_X53Y6          FDCE                                         r  tick/int_counter_reg[11]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.732    tick/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 35.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.603%)  route 0.261ns (58.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  pseudorandom/counter_reg[5]/Q
                         net (fo=4, routed)           0.144    -0.282    pseudorandom/counter_reg[5]
    SLICE_X37Y1          LUT5 (Prop_lut5_I0_O)        0.045    -0.237 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.117    -0.119    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X38Y1          FDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X38Y1          FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
                         clock pessimism              0.034    -0.301    
    SLICE_X38Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.368    pseudorandom/tetrimino_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.008%)  route 0.237ns (55.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  pseudorandom/tetrimino_reg_reg[3]_P/Q
                         net (fo=4, routed)           0.114    -0.311    pseudorandom/tetrimino_reg_reg[3]_P_n_3
    SLICE_X34Y0          LUT5 (Prop_lut5_I0_O)        0.045    -0.266 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.122    -0.144    pseudorandom/tetrimino_reg_reg[3]_LDC_i_1_n_3
    SLICE_X35Y0          FDPE                                         f  pseudorandom/tetrimino_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    pseudorandom/clk_out1
    SLICE_X35Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X35Y0          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.661    pseudorandom/tetrimino_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.063%)  route 0.290ns (60.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X39Y0          FDRE                                         r  pseudorandom/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  pseudorandom/counter_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.251    pseudorandom/counter_reg[6]
    SLICE_X42Y0          LUT5 (Prop_lut5_I0_O)        0.045    -0.206 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.116    -0.089    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X41Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.834    -0.335    pseudorandom/clk_out1
    SLICE_X41Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
                         clock pessimism             -0.195    -0.529    
    SLICE_X41Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.621    pseudorandom/tetrimino_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.557%)  route 0.284ns (60.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X36Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.098    -0.326    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X37Y0          LUT5 (Prop_lut5_I2_O)        0.045    -0.281 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.186    -0.095    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X36Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X36Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X36Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    pseudorandom/tetrimino_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.331%)  route 0.299ns (61.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X32Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[2]_C/Q
                         net (fo=4, routed)           0.167    -0.258    pseudorandom/tetrimino_reg_reg[2]_C_n_3
    SLICE_X32Y1          LUT5 (Prop_lut5_I2_O)        0.045    -0.213 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.133    -0.080    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X32Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X32Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X32Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    pseudorandom/tetrimino_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.189ns (40.816%)  route 0.274ns (59.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X36Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.098    -0.326    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X37Y0          LUT5 (Prop_lut5_I2_O)        0.048    -0.278 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.176    -0.102    pseudorandom/tetrimino_reg_reg[7]_LDC_i_1_n_3
    SLICE_X38Y0          FDPE                                         f  pseudorandom/tetrimino_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X38Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[7]_P/C
                         clock pessimism             -0.214    -0.549    
    SLICE_X38Y0          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.682    pseudorandom/tetrimino_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.226ns (39.219%)  route 0.350ns (60.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  pseudorandom/counter_reg[4]/Q
                         net (fo=5, routed)           0.182    -0.257    pseudorandom/counter_reg[4]
    SLICE_X33Y0          LUT5 (Prop_lut5_I3_O)        0.098    -0.159 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.169     0.010    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X30Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X30Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X30Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.597    pseudorandom/tetrimino_reg_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.514%)  route 0.369ns (66.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  pseudorandom/counter_reg[1]/Q
                         net (fo=8, routed)           0.245    -0.180    pseudorandom/counter_reg[1]
    SLICE_X33Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.135 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.124    -0.011    pseudorandom/tetrimino_reg_reg[1]_LDC_i_2_n_3
    SLICE_X32Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X32Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[1]_C/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X32Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    pseudorandom/tetrimino_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.189ns (37.786%)  route 0.311ns (62.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  pseudorandom/tetrimino_reg_reg[3]_P/Q
                         net (fo=4, routed)           0.110    -0.315    pseudorandom/tetrimino_reg_reg[3]_P_n_3
    SLICE_X34Y0          LUT5 (Prop_lut5_I0_O)        0.048    -0.267 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.201    -0.066    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X31Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X31Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X31Y0          FDCE (Remov_fdce_C_CLR)     -0.158    -0.688    pseudorandom/tetrimino_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.185ns (25.079%)  route 0.553ns (74.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  pseudorandom/counter_reg[5]/Q
                         net (fo=4, routed)           0.375    -0.050    pseudorandom/counter_reg[5]
    SLICE_X37Y1          LUT5 (Prop_lut5_I0_O)        0.044    -0.006 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.177     0.171    pseudorandom/tetrimino_reg_reg[5]_LDC_i_1_n_3
    SLICE_X39Y1          FDPE                                         f  pseudorandom/tetrimino_reg_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X39Y1          FDPE                                         r  pseudorandom/tetrimino_reg_reg[5]_P/C
                         clock pessimism              0.034    -0.301    
    SLICE_X39Y1          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.458    pseudorandom/tetrimino_reg_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.630    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[1]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[2]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[3]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[4]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[5]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.729ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.642ns (18.184%)  route 2.889ns (81.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.689     1.064    tick/AR[0]
    SLICE_X59Y14         FDCE                                         f  tick/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X59Y14         FDCE                                         r  tick/count_reg[6]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X59Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 35.729    

Slack (MET) :             35.729ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.642ns (18.184%)  route 2.889ns (81.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.689     1.064    tick/AR[0]
    SLICE_X59Y14         FDCE                                         f  tick/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X59Y14         FDCE                                         r  tick/count_reg[7]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X59Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 35.729    

Slack (MET) :             35.868ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.642ns (18.926%)  route 2.750ns (81.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.551     0.926    tick/AR[0]
    SLICE_X59Y13         FDCE                                         f  tick/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X59Y13         FDCE                                         r  tick/count_reg[0]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 35.868    

Slack (MET) :             35.890ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.642ns (19.403%)  route 2.667ns (80.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.467     0.842    tick/AR[0]
    SLICE_X53Y6          FDCE                                         f  tick/int_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    tick/clk_out1
    SLICE_X53Y6          FDCE                                         r  tick/int_counter_reg[10]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.732    tick/int_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 35.890    

Slack (MET) :             35.890ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.642ns (19.403%)  route 2.667ns (80.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.467     0.842    tick/AR[0]
    SLICE_X53Y6          FDCE                                         f  tick/int_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    tick/clk_out1
    SLICE_X53Y6          FDCE                                         r  tick/int_counter_reg[11]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.732    tick/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 35.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.603%)  route 0.261ns (58.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  pseudorandom/counter_reg[5]/Q
                         net (fo=4, routed)           0.144    -0.282    pseudorandom/counter_reg[5]
    SLICE_X37Y1          LUT5 (Prop_lut5_I0_O)        0.045    -0.237 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.117    -0.119    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X38Y1          FDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X38Y1          FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
                         clock pessimism              0.034    -0.301    
                         clock uncertainty            0.106    -0.195    
    SLICE_X38Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.262    pseudorandom/tetrimino_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.008%)  route 0.237ns (55.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  pseudorandom/tetrimino_reg_reg[3]_P/Q
                         net (fo=4, routed)           0.114    -0.311    pseudorandom/tetrimino_reg_reg[3]_P_n_3
    SLICE_X34Y0          LUT5 (Prop_lut5_I0_O)        0.045    -0.266 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.122    -0.144    pseudorandom/tetrimino_reg_reg[3]_LDC_i_1_n_3
    SLICE_X35Y0          FDPE                                         f  pseudorandom/tetrimino_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    pseudorandom/clk_out1
    SLICE_X35Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.106    -0.460    
    SLICE_X35Y0          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    pseudorandom/tetrimino_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.063%)  route 0.290ns (60.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X39Y0          FDRE                                         r  pseudorandom/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  pseudorandom/counter_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.251    pseudorandom/counter_reg[6]
    SLICE_X42Y0          LUT5 (Prop_lut5_I0_O)        0.045    -0.206 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.116    -0.089    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X41Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.834    -0.335    pseudorandom/clk_out1
    SLICE_X41Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
                         clock pessimism             -0.195    -0.529    
                         clock uncertainty            0.106    -0.423    
    SLICE_X41Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.515    pseudorandom/tetrimino_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.557%)  route 0.284ns (60.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X36Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.098    -0.326    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X37Y0          LUT5 (Prop_lut5_I2_O)        0.045    -0.281 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.186    -0.095    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X36Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X36Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.106    -0.459    
    SLICE_X36Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    pseudorandom/tetrimino_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.331%)  route 0.299ns (61.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X32Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[2]_C/Q
                         net (fo=4, routed)           0.167    -0.258    pseudorandom/tetrimino_reg_reg[2]_C_n_3
    SLICE_X32Y1          LUT5 (Prop_lut5_I2_O)        0.045    -0.213 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.133    -0.080    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X32Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X32Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.106    -0.459    
    SLICE_X32Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    pseudorandom/tetrimino_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.189ns (40.816%)  route 0.274ns (59.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X36Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.098    -0.326    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X37Y0          LUT5 (Prop_lut5_I2_O)        0.048    -0.278 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.176    -0.102    pseudorandom/tetrimino_reg_reg[7]_LDC_i_1_n_3
    SLICE_X38Y0          FDPE                                         f  pseudorandom/tetrimino_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X38Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[7]_P/C
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.106    -0.443    
    SLICE_X38Y0          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.576    pseudorandom/tetrimino_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.226ns (39.219%)  route 0.350ns (60.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  pseudorandom/counter_reg[4]/Q
                         net (fo=5, routed)           0.182    -0.257    pseudorandom/counter_reg[4]
    SLICE_X33Y0          LUT5 (Prop_lut5_I3_O)        0.098    -0.159 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.169     0.010    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X30Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X30Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.106    -0.424    
    SLICE_X30Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.491    pseudorandom/tetrimino_reg_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.514%)  route 0.369ns (66.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  pseudorandom/counter_reg[1]/Q
                         net (fo=8, routed)           0.245    -0.180    pseudorandom/counter_reg[1]
    SLICE_X33Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.135 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.124    -0.011    pseudorandom/tetrimino_reg_reg[1]_LDC_i_2_n_3
    SLICE_X32Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X32Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[1]_C/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.106    -0.424    
    SLICE_X32Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.516    pseudorandom/tetrimino_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.189ns (37.786%)  route 0.311ns (62.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  pseudorandom/tetrimino_reg_reg[3]_P/Q
                         net (fo=4, routed)           0.110    -0.315    pseudorandom/tetrimino_reg_reg[3]_P_n_3
    SLICE_X34Y0          LUT5 (Prop_lut5_I0_O)        0.048    -0.267 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.201    -0.066    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X31Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X31Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.106    -0.424    
    SLICE_X31Y0          FDCE (Remov_fdce_C_CLR)     -0.158    -0.582    pseudorandom/tetrimino_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.185ns (25.079%)  route 0.553ns (74.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  pseudorandom/counter_reg[5]/Q
                         net (fo=4, routed)           0.375    -0.050    pseudorandom/counter_reg[5]
    SLICE_X37Y1          LUT5 (Prop_lut5_I0_O)        0.044    -0.006 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.177     0.171    pseudorandom/tetrimino_reg_reg[5]_LDC_i_1_n_3
    SLICE_X39Y1          FDPE                                         f  pseudorandom/tetrimino_reg_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X39Y1          FDPE                                         r  pseudorandom/tetrimino_reg_reg[5]_P/C
                         clock pessimism              0.034    -0.301    
                         clock uncertainty            0.106    -0.195    
    SLICE_X39Y1          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.352    pseudorandom/tetrimino_reg_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.524    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[1]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[2]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[3]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[4]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.576ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[5]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.576    

Slack (MET) :             35.729ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.642ns (18.184%)  route 2.889ns (81.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.689     1.064    tick/AR[0]
    SLICE_X59Y14         FDCE                                         f  tick/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X59Y14         FDCE                                         r  tick/count_reg[6]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X59Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 35.729    

Slack (MET) :             35.729ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.642ns (18.184%)  route 2.889ns (81.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.689     1.064    tick/AR[0]
    SLICE_X59Y14         FDCE                                         f  tick/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X59Y14         FDCE                                         r  tick/count_reg[7]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X59Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 35.729    

Slack (MET) :             35.868ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.642ns (18.926%)  route 2.750ns (81.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.551     0.926    tick/AR[0]
    SLICE_X59Y13         FDCE                                         f  tick/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X59Y13         FDCE                                         r  tick/count_reg[0]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.106    37.198    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.405    36.793    tick/count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 35.868    

Slack (MET) :             35.890ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.642ns (19.403%)  route 2.667ns (80.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.467     0.842    tick/AR[0]
    SLICE_X53Y6          FDCE                                         f  tick/int_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    tick/clk_out1
    SLICE_X53Y6          FDCE                                         r  tick/int_counter_reg[10]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.732    tick/int_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 35.890    

Slack (MET) :             35.890ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.642ns (19.403%)  route 2.667ns (80.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.467     0.842    tick/AR[0]
    SLICE_X53Y6          FDCE                                         f  tick/int_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    tick/clk_out1
    SLICE_X53Y6          FDCE                                         r  tick/int_counter_reg[11]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.106    37.137    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.732    tick/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 35.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.603%)  route 0.261ns (58.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  pseudorandom/counter_reg[5]/Q
                         net (fo=4, routed)           0.144    -0.282    pseudorandom/counter_reg[5]
    SLICE_X37Y1          LUT5 (Prop_lut5_I0_O)        0.045    -0.237 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.117    -0.119    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X38Y1          FDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X38Y1          FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
                         clock pessimism              0.034    -0.301    
                         clock uncertainty            0.106    -0.195    
    SLICE_X38Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.262    pseudorandom/tetrimino_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.008%)  route 0.237ns (55.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  pseudorandom/tetrimino_reg_reg[3]_P/Q
                         net (fo=4, routed)           0.114    -0.311    pseudorandom/tetrimino_reg_reg[3]_P_n_3
    SLICE_X34Y0          LUT5 (Prop_lut5_I0_O)        0.045    -0.266 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.122    -0.144    pseudorandom/tetrimino_reg_reg[3]_LDC_i_1_n_3
    SLICE_X35Y0          FDPE                                         f  pseudorandom/tetrimino_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    pseudorandom/clk_out1
    SLICE_X35Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.106    -0.460    
    SLICE_X35Y0          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    pseudorandom/tetrimino_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.063%)  route 0.290ns (60.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X39Y0          FDRE                                         r  pseudorandom/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  pseudorandom/counter_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.251    pseudorandom/counter_reg[6]
    SLICE_X42Y0          LUT5 (Prop_lut5_I0_O)        0.045    -0.206 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.116    -0.089    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X41Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.834    -0.335    pseudorandom/clk_out1
    SLICE_X41Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
                         clock pessimism             -0.195    -0.529    
                         clock uncertainty            0.106    -0.423    
    SLICE_X41Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.515    pseudorandom/tetrimino_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.557%)  route 0.284ns (60.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X36Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.098    -0.326    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X37Y0          LUT5 (Prop_lut5_I2_O)        0.045    -0.281 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.186    -0.095    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X36Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X36Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.106    -0.459    
    SLICE_X36Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    pseudorandom/tetrimino_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.331%)  route 0.299ns (61.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X32Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[2]_C/Q
                         net (fo=4, routed)           0.167    -0.258    pseudorandom/tetrimino_reg_reg[2]_C_n_3
    SLICE_X32Y1          LUT5 (Prop_lut5_I2_O)        0.045    -0.213 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.133    -0.080    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X32Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X32Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.106    -0.459    
    SLICE_X32Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    pseudorandom/tetrimino_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.189ns (40.816%)  route 0.274ns (59.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X36Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.098    -0.326    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X37Y0          LUT5 (Prop_lut5_I2_O)        0.048    -0.278 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.176    -0.102    pseudorandom/tetrimino_reg_reg[7]_LDC_i_1_n_3
    SLICE_X38Y0          FDPE                                         f  pseudorandom/tetrimino_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X38Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[7]_P/C
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.106    -0.443    
    SLICE_X38Y0          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.576    pseudorandom/tetrimino_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.226ns (39.219%)  route 0.350ns (60.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  pseudorandom/counter_reg[4]/Q
                         net (fo=5, routed)           0.182    -0.257    pseudorandom/counter_reg[4]
    SLICE_X33Y0          LUT5 (Prop_lut5_I3_O)        0.098    -0.159 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.169     0.010    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X30Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X30Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.106    -0.424    
    SLICE_X30Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.491    pseudorandom/tetrimino_reg_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.514%)  route 0.369ns (66.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  pseudorandom/counter_reg[1]/Q
                         net (fo=8, routed)           0.245    -0.180    pseudorandom/counter_reg[1]
    SLICE_X33Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.135 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.124    -0.011    pseudorandom/tetrimino_reg_reg[1]_LDC_i_2_n_3
    SLICE_X32Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X32Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[1]_C/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.106    -0.424    
    SLICE_X32Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.516    pseudorandom/tetrimino_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.189ns (37.786%)  route 0.311ns (62.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  pseudorandom/tetrimino_reg_reg[3]_P/Q
                         net (fo=4, routed)           0.110    -0.315    pseudorandom/tetrimino_reg_reg[3]_P_n_3
    SLICE_X34Y0          LUT5 (Prop_lut5_I0_O)        0.048    -0.267 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.201    -0.066    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X31Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X31Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.106    -0.424    
    SLICE_X31Y0          FDCE (Remov_fdce_C_CLR)     -0.158    -0.582    pseudorandom/tetrimino_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.185ns (25.079%)  route 0.553ns (74.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  pseudorandom/counter_reg[5]/Q
                         net (fo=4, routed)           0.375    -0.050    pseudorandom/counter_reg[5]
    SLICE_X37Y1          LUT5 (Prop_lut5_I0_O)        0.044    -0.006 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.177     0.171    pseudorandom/tetrimino_reg_reg[5]_LDC_i_1_n_3
    SLICE_X39Y1          FDPE                                         f  pseudorandom/tetrimino_reg_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X39Y1          FDPE                                         r  pseudorandom/tetrimino_reg_reg[5]_P/C
                         clock pessimism              0.034    -0.301    
                         clock uncertainty            0.106    -0.195    
    SLICE_X39Y1          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.352    pseudorandom/tetrimino_reg_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.524    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[1]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.101    37.203    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.798    tick/count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[2]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.101    37.203    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.798    tick/count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[3]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.101    37.203    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.798    tick/count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[4]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.101    37.203    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.798    tick/count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.642ns (17.429%)  route 3.041ns (82.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.842     1.217    tick/AR[0]
    SLICE_X61Y14         FDCE                                         f  tick/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X61Y14         FDCE                                         r  tick/count_reg[5]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.101    37.203    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.798    tick/count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.734ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.642ns (18.184%)  route 2.889ns (81.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.689     1.064    tick/AR[0]
    SLICE_X59Y14         FDCE                                         f  tick/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X59Y14         FDCE                                         r  tick/count_reg[6]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.101    37.203    
    SLICE_X59Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.798    tick/count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 35.734    

Slack (MET) :             35.734ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.642ns (18.184%)  route 2.889ns (81.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.689     1.064    tick/AR[0]
    SLICE_X59Y14         FDCE                                         f  tick/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X59Y14         FDCE                                         r  tick/count_reg[7]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.101    37.203    
    SLICE_X59Y14         FDCE (Recov_fdce_C_CLR)     -0.405    36.798    tick/count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 35.734    

Slack (MET) :             35.873ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.642ns (18.926%)  route 2.750ns (81.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.730 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.551     0.926    tick/AR[0]
    SLICE_X59Y13         FDCE                                         f  tick/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.513    37.730    tick/clk_out1
    SLICE_X59Y13         FDCE                                         r  tick/count_reg[0]/C
                         clock pessimism             -0.425    37.304    
                         clock uncertainty           -0.101    37.203    
    SLICE_X59Y13         FDCE (Recov_fdce_C_CLR)     -0.405    36.798    tick/count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 35.873    

Slack (MET) :             35.895ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.642ns (19.403%)  route 2.667ns (80.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.467     0.842    tick/AR[0]
    SLICE_X53Y6          FDCE                                         f  tick/int_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    tick/clk_out1
    SLICE_X53Y6          FDCE                                         r  tick/int_counter_reg[10]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.101    37.142    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.737    tick/int_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         36.737    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 35.895    

Slack (MET) :             35.895ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.642ns (19.403%)  route 2.667ns (80.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.669 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.552    -2.467    game_logic/clk_out1
    SLICE_X38Y20         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDPE (Prop_fdpe_C_Q)         0.518    -1.949 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.199    -0.749    game_logic/c_reset
    SLICE_X46Y14         LUT2 (Prop_lut2_I0_O)        0.124    -0.625 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.467     0.842    tick/AR[0]
    SLICE_X53Y6          FDCE                                         f  tick/int_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk100 (IN)
                         net (fo=0)                   0.000    39.730    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.452    37.669    tick/clk_out1
    SLICE_X53Y6          FDCE                                         r  tick/int_counter_reg[11]/C
                         clock pessimism             -0.425    37.243    
                         clock uncertainty           -0.101    37.142    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.405    36.737    tick/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         36.737    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 35.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.603%)  route 0.261ns (58.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  pseudorandom/counter_reg[5]/Q
                         net (fo=4, routed)           0.144    -0.282    pseudorandom/counter_reg[5]
    SLICE_X37Y1          LUT5 (Prop_lut5_I0_O)        0.045    -0.237 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.117    -0.119    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X38Y1          FDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X38Y1          FDCE                                         r  pseudorandom/tetrimino_reg_reg[5]_C/C
                         clock pessimism              0.034    -0.301    
    SLICE_X38Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.368    pseudorandom/tetrimino_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.008%)  route 0.237ns (55.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  pseudorandom/tetrimino_reg_reg[3]_P/Q
                         net (fo=4, routed)           0.114    -0.311    pseudorandom/tetrimino_reg_reg[3]_P_n_3
    SLICE_X34Y0          LUT5 (Prop_lut5_I0_O)        0.045    -0.266 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.122    -0.144    pseudorandom/tetrimino_reg_reg[3]_LDC_i_1_n_3
    SLICE_X35Y0          FDPE                                         f  pseudorandom/tetrimino_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    pseudorandom/clk_out1
    SLICE_X35Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X35Y0          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.661    pseudorandom/tetrimino_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.063%)  route 0.290ns (60.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X39Y0          FDRE                                         r  pseudorandom/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  pseudorandom/counter_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.251    pseudorandom/counter_reg[6]
    SLICE_X42Y0          LUT5 (Prop_lut5_I0_O)        0.045    -0.206 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.116    -0.089    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X41Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.834    -0.335    pseudorandom/clk_out1
    SLICE_X41Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
                         clock pessimism             -0.195    -0.529    
    SLICE_X41Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.621    pseudorandom/tetrimino_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.557%)  route 0.284ns (60.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X36Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.098    -0.326    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X37Y0          LUT5 (Prop_lut5_I2_O)        0.045    -0.281 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.186    -0.095    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X36Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X36Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X36Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    pseudorandom/tetrimino_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.331%)  route 0.299ns (61.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X32Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[2]_C/Q
                         net (fo=4, routed)           0.167    -0.258    pseudorandom/tetrimino_reg_reg[2]_C_n_3
    SLICE_X32Y1          LUT5 (Prop_lut5_I2_O)        0.045    -0.213 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.133    -0.080    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X32Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X32Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X32Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    pseudorandom/tetrimino_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.189ns (40.816%)  route 0.274ns (59.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.564    -0.565    pseudorandom/clk_out1
    SLICE_X36Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  pseudorandom/tetrimino_reg_reg[7]_C/Q
                         net (fo=3, routed)           0.098    -0.326    pseudorandom/tetrimino_reg_reg[7]_C_n_3
    SLICE_X37Y0          LUT5 (Prop_lut5_I2_O)        0.048    -0.278 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.176    -0.102    pseudorandom/tetrimino_reg_reg[7]_LDC_i_1_n_3
    SLICE_X38Y0          FDPE                                         f  pseudorandom/tetrimino_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X38Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[7]_P/C
                         clock pessimism             -0.214    -0.549    
    SLICE_X38Y0          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.682    pseudorandom/tetrimino_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.226ns (39.219%)  route 0.350ns (60.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  pseudorandom/counter_reg[4]/Q
                         net (fo=5, routed)           0.182    -0.257    pseudorandom/counter_reg[4]
    SLICE_X33Y0          LUT5 (Prop_lut5_I3_O)        0.098    -0.159 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.169     0.010    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X30Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X30Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X30Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.597    pseudorandom/tetrimino_reg_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.514%)  route 0.369ns (66.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  pseudorandom/counter_reg[1]/Q
                         net (fo=8, routed)           0.245    -0.180    pseudorandom/counter_reg[1]
    SLICE_X33Y2          LUT5 (Prop_lut5_I3_O)        0.045    -0.135 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.124    -0.011    pseudorandom/tetrimino_reg_reg[1]_LDC_i_2_n_3
    SLICE_X32Y2          FDCE                                         f  pseudorandom/tetrimino_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X32Y2          FDCE                                         r  pseudorandom/tetrimino_reg_reg[1]_C/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X32Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    pseudorandom/tetrimino_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.189ns (37.786%)  route 0.311ns (62.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y0          FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  pseudorandom/tetrimino_reg_reg[3]_P/Q
                         net (fo=4, routed)           0.110    -0.315    pseudorandom/tetrimino_reg_reg[3]_P_n_3
    SLICE_X34Y0          LUT5 (Prop_lut5_I0_O)        0.048    -0.267 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.201    -0.066    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X31Y0          FDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X31Y0          FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X31Y0          FDCE (Remov_fdce_C_CLR)     -0.158    -0.688    pseudorandom/tetrimino_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 pseudorandom/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.185ns (25.079%)  route 0.553ns (74.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.563    -0.566    pseudorandom/clk_out1
    SLICE_X35Y1          FDRE                                         r  pseudorandom/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  pseudorandom/counter_reg[5]/Q
                         net (fo=4, routed)           0.375    -0.050    pseudorandom/counter_reg[5]
    SLICE_X37Y1          LUT5 (Prop_lut5_I0_O)        0.044    -0.006 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.177     0.171    pseudorandom/tetrimino_reg_reg[5]_LDC_i_1_n_3
    SLICE_X39Y1          FDPE                                         f  pseudorandom/tetrimino_reg_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    pseudorandom/clk_out1
    SLICE_X39Y1          FDPE                                         r  pseudorandom/tetrimino_reg_reg[5]_P/C
                         clock pessimism              0.034    -0.301    
    SLICE_X39Y1          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.458    pseudorandom/tetrimino_reg_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.630    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           630 Endpoints
Min Delay           630 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.756ns  (logic 5.785ns (23.370%)  route 18.970ns (76.630%))
  Logic Levels:           11  (CARRY4=1 LDCE=1 LUT2=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X59Y7          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  renderer/grid_y_reg[0]/Q
                         net (fo=1, routed)           0.670     1.229    vga/vga_Red_OBUF[3]_inst_i_5_0[0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.353 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192     2.544    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.668 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000     2.668    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.915 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    10.770    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    11.069 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    11.910    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.034 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    12.034    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    12.279 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    12.279    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    12.383 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    14.662    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    14.978 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    16.009    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.103    21.236    vga_Green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    24.756 r  vga_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.756    vga_Red[1]
    H19                                                               r  vga_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.619ns  (logic 5.790ns (23.517%)  route 18.829ns (76.483%))
  Logic Levels:           11  (CARRY4=1 LDCE=1 LUT2=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X59Y7          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  renderer/grid_y_reg[0]/Q
                         net (fo=1, routed)           0.670     1.229    vga/vga_Red_OBUF[3]_inst_i_5_0[0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.353 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192     2.544    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.668 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000     2.668    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.915 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    10.770    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    11.069 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    11.910    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.034 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    12.034    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    12.279 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    12.279    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    12.383 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    14.662    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    14.978 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    16.009    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.962    21.095    vga_Green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    24.619 r  vga_Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.619    vga_Red[0]
    G19                                                               r  vga_Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.450ns  (logic 5.771ns (23.605%)  route 18.678ns (76.395%))
  Logic Levels:           11  (CARRY4=1 LDCE=1 LUT2=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X59Y7          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  renderer/grid_y_reg[0]/Q
                         net (fo=1, routed)           0.670     1.229    vga/vga_Red_OBUF[3]_inst_i_5_0[0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.353 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192     2.544    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.668 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000     2.668    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.915 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    10.770    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    11.069 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    11.910    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.034 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    12.034    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    12.279 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    12.279    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    12.383 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    14.662    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    14.978 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    16.009    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.811    20.944    vga_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    24.450 r  vga_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.450    vga_Green[1]
    H17                                                               r  vga_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.374ns  (logic 5.796ns (23.781%)  route 18.578ns (76.219%))
  Logic Levels:           11  (CARRY4=1 LDCE=1 LUT2=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X59Y7          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  renderer/grid_y_reg[0]/Q
                         net (fo=1, routed)           0.670     1.229    vga/vga_Red_OBUF[3]_inst_i_5_0[0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.353 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192     2.544    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.668 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000     2.668    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.915 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    10.770    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    11.069 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    11.910    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.034 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    12.034    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    12.279 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    12.279    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    12.383 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    14.662    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    14.978 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.033    16.011    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.135 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.709    20.844    vga_Green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    24.374 r  vga_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.374    vga_Green[3]
    D17                                                               r  vga_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.323ns  (logic 5.795ns (23.826%)  route 18.527ns (76.174%))
  Logic Levels:           11  (CARRY4=1 LDCE=1 LUT2=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X59Y7          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  renderer/grid_y_reg[0]/Q
                         net (fo=1, routed)           0.670     1.229    vga/vga_Red_OBUF[3]_inst_i_5_0[0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.353 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192     2.544    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.668 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000     2.668    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.915 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    10.770    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    11.069 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    11.910    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.034 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    12.034    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    12.279 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    12.279    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    12.383 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    14.662    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    14.978 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    16.009    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.661    20.793    vga_Green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    24.323 r  vga_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.323    vga_Green[2]
    G17                                                               r  vga_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.166ns  (logic 5.790ns (23.959%)  route 18.376ns (76.041%))
  Logic Levels:           11  (CARRY4=1 LDCE=1 LUT2=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X59Y7          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  renderer/grid_y_reg[0]/Q
                         net (fo=1, routed)           0.670     1.229    vga/vga_Red_OBUF[3]_inst_i_5_0[0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.353 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192     2.544    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.668 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000     2.668    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.915 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    10.770    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    11.069 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    11.910    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.034 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    12.034    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    12.279 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    12.279    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    12.383 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    14.662    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    14.978 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    16.009    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.509    20.642    vga_Green_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    24.166 r  vga_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.166    vga_Red[2]
    J19                                                               r  vga_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.012ns  (logic 5.787ns (24.100%)  route 18.225ns (75.900%))
  Logic Levels:           11  (CARRY4=1 LDCE=1 LUT2=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X59Y7          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  renderer/grid_y_reg[0]/Q
                         net (fo=1, routed)           0.670     1.229    vga/vga_Red_OBUF[3]_inst_i_5_0[0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.353 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192     2.544    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.668 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000     2.668    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.915 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    10.770    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    11.069 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    11.910    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.034 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    12.034    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    12.279 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    12.279    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    12.383 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    14.662    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    14.978 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    16.009    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.358    20.491    vga_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    24.012 r  vga_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.012    vga_Green[0]
    J17                                                               r  vga_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.843ns  (logic 5.769ns (24.197%)  route 18.074ns (75.803%))
  Logic Levels:           11  (CARRY4=1 LDCE=1 LUT2=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X59Y7          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  renderer/grid_y_reg[0]/Q
                         net (fo=1, routed)           0.670     1.229    vga/vga_Red_OBUF[3]_inst_i_5_0[0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.353 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192     2.544    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.668 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000     2.668    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.915 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    10.770    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    11.069 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    11.910    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.034 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    12.034    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    12.279 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    12.279    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    12.383 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    14.662    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    14.978 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    16.009    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.207    20.340    vga_Green_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    23.843 r  vga_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.843    vga_Blue[1]
    L18                                                               r  vga_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.838ns  (logic 5.791ns (24.292%)  route 18.047ns (75.708%))
  Logic Levels:           11  (CARRY4=1 LDCE=1 LUT2=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X59Y7          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  renderer/grid_y_reg[0]/Q
                         net (fo=1, routed)           0.670     1.229    vga/vga_Red_OBUF[3]_inst_i_5_0[0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.353 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192     2.544    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.668 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000     2.668    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.915 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    10.770    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    11.069 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    11.910    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.034 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    12.034    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    12.279 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    12.279    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    12.383 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    14.662    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    14.978 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.033    16.011    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.135 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.178    20.313    vga_Green_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    23.838 r  vga_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.838    vga_Blue[3]
    J18                                                               r  vga_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.708ns  (logic 5.785ns (24.400%)  route 17.923ns (75.600%))
  Logic Levels:           11  (CARRY4=1 LDCE=1 LUT2=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          LDCE                         0.000     0.000 r  renderer/grid_y_reg[0]/G
    SLICE_X59Y7          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  renderer/grid_y_reg[0]/Q
                         net (fo=1, routed)           0.670     1.229    vga/vga_Red_OBUF[3]_inst_i_5_0[0]
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     1.353 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192     2.544    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124     2.668 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000     2.668    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.915 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    10.770    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    11.069 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    11.910    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.034 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    12.034    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    12.279 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    12.279    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    12.383 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    14.662    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    14.978 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    16.009    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.056    20.189    vga_Green_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    23.708 r  vga_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.708    vga_Blue[2]
    K18                                                               r  vga_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.265ns (47.216%)  route 0.296ns (52.784%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[0]_LDC/G
    SLICE_X33Y1          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pseudorandom/tetrimino_reg_reg[0]_LDC/Q
                         net (fo=7, routed)           0.177     0.397    pseudorandom/tetrimino_reg_reg[0]_LDC_n_3
    SLICE_X33Y1          LUT5 (Prop_lut5_I1_O)        0.045     0.442 f  pseudorandom/tetrimino_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.119     0.561    pseudorandom/tetrimino_reg_reg[0]_LDC_i_2_n_3
    SLICE_X33Y1          LDCE                                         f  pseudorandom/tetrimino_reg_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.224ns (36.773%)  route 0.385ns (63.227%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[3]_LDC/G
    SLICE_X34Y0          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  pseudorandom/tetrimino_reg_reg[3]_LDC/Q
                         net (fo=4, routed)           0.217     0.395    pseudorandom/tetrimino_reg_reg[3]_LDC_n_3
    SLICE_X34Y0          LUT5 (Prop_lut5_I1_O)        0.046     0.441 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.168     0.609    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X34Y0          LDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.265ns (43.075%)  route 0.350ns (56.925%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[7]_LDC/G
    SLICE_X37Y0          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pseudorandom/tetrimino_reg_reg[7]_LDC/Q
                         net (fo=3, routed)           0.168     0.388    pseudorandom/tetrimino_reg_reg[7]_LDC_n_3
    SLICE_X37Y0          LUT5 (Prop_lut5_I1_O)        0.045     0.433 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.182     0.615    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X37Y0          LDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.270ns (42.550%)  route 0.365ns (57.450%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[2]_LDC/G
    SLICE_X32Y1          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  pseudorandom/tetrimino_reg_reg[2]_LDC/Q
                         net (fo=4, routed)           0.173     0.398    pseudorandom/tetrimino_reg_reg[2]_LDC_n_3
    SLICE_X32Y1          LUT5 (Prop_lut5_I1_O)        0.045     0.443 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.192     0.635    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X32Y1          LDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.289ns (41.194%)  route 0.413ns (58.806%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[6]_LDC/G
    SLICE_X42Y0          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  pseudorandom/tetrimino_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.287     0.531    pseudorandom/tetrimino_reg_reg[6]_LDC_n_3
    SLICE_X42Y0          LUT5 (Prop_lut5_I2_O)        0.045     0.576 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.125     0.702    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X42Y0          LDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/flash_on_reg/G
                            (positive level-sensitive latch)
  Destination:            game_logic/update_output_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.268ns (36.418%)  route 0.468ns (63.582%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         LDCE                         0.000     0.000 r  game_logic/flash_on_reg/G
    SLICE_X60Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  game_logic/flash_on_reg/Q
                         net (fo=22, routed)          0.400     0.578    game_logic/flash_on
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.623 f  game_logic/update_output_reg[17]_i_3/O
                         net (fo=4, routed)           0.068     0.691    game_logic/update_output_reg[17]_i_3_n_3
    SLICE_X56Y13         LUT6 (Prop_lut6_I2_O)        0.045     0.736 r  game_logic/update_output_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.736    game_logic/update_output__0[16]
    SLICE_X56Y13         LDCE                                         r  game_logic/update_output_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.265ns (35.923%)  route 0.473ns (64.077%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[5]_LDC/G
    SLICE_X37Y1          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pseudorandom/tetrimino_reg_reg[5]_LDC/Q
                         net (fo=3, routed)           0.285     0.505    pseudorandom/tetrimino_reg_reg[5]_LDC_n_3
    SLICE_X37Y1          LUT5 (Prop_lut5_I2_O)        0.045     0.550 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.187     0.738    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X37Y1          LDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.265ns (33.089%)  route 0.536ns (66.911%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[4]_LDC/G
    SLICE_X29Y0          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pseudorandom/tetrimino_reg_reg[4]_LDC/Q
                         net (fo=4, routed)           0.262     0.482    pseudorandom/tetrimino_reg_reg[4]_LDC_n_3
    SLICE_X33Y0          LUT5 (Prop_lut5_I1_O)        0.045     0.527 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.274     0.801    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X29Y0          LDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.268ns (32.346%)  route 0.561ns (67.654%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[1]_LDC/G
    SLICE_X32Y3          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  pseudorandom/tetrimino_reg_reg[1]_LDC/Q
                         net (fo=6, routed)           0.322     0.545    pseudorandom/tetrimino_reg_reg[1]_LDC_n_3
    SLICE_X33Y2          LUT5 (Prop_lut5_I1_O)        0.045     0.590 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.239     0.829    pseudorandom/tetrimino_reg_reg[1]_LDC_i_2_n_3
    SLICE_X32Y3          LDCE                                         f  pseudorandom/tetrimino_reg_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/flash_on_reg/G
                            (positive level-sensitive latch)
  Destination:            game_logic/update_output_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.932ns  (logic 0.332ns (35.606%)  route 0.600ns (64.394%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         LDCE                         0.000     0.000 r  game_logic/flash_on_reg/G
    SLICE_X60Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  game_logic/flash_on_reg/Q
                         net (fo=22, routed)          0.400     0.578    game_logic/flash_on
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.623 f  game_logic/update_output_reg[17]_i_3/O
                         net (fo=4, routed)           0.200     0.823    game_logic/update_output_reg[17]_i_3_n_3
    SLICE_X54Y14         LUT5 (Prop_lut5_I0_O)        0.045     0.868 r  game_logic/update_output_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     0.868    game_logic/update_output_reg[19]_i_3_n_3
    SLICE_X54Y14         MUXF7 (Prop_muxf7_I1_O)      0.064     0.932 r  game_logic/update_output_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     0.932    game_logic/update_output__0[19]
    SLICE_X54Y14         LDCE                                         r  game_logic/update_output_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           643 Endpoints
Min Delay           643 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.368ns  (logic 12.513ns (26.987%)  route 33.855ns (73.013%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.103    40.468    vga_Green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    43.988 r  vga_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.988    vga_Red[1]
    H19                                                               r  vga_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.232ns  (logic 12.518ns (27.076%)  route 33.714ns (72.924%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.962    40.327    vga_Green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    43.851 r  vga_Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.851    vga_Red[0]
    G19                                                               r  vga_Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.062ns  (logic 12.499ns (27.136%)  route 33.563ns (72.864%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.811    40.176    vga_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    43.682 r  vga_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.682    vga_Green[1]
    H17                                                               r  vga_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.987ns  (logic 12.524ns (27.235%)  route 33.462ns (72.765%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.033    35.243    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I2_O)        0.124    35.367 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.709    40.076    vga_Green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    43.606 r  vga_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.606    vga_Green[3]
    D17                                                               r  vga_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.935ns  (logic 12.523ns (27.263%)  route 33.412ns (72.737%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.661    40.025    vga_Green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    43.555 r  vga_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.555    vga_Green[2]
    G17                                                               r  vga_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.779ns  (logic 12.518ns (27.344%)  route 33.261ns (72.656%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.509    39.874    vga_Green_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    43.398 r  vga_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.398    vga_Red[2]
    J19                                                               r  vga_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.625ns  (logic 12.515ns (27.430%)  route 33.110ns (72.570%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.358    39.723    vga_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    43.244 r  vga_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.244    vga_Green[0]
    J17                                                               r  vga_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.456ns  (logic 12.497ns (27.493%)  route 32.958ns (72.507%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.207    39.572    vga_Green_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    43.075 r  vga_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.075    vga_Blue[1]
    L18                                                               r  vga_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.451ns  (logic 12.519ns (27.544%)  route 32.932ns (72.456%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.033    35.243    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I2_O)        0.124    35.367 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.178    39.545    vga_Green_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    43.070 r  vga_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.070    vga_Blue[3]
    J18                                                               r  vga_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.320ns  (logic 12.513ns (27.610%)  route 32.807ns (72.390%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.056    39.421    vga_Green_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    42.940 r  vga_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    42.940    vga_Blue[2]
    K18                                                               r  vga_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/internal_myblockfield_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.594ns  (logic 0.467ns (78.629%)  route 0.127ns (21.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.511    -2.002    ram/clk_out1
    SLICE_X58Y16         FDCE                                         r  ram/internal_myblockfield_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.367    -1.635 r  ram/internal_myblockfield_reg[6]/Q
                         net (fo=1, routed)           0.127    -1.508    game_logic/update_saved_reg[200]_i_1_0[5]
    SLICE_X59Y16         LUT6 (Prop_lut6_I4_O)        0.100    -1.408 r  game_logic/update_saved_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.408    game_logic/update_saved__0[6]
    SLICE_X59Y16         LDCE                                         r  game_logic/update_saved_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[154]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[164]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.723ns  (logic 0.467ns (64.607%)  route 0.256ns (35.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.431    -2.083    ram/clk_out1
    SLICE_X31Y62         FDCE                                         r  ram/internal_savedfield_reg[154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.367    -1.716 r  ram/internal_savedfield_reg[154]/Q
                         net (fo=24, routed)          0.256    -1.460    game_logic/set_update_saved_reg[200]_1[153]
    SLICE_X30Y62         LUT6 (Prop_lut6_I3_O)        0.100    -1.360 r  game_logic/update_saved_reg[164]_i_1/O
                         net (fo=1, routed)           0.000    -1.360    game_logic/update_saved__0[164]
    SLICE_X30Y62         LDCE                                         r  game_logic/update_saved_reg[164]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[166]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[176]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.753ns  (logic 0.467ns (62.003%)  route 0.286ns (37.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.434    -2.080    ram/clk_out1
    SLICE_X29Y61         FDCE                                         r  ram/internal_savedfield_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDCE (Prop_fdce_C_Q)         0.367    -1.713 r  ram/internal_savedfield_reg[166]/Q
                         net (fo=24, routed)          0.286    -1.427    game_logic/set_update_saved_reg[200]_1[165]
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.100    -1.327 r  game_logic/update_saved_reg[176]_i_1/O
                         net (fo=1, routed)           0.000    -1.327    game_logic/update_saved__0[176]
    SLICE_X33Y61         LDCE                                         r  game_logic/update_saved_reg[176]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[124]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[124]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.757ns  (logic 0.467ns (61.718%)  route 0.290ns (38.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.437    -2.076    ram/clk_out1
    SLICE_X45Y19         FDCE                                         r  ram/internal_savedfield_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.367    -1.709 r  ram/internal_savedfield_reg[124]/Q
                         net (fo=26, routed)          0.290    -1.419    game_logic/set_update_saved_reg[200]_1[123]
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.100    -1.319 r  game_logic/update_saved_reg[124]_i_1/O
                         net (fo=1, routed)           0.000    -1.319    game_logic/update_saved__0[124]
    SLICE_X44Y18         LDCE                                         r  game_logic/update_saved_reg[124]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.761ns  (logic 0.467ns (61.401%)  route 0.294ns (38.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.446    -2.067    ram/clk_out1
    SLICE_X57Y16         FDCE                                         r  ram/internal_savedfield_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.367    -1.700 r  ram/internal_savedfield_reg[18]/Q
                         net (fo=24, routed)          0.294    -1.406    game_logic/set_update_saved_reg[200]_1[17]
    SLICE_X55Y16         LUT6 (Prop_lut6_I3_O)        0.100    -1.306 r  game_logic/update_saved_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -1.306    game_logic/update_saved__0[18]
    SLICE_X55Y16         LDCE                                         r  game_logic/update_saved_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[101]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[101]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.915ns  (logic 0.518ns (56.595%)  route 0.397ns (43.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.440    -2.073    ram/clk_out1
    SLICE_X30Y14         FDCE                                         r  ram/internal_savedfield_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDCE (Prop_fdce_C_Q)         0.418    -1.655 r  ram/internal_savedfield_reg[101]/Q
                         net (fo=24, routed)          0.397    -1.258    game_logic/set_update_saved_reg[200]_1[100]
    SLICE_X31Y15         LUT6 (Prop_lut6_I2_O)        0.100    -1.158 r  game_logic/update_saved_reg[101]_i_1/O
                         net (fo=1, routed)           0.000    -1.158    game_logic/update_saved__0[101]
    SLICE_X31Y15         LDCE                                         r  game_logic/update_saved_reg[101]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/lock_row_check_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_output_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.920ns  (logic 0.642ns (69.769%)  route 0.278ns (30.231%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    -2.070    game_logic/clk_out1
    SLICE_X44Y14         FDPE                                         r  game_logic/lock_row_check_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDPE (Prop_fdpe_C_Q)         0.367    -1.703 r  game_logic/lock_row_check_reg[2]/Q
                         net (fo=109, routed)         0.278    -1.425    game_logic/lock_row_check_reg[4]_1[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.100    -1.325 r  game_logic/update_output_reg[32]_i_3/O
                         net (fo=1, routed)           0.000    -1.325    game_logic/update_output_reg[32]_i_3_n_3
    SLICE_X44Y13         MUXF7 (Prop_muxf7_I1_O)      0.175    -1.150 r  game_logic/update_output_reg[32]_i_1/O
                         net (fo=1, routed)           0.000    -1.150    game_logic/update_output__0[32]
    SLICE_X44Y13         LDCE                                         r  game_logic/update_output_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[179]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[179]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.935ns  (logic 0.467ns (49.956%)  route 0.468ns (50.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.434    -2.080    ram/clk_out1
    SLICE_X29Y61         FDCE                                         r  ram/internal_savedfield_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDCE (Prop_fdce_C_Q)         0.367    -1.713 r  ram/internal_savedfield_reg[179]/Q
                         net (fo=24, routed)          0.468    -1.245    game_logic/set_update_saved_reg[200]_1[178]
    SLICE_X30Y62         LUT6 (Prop_lut6_I2_O)        0.100    -1.145 r  game_logic/update_saved_reg[179]_i_1/O
                         net (fo=1, routed)           0.000    -1.145    game_logic/update_saved__0[179]
    SLICE_X30Y62         LDCE                                         r  game_logic/update_saved_reg[179]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.938ns  (logic 0.467ns (49.807%)  route 0.471ns (50.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.446    -2.067    ram/clk_out1
    SLICE_X57Y16         FDCE                                         r  ram/internal_savedfield_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.367    -1.700 r  ram/internal_savedfield_reg[12]/Q
                         net (fo=25, routed)          0.471    -1.229    game_logic/set_update_saved_reg[200]_1[11]
    SLICE_X55Y16         LUT6 (Prop_lut6_I3_O)        0.100    -1.129 r  game_logic/update_saved_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -1.129    game_logic/update_saved__0[12]
    SLICE_X55Y16         LDCE                                         r  game_logic/update_saved_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.882ns  (logic 0.467ns (52.948%)  route 0.415ns (47.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.508    -2.005    ram/clk_out1
    SLICE_X65Y20         FDCE                                         r  ram/internal_savedfield_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.367    -1.638 r  ram/internal_savedfield_reg[3]/Q
                         net (fo=25, routed)          0.415    -1.223    game_logic/set_update_saved_reg[200]_1[2]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.100    -1.123 r  game_logic/update_saved_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.123    game_logic/update_saved__0[3]
    SLICE_X64Y19         LDCE                                         r  game_logic/update_saved_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay           643 Endpoints
Min Delay           643 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.368ns  (logic 12.513ns (26.987%)  route 33.855ns (73.013%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           5.103    40.468    vga_Green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    43.988 r  vga_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.988    vga_Red[1]
    H19                                                               r  vga_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.232ns  (logic 12.518ns (27.076%)  route 33.714ns (72.924%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.962    40.327    vga_Green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    43.851 r  vga_Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.851    vga_Red[0]
    G19                                                               r  vga_Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.062ns  (logic 12.499ns (27.136%)  route 33.563ns (72.864%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.811    40.176    vga_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    43.682 r  vga_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.682    vga_Green[1]
    H17                                                               r  vga_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.987ns  (logic 12.524ns (27.235%)  route 33.462ns (72.765%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.033    35.243    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I2_O)        0.124    35.367 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.709    40.076    vga_Green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    43.606 r  vga_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.606    vga_Green[3]
    D17                                                               r  vga_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.935ns  (logic 12.523ns (27.263%)  route 33.412ns (72.737%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.661    40.025    vga_Green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    43.555 r  vga_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.555    vga_Green[2]
    G17                                                               r  vga_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.779ns  (logic 12.518ns (27.344%)  route 33.261ns (72.656%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.509    39.874    vga_Green_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    43.398 r  vga_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.398    vga_Red[2]
    J19                                                               r  vga_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.625ns  (logic 12.515ns (27.430%)  route 33.110ns (72.570%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.358    39.723    vga_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    43.244 r  vga_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.244    vga_Green[0]
    J17                                                               r  vga_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.456ns  (logic 12.497ns (27.493%)  route 32.958ns (72.507%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.207    39.572    vga_Green_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    43.075 r  vga_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.075    vga_Blue[1]
    L18                                                               r  vga_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.451ns  (logic 12.519ns (27.544%)  route 32.932ns (72.456%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.033    35.243    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I2_O)        0.124    35.367 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.178    39.545    vga_Green_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    43.070 r  vga_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.070    vga_Blue[3]
    J18                                                               r  vga_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.320ns  (logic 12.513ns (27.610%)  route 32.807ns (72.390%))
  Logic Levels:           34  (CARRY4=14 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.638    -2.381    vga/clk_out1
    SLICE_X61Y0          FDCE                                         r  vga/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.925 f  vga/pixel_y_reg[3]/Q
                         net (fo=24, routed)          1.439    -0.485    vga/pixel_y[3]
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    -0.339 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          1.218     0.879    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.356     1.235 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=36, routed)          1.469     2.704    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.326     3.030 r  vga/vga_Red_OBUF[3]_inst_i_182/O
                         net (fo=59, routed)          1.673     4.703    vga/vga_Red_OBUF[3]_inst_i_99_n_3
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.827 r  vga/grid_y_reg[4]_i_79/O
                         net (fo=8, routed)           1.251     6.078    vga/grid_y_reg[4]_i_79_n_3
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  vga/grid_y_reg[4]_i_92/O
                         net (fo=1, routed)           0.000     6.202    vga/grid_y_reg[4]_i_92_n_3
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.603 r  vga/grid_y_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.603    vga/grid_y_reg[4]_i_70_n_3
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.717 r  vga/grid_y_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.717    vga/grid_y_reg[4]_i_46_n_3
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.945 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.139     9.084    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X65Y5          LUT3 (Prop_lut3_I1_O)        0.341     9.425 r  vga/grid_y_reg[3]_i_81/O
                         net (fo=2, routed)           0.806    10.231    vga/grid_y_reg[3]_i_81_n_3
    SLICE_X65Y7          LUT4 (Prop_lut4_I3_O)        0.326    10.557 r  vga/grid_y_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    10.557    vga/grid_y_reg[3]_i_85_n_3
    SLICE_X65Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.107 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.107    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  vga/grid_y_reg[4]_i_21/O[1]
                         net (fo=4, routed)           0.833    12.273    vga/grid_y_reg[4]_i_21_n_9
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.303    12.576 r  vga/grid_y_reg[4]_i_10/O
                         net (fo=2, routed)           0.967    13.543    vga/grid_y_reg[4]_i_10_n_3
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.667 r  vga/grid_y_reg[4]_i_14/O
                         net (fo=1, routed)           0.000    13.667    vga/grid_y_reg[4]_i_14_n_3
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.217 r  vga/grid_y_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.217    vga/grid_y_reg[4]_i_2_n_3
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.331 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.331    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.445 r  vga/grid_y_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.445    vga/grid_y_reg[3]_i_143_n_3
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.667 r  vga/grid_y_reg[3]_i_93/O[0]
                         net (fo=3, routed)           1.147    15.814    vga/grid_y_reg[3]_i_93_n_10
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.299    16.113 r  vga/grid_y_reg[3]_i_96/O
                         net (fo=1, routed)           0.000    16.113    vga/grid_y_reg[3]_i_96_n_3
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.663 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.663    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.885 r  vga/grid_y_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.018    17.903    vga/grid_y_reg[3]_i_16_n_10
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.299    18.202 r  vga/grid_y_reg[3]_i_43/O
                         net (fo=1, routed)           0.000    18.202    vga/grid_y_reg[3]_i_43_n_3
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga/grid_y_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga/grid_y_reg[3]_i_15_n_3
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=7, routed)           1.595    20.461    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X58Y7          LUT6 (Prop_lut6_I4_O)        0.124    20.585 r  vga/vga_Red_OBUF[3]_inst_i_25/O
                         net (fo=18, routed)          1.192    21.776    vga/renderer/r6[0]
    SLICE_X57Y8          LUT2 (Prop_lut2_I0_O)        0.124    21.900 r  vga/vga_Red_OBUF[3]_inst_i_118/O
                         net (fo=1, routed)           0.000    21.900    vga/vga_Red_OBUF[3]_inst_i_118_n_3
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.147 r  vga/vga_Red_OBUF[3]_inst_i_64/O[0]
                         net (fo=58, routed)          7.855    30.002    ram/vga_Red_OBUF[3]_inst_i_110_0[0]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.299    30.301 f  ram/vga_Red_OBUF[3]_inst_i_205/O
                         net (fo=1, routed)           0.841    31.142    ram/vga_Red_OBUF[3]_inst_i_205_n_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.266 f  ram/vga_Red_OBUF[3]_inst_i_111/O
                         net (fo=1, routed)           0.000    31.266    ram/vga_Red_OBUF[3]_inst_i_111_n_3
    SLICE_X49Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    31.511 f  ram/vga_Red_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    31.511    ram/vga_Red_OBUF[3]_inst_i_58_n_3
    SLICE_X49Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    31.615 f  ram/vga_Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           2.279    33.894    ram/vga_Red_OBUF[3]_inst_i_17_n_3
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.316    34.210 f  ram/vga_Red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.031    35.241    vga/vga_Green[0]
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.365 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           4.056    39.421    vga_Green_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    42.940 r  vga_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    42.940    vga_Blue[2]
    K18                                                               r  vga_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/internal_myblockfield_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.594ns  (logic 0.467ns (78.629%)  route 0.127ns (21.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.511    -2.002    ram/clk_out1
    SLICE_X58Y16         FDCE                                         r  ram/internal_myblockfield_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.367    -1.635 r  ram/internal_myblockfield_reg[6]/Q
                         net (fo=1, routed)           0.127    -1.508    game_logic/update_saved_reg[200]_i_1_0[5]
    SLICE_X59Y16         LUT6 (Prop_lut6_I4_O)        0.100    -1.408 r  game_logic/update_saved_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.408    game_logic/update_saved__0[6]
    SLICE_X59Y16         LDCE                                         r  game_logic/update_saved_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[154]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[164]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.723ns  (logic 0.467ns (64.607%)  route 0.256ns (35.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.431    -2.083    ram/clk_out1
    SLICE_X31Y62         FDCE                                         r  ram/internal_savedfield_reg[154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.367    -1.716 r  ram/internal_savedfield_reg[154]/Q
                         net (fo=24, routed)          0.256    -1.460    game_logic/set_update_saved_reg[200]_1[153]
    SLICE_X30Y62         LUT6 (Prop_lut6_I3_O)        0.100    -1.360 r  game_logic/update_saved_reg[164]_i_1/O
                         net (fo=1, routed)           0.000    -1.360    game_logic/update_saved__0[164]
    SLICE_X30Y62         LDCE                                         r  game_logic/update_saved_reg[164]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[166]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[176]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.753ns  (logic 0.467ns (62.003%)  route 0.286ns (37.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.434    -2.080    ram/clk_out1
    SLICE_X29Y61         FDCE                                         r  ram/internal_savedfield_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDCE (Prop_fdce_C_Q)         0.367    -1.713 r  ram/internal_savedfield_reg[166]/Q
                         net (fo=24, routed)          0.286    -1.427    game_logic/set_update_saved_reg[200]_1[165]
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.100    -1.327 r  game_logic/update_saved_reg[176]_i_1/O
                         net (fo=1, routed)           0.000    -1.327    game_logic/update_saved__0[176]
    SLICE_X33Y61         LDCE                                         r  game_logic/update_saved_reg[176]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[124]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[124]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.757ns  (logic 0.467ns (61.718%)  route 0.290ns (38.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.437    -2.076    ram/clk_out1
    SLICE_X45Y19         FDCE                                         r  ram/internal_savedfield_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.367    -1.709 r  ram/internal_savedfield_reg[124]/Q
                         net (fo=26, routed)          0.290    -1.419    game_logic/set_update_saved_reg[200]_1[123]
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.100    -1.319 r  game_logic/update_saved_reg[124]_i_1/O
                         net (fo=1, routed)           0.000    -1.319    game_logic/update_saved__0[124]
    SLICE_X44Y18         LDCE                                         r  game_logic/update_saved_reg[124]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.761ns  (logic 0.467ns (61.401%)  route 0.294ns (38.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.446    -2.067    ram/clk_out1
    SLICE_X57Y16         FDCE                                         r  ram/internal_savedfield_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.367    -1.700 r  ram/internal_savedfield_reg[18]/Q
                         net (fo=24, routed)          0.294    -1.406    game_logic/set_update_saved_reg[200]_1[17]
    SLICE_X55Y16         LUT6 (Prop_lut6_I3_O)        0.100    -1.306 r  game_logic/update_saved_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -1.306    game_logic/update_saved__0[18]
    SLICE_X55Y16         LDCE                                         r  game_logic/update_saved_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[101]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[101]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.915ns  (logic 0.518ns (56.595%)  route 0.397ns (43.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.440    -2.073    ram/clk_out1
    SLICE_X30Y14         FDCE                                         r  ram/internal_savedfield_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDCE (Prop_fdce_C_Q)         0.418    -1.655 r  ram/internal_savedfield_reg[101]/Q
                         net (fo=24, routed)          0.397    -1.258    game_logic/set_update_saved_reg[200]_1[100]
    SLICE_X31Y15         LUT6 (Prop_lut6_I2_O)        0.100    -1.158 r  game_logic/update_saved_reg[101]_i_1/O
                         net (fo=1, routed)           0.000    -1.158    game_logic/update_saved__0[101]
    SLICE_X31Y15         LDCE                                         r  game_logic/update_saved_reg[101]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/lock_row_check_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_output_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.920ns  (logic 0.642ns (69.769%)  route 0.278ns (30.231%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.443    -2.070    game_logic/clk_out1
    SLICE_X44Y14         FDPE                                         r  game_logic/lock_row_check_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDPE (Prop_fdpe_C_Q)         0.367    -1.703 r  game_logic/lock_row_check_reg[2]/Q
                         net (fo=109, routed)         0.278    -1.425    game_logic/lock_row_check_reg[4]_1[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.100    -1.325 r  game_logic/update_output_reg[32]_i_3/O
                         net (fo=1, routed)           0.000    -1.325    game_logic/update_output_reg[32]_i_3_n_3
    SLICE_X44Y13         MUXF7 (Prop_muxf7_I1_O)      0.175    -1.150 r  game_logic/update_output_reg[32]_i_1/O
                         net (fo=1, routed)           0.000    -1.150    game_logic/update_output__0[32]
    SLICE_X44Y13         LDCE                                         r  game_logic/update_output_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[179]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[179]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.935ns  (logic 0.467ns (49.956%)  route 0.468ns (50.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.434    -2.080    ram/clk_out1
    SLICE_X29Y61         FDCE                                         r  ram/internal_savedfield_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDCE (Prop_fdce_C_Q)         0.367    -1.713 r  ram/internal_savedfield_reg[179]/Q
                         net (fo=24, routed)          0.468    -1.245    game_logic/set_update_saved_reg[200]_1[178]
    SLICE_X30Y62         LUT6 (Prop_lut6_I2_O)        0.100    -1.145 r  game_logic/update_saved_reg[179]_i_1/O
                         net (fo=1, routed)           0.000    -1.145    game_logic/update_saved__0[179]
    SLICE_X30Y62         LDCE                                         r  game_logic/update_saved_reg[179]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.938ns  (logic 0.467ns (49.807%)  route 0.471ns (50.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.446    -2.067    ram/clk_out1
    SLICE_X57Y16         FDCE                                         r  ram/internal_savedfield_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.367    -1.700 r  ram/internal_savedfield_reg[12]/Q
                         net (fo=25, routed)          0.471    -1.229    game_logic/set_update_saved_reg[200]_1[11]
    SLICE_X55Y16         LUT6 (Prop_lut6_I3_O)        0.100    -1.129 r  game_logic/update_saved_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -1.129    game_logic/update_saved__0[12]
    SLICE_X55Y16         LDCE                                         r  game_logic/update_saved_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.882ns  (logic 0.467ns (52.948%)  route 0.415ns (47.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.508    -2.005    ram/clk_out1
    SLICE_X65Y20         FDCE                                         r  ram/internal_savedfield_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.367    -1.638 r  ram/internal_savedfield_reg[3]/Q
                         net (fo=25, routed)          0.415    -1.223    game_logic/set_update_saved_reg[200]_1[2]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.100    -1.123 r  game_logic/update_saved_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.123    game_logic/update_saved__0[3]
    SLICE_X64Y19         LDCE                                         r  game_logic/update_saved_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk100 (IN)
                         net (fo=0)                   0.000    15.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    15.414 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    15.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638    13.257 f  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    13.803    clk_gen_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    13.832 f  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822    14.653    clk_gen_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clk_gen_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk100 (IN)
                         net (fo=0)                   0.000    15.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    15.414 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    15.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638    13.257 f  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    13.803    clk_gen_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    13.832 f  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822    14.653    clk_gen_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clk_gen_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          2489 Endpoints
Min Delay          2489 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.180ns  (logic 1.577ns (8.221%)  route 17.603ns (91.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.970    19.180    input/reset
    SLICE_X12Y75         FDCE                                         f  input/up_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.423    -2.091    input/clk_out1
    SLICE_X12Y75         FDCE                                         r  input/up_count_reg[16]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_myblock_reg[191]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.137ns  (logic 1.577ns (8.240%)  route 17.561ns (91.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.927    19.137    game_logic/reset
    SLICE_X15Y49         FDCE                                         f  game_logic/set_update_myblock_reg[191]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    -2.062    game_logic/clk_out1
    SLICE_X15Y49         FDCE                                         r  game_logic/set_update_myblock_reg[191]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[180]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.137ns  (logic 1.577ns (8.240%)  route 17.561ns (91.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.927    19.137    ram/reset
    SLICE_X14Y49         FDCE                                         f  ram/internal_savedfield_reg[180]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    -2.062    ram/clk_out1
    SLICE_X14Y49         FDCE                                         r  ram/internal_savedfield_reg[180]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.014ns  (logic 1.577ns (8.293%)  route 17.437ns (91.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.804    19.014    input/reset
    SLICE_X12Y74         FDCE                                         f  input/up_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.423    -2.091    input/clk_out1
    SLICE_X12Y74         FDCE                                         r  input/up_count_reg[12]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.014ns  (logic 1.577ns (8.293%)  route 17.437ns (91.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.804    19.014    input/reset
    SLICE_X12Y74         FDCE                                         f  input/up_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.423    -2.091    input/clk_out1
    SLICE_X12Y74         FDCE                                         r  input/up_count_reg[13]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.014ns  (logic 1.577ns (8.293%)  route 17.437ns (91.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.804    19.014    input/reset
    SLICE_X12Y74         FDCE                                         f  input/up_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.423    -2.091    input/clk_out1
    SLICE_X12Y74         FDCE                                         r  input/up_count_reg[14]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.014ns  (logic 1.577ns (8.293%)  route 17.437ns (91.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.804    19.014    input/reset
    SLICE_X12Y74         FDCE                                         f  input/up_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.423    -2.091    input/clk_out1
    SLICE_X12Y74         FDCE                                         r  input/up_count_reg[15]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.866ns  (logic 1.577ns (8.358%)  route 17.289ns (91.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.656    18.866    input/reset
    SLICE_X12Y73         FDCE                                         f  input/up_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.425    -2.089    input/clk_out1
    SLICE_X12Y73         FDCE                                         r  input/up_count_reg[10]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.866ns  (logic 1.577ns (8.358%)  route 17.289ns (91.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.656    18.866    input/reset
    SLICE_X12Y73         FDCE                                         f  input/up_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.425    -2.089    input/clk_out1
    SLICE_X12Y73         FDCE                                         r  input/up_count_reg[11]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.866ns  (logic 1.577ns (8.358%)  route 17.289ns (91.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.656    18.866    input/reset
    SLICE_X12Y73         FDCE                                         f  input/up_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.425    -2.089    input/clk_out1
    SLICE_X12Y73         FDCE                                         r  input/up_count_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic/update_saved_reg[68]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.158ns (75.201%)  route 0.052ns (24.799%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          LDCE                         0.000     0.000 r  game_logic/update_saved_reg[68]/G
    SLICE_X31Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[68]/Q
                         net (fo=1, routed)           0.052     0.210    game_logic/update_saved[68]
    SLICE_X30Y5          FDCE                                         r  game_logic/set_update_saved_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    game_logic/clk_out1
    SLICE_X30Y5          FDCE                                         r  game_logic/set_update_saved_reg[68]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[74]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.158ns (74.492%)  route 0.054ns (25.508%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[74]/G
    SLICE_X35Y4          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[74]/Q
                         net (fo=1, routed)           0.054     0.212    game_logic/update_myblock[74]
    SLICE_X34Y4          FDCE                                         r  game_logic/set_update_myblock_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.831    -0.338    game_logic/clk_out1
    SLICE_X34Y4          FDCE                                         r  game_logic/set_update_myblock_reg[74]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[83]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.158ns (74.492%)  route 0.054ns (25.508%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[83]/G
    SLICE_X31Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[83]/Q
                         net (fo=1, routed)           0.054     0.212    game_logic/update_myblock[83]
    SLICE_X30Y7          FDCE                                         r  game_logic/set_update_myblock_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.831    -0.338    game_logic/clk_out1
    SLICE_X30Y7          FDCE                                         r  game_logic/set_update_myblock_reg[83]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[163]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[163]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.158ns (73.036%)  route 0.058ns (26.964%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[163]/G
    SLICE_X45Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[163]/Q
                         net (fo=1, routed)           0.058     0.216    game_logic/update_myblock[163]
    SLICE_X44Y63         FDCE                                         r  game_logic/set_update_myblock_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.826    -0.342    game_logic/clk_out1
    SLICE_X44Y63         FDCE                                         r  game_logic/set_update_myblock_reg[163]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.158ns (64.839%)  route 0.086ns (35.161%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[15]/G
    SLICE_X62Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[15]/Q
                         net (fo=1, routed)           0.086     0.244    game_logic/update_myblock[15]
    SLICE_X63Y20         FDCE                                         r  game_logic/set_update_myblock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.855    -0.314    game_logic/clk_out1
    SLICE_X63Y20         FDCE                                         r  game_logic/set_update_myblock_reg[15]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[44]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[44]/G
    SLICE_X51Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[44]/Q
                         net (fo=1, routed)           0.087     0.245    game_logic/update_myblock[44]
    SLICE_X50Y7          FDCE                                         r  game_logic/set_update_myblock_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.836    -0.333    game_logic/clk_out1
    SLICE_X50Y7          FDCE                                         r  game_logic/set_update_myblock_reg[44]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[54]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[54]/G
    SLICE_X61Y10         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[54]/Q
                         net (fo=1, routed)           0.087     0.245    game_logic/update_myblock[54]
    SLICE_X60Y10         FDCE                                         r  game_logic/set_update_myblock_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.862    -0.307    game_logic/clk_out1
    SLICE_X60Y10         FDCE                                         r  game_logic/set_update_myblock_reg[54]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[140]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[140]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[140]/G
    SLICE_X43Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[140]/Q
                         net (fo=1, routed)           0.087     0.245    game_logic/update_saved[140]
    SLICE_X42Y45         FDCE                                         r  game_logic/set_update_saved_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    game_logic/clk_out1
    SLICE_X42Y45         FDCE                                         r  game_logic/set_update_saved_reg[140]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[42]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          LDCE                         0.000     0.000 r  game_logic/update_saved_reg[42]/G
    SLICE_X47Y3          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[42]/Q
                         net (fo=1, routed)           0.087     0.245    game_logic/update_saved[42]
    SLICE_X46Y3          FDCE                                         r  game_logic/set_update_saved_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.834    -0.335    game_logic/clk_out1
    SLICE_X46Y3          FDCE                                         r  game_logic/set_update_saved_reg[42]/C

Slack:                    inf
  Source:                 game_logic/update_output_reg[103]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_output_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         LDCE                         0.000     0.000 r  game_logic/update_output_reg[103]/G
    SLICE_X51Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_output_reg[103]/Q
                         net (fo=1, routed)           0.099     0.257    game_logic/update_output[103]
    SLICE_X52Y17         FDCE                                         r  game_logic/set_update_output_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.829    -0.340    game_logic/clk_out1
    SLICE_X52Y17         FDCE                                         r  game_logic/set_update_output_reg[103]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          2489 Endpoints
Min Delay          2489 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.180ns  (logic 1.577ns (8.221%)  route 17.603ns (91.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.970    19.180    input/reset
    SLICE_X12Y75         FDCE                                         f  input/up_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.423    -2.091    input/clk_out1
    SLICE_X12Y75         FDCE                                         r  input/up_count_reg[16]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_myblock_reg[191]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.137ns  (logic 1.577ns (8.240%)  route 17.561ns (91.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.927    19.137    game_logic/reset
    SLICE_X15Y49         FDCE                                         f  game_logic/set_update_myblock_reg[191]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    -2.062    game_logic/clk_out1
    SLICE_X15Y49         FDCE                                         r  game_logic/set_update_myblock_reg[191]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_savedfield_reg[180]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.137ns  (logic 1.577ns (8.240%)  route 17.561ns (91.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.927    19.137    ram/reset
    SLICE_X14Y49         FDCE                                         f  ram/internal_savedfield_reg[180]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.451    -2.062    ram/clk_out1
    SLICE_X14Y49         FDCE                                         r  ram/internal_savedfield_reg[180]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.014ns  (logic 1.577ns (8.293%)  route 17.437ns (91.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.804    19.014    input/reset
    SLICE_X12Y74         FDCE                                         f  input/up_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.423    -2.091    input/clk_out1
    SLICE_X12Y74         FDCE                                         r  input/up_count_reg[12]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.014ns  (logic 1.577ns (8.293%)  route 17.437ns (91.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.804    19.014    input/reset
    SLICE_X12Y74         FDCE                                         f  input/up_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.423    -2.091    input/clk_out1
    SLICE_X12Y74         FDCE                                         r  input/up_count_reg[13]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.014ns  (logic 1.577ns (8.293%)  route 17.437ns (91.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.804    19.014    input/reset
    SLICE_X12Y74         FDCE                                         f  input/up_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.423    -2.091    input/clk_out1
    SLICE_X12Y74         FDCE                                         r  input/up_count_reg[14]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.014ns  (logic 1.577ns (8.293%)  route 17.437ns (91.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.804    19.014    input/reset
    SLICE_X12Y74         FDCE                                         f  input/up_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.423    -2.091    input/clk_out1
    SLICE_X12Y74         FDCE                                         r  input/up_count_reg[15]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.866ns  (logic 1.577ns (8.358%)  route 17.289ns (91.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.656    18.866    input/reset
    SLICE_X12Y73         FDCE                                         f  input/up_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.425    -2.089    input/clk_out1
    SLICE_X12Y73         FDCE                                         r  input/up_count_reg[10]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.866ns  (logic 1.577ns (8.358%)  route 17.289ns (91.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.656    18.866    input/reset
    SLICE_X12Y73         FDCE                                         f  input/up_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.425    -2.089    input/clk_out1
    SLICE_X12Y73         FDCE                                         r  input/up_count_reg[11]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/up_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.866ns  (logic 1.577ns (8.358%)  route 17.289ns (91.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=51, routed)          6.633     8.086    game_logic/re_set_IBUF
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  game_logic/endgame_i_2/O
                         net (fo=1796, routed)       10.656    18.866    input/reset
    SLICE_X12Y73         FDCE                                         f  input/up_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        1.425    -2.089    input/clk_out1
    SLICE_X12Y73         FDCE                                         r  input/up_count_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic/update_saved_reg[68]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.158ns (75.201%)  route 0.052ns (24.799%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          LDCE                         0.000     0.000 r  game_logic/update_saved_reg[68]/G
    SLICE_X31Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[68]/Q
                         net (fo=1, routed)           0.052     0.210    game_logic/update_saved[68]
    SLICE_X30Y5          FDCE                                         r  game_logic/set_update_saved_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.832    -0.337    game_logic/clk_out1
    SLICE_X30Y5          FDCE                                         r  game_logic/set_update_saved_reg[68]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[74]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.158ns (74.492%)  route 0.054ns (25.508%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[74]/G
    SLICE_X35Y4          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[74]/Q
                         net (fo=1, routed)           0.054     0.212    game_logic/update_myblock[74]
    SLICE_X34Y4          FDCE                                         r  game_logic/set_update_myblock_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.831    -0.338    game_logic/clk_out1
    SLICE_X34Y4          FDCE                                         r  game_logic/set_update_myblock_reg[74]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[83]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.158ns (74.492%)  route 0.054ns (25.508%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[83]/G
    SLICE_X31Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[83]/Q
                         net (fo=1, routed)           0.054     0.212    game_logic/update_myblock[83]
    SLICE_X30Y7          FDCE                                         r  game_logic/set_update_myblock_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.831    -0.338    game_logic/clk_out1
    SLICE_X30Y7          FDCE                                         r  game_logic/set_update_myblock_reg[83]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[163]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[163]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.158ns (73.036%)  route 0.058ns (26.964%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[163]/G
    SLICE_X45Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[163]/Q
                         net (fo=1, routed)           0.058     0.216    game_logic/update_myblock[163]
    SLICE_X44Y63         FDCE                                         r  game_logic/set_update_myblock_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.826    -0.342    game_logic/clk_out1
    SLICE_X44Y63         FDCE                                         r  game_logic/set_update_myblock_reg[163]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.158ns (64.839%)  route 0.086ns (35.161%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[15]/G
    SLICE_X62Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[15]/Q
                         net (fo=1, routed)           0.086     0.244    game_logic/update_myblock[15]
    SLICE_X63Y20         FDCE                                         r  game_logic/set_update_myblock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.855    -0.314    game_logic/clk_out1
    SLICE_X63Y20         FDCE                                         r  game_logic/set_update_myblock_reg[15]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[44]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[44]/G
    SLICE_X51Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[44]/Q
                         net (fo=1, routed)           0.087     0.245    game_logic/update_myblock[44]
    SLICE_X50Y7          FDCE                                         r  game_logic/set_update_myblock_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.836    -0.333    game_logic/clk_out1
    SLICE_X50Y7          FDCE                                         r  game_logic/set_update_myblock_reg[44]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[54]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[54]/G
    SLICE_X61Y10         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[54]/Q
                         net (fo=1, routed)           0.087     0.245    game_logic/update_myblock[54]
    SLICE_X60Y10         FDCE                                         r  game_logic/set_update_myblock_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.862    -0.307    game_logic/clk_out1
    SLICE_X60Y10         FDCE                                         r  game_logic/set_update_myblock_reg[54]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[140]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[140]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[140]/G
    SLICE_X43Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[140]/Q
                         net (fo=1, routed)           0.087     0.245    game_logic/update_saved[140]
    SLICE_X42Y45         FDCE                                         r  game_logic/set_update_saved_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.833    -0.336    game_logic/clk_out1
    SLICE_X42Y45         FDCE                                         r  game_logic/set_update_saved_reg[140]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[42]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          LDCE                         0.000     0.000 r  game_logic/update_saved_reg[42]/G
    SLICE_X47Y3          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[42]/Q
                         net (fo=1, routed)           0.087     0.245    game_logic/update_saved[42]
    SLICE_X46Y3          FDCE                                         r  game_logic/set_update_saved_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.834    -0.335    game_logic/clk_out1
    SLICE_X46Y3          FDCE                                         r  game_logic/set_update_saved_reg[42]/C

Slack:                    inf
  Source:                 game_logic/update_output_reg[103]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_output_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         LDCE                         0.000     0.000 r  game_logic/update_output_reg[103]/G
    SLICE_X51Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_output_reg[103]/Q
                         net (fo=1, routed)           0.099     0.257    game_logic/update_output[103]
    SLICE_X52Y17         FDCE                                         r  game_logic/set_update_output_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_gen_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1862, routed)        0.829    -0.340    game_logic/clk_out1
    SLICE_X52Y17         FDCE                                         r  game_logic/set_update_output_reg[103]/C





