set_property PACKAGE_PIN W4 [get_ports {A[3]}]
set_property PACKAGE_PIN V4 [get_ports {A[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {A[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {A[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {A[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {A[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {reg_addr[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {reg_addr[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {reg_addr[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {reg_addr[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {reg_addr[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {reg_addr[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports real_clk]
set_property IOSTANDARD LVCMOS33 [get_ports reset]
set_property PACKAGE_PIN U4 [get_ports {A[1]}]
set_property PACKAGE_PIN U2 [get_ports {A[0]}]
set_property PACKAGE_PIN W7 [get_ports {C[6]}]
set_property PACKAGE_PIN W6 [get_ports {C[5]}]
set_property PACKAGE_PIN U8 [get_ports {C[4]}]
set_property PACKAGE_PIN V8 [get_ports {C[3]}]
set_property PACKAGE_PIN U5 [get_ports {C[2]}]
set_property PACKAGE_PIN V5 [get_ports {C[1]}]
set_property PACKAGE_PIN U7 [get_ports {C[0]}]
set_property PACKAGE_PIN W5 [get_ports real_clk]
set_property PACKAGE_PIN V16 [get_ports reset]
set_property PACKAGE_PIN V2 [get_ports {reg_addr[5]}]
set_property PACKAGE_PIN W13 [get_ports {reg_addr[4]}]
set_property PACKAGE_PIN W14 [get_ports {reg_addr[3]}]
set_property PACKAGE_PIN V15 [get_ports {reg_addr[2]}]
set_property PACKAGE_PIN W15 [get_ports {reg_addr[1]}]
set_property PACKAGE_PIN W17 [get_ports {reg_addr[0]}]
set_property PACKAGE_PIN V17 [get_ports clk]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk]

