<profile>

<section name = "Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_52_1'" level="0">
<item name = "Date">Thu May  2 22:09:41 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">receiver</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.169 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">238, 238, 1.904 us, 1.904 us, 238, 238, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_52_1">236, 236, 3, 1, 1, 234, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 58, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">62, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 2181, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">22, 0, 2, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="samples_I_1_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_2_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_3_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_4_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_5_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_6_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_7_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_8_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_9_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_10_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_0_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_1_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_0_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_2_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_3_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_4_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_5_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_6_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_7_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_8_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_9_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_10_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_12_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_13_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_14_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_15_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_16_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_17_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_18_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_19_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_20_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_21_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_22_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_23_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_24_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_25_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_26_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_27_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_28_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_29_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_30_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_I_31_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_12_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_13_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_14_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_15_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_16_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_17_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_18_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_19_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_20_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_21_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_22_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_23_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_24_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_25_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_26_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_27_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_28_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_29_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_30_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
<column name="samples_Q_31_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 235, 18, 1, 4230</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln54_1_fu_1374_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln54_fu_1368_p2">+, 0, 0, 14, 13, 6</column>
<column name="icmp_ln52_fu_1362_p2">icmp, 0, 0, 14, 13, 11</column>
<column name="or_ln54_fu_1356_p2">or, 0, 0, 13, 13, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 13, 26</column>
<column name="i_fu_164">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_fu_164">13, 0, 13, 0</column>
<column name="icmp_ln52_reg_1536">1, 0, 1, 0</column>
<column name="icmp_ln52_reg_1536_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="samples_I_0_load_reg_2000">18, 0, 18, 0</column>
<column name="samples_I_10_addr_reg_1512">8, 0, 8, 0</column>
<column name="samples_I_10_addr_reg_1512_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_10_load_reg_1835">18, 0, 18, 0</column>
<column name="samples_I_11_addr_reg_1524">8, 0, 8, 0</column>
<column name="samples_I_11_addr_reg_1524_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_11_load_reg_1840">18, 0, 18, 0</column>
<column name="samples_I_12_addr_reg_1540">8, 0, 8, 0</column>
<column name="samples_I_12_addr_reg_1540_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_12_load_reg_1900">18, 0, 18, 0</column>
<column name="samples_I_13_addr_reg_1552">8, 0, 8, 0</column>
<column name="samples_I_13_addr_reg_1552_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_13_load_reg_1905">18, 0, 18, 0</column>
<column name="samples_I_14_addr_reg_1564">8, 0, 8, 0</column>
<column name="samples_I_14_addr_reg_1564_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_14_load_reg_1910">18, 0, 18, 0</column>
<column name="samples_I_15_addr_reg_1576">8, 0, 8, 0</column>
<column name="samples_I_15_addr_reg_1576_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_15_load_reg_1915">18, 0, 18, 0</column>
<column name="samples_I_16_addr_reg_1588">8, 0, 8, 0</column>
<column name="samples_I_16_addr_reg_1588_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_16_load_reg_1920">18, 0, 18, 0</column>
<column name="samples_I_17_addr_reg_1600">8, 0, 8, 0</column>
<column name="samples_I_17_addr_reg_1600_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_17_load_reg_1925">18, 0, 18, 0</column>
<column name="samples_I_18_addr_reg_1612">8, 0, 8, 0</column>
<column name="samples_I_18_addr_reg_1612_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_18_load_reg_1930">18, 0, 18, 0</column>
<column name="samples_I_19_addr_reg_1624">8, 0, 8, 0</column>
<column name="samples_I_19_addr_reg_1624_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_19_load_reg_1935">18, 0, 18, 0</column>
<column name="samples_I_1_addr_reg_1404">8, 0, 8, 0</column>
<column name="samples_I_1_addr_reg_1404_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_1_load_reg_1790">18, 0, 18, 0</column>
<column name="samples_I_20_addr_reg_1636">8, 0, 8, 0</column>
<column name="samples_I_20_addr_reg_1636_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_20_load_reg_1940">18, 0, 18, 0</column>
<column name="samples_I_21_addr_reg_1648">8, 0, 8, 0</column>
<column name="samples_I_21_addr_reg_1648_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_21_load_reg_1945">18, 0, 18, 0</column>
<column name="samples_I_22_addr_reg_1660">8, 0, 8, 0</column>
<column name="samples_I_22_addr_reg_1660_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_22_load_reg_1950">18, 0, 18, 0</column>
<column name="samples_I_23_addr_reg_1672">8, 0, 8, 0</column>
<column name="samples_I_23_addr_reg_1672_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_23_load_reg_1955">18, 0, 18, 0</column>
<column name="samples_I_24_addr_reg_1684">8, 0, 8, 0</column>
<column name="samples_I_24_addr_reg_1684_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_24_load_reg_1960">18, 0, 18, 0</column>
<column name="samples_I_25_addr_reg_1696">8, 0, 8, 0</column>
<column name="samples_I_25_addr_reg_1696_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_25_load_reg_1965">18, 0, 18, 0</column>
<column name="samples_I_26_addr_reg_1708">8, 0, 8, 0</column>
<column name="samples_I_26_addr_reg_1708_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_26_load_reg_1970">18, 0, 18, 0</column>
<column name="samples_I_27_addr_reg_1720">8, 0, 8, 0</column>
<column name="samples_I_27_addr_reg_1720_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_27_load_reg_1975">18, 0, 18, 0</column>
<column name="samples_I_28_addr_reg_1732">8, 0, 8, 0</column>
<column name="samples_I_28_addr_reg_1732_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_28_load_reg_1980">18, 0, 18, 0</column>
<column name="samples_I_29_addr_reg_1744">8, 0, 8, 0</column>
<column name="samples_I_29_addr_reg_1744_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_29_load_reg_1985">18, 0, 18, 0</column>
<column name="samples_I_2_addr_reg_1416">8, 0, 8, 0</column>
<column name="samples_I_2_addr_reg_1416_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_2_load_reg_1795">18, 0, 18, 0</column>
<column name="samples_I_30_addr_reg_1756">8, 0, 8, 0</column>
<column name="samples_I_30_addr_reg_1756_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_30_load_reg_1990">18, 0, 18, 0</column>
<column name="samples_I_31_addr_reg_1768">8, 0, 8, 0</column>
<column name="samples_I_31_addr_reg_1768_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_31_load_reg_1995">18, 0, 18, 0</column>
<column name="samples_I_3_addr_reg_1428">8, 0, 8, 0</column>
<column name="samples_I_3_addr_reg_1428_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_3_load_reg_1800">18, 0, 18, 0</column>
<column name="samples_I_4_addr_reg_1440">8, 0, 8, 0</column>
<column name="samples_I_4_addr_reg_1440_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_4_load_reg_1805">18, 0, 18, 0</column>
<column name="samples_I_5_addr_reg_1452">8, 0, 8, 0</column>
<column name="samples_I_5_addr_reg_1452_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_5_load_reg_1810">18, 0, 18, 0</column>
<column name="samples_I_6_addr_reg_1464">8, 0, 8, 0</column>
<column name="samples_I_6_addr_reg_1464_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_6_load_reg_1815">18, 0, 18, 0</column>
<column name="samples_I_7_addr_reg_1476">8, 0, 8, 0</column>
<column name="samples_I_7_addr_reg_1476_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_7_load_reg_1820">18, 0, 18, 0</column>
<column name="samples_I_8_addr_reg_1488">8, 0, 8, 0</column>
<column name="samples_I_8_addr_reg_1488_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_8_load_reg_1825">18, 0, 18, 0</column>
<column name="samples_I_9_addr_reg_1500">8, 0, 8, 0</column>
<column name="samples_I_9_addr_reg_1500_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_I_9_load_reg_1830">18, 0, 18, 0</column>
<column name="samples_Q_0_load_reg_2005">18, 0, 18, 0</column>
<column name="samples_Q_10_addr_reg_1518">8, 0, 8, 0</column>
<column name="samples_Q_10_addr_reg_1518_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_10_load_reg_1895">18, 0, 18, 0</column>
<column name="samples_Q_11_addr_reg_1530">8, 0, 8, 0</column>
<column name="samples_Q_11_addr_reg_1530_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_11_load_reg_1845">18, 0, 18, 0</column>
<column name="samples_Q_12_addr_reg_1546">8, 0, 8, 0</column>
<column name="samples_Q_12_addr_reg_1546_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_12_load_reg_2010">18, 0, 18, 0</column>
<column name="samples_Q_13_addr_reg_1558">8, 0, 8, 0</column>
<column name="samples_Q_13_addr_reg_1558_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_13_load_reg_2015">18, 0, 18, 0</column>
<column name="samples_Q_14_addr_reg_1570">8, 0, 8, 0</column>
<column name="samples_Q_14_addr_reg_1570_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_14_load_reg_2020">18, 0, 18, 0</column>
<column name="samples_Q_15_addr_reg_1582">8, 0, 8, 0</column>
<column name="samples_Q_15_addr_reg_1582_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_15_load_reg_2025">18, 0, 18, 0</column>
<column name="samples_Q_16_addr_reg_1594">8, 0, 8, 0</column>
<column name="samples_Q_16_addr_reg_1594_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_16_load_reg_2030">18, 0, 18, 0</column>
<column name="samples_Q_17_addr_reg_1606">8, 0, 8, 0</column>
<column name="samples_Q_17_addr_reg_1606_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_17_load_reg_2035">18, 0, 18, 0</column>
<column name="samples_Q_18_addr_reg_1618">8, 0, 8, 0</column>
<column name="samples_Q_18_addr_reg_1618_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_18_load_reg_2040">18, 0, 18, 0</column>
<column name="samples_Q_19_addr_reg_1630">8, 0, 8, 0</column>
<column name="samples_Q_19_addr_reg_1630_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_19_load_reg_2045">18, 0, 18, 0</column>
<column name="samples_Q_1_addr_reg_1410">8, 0, 8, 0</column>
<column name="samples_Q_1_addr_reg_1410_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_1_load_reg_1850">18, 0, 18, 0</column>
<column name="samples_Q_20_addr_reg_1642">8, 0, 8, 0</column>
<column name="samples_Q_20_addr_reg_1642_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_20_load_reg_2050">18, 0, 18, 0</column>
<column name="samples_Q_21_addr_reg_1654">8, 0, 8, 0</column>
<column name="samples_Q_21_addr_reg_1654_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_21_load_reg_2055">18, 0, 18, 0</column>
<column name="samples_Q_22_addr_reg_1666">8, 0, 8, 0</column>
<column name="samples_Q_22_addr_reg_1666_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_22_load_reg_2060">18, 0, 18, 0</column>
<column name="samples_Q_23_addr_reg_1678">8, 0, 8, 0</column>
<column name="samples_Q_23_addr_reg_1678_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_23_load_reg_2065">18, 0, 18, 0</column>
<column name="samples_Q_24_addr_reg_1690">8, 0, 8, 0</column>
<column name="samples_Q_24_addr_reg_1690_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_24_load_reg_2070">18, 0, 18, 0</column>
<column name="samples_Q_25_addr_reg_1702">8, 0, 8, 0</column>
<column name="samples_Q_25_addr_reg_1702_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_25_load_reg_2075">18, 0, 18, 0</column>
<column name="samples_Q_26_addr_reg_1714">8, 0, 8, 0</column>
<column name="samples_Q_26_addr_reg_1714_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_26_load_reg_2080">18, 0, 18, 0</column>
<column name="samples_Q_27_addr_reg_1726">8, 0, 8, 0</column>
<column name="samples_Q_27_addr_reg_1726_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_27_load_reg_2085">18, 0, 18, 0</column>
<column name="samples_Q_28_addr_reg_1738">8, 0, 8, 0</column>
<column name="samples_Q_28_addr_reg_1738_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_28_load_reg_2090">18, 0, 18, 0</column>
<column name="samples_Q_29_addr_reg_1750">8, 0, 8, 0</column>
<column name="samples_Q_29_addr_reg_1750_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_29_load_reg_2095">18, 0, 18, 0</column>
<column name="samples_Q_2_addr_reg_1422">8, 0, 8, 0</column>
<column name="samples_Q_2_addr_reg_1422_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_2_load_reg_1855">18, 0, 18, 0</column>
<column name="samples_Q_30_addr_reg_1762">8, 0, 8, 0</column>
<column name="samples_Q_30_addr_reg_1762_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_30_load_reg_2100">18, 0, 18, 0</column>
<column name="samples_Q_31_addr_reg_1774">8, 0, 8, 0</column>
<column name="samples_Q_31_addr_reg_1774_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_31_load_reg_2105">18, 0, 18, 0</column>
<column name="samples_Q_3_addr_reg_1434">8, 0, 8, 0</column>
<column name="samples_Q_3_addr_reg_1434_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_3_load_reg_1860">18, 0, 18, 0</column>
<column name="samples_Q_4_addr_reg_1446">8, 0, 8, 0</column>
<column name="samples_Q_4_addr_reg_1446_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_4_load_reg_1865">18, 0, 18, 0</column>
<column name="samples_Q_5_addr_reg_1458">8, 0, 8, 0</column>
<column name="samples_Q_5_addr_reg_1458_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_5_load_reg_1870">18, 0, 18, 0</column>
<column name="samples_Q_6_addr_reg_1470">8, 0, 8, 0</column>
<column name="samples_Q_6_addr_reg_1470_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_6_load_reg_1875">18, 0, 18, 0</column>
<column name="samples_Q_7_addr_reg_1482">8, 0, 8, 0</column>
<column name="samples_Q_7_addr_reg_1482_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_7_load_reg_1880">18, 0, 18, 0</column>
<column name="samples_Q_8_addr_reg_1494">8, 0, 8, 0</column>
<column name="samples_Q_8_addr_reg_1494_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_8_load_reg_1885">18, 0, 18, 0</column>
<column name="samples_Q_9_addr_reg_1506">8, 0, 8, 0</column>
<column name="samples_Q_9_addr_reg_1506_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="samples_Q_9_load_reg_1890">18, 0, 18, 0</column>
<column name="zext_ln52_reg_1398">8, 0, 64, 56</column>
<column name="zext_ln52_reg_1398_pp0_iter1_reg">8, 0, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_52_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_52_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_52_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_52_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_52_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_52_1, return value</column>
<column name="samples_I_11_address0">out, 8, ap_memory, samples_I_11, array</column>
<column name="samples_I_11_ce0">out, 1, ap_memory, samples_I_11, array</column>
<column name="samples_I_11_we0">out, 1, ap_memory, samples_I_11, array</column>
<column name="samples_I_11_d0">out, 18, ap_memory, samples_I_11, array</column>
<column name="samples_I_11_address1">out, 8, ap_memory, samples_I_11, array</column>
<column name="samples_I_11_ce1">out, 1, ap_memory, samples_I_11, array</column>
<column name="samples_I_11_q1">in, 18, ap_memory, samples_I_11, array</column>
<column name="samples_Q_11_address0">out, 8, ap_memory, samples_Q_11, array</column>
<column name="samples_Q_11_ce0">out, 1, ap_memory, samples_Q_11, array</column>
<column name="samples_Q_11_we0">out, 1, ap_memory, samples_Q_11, array</column>
<column name="samples_Q_11_d0">out, 18, ap_memory, samples_Q_11, array</column>
<column name="samples_Q_11_address1">out, 8, ap_memory, samples_Q_11, array</column>
<column name="samples_Q_11_ce1">out, 1, ap_memory, samples_Q_11, array</column>
<column name="samples_Q_11_q1">in, 18, ap_memory, samples_Q_11, array</column>
</table>
</item>
</section>
</profile>
