###############################################################
#  Generated by:      Cadence Innovus 23.13-s082_1
#  OS:                Linux x86_64(Host ID mun)
#  Generated on:      Fri Jun 27 10:52:48 2025
#  Design:            axis_sa
#  Command:           report_timing -max_paths 100 -group $cg  > "${reports_path}/$this_run(stage)/${cg}.setup.timing.rpt"
###############################################################
Path 1: MET (0.011 ns) Setup Check with Pin ro_reg[2][3][7]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.091

              Setup:-    0.077
        Uncertainty:-    0.125
      Required Time:=    1.797
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.195
              Slack:=    0.011

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.573    1.469  
  g42118/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.091    1.560  
  cts_opt_inst_FE_PHC2014_n_2383/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.325   0.225    1.785  
  ro_reg[2][3][7]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.081   0.000    1.785  
#---------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.015 ns) Setup Check with Pin ro_reg[2][3][3]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][3]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.198
              Slack:=    0.015

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.578    1.474  
  g42122/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.057    1.531  
  cts_opt_inst_FE_PHC1629_n_2379/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.277   0.258    1.789  
  ro_reg[2][3][3]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.057   0.000    1.789  
#---------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.015 ns) Setup Check with Pin ro_reg[2][3][5]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][5]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.804
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.198
              Slack:=    0.015

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.575    1.471  
  g42120/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.059    1.530  
  cts_opt_inst_FE_PHC1623_n_2381/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.280   0.259    1.789  
  ro_reg[2][3][5]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.057   0.000    1.789  
#---------------------------------------------------------------------------------------------------------------------
Path 4: MET (0.021 ns) Setup Check with Pin ro_reg[2][3][4]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.193
              Slack:=    0.021

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.576    1.473  
  g42121/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.056    1.528  
  cts_opt_inst_FE_PHC1594_n_2380/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.275   0.256    1.784  
  ro_reg[2][3][4]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.784  
#---------------------------------------------------------------------------------------------------------------------
Path 5: MET (0.024 ns) Setup Check with Pin ro_reg[2][3][6]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][6]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.091

              Setup:-    0.075
        Uncertainty:-    0.125
      Required Time:=    1.798
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.184
              Slack:=    0.024

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.574    1.470  
  g42119/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.084    1.554  
  cts_opt_inst_FE_PHC2012_n_2382/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.315   0.220    1.774  
  ro_reg[2][3][6]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.076   0.000    1.774  
#---------------------------------------------------------------------------------------------------------------------
Path 6: MET (0.027 ns) Setup Check with Pin ro_reg[3][2][1]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.188
              Slack:=    0.027

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.581    1.477  
  g42092/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.049    1.526  
  cts_opt_inst_FE_PHC1528_n_2409/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.267   0.253    1.779  
  ro_reg[3][2][1]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.051   0.000    1.779  
#---------------------------------------------------------------------------------------------------------------------
Path 7: MET (0.030 ns) Setup Check with Pin ro_reg[2][3][0]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.000        0.091

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.186
              Slack:=    0.030

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.578    1.475  
  g42125/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.051    1.525  
  cts_opt_inst_FE_PHC1546_n_2376/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.269   0.252    1.777  
  ro_reg[2][3][0]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.050   0.000    1.777  
#---------------------------------------------------------------------------------------------------------------------
Path 8: MET (0.047 ns) Setup Check with Pin ro_reg[3][2][0]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.170
              Slack:=    0.047

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.581    1.478  
  g42093/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.040   0.037    1.515  
  cts_opt_inst_FE_PHC1441_n_2408/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.252   0.246    1.761  
  ro_reg[3][2][0]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.046   0.000    1.761  
#---------------------------------------------------------------------------------------------------------------------
Path 9: MET (0.049 ns) Setup Check with Pin ro_reg[2][3][1]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.000        0.091

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.169
              Slack:=    0.049

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.578    1.474  
  g42124/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.040    1.514  
  cts_opt_inst_FE_PHC1478_n_2377/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.255   0.245    1.760  
  ro_reg[2][3][1]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.044   0.000    1.760  
#---------------------------------------------------------------------------------------------------------------------
Path 10: MET (0.056 ns) Setup Check with Pin ro_reg[2][3][8]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.153 (P)    0.000 (I)
            Arrival:=    1.998        0.091

              Setup:-    0.072
        Uncertainty:-    0.125
      Required Time:=    1.801
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.153
              Slack:=    0.056

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.572    1.468  
  g42117/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.067    1.536  
  cts_opt_inst_FE_PHC1615_n_2384/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.291   0.209    1.744  
  ro_reg[2][3][8]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.064   0.000    1.744  
#---------------------------------------------------------------------------------------------------------------------
Path 11: MET (0.063 ns) Setup Check with Pin ro_reg[3][2][3]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][3]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.147 (P)    0.000 (I)
            Arrival:=    1.991        0.091

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.152
              Slack:=    0.063

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.583    1.479  
  g42089/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.040   0.027    1.506  
  cts_opt_inst_FE_PHC1368_n_2412/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.240   0.237    1.743  
  ro_reg[3][2][3]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.036   0.000    1.743  
#---------------------------------------------------------------------------------------------------------------------
Path 12: MET (0.076 ns) Setup Check with Pin ro_reg[3][2][15]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][15]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.091

              Setup:-    0.064
        Uncertainty:-    0.125
      Required Time:=    1.813
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.146
              Slack:=    0.076

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.584    1.481  
  g42078/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.040   0.022    1.502  
  cts_opt_inst_FE_PHC1581_n_2423/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.234   0.235    1.737  
  ro_reg[3][2][15]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.036   0.000    1.737  
#---------------------------------------------------------------------------------------------------------------------
Path 13: MET (0.077 ns) Setup Check with Pin ro_reg[0][5][4]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.140
              Slack:=    0.077

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.541    1.438  
  g42137/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.039   0.044    1.482  
  cts_opt_inst_FE_PHC1593_n_2364/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.260   0.248    1.730  
  ro_reg[0][5][4]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.047   0.000    1.730  
#---------------------------------------------------------------------------------------------------------------------
Path 14: MET (0.081 ns) Setup Check with Pin ro_reg[1][4][4]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][4][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.812
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.141
              Slack:=    0.081

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.556    1.452  
  g42169/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.040   0.081    1.533  
  cts_opt_inst_FE_PHC1267_n_2332/Y  -      A->Y     F     DLY4_X4M_A9PP140ZTUL_C35           1  0.311   0.198    1.731  
  ro_reg[1][4][4]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.029   0.000    1.731  
#---------------------------------------------------------------------------------------------------------------------
Path 15: MET (0.081 ns) Setup Check with Pin ro_reg[3][2][5]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][5]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.147 (P)    0.000 (I)
            Arrival:=    1.991        0.087

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    1.139
              Slack:=    0.081

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.181   0.006    0.593  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.181   0.105    0.699  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.127   0.152    0.851  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.217   0.483    1.334  
  g42088/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.823   0.160    1.495  
  cts_opt_inst_FE_PHC1349_n_2413/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.226   0.231    1.726  
  ro_reg[3][2][5]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.034   0.000    1.726  
#---------------------------------------------------------------------------------------------------------------------
Path 16: MET (0.082 ns) Setup Check with Pin ro_reg[1][4][8]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][4][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.000        0.091

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.132
              Slack:=    0.082

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.549    1.445  
  g42173/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.040   0.069    1.514  
  cts_opt_inst_FE_PHC1489_n_2328/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.294   0.209    1.723  
  ro_reg[1][4][8]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.063   0.000    1.723  
#---------------------------------------------------------------------------------------------------------------------
Path 17: MET (0.085 ns) Setup Check with Pin ro_reg[3][2][4]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.147 (P)    0.000 (I)
            Arrival:=    1.991        0.087

              Setup:-    0.059
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    1.135
              Slack:=    0.085

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.181   0.006    0.593  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.181   0.105    0.699  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.127   0.152    0.851  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.217   0.483    1.334  
  g42090/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.823   0.159    1.493  
  cts_opt_inst_FE_PHC1328_n_2411/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.222   0.229    1.722  
  ro_reg[3][2][4]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.032   0.000    1.722  
#---------------------------------------------------------------------------------------------------------------------
Path 18: MET (0.087 ns) Setup Check with Pin ro_reg[3][2][9]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][9]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.148 (P)    0.000 (I)
            Arrival:=    1.992        0.087

              Setup:-    0.058
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    1.134
              Slack:=    0.087

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.181   0.006    0.593  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.181   0.105    0.699  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.127   0.152    0.851  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.217   0.483    1.334  
  g42084/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.823   0.159    1.494  
  cts_opt_inst_FE_PHC1350_n_2417/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.222   0.228    1.721  
  ro_reg[3][2][9]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.030   0.000    1.721  
#---------------------------------------------------------------------------------------------------------------------
Path 19: MET (0.090 ns) Setup Check with Pin ro_reg[1][4][11]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][4][11]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.128
              Slack:=    0.090

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.538    1.434  
  g42176/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.039   0.039    1.474  
  cts_opt_inst_FE_PHC1648_n_2325/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.254   0.245    1.719  
  ro_reg[1][4][11]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.044   0.000    1.719  
#---------------------------------------------------------------------------------------------------------------------
Path 20: MET (0.090 ns) Setup Check with Pin ro_reg[3][2][14]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][14]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.001        0.087

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    1.137
              Slack:=    0.090

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.181   0.006    0.593  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.181   0.105    0.699  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.127   0.152    0.851  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.217   0.484    1.335  
  g42079/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.823   0.160    1.495  
  cts_opt_inst_FE_PHC1543_n_2422/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.225   0.229    1.724  
  ro_reg[3][2][14]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.030   0.000    1.724  
#---------------------------------------------------------------------------------------------------------------------
Path 21: MET (0.090 ns) Setup Check with Pin ro_reg[3][2][12]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][12]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.001        0.087

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    1.137
              Slack:=    0.090

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.181   0.006    0.593  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.181   0.105    0.699  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.127   0.152    0.851  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.217   0.484    1.335  
  g42081/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.823   0.160    1.495  
  cts_opt_inst_FE_PHC1499_n_2420/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.225   0.229    1.724  
  ro_reg[3][2][12]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.030   0.000    1.724  
#---------------------------------------------------------------------------------------------------------------------
Path 22: MET (0.093 ns) Setup Check with Pin ro_reg[3][2][10]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][10]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.148 (P)    0.000 (I)
            Arrival:=    1.992        0.087

              Setup:-    0.058
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    1.129
              Slack:=    0.093

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.181   0.006    0.593  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.181   0.105    0.699  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.127   0.152    0.851  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.217   0.484    1.335  
  g42083/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.823   0.156    1.491  
  cts_opt_inst_FE_PHC1351_n_2418/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.213   0.225    1.716  
  ro_reg[3][2][10]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.030   0.000    1.716  
#---------------------------------------------------------------------------------------------------------------------
Path 23: MET (0.093 ns) Setup Check with Pin ro_reg[0][5][9]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][9]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.091

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.123
              Slack:=    0.093

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.533    1.429  
  g42142/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.038   0.040    1.469  
  cts_opt_inst_FE_PHC1674_n_2359/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.254   0.245    1.714  
  ro_reg[0][5][9]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.043   0.000    1.714  
#---------------------------------------------------------------------------------------------------------------------
Path 24: MET (0.094 ns) Setup Check with Pin ro_reg[3][2][11]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][11]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.148 (P)    0.000 (I)
            Arrival:=    1.992        0.087

              Setup:-    0.058
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    1.128
              Slack:=    0.094

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.181   0.006    0.593  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.181   0.105    0.699  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.127   0.152    0.851  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.217   0.484    1.335  
  g42082/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.823   0.156    1.491  
  cts_opt_inst_FE_PHC1347_n_2419/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.215   0.224    1.716  
  ro_reg[3][2][11]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.028   0.000    1.716  
#---------------------------------------------------------------------------------------------------------------------
Path 25: MET (0.094 ns) Setup Check with Pin ro_reg[3][2][13]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][13]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.001        0.087

              Setup:-    0.061
        Uncertainty:-    0.125
      Required Time:=    1.814
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    1.134
              Slack:=    0.094

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.181   0.006    0.593  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.181   0.105    0.699  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.127   0.152    0.851  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.217   0.484    1.335  
  g42080/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.823   0.159    1.494  
  cts_opt_inst_FE_PHC1497_n_2421/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.222   0.227    1.721  
  ro_reg[3][2][13]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.029   0.000    1.721  
#---------------------------------------------------------------------------------------------------------------------
Path 26: MET (0.094 ns) Setup Check with Pin ro_reg[0][5][7]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.091

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.123
              Slack:=    0.094

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.532    1.429  
  g42140/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.038   0.040    1.469  
  cts_opt_inst_FE_PHC1644_n_2361/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.255   0.244    1.714  
  ro_reg[0][5][7]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.043   0.000    1.714  
#---------------------------------------------------------------------------------------------------------------------
Path 27: MET (0.096 ns) Recovery Check with Pin ro_reg[3][5][8]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][8]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.745
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.096

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.650  
  ro_reg[3][5][8]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (0.096 ns) Recovery Check with Pin ro_reg[3][5][10]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][10]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.745
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.096

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.650  
  ro_reg[3][5][10]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (0.096 ns) Setup Check with Pin ro_reg[0][5][6]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][6]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.066
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.122
              Slack:=    0.096

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.537    1.433  
  g42139/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.038   0.036    1.469  
  cts_opt_inst_FE_PHC1609_n_2362/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.250   0.244    1.713  
  ro_reg[0][5][6]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.044   0.000    1.713  
#---------------------------------------------------------------------------------------------------------------------
Path 30: MET (0.096 ns) Setup Check with Pin ro_reg[1][4][12]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][4][12]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.122
              Slack:=    0.096

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.535    1.431  
  g42177/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.038   0.038    1.469  
  cts_opt_inst_FE_PHC1618_n_2324/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.252   0.243    1.713  
  ro_reg[1][4][12]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.042   0.000    1.713  
#---------------------------------------------------------------------------------------------------------------------
Path 31: MET (0.096 ns) Recovery Check with Pin ro_reg[3][6][10]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][10]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.113

           Recovery:-    0.130
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.096

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.265    1.650  
  ro_reg[3][6][10]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (0.096 ns) Recovery Check with Pin ro_reg[3][6][15]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][15]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.113

           Recovery:-    0.130
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.096

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.265    1.650  
  ro_reg[3][6][15]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (0.096 ns) Recovery Check with Pin ro_reg[3][6][14]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][14]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.096

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.650  
  ro_reg[3][6][14]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 34: MET (0.097 ns) Recovery Check with Pin ro_reg[3][6][11]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][11]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.097

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.649  
  ro_reg[3][6][11]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 35: MET (0.097 ns) Recovery Check with Pin ro_reg[3][6][12]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][12]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.097

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.649  
  ro_reg[3][6][12]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 36: MET (0.097 ns) Setup Check with Pin ro_reg[3][2][8]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.148 (P)    0.000 (I)
            Arrival:=    1.992        0.087

              Setup:-    0.058
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    1.126
              Slack:=    0.097

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.181   0.006    0.593  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.181   0.105    0.699  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.127   0.152    0.851  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.217   0.484    1.335  
  g42085/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.823   0.155    1.490  
  cts_opt_inst_FE_PHC1327_n_2416/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.213   0.223    1.713  
  ro_reg[3][2][8]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.027   0.000    1.713  
#---------------------------------------------------------------------------------------------------------------------
Path 37: MET (0.097 ns) Recovery Check with Pin ro_reg[3][6][8]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][8]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.097

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.649  
  ro_reg[3][6][8]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 38: MET (0.097 ns) Recovery Check with Pin ro_reg[3][6][2]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][2]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.097

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.649  
  ro_reg[3][6][2]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (0.098 ns) Recovery Check with Pin ro_reg[3][5][15]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][15]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.098

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.649  
  ro_reg[3][5][15]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 40: MET (0.098 ns) Recovery Check with Pin ro_reg[3][5][12]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][12]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.098

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.649  
  ro_reg[3][5][12]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 41: MET (0.098 ns) Recovery Check with Pin ro_reg[3][5][9]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][9]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.098

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.648  
  ro_reg[3][5][9]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.648  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 42: MET (0.098 ns) Recovery Check with Pin ro_reg[3][6][0]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][0]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.131
        Uncertainty:-    0.125
      Required Time:=    1.748
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.098

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.649  
  ro_reg[3][6][0]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 43: MET (0.098 ns) Recovery Check with Pin ro_reg[3][6][1]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][1]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.131
        Uncertainty:-    0.125
      Required Time:=    1.748
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.098

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.264    1.649  
  ro_reg[3][6][1]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 44: MET (0.098 ns) Recovery Check with Pin ro_reg[3][6][13]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][13]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.746
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.034
              Slack:=    0.098

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.262    1.647  
  ro_reg[3][6][13]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.647  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 45: MET (0.099 ns) Recovery Check with Pin ro_reg[3][6][6]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][6]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.744
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.033
              Slack:=    0.099

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.261    1.646  
  ro_reg[3][6][6]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.646  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 46: MET (0.099 ns) Recovery Check with Pin ro_reg[3][5][13]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][13]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.099

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.648  
  ro_reg[3][5][13]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.648  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 47: MET (0.099 ns) Recovery Check with Pin ro_reg[3][5][14]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][14]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.099

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.263    1.648  
  ro_reg[3][5][14]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.648  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 48: MET (0.099 ns) Recovery Check with Pin ro_reg[3][5][11]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][11]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.132
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.099

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.262    1.648  
  ro_reg[3][5][11]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.648  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 49: MET (0.099 ns) Recovery Check with Pin ro_reg[3][6][7]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][7]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.745
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.033
              Slack:=    0.099

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.261    1.646  
  ro_reg[3][6][7]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.646  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 50: MET (0.101 ns) Setup Check with Pin ro_reg[2][3][9]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][9]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.153 (P)    0.000 (I)
            Arrival:=    1.998        0.091

              Setup:-    0.077
        Uncertainty:-    0.125
      Required Time:=    1.795
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.104
              Slack:=    0.101

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                           Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                           2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35           2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35            23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35          64  0.285   0.571    1.467  
  g42116/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35           1  1.041   0.100    1.567  
  cts_opt_inst_FE_PHC2193_n_2385/Y  -      A->Y     F     DLYCLK8S6_X1B_A9PP140ZTUL_C35       1  0.339   0.127    1.695  
  ro_reg[2][3][9]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35        1  0.084   0.000    1.695  
#----------------------------------------------------------------------------------------------------------------------
Path 51: MET (0.101 ns) Recovery Check with Pin ro_reg[3][6][4]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][4]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.744
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.031
              Slack:=    0.101

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.258    1.644  
  ro_reg[3][6][4]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.644  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 52: MET (0.102 ns) Recovery Check with Pin ro_reg[3][6][5]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][5]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.153 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.129
        Uncertainty:-    0.125
      Required Time:=    1.744
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.029
              Slack:=    0.102

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.257    1.643  
  ro_reg[3][6][5]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.643  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 53: MET (0.106 ns) Recovery Check with Pin ro_reg[3][6][9]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][9]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.128
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.028
              Slack:=    0.106

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.256    1.641  
  ro_reg[3][6][9]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.641  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 54: MET (0.107 ns) Recovery Check with Pin ro_reg[3][6][3]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][3]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.128
        Uncertainty:-    0.125
      Required Time:=    1.747
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.026
              Slack:=    0.107

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.469   0.254    1.640  
  ro_reg[3][6][3]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.640  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 55: MET (0.108 ns) Recovery Check with Pin retime_s1_128_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_128_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.152 (P)    0.000 (I)
            Arrival:=    1.997        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.725
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.004
              Slack:=    0.108

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.261    1.617  
  retime_s1_128_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.617  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 56: MET (0.110 ns) Setup Check with Pin ro_reg[1][4][14]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][4][14]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.091

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.107
              Slack:=    0.110

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.533    1.429  
  g42181/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.038   0.029    1.458  
  cts_opt_inst_FE_PHC1656_n_2320/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.242   0.240    1.698  
  ro_reg[1][4][14]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.041   0.000    1.698  
#---------------------------------------------------------------------------------------------------------------------
Path 57: MET (0.110 ns) Setup Check with Pin ro_reg[0][5][10]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][10]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.091

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.107
              Slack:=    0.110

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.532    1.429  
  g42143/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.038   0.030    1.459  
  cts_opt_inst_FE_PHC1608_n_2358/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.243   0.239    1.698  
  ro_reg[0][5][10]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.039   0.000    1.698  
#---------------------------------------------------------------------------------------------------------------------
Path 58: MET (0.113 ns) Setup Check with Pin ro_reg[2][3][13]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][13]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.091

              Setup:-    0.061
        Uncertainty:-    0.125
      Required Time:=    1.815
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.111
              Slack:=    0.113

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.565    1.462  
  g42112/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.054    1.516  
  cts_opt_inst_FE_PHC1127_n_2389/Y  -      A->Y     F     DLY4_X4M_A9PP140ZTUL_C35           1  0.273   0.186    1.702  
  ro_reg[2][3][13]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.026   0.000    1.702  
#---------------------------------------------------------------------------------------------------------------------
Path 59: MET (0.114 ns) Recovery Check with Pin retime_s2_172_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s2_172_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.728
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.000
              Slack:=    0.114

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.257    1.613  
  retime_s2_172_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.613  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 60: MET (0.114 ns) Recovery Check with Pin retime_s1_80_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_80_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.153 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.727
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.999
              Slack:=    0.114

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.257    1.612  
  retime_s1_80_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.612  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 61: MET (0.114 ns) Recovery Check with Pin retime_s3_328_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_328_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.728
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.000
              Slack:=    0.114

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.257    1.613  
  retime_s3_328_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.613  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 62: MET (0.114 ns) Recovery Check with Pin retime_s3_340_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_340_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.728
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.000
              Slack:=    0.114

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.257    1.613  
  retime_s3_340_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.613  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 63: MET (0.115 ns) Recovery Check with Pin retime_s1_76_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_76_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.728
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.000
              Slack:=    0.115

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.257    1.613  
  retime_s1_76_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.613  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 64: MET (0.115 ns) Recovery Check with Pin retime_s1_43_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_43_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.727
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.999
              Slack:=    0.115

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.256    1.612  
  retime_s1_43_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.612  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 65: MET (0.115 ns) Recovery Check with Pin retime_s1_97_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_97_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.153 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.727
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.999
              Slack:=    0.115

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.256    1.612  
  retime_s1_97_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.612  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 66: MET (0.116 ns) Setup Check with Pin ro_reg[1][4][10]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][4][10]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.000        0.091

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.101
              Slack:=    0.116

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.547    1.443  
  g42175/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.040   0.052    1.495  
  cts_opt_inst_FE_PHC1403_n_2326/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.270   0.197    1.692  
  ro_reg[1][4][10]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.052   0.000    1.692  
#---------------------------------------------------------------------------------------------------------------------
Path 67: MET (0.117 ns) Recovery Check with Pin retime_s3_354_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_354_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.152
        Uncertainty:-    0.125
      Required Time:=    1.723
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.993
              Slack:=    0.117

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.250    1.606  
  retime_s3_354_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.376   0.000    1.606  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 68: MET (0.118 ns) Setup Check with Pin ro_reg[0][5][0]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.097
              Slack:=    0.118

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.546    1.442  
  g42133/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.040   0.051    1.493  
  cts_opt_inst_FE_PHC1573_n_2368/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.268   0.196    1.688  
  ro_reg[0][5][0]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.050   0.000    1.688  
#---------------------------------------------------------------------------------------------------------------------
Path 69: MET (0.118 ns) Recovery Check with Pin retime_s1_78_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_78_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.003        0.113

           Recovery:-    0.150
        Uncertainty:-    0.125
      Required Time:=    1.727
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.996
              Slack:=    0.118

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.253    1.609  
  retime_s1_78_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.609  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 70: MET (0.119 ns) Setup Check with Pin ro_reg[2][3][2]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][2]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.813
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.104
              Slack:=    0.119

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.579    1.475  
  g42123/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.041   0.039    1.515  
  cts_opt_inst_FE_PHC1261_n_2378/Y  -      A->Y     F     DLY4_X4M_A9PP140ZTUL_C35           1  0.254   0.180    1.695  
  ro_reg[2][3][2]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.024   0.000    1.695  
#---------------------------------------------------------------------------------------------------------------------
Path 71: MET (0.119 ns) Recovery Check with Pin retime_s4_183_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s4_183_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.003        0.113

           Recovery:-    0.150
        Uncertainty:-    0.125
      Required Time:=    1.727
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    0.995
              Slack:=    0.119

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.049   0.204    0.835  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.368   0.382    1.217  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.526   0.139    1.356  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.187   0.252    1.608  
  retime_s4_183_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.377   0.000    1.608  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 72: MET (0.120 ns) Setup Check with Pin ro_reg[0][5][1]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.095
              Slack:=    0.120

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.545    1.441  
  g42135/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.039   0.050    1.491  
  cts_opt_inst_FE_PHC1613_n_2366/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.267   0.195    1.686  
  ro_reg[0][5][1]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.049   0.000    1.686  
#---------------------------------------------------------------------------------------------------------------------
Path 73: MET (0.122 ns) Setup Check with Pin ro_reg[0][5][8]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.064
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.097
              Slack:=    0.122

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.530    1.427  
  g42141/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.038   0.026    1.453  
  cts_opt_inst_FE_PHC1516_n_2360/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.238   0.236    1.688  
  ro_reg[0][5][8]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.036   0.000    1.688  
#---------------------------------------------------------------------------------------------------------------------
Path 74: MET (0.124 ns) Setup Check with Pin ro_reg[1][4][15]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][4][15]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.064
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.095
              Slack:=    0.124

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.528    1.425  
  g42179/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.038   0.025    1.450  
  cts_opt_inst_FE_PHC1586_n_2322/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.237   0.236    1.686  
  ro_reg[1][4][15]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.036   0.000    1.686  
#---------------------------------------------------------------------------------------------------------------------
Path 75: MET (0.128 ns) Setup Check with Pin ro_reg[0][5][2]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][2]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.089
              Slack:=    0.128

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.544    1.441  
  g42134/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.039   0.047    1.488  
  cts_opt_inst_FE_PHC1607_n_2367/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.263   0.192    1.680  
  ro_reg[0][5][2]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.047   0.000    1.680  
#---------------------------------------------------------------------------------------------------------------------
Path 76: MET (0.128 ns) Setup Check with Pin ro_reg[0][5][3]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][3]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.091

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.088
              Slack:=    0.128

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.544    1.440  
  g42136/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.039   0.046    1.487  
  cts_opt_inst_FE_PHC1612_n_2365/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.262   0.193    1.679  
  ro_reg[0][5][3]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.047   0.000    1.679  
#---------------------------------------------------------------------------------------------------------------------
Path 77: MET (0.131 ns) Setup Check with Pin ro_reg[3][2][2]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][2]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.147 (P)    0.000 (I)
            Arrival:=    1.991        0.091

              Setup:-    0.059
        Uncertainty:-    0.125
      Required Time:=    1.807
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.085
              Slack:=    0.131

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.582    1.478  
  g42091/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.040   0.022    1.500  
  cts_opt_inst_FE_PHC1348_n_2410/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.234   0.176    1.676  
  ro_reg[3][2][2]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.033   0.000    1.676  
#---------------------------------------------------------------------------------------------------------------------
Path 78: MET (0.132 ns) Setup Check with Pin ro_reg[0][5][11]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][11]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.153 (P)    0.000 (I)
            Arrival:=    1.998        0.091

              Setup:-    0.063
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.088
              Slack:=    0.132

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.533    1.429  
  g42144/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.038   0.018    1.447  
  cts_opt_inst_FE_PHC1571_n_2357/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.230   0.231    1.679  
  ro_reg[0][5][11]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.032   0.000    1.679  
#---------------------------------------------------------------------------------------------------------------------
Path 79: MET (0.133 ns) Setup Check with Pin ro_reg[3][2][7]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.091
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.147 (P)    0.000 (I)
            Arrival:=    1.991        0.091

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.806
       Launch Clock:=    0.091
        Input Delay:+    0.500
          Data Path:+    1.082
              Slack:=    0.133

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.186   0.006    0.597  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.186   0.096    0.693  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.144   0.204    0.896  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.285   0.582    1.479  
  g42086/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.040   0.018    1.497  
  cts_opt_inst_FE_PHC1360_n_2415/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.230   0.176    1.673  
  ro_reg[3][2][7]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.034   0.000    1.673  
#---------------------------------------------------------------------------------------------------------------------
Path 80: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][6]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][6]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.265    1.650  
  ro_reg[3][7][6]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 81: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][3]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][3]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.650  
  ro_reg[3][7][3]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 82: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][4]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][4]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.650  
  ro_reg[3][7][4]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 83: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][5]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][5]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.650  
  ro_reg[3][7][5]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 84: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][1]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][1]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.650  
  ro_reg[3][7][1]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 85: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][2]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][2]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.650  
  ro_reg[3][7][2]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 86: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][7]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][7]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.038
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.265    1.651  
  ro_reg[3][7][7]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.651  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 87: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][9]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][9]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.038
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.265    1.651  
  ro_reg[3][7][9]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.651  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 88: MET (0.137 ns) Recovery Check with Pin ro_reg[3][7][8]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][8]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.038
              Slack:=    0.137

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.265    1.651  
  ro_reg[3][7][8]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.651  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 89: MET (0.138 ns) Recovery Check with Pin retime_s9_23_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_23_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.037
              Slack:=    0.138

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.265    1.651  
  retime_s9_23_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.651  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 90: MET (0.139 ns) Recovery Check with Pin ro_reg[3][7][0]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][0]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.787
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.035
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.262    1.648  
  ro_reg[3][7][0]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.648  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 91: MET (0.139 ns) Recovery Check with Pin retime_s8_24_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_24_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.649  
  retime_s8_24_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 92: MET (0.139 ns) Recovery Check with Pin retime_s8_31_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_31_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.998        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.785
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.034
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.261    1.647  
  retime_s8_31_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.647  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 93: MET (0.139 ns) Recovery Check with Pin retime_s7_33_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s7_33_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.650  
  retime_s7_33_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.650  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 94: MET (0.139 ns) Recovery Check with Pin retime_s8_38_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_38_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.788
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.649  
  retime_s8_38_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 95: MET (0.139 ns) Recovery Check with Pin retime_s8_32_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_32_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.154 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.786
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.034
              Slack:=    0.139

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.261    1.647  
  retime_s8_32_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.647  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 96: MET (0.139 ns) Setup Check with Pin ro_reg[0][5][14]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][14]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.087
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.087

              Setup:-    0.062
        Uncertainty:-    0.125
      Required Time:=    1.812
       Launch Clock:=    0.087
        Input Delay:+    0.500
          Data Path:+    1.085
              Slack:=    0.139

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.181   0.006    0.593  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.181   0.105    0.699  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.127   0.152    0.851  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.217   0.433    1.285  
  g42147/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.820   0.160    1.444  
  cts_opt_inst_FE_PHC1643_n_2354/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.224   0.228    1.673  
  ro_reg[0][5][14]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.030   0.000    1.673  
#---------------------------------------------------------------------------------------------------------------------
Path 97: MET (0.140 ns) Recovery Check with Pin retime_s8_33_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_33_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.786
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.034
              Slack:=    0.140

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.261    1.647  
  retime_s8_33_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.647  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 98: MET (0.140 ns) Recovery Check with Pin retime_s8_34_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_34_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    1.999        0.113

           Recovery:-    0.088
        Uncertainty:-    0.125
      Required Time:=    1.786
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.034
              Slack:=    0.140

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.261    1.647  
  retime_s8_34_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.647  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 99: MET (0.141 ns) Recovery Check with Pin retime_s8_25_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_25_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.790
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.141

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.264    1.649  
  retime_s8_25_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 100: MET (0.141 ns) Recovery Check with Pin retime_s8_28_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_28_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.113
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.113

           Recovery:-    0.089
        Uncertainty:-    0.125
      Required Time:=    1.790
       Launch Clock:=    0.113
        Input Delay:+    0.500
          Data Path:+    1.036
              Slack:=    0.141

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.233   0.007    0.620  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.234   0.011    0.631  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.049   0.201    0.831  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.368   0.223    1.054  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.299   0.331    1.385  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.469   0.263    1.649  
  retime_s8_28_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.337   0.000    1.649  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------

