module keytest (clk,rst,keyin,keyout);
input clk,rst;
input keyin;
output reg keyout;

reg key1;
reg key2;
reg flag;
reg filter_flag;
reg [25:0] cnt;
parameter T = 3000000;//60*50Mhz

//key1,key2
always@(posedge clk or posedge rst)begin
if (rst)
	begin
		key1<=0;
		key2<=0;
	end
else
	begin
		key1<=keyin;
		key2<=key1;
	end
end
//flag
always@(posedge clk or posedge rst)begin
if (rst)
	flag<=0;
else if (key1==0&&key2==1)
	flag<=1;
else
	flag<=0;
end
//filter_flag
always@(posedge clk or posedge rst)begin
if (rst)
	filter_flag<=0;
else if (flag)
	filter_flag<=1;
else if (cnt==T)
	filter_flag<=0;
else 
	filter_flag<=filter_flag;
end
//cnt&keyout
always@(posedge clk or posedge rst)begin
if (rst)
	cnt<=0;
else if (keyin==1)
	cnt<=0;
else if (cnt==T)
	begin
		keyout<=1;
		cnt<=0;
	end
else if (filter_flag)
	cnt<=cnt+1;
else 
	keyout<=0;
end

endmodule
