// Seed: 355322731
module module_0 ();
  id_1 :
  assert property (@(id_1 or id_1 <-> id_1) 1)
  else;
  wand id_2;
  id_3(
      id_1, 'b0, 1 - 1, id_2, 1 * id_2, 1, id_2
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = (1);
  module_0();
endmodule
module module_2 (
    output logic id_0,
    output tri1  id_1,
    output logic id_2,
    input  tri   id_3,
    input  wand  id_4
);
  assign id_1 = 1'b0;
  module_0();
  wire id_6;
  always begin
    id_2 <= 1;
  end
  final id_0 = #1 1;
endmodule
