[
  {
    "name": "arith.addf",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/addf.v",
    "dependencies": ["join", "delay_buffer", "oehb"]
  },
  {
    "name": "arith.addi",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/addi.v",
    "dependencies": ["join"]
  },
  {
    "name": "arith.andi",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/andi.v",
    "dependencies": ["join"]
  },
  {
    "name": "arith.cmpf",
    "parameters": [
      { "name": "PREDICATE", "type": "string" },
      { "name": "DATA_WIDTH", "type": "unsigned", "generic": true }
    ],
    "generator": "\"$DYNAMATIC/bin/generators/rtl-cmpf-generator\" \"$DYNAMATIC/experimental/data/verilog/arith/cmpf.v\" \"$OUTPUT_DIR/$MODULE_NAME.v\" $MODULE_NAME $PREDICATE",
    "dependencies": ["join"]
  },
  {
    "name": "arith.cmpi",
    "parameters": [
      { "name": "PREDICATE", "type": "string" },
      { "name": "DATA_WIDTH", "type": "unsigned", "generic": true }
    ],
    "generator": "\"$DYNAMATIC/bin/generators/rtl-cmpi-generator\" \"$DYNAMATIC/experimental/data/verilog/arith/cmpi.v\" \"$OUTPUT_DIR/$MODULE_NAME.v\" $MODULE_NAME $PREDICATE verilog",
    "dependencies": ["join"]
  },
  {
    "name": "arith.divf",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/divf.v",
    "dependencies": ["join", "delay_buffer", "oehb"]
  },
  {
    "name": "arith.divsi",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/divsi.v",
    "dependencies": ["join", "delay_buffer"]
  },
  {
    "name": "arith.divui",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/divui.v",
    "dependencies": ["join", "delay_buffer"]
  },
  {
    "name": "arith.extsi",
    "parameters": [
      { "name": "INPUT_WIDTH", "type": "unsigned" },
      { "name": "OUTPUT_WIDTH", "type": "unsigned" }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/extsi.v"
  },
  {
    "name": "arith.extui",
    "parameters": [
      { "name": "INPUT_WIDTH", "type": "unsigned" },
      { "name": "OUTPUT_WIDTH", "type": "unsigned" }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/extui.v"
  },
  {
    "name": "arith.maximumf",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/maximumf.v",
    "dependencies": ["join", "delay_buffer"]
  },
  {
    "name": "arith.minimumf",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/minimumf.v",
    "dependencies": ["join", "delay_buffer"]
  },
  {
    "name": "arith.mulf",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/mulf.v",
    "dependencies": ["join", "delay_buffer", "oehb"]
  },
  {
    "name": "arith.muli",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/muli.v",
    "dependencies": ["join", "delay_buffer", "oehb"]
  },
  {
    "name": "arith.negf",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/negf.v"
  },
  {
    "name": "arith.ori",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/ori.v",
    "dependencies": ["join"]
  },
  {
    "name": "arith.select",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/select.v",
    "module-name": "selector"
  },
  {
    "name": "arith.shli",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/shli.v",
    "dependencies": ["join"]
  },
  {
    "name": "arith.shrsi",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/shrsi.v",
    "dependencies": ["join"]
  },
  {
    "name": "arith.shrui",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/shrui.v",
    "dependencies": ["join"]
  },
  {
    "name": "arith.subf",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/subf.v",
    "dependencies": ["join", "delay_buffer", "oehb"]
  },
  {
    "name": "arith.subi",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/subi.v",
    "dependencies": ["join"]
  },
  {
    "name": "arith.trunci",
    "parameters": [
      { "name": "INPUT_WIDTH", "type": "unsigned" },
      { "name": "OUTPUT_WIDTH", "type": "unsigned" }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/trunci.v"
  },
  {
    "name": "arith.xori",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned" }],
    "generic": "$DYNAMATIC/experimental/data/verilog/arith/xori.v",
    "dependencies": ["join"]
  },
  {
    "name": "handshake.oehb",
    "parameters": [
      { "name": "SLOTS", "type": "unsigned", "eq": 1, "generic": false },
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/oehb.v",
    "module-name": "oehb_dataless"
  },
  {
    "name": "handshake.oehb",
    "parameters": [
      { "name": "SLOTS", "type": "unsigned", "eq": 1, "generic": false },
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/oehb.v",
    "dependencies": ["oehb_dataless"]
  },
  {
    "name": "handshake.oehb",
    "parameters": [
      { "name": "SLOTS", "type": "unsigned", "lb": 2 },
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/ofifo.v",
    "module-name": "ofifo_dataless",
    "dependencies": ["tehb_dataless", "elastic_fifo_inner_dataless"]
  },
  {
    "name": "handshake.oehb",
    "parameters": [
      { "name": "SLOTS", "type": "unsigned", "lb": 2 },
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/ofifo.v",
    "dependencies": ["tehb", "elastic_fifo_inner"]
  },
  {
    "name": "handshake.tehb",
    "parameters": [
      { "name": "SLOTS", "type": "unsigned", "eq": 1, "generic": false },
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/tehb.v",
    "module-name": "tehb_dataless"
  },
  {
    "name": "handshake.tehb",
    "parameters": [
      { "name": "SLOTS", "type": "unsigned", "eq": 1, "generic": false },
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/tehb.v",
    "dependencies": ["tehb_dataless"]
  },
  {
    "name": "handshake.tehb",
    "parameters": [
      { "name": "SLOTS", "type": "unsigned", "lb": 2 },
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/tfifo.v",
    "module-name": "tfifo_dataless",
    "dependencies": ["elastic_fifo_inner_dataless"]
  },
  {
    "name": "handshake.tehb",
    "parameters": [
      { "name": "SLOTS", "type": "unsigned", "lb": 2 },
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/tfifo.v",
    "dependencies": ["elastic_fifo_inner"]
  },
  {
    "name": "handshake.fork",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 },
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/fork.v",
    "module-name": "fork_dataless",
    "dependencies": ["logic", "eager_fork_register_block"]
  },
  {
    "name": "handshake.fork",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 },
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/fork.v",
    "dependencies": ["fork_dataless"]
  },
  {
    "name": "handshake.lazy_fork",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 },
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/lazy_fork.v",
    "module-name": "lazy_fork_dataless",
    "dependencies": ["logic"]
  },
  {
    "name": "handshake.lazy_fork",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 },
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/lazy_fork.v",
    "dependencies": ["lazy_fork_dataless"]
  },
  {
    "name": "handshake.sink",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/sink.v",
    "module-name": "sink_dataless"
  },
  {
    "name": "handshake.sink",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 }],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/sink.v"
  },
  {
    "name": "handshake.mux",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 },
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false },
      { "name": "SELECT_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/mux.v",
    "module-name": "mux_dataless",
    "dependencies": ["tehb_dataless"]
  },
  {
    "name": "handshake.mux",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 },
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "SELECT_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/mux.v",
    "dependencies": ["tehb"]
  },
  {
    "name": "handshake.control_merge",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 },
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false },
      { "name": "INDEX_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/control_merge.v",
    "module-name": "control_merge_dataless",
    "dependencies": ["merge_notehb_dataless", "tehb", "fork_dataless"]
  },
  {
    "name": "handshake.control_merge",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 },
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "INDEX_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/control_merge.v",
    "dependencies": ["control_merge_dataless"]
  },
  {
    "name": "handshake.merge",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 },
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/merge.v",
    "module-name": "merge_dataless",
    "dependencies": ["tehb_dataless"]
  },
  {
    "name": "handshake.merge",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 },
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/merge.v",
    "dependencies": ["tehb"]
  },
  {
    "name": "handshake.br",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/br.v",
    "module-name": "br_dataless"
  },
  {
    "name": "handshake.br",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 }],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/br.v"
  },
  {
    "name": "handshake.cond_br",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/cond_br.v",
    "module-name": "cond_br_dataless",
    "dependencies": ["join"]
  },
  {
    "name": "handshake.cond_br",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 }],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/cond_br.v",
    "dependencies": ["cond_br_dataless"]
  },
  {
    "name": "handshake.source",
    "parameters": [],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/source.v"
  },
  {
    "name": "handshake.constant",
    "parameters": [
      { "name": "VALUE", "type": "string" },
      { "name": "DATA_WIDTH", "type": "unsigned", "generic": true }
    ],
    "generator": "\"$DYNAMATIC/bin/generators/rtl-text-generator\" \"$DYNAMATIC/experimental/data/verilog/handshake/constant.v\" \"$OUTPUT_DIR/$MODULE_NAME.v\" ENTITY_NAME $MODULE_NAME VALUE $VALUE"
  },
  {
    "name": "handshake.mc_load",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "ADDR_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/mc_load.v",
    "dependencies": ["tehb"]
  },
  {
    "name": "handshake.lsq_load",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "ADDR_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/lsq_load.v"
  },
  {
    "name": "handshake.mc_store",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "ADDR_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/mc_store.v",
    "dependencies": ["join"]
  },
  {
    "name": "handshake.lsq_store",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "ADDR_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/lsq_store.v"
  },
  {
    "name": "handshake.mem_controller",
    "parameters": [
      { "name": "NUM_CONTROL", "type": "unsigned", "eq": 0, "generic": false },
      { "name": "NUM_LOAD", "type": "unsigned", "lb": 1 },
      { "name": "NUM_STORE", "type": "unsigned", "eq": 0, "generic": false },
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "ADDR_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/mem_controller_storeless.v",
    "dependencies": ["mc_support"]
  },
  {
    "name": "handshake.mem_controller",
    "parameters": [
      { "name": "NUM_CONTROL", "type": "unsigned", "lb": 1 },
      { "name": "NUM_LOAD", "type": "unsigned", "eq": 0, "generic": false },
      { "name": "NUM_STORE", "type": "unsigned", "lb": 1 },
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "ADDR_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/mem_controller_loadless.v",
    "dependencies": ["mc_support"]
  },
  {
    "name": "handshake.mem_controller",
    "parameters": [
      { "name": "NUM_CONTROL", "type": "unsigned", "lb": 1 },
      { "name": "NUM_LOAD", "type": "unsigned", "lb": 1 },
      { "name": "NUM_STORE", "type": "unsigned", "lb": 1 },
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "ADDR_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/mem_controller.v",
    "dependencies": ["mem_controller_loadless"]
  },
  {
    "name": "handshake.lsq",
    "generator": "java -jar -Xmx7G \"$DYNAMATIC/bin/generators/lsq-generator.jar\" --target-dir \"$OUTPUT_DIR\" --spec-file \"$OUTPUT_DIR/$MODULE_NAME.json\" > /dev/null",
    "use-json-config": "$OUTPUT_DIR/$MODULE_NAME.json",
    "hdl": "verilog",
    "io-kind": "flat",
    "io-map": [{ "clk": "clock" }, { "rst": "reset" }, { "*": "io_*" }],
    "io-signals": {
      "data": "_bits"
    }
  },
  {
    "name": "handshake.end",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false },
      { "name": "NUM_MEMORIES", "type": "unsigned", "eq": 0, "generic": false }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/end_memless.v",
    "module-name": "end_sync_memless_dataless"
  },
  {
    "name": "handshake.end",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "NUM_MEMORIES", "type": "unsigned", "eq": 0, "generic": false }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/end_memless.v",
    "module-name": "end_sync_memless",
    "dependencies": ["end_sync_memless_dataless"]
  },
  {
    "name": "handshake.end",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "eq": 0, "generic": false },
      { "name": "NUM_MEMORIES", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/dataless/end.v",
    "module-name": "end_sync_dataless",
    "dependencies": ["logic", "join"]
  },
  {
    "name": "handshake.end",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "NUM_MEMORIES", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/end.v",
    "module-name": "end_sync",
    "dependencies": ["end_sync_dataless"]
  },
  {
    "name": "handshake.join",
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/join.v",
    "dependencies": ["logic"]
  },
  {
    "name": "handshake.not",
    "parameters": [{ "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 }],
    "generic": "$DYNAMATIC/experimental/data/verilog/handshake/not.v",
    "module-name": "logic_not"
  },
  {
    "generic": "$DYNAMATIC/experimental/data/verilog/support/delay_buffer.v"
  },
  {
    "generic": "$DYNAMATIC/experimental/data/verilog/support/eager_fork_register_block.v"
  },
  {
    "generic": "$DYNAMATIC/experimental/data/verilog/support/elastic_fifo_inner.v"
  },
  {
    "generic": "$DYNAMATIC/experimental/data/verilog/support/dataless/elastic_fifo_inner.v",
    "module-name": "elastic_fifo_inner_dataless"
  },
  {
    "generic": "$DYNAMATIC/experimental/data/verilog/support/logic.v"
  },
  {
    "generic": "$DYNAMATIC/experimental/data/verilog/support/flopoco_ip_cores.v"
  },
  {
    "generic": "$DYNAMATIC/experimental/data/verilog/support/mc_support.v"
  },
  {
    "generic": "$DYNAMATIC/experimental/data/verilog/support/merge_notehb.v"
  },
  {
    "generic": "$DYNAMATIC/experimental/data/verilog/support/dataless/merge_notehb.v",
    "module-name": "merge_notehb_dataless"
  },
  {
    "name": "mem_to_bram",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "ADDR_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generic": "$DYNAMATIC/experimental/data/verilog/support/mem_to_bram.v"
  }
]
