# This script segment is generated automatically by AutoPilot

set id 1
set name jet_hw_mul_mul_16ns_16ns_32_1_1
set corename simcore_mul
set op mul
set stage_num 1
set max_latency -1
set registered_input 1
set in0_width 16
set in0_signed 0
set in1_width 16
set in1_signed 0
set out_width 32
set exp i0*i1
set arg_lists {i0 {16 0 +} i1 {16 0 +} p {32 0 +} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


# Memory (RAM/ROM)  definition:
set ID 3
set hasByteEnable 0
set MemName ProjX_cos_table1
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 16
set AddrRange 256
set AddrWd 8
set TrueReset 0
set IsROM 1
set ROMData { "1111111111111111" "1111111111111111" "1111111111111011" "1111111111110101" "1111111111101100" "1111111111100001" "1111111111010100" "1111111111000100" "1111111110110001" "1111111110011100" "1111111110000101" "1111111101101011" "1111111101001110" "1111111100110000" "1111111100001110" "1111111011101011" "1111111011000100" "1111111010011100" "1111111001110001" "1111111001000011" "1111111000010011" "1111110111100001" "1111110110101100" "1111110101110100" "1111110100111011" "1111110011111110" "1111110011000000" "1111110001111111" "1111110000111011" "1111101111110101" "1111101110101101" "1111101101100010" "1111101100010101" "1111101011000101" "1111101001110011" "1111101000011111" "1111100111001000" "1111100101101110" "1111100100010011" "1111100010110100" "1111100001010100" "1111011111110001" "1111011110001100" "1111011100100100" "1111011010111010" "1111011001001110" "1111010111011111" "1111010101101110" "1111010011111010" "1111010010000100" "1111010000001100" "1111001110010001" "1111001100010100" "1111001010010101" "1111001000010011" "1111000110001111" "1111000100001001" "1111000010000000" "1110111111110101" "1110111101101000" "1110111011011001" "1110111001000111" "1110110110110011" "1110110100011100" "1110110010000011" "1110101111101000" "1110101101001011" "1110101010101011" "1110101000001010" "1110100101100110" "1110100010111111" "1110100000010111" "1110011101101100" "1110011010111111" "1110011000010000" "1110010101011110" "1110010010101010" "1110001111110100" "1110001100111100" "1110001010000010" "1110000111000110" "1110000100000111" "1110000001000110" "1101111110000011" "1101111010111110" "1101110111110111" "1101110100101101" "1101110001100010" "1101101110010100" "1101101011000100" "1101100111110010" "1101100100011110" "1101100001001000" "1101011101110000" "1101011010010110" "1101010110111010" "1101010011011011" "1101001111111011" "1101001100011000" "1101001000110100" "1101000101001101" "1101000001100101" "1100111101111010" "1100111010001110" "1100110110011111" "1100110010101110" "1100101110111100" "1100101011000111" "1100100111010001" "1100100011011001" "1100011111011110" "1100011011100010" "1100010111100100" "1100010011100100" "1100001111100010" "1100001011011110" "1100000111011000" "1100000011010001" "1011111111000111" "1011111010111100" "1011110110101111" "1011110010100000" "1011101110001111" "1011101001111101" "1011100101101000" "1011100001010010" "1011011100111010" "1011011000100000" "1011010100000101" "1011001111101000" "1011001011001001" "1011000110101000" "1011000010000110" "1010111101100010" "1010111000111100" "1010110100010100" "1010101111101011" "1010101011000001" "1010100110010100" "1010100001100110" "1010011100110110" "1010011000000101" "1010010011010010" "1010001110011110" "1010001001101000" "1010000100110000" "1001111111110111" "1001111010111100" "1001110110000000" "1001110001000010" "1001101100000011" "1001100111000010" "1001100010000000" "1001011100111100" "1001010111110111" "1001010010110000" "1001001101101000" "1001001000011111" "1001000011010100" "1000111110001000" "1000111000111010" "1000110011101011" "1000101110011010" "1000101001001001" "1000100011110110" "1000011110100001" "1000011001001100" "1000010011110101" "1000001110011100" "1000001001000011" "1000000011101000" "0111111110001100" "0111111000101111" "0111110011010000" "0111101101110000" "0111101000010000" "0111100010101101" "0111011101001010" "0111010111100110" "0111010010000000" "0111001100011010" "0111000110110010" "0111000001001001" "0110111011011111" "0110110101110100" "0110110000001000" "0110101010011011" "0110100100101101" "0110011110111110" "0110011001001110" "0110010011011101" "0110001101101011" "0110000111111000" "0110000010000100" "0101111100001111" "0101110110011001" "0101110000100010" "0101101010101010" "0101100100110010" "0101011110111001" "0101011000111110" "0101010011000011" "0101001101001000" "0101000111001011" "0101000001001101" "0100111011001111" "0100110101010000" "0100101111010001" "0100101001010000" "0100100011001111" "0100011101001101" "0100010111001011" "0100010001000111" "0100001011000011" "0100000100111111" "0011111110111010" "0011111000110100" "0011110010101110" "0011101100100111" "0011100110011111" "0011100000010111" "0011011010001110" "0011010100000101" "0011001101111100" "0011000111110001" "0011000001100111" "0010111011011100" "0010110101010000" "0010101111000100" "0010101000111000" "0010100010101011" "0010011100011110" "0010010110010000" "0010010000000010" "0010001001110100" "0010000011100101" "0001111101010110" "0001110111000111" "0001110000111000" "0001101010101000" "0001100100011000" "0001011110000111" "0001010111110111" "0001010001100110" "0001001011010101" "0001000101000100" "0000111110110011" "0000111000100001" "0000110010010000" "0000101011111110" "0000100101101100" "0000011111011010" "0000011001001000" "0000010010110110" "0000001100100100" "0000000110010010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.158
set ClkPeriod 4.167
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name pt_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pt_V \
    op interface \
    ports { pt_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name phi_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_phi_V \
    op interface \
    ports { phi_V { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 17 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -5 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


