{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734986166793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734986166794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 15:36:06 2024 " "Processing started: Mon Dec 23 15:36:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734986166794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986166794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_controller -c pwm_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_controller -c pwm_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986166794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734986167029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734986167029 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_controller.v(61) " "Verilog HDL information at pwm_controller.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_controller.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/pwm_controller.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734986172445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_controller " "Found entity 1: pwm_controller" {  } { { "pwm_controller.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/pwm_controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734986172446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_register.v 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "n_bit_register.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/n_bit_register.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734986172446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_counter " "Found entity 1: n_bit_counter" {  } { { "n_bit_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/n_bit_counter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734986172448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file twobyonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 twobyonemux " "Found entity 1: twobyonemux" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734986172448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file up_down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734986172449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_controller " "Elaborating entity \"pwm_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734986172463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down_counter up_down_counter:counter " "Elaborating entity \"up_down_counter\" for hierarchy \"up_down_counter:counter\"" {  } { { "pwm_controller.v" "counter" { Text "C:/Users/steve/git_repos/personal/pwm_controller/pwm_controller.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734986172495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 up_down_counter.v(65) " "Verilog HDL assignment warning at up_down_counter.v(65): truncated value with size 32 to match size of target (8)" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734986172496 "|up_down_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 up_down_counter.v(86) " "Verilog HDL assignment warning at up_down_counter.v(86): truncated value with size 32 to match size of target (8)" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734986172496 "|up_down_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twobyonemux twobyonemux:output_mux " "Elaborating entity \"twobyonemux\" for hierarchy \"twobyonemux:output_mux\"" {  } { { "pwm_controller.v" "output_mux" { Text "C:/Users/steve/git_repos/personal/pwm_controller/pwm_controller.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734986172497 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_output twobyonemux.v(21) " "Verilog HDL Always Construct warning at twobyonemux.v(21): inferring latch(es) for variable \"out_output\", which holds its previous value in one or more paths through the always construct" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734986172498 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[0\] twobyonemux.v(25) " "Inferred latch for \"out_output\[0\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172498 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[1\] twobyonemux.v(25) " "Inferred latch for \"out_output\[1\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172498 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[2\] twobyonemux.v(25) " "Inferred latch for \"out_output\[2\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172498 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[3\] twobyonemux.v(25) " "Inferred latch for \"out_output\[3\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172498 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[4\] twobyonemux.v(25) " "Inferred latch for \"out_output\[4\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172498 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[5\] twobyonemux.v(25) " "Inferred latch for \"out_output\[5\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172498 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[6\] twobyonemux.v(25) " "Inferred latch for \"out_output\[6\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172498 "|twobyonemux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_output\[7\] twobyonemux.v(25) " "Inferred latch for \"out_output\[7\]\" at twobyonemux.v(25)" {  } { { "twobyonemux.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/twobyonemux.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986172499 "|twobyonemux"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734986172839 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[1\] up_down_counter:counter\|reg_count_value\[1\]~_emulated up_down_counter:counter\|reg_count_value\[1\]~1 " "Register \"up_down_counter:counter\|reg_count_value\[1\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[1\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[1\]~1\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986172846 "|pwm_controller|up_down_counter:counter|reg_count_value[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[2\] up_down_counter:counter\|reg_count_value\[2\]~_emulated up_down_counter:counter\|reg_count_value\[2\]~5 " "Register \"up_down_counter:counter\|reg_count_value\[2\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[2\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[2\]~5\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986172846 "|pwm_controller|up_down_counter:counter|reg_count_value[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[3\] up_down_counter:counter\|reg_count_value\[3\]~_emulated up_down_counter:counter\|reg_count_value\[3\]~9 " "Register \"up_down_counter:counter\|reg_count_value\[3\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[3\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[3\]~9\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986172846 "|pwm_controller|up_down_counter:counter|reg_count_value[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[4\] up_down_counter:counter\|reg_count_value\[4\]~_emulated up_down_counter:counter\|reg_count_value\[4\]~13 " "Register \"up_down_counter:counter\|reg_count_value\[4\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[4\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[4\]~13\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986172846 "|pwm_controller|up_down_counter:counter|reg_count_value[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[5\] up_down_counter:counter\|reg_count_value\[5\]~_emulated up_down_counter:counter\|reg_count_value\[5\]~17 " "Register \"up_down_counter:counter\|reg_count_value\[5\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[5\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[5\]~17\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986172846 "|pwm_controller|up_down_counter:counter|reg_count_value[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[6\] up_down_counter:counter\|reg_count_value\[6\]~_emulated up_down_counter:counter\|reg_count_value\[6\]~21 " "Register \"up_down_counter:counter\|reg_count_value\[6\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[6\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[6\]~21\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986172846 "|pwm_controller|up_down_counter:counter|reg_count_value[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[7\] up_down_counter:counter\|reg_count_value\[7\]~_emulated up_down_counter:counter\|reg_count_value\[7\]~25 " "Register \"up_down_counter:counter\|reg_count_value\[7\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[7\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[7\]~25\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986172846 "|pwm_controller|up_down_counter:counter|reg_count_value[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_down_counter:counter\|reg_count_value\[0\] up_down_counter:counter\|reg_count_value\[0\]~_emulated up_down_counter:counter\|reg_count_value\[0\]~29 " "Register \"up_down_counter:counter\|reg_count_value\[0\]\" is converted into an equivalent circuit using register \"up_down_counter:counter\|reg_count_value\[0\]~_emulated\" and latch \"up_down_counter:counter\|reg_count_value\[0\]~29\"" {  } { { "up_down_counter.v" "" { Text "C:/Users/steve/git_repos/personal/pwm_controller/up_down_counter.v" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1734986172846 "|pwm_controller|up_down_counter:counter|reg_count_value[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1734986172846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734986172915 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/git_repos/personal/pwm_controller/output_files/pwm_controller.map.smsg " "Generated suppressed messages file C:/Users/steve/git_repos/personal/pwm_controller/output_files/pwm_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986173081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734986173208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734986173208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734986173248 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734986173248 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734986173248 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734986173248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734986173259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 15:36:13 2024 " "Processing ended: Mon Dec 23 15:36:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734986173259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734986173259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734986173259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734986173259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1734986174360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734986174360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 15:36:14 2024 " "Processing started: Mon Dec 23 15:36:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734986174360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734986174360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pwm_controller -c pwm_controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pwm_controller -c pwm_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734986174360 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734986174417 ""}
{ "Info" "0" "" "Project  = pwm_controller" {  } {  } 0 0 "Project  = pwm_controller" 0 0 "Fitter" 0 0 1734986174418 ""}
{ "Info" "0" "" "Revision = pwm_controller" {  } {  } 0 0 "Revision = pwm_controller" 0 0 "Fitter" 0 0 1734986174418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1734986174513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734986174514 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pwm_controller 5CSEBA6U23I7S " "Selected device 5CSEBA6U23I7S for design \"pwm_controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734986174518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734986174555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734986174555 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734986174858 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734986174902 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734986174976 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1734986175156 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1734986181965 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "in_clk~inputCLKENA0 18 global CLKCTRL_G10 " "in_clk~inputCLKENA0 with 18 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1734986182027 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1734986182027 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734986182028 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734986182038 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734986182039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734986182040 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734986182040 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734986182040 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734986182040 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1734986182482 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_controller.sdc " "Synopsys Design Constraints File file not found: 'pwm_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1734986182482 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1734986182482 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1734986182483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1734986182485 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1734986182486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734986182500 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1734986182500 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734986182500 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734986182595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734986190995 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1734986191341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734986199461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734986203002 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734986205223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734986205223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734986206201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/steve/git_repos/personal/pwm_controller/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1734986209463 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734986209463 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1734986210939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1734986212277 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734986212277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734986212284 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1734986213226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734986213322 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734986213829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734986213830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734986214223 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734986216926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/git_repos/personal/pwm_controller/output_files/pwm_controller.fit.smsg " "Generated suppressed messages file C:/Users/steve/git_repos/personal/pwm_controller/output_files/pwm_controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734986217281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6982 " "Peak virtual memory: 6982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734986217658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 15:36:57 2024 " "Processing ended: Mon Dec 23 15:36:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734986217658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734986217658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734986217658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734986217658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734986218967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734986218968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 15:36:58 2024 " "Processing started: Mon Dec 23 15:36:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734986218968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734986218968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pwm_controller -c pwm_controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pwm_controller -c pwm_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734986218968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1734986219437 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734986223005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734986223363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 15:37:03 2024 " "Processing ended: Mon Dec 23 15:37:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734986223363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734986223363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734986223363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734986223363 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734986224037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734986224416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734986224416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 15:37:04 2024 " "Processing started: Mon Dec 23 15:37:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734986224416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734986224416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pwm_controller -c pwm_controller " "Command: quartus_sta pwm_controller -c pwm_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734986224416 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734986224475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734986224791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734986224791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986224827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986224827 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1734986225191 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_controller.sdc " "Synopsys Design Constraints File file not found: 'pwm_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1734986225207 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986225207 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in_nres in_nres " "create_clock -period 1.000 -name in_nres in_nres" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734986225209 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in_clk in_clk " "create_clock -period 1.000 -name in_clk in_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734986225209 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734986225209 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1734986225210 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734986225211 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734986225213 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1734986225223 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734986225232 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734986225232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.300 " "Worst-case setup slack is -8.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.300             -38.670 in_nres  " "   -8.300             -38.670 in_nres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.042             -70.039 in_clk  " "   -5.042             -70.039 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986225234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.058 " "Worst-case hold slack is -2.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.058              -7.917 in_nres  " "   -2.058              -7.917 in_nres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -0.523 in_clk  " "   -0.135              -0.523 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986225236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.033 " "Worst-case recovery slack is -3.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.033             -23.335 in_clk  " "   -3.033             -23.335 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986225241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.286 " "Worst-case removal slack is -0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286              -1.749 in_clk  " "   -0.286              -1.749 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986225245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.399 in_clk  " "   -0.538             -14.399 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 in_nres  " "    0.273               0.000 in_nres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986225248 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1734986225261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734986225281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734986225836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734986225862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734986225866 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734986225866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.155 " "Worst-case setup slack is -8.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.155             -39.024 in_nres  " "   -8.155             -39.024 in_nres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.994             -66.393 in_clk  " "   -4.994             -66.393 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986225868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.896 " "Worst-case hold slack is -1.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.896              -7.237 in_nres  " "   -1.896              -7.237 in_nres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358              -1.668 in_clk  " "   -0.358              -1.668 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986225873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.671 " "Worst-case recovery slack is -2.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.671             -20.216 in_clk  " "   -2.671             -20.216 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986225877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.535 " "Worst-case removal slack is -0.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.535              -3.984 in_clk  " "   -0.535              -3.984 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986225882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.709 in_clk  " "   -0.538             -14.709 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 in_nres  " "    0.309               0.000 in_nres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986225887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986225887 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1734986225905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734986226005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734986226461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734986226489 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734986226490 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734986226490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.834 " "Worst-case setup slack is -4.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.834             -20.060 in_nres  " "   -4.834             -20.060 in_nres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.300             -32.602 in_clk  " "   -2.300             -32.602 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986226492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.853 " "Worst-case hold slack is -0.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.853              -3.318 in_nres  " "   -0.853              -3.318 in_nres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -2.112 in_clk  " "   -0.262              -2.112 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986226496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.628 " "Worst-case recovery slack is -1.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628             -11.988 in_clk  " "   -1.628             -11.988 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986226499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.302 " "Worst-case removal slack is -0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -2.089 in_clk  " "   -0.302              -2.089 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986226502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -1.418 in_clk  " "   -0.081              -1.418 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 in_nres  " "   -0.007              -0.007 in_nres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986226504 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1734986226517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734986226619 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734986226620 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734986226620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.829 " "Worst-case setup slack is -3.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.829             -15.944 in_nres  " "   -3.829             -15.944 in_nres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.140             -29.781 in_clk  " "   -2.140             -29.781 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986226621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.838 " "Worst-case hold slack is -0.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838              -3.252 in_nres  " "   -0.838              -3.252 in_nres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282              -3.075 in_clk  " "   -0.282              -3.075 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986226624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.434 " "Worst-case recovery slack is -1.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.434             -10.774 in_clk  " "   -1.434             -10.774 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986226626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.351 " "Worst-case removal slack is -0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -2.723 in_clk  " "   -0.351              -2.723 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986226629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.085 " "Worst-case minimum pulse width slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -1.487 in_clk  " "   -0.085              -1.487 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 in_nres  " "    0.011               0.000 in_nres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734986226631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734986226631 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734986227478 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734986227479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5189 " "Peak virtual memory: 5189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734986227568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 15:37:07 2024 " "Processing ended: Mon Dec 23 15:37:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734986227568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734986227568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734986227568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734986227568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1734986228545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734986228545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 15:37:08 2024 " "Processing started: Mon Dec 23 15:37:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734986228545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1734986228545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pwm_controller -c pwm_controller " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pwm_controller -c pwm_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1734986228545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1734986229058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_controller.vo C:/Users/steve/git_repos/personal/pwm_controller/simulation/modelsim/ simulation " "Generated file pwm_controller.vo in folder \"C:/Users/steve/git_repos/personal/pwm_controller/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1734986229082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734986229128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 15:37:09 2024 " "Processing ended: Mon Dec 23 15:37:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734986229128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734986229128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734986229128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1734986229128 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1734986229742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734986245698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734986245698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 15:37:25 2024 " "Processing started: Mon Dec 23 15:37:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734986245698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1734986245698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp pwm_controller -c pwm_controller --netlist_type=sgate " "Command: quartus_npp pwm_controller -c pwm_controller --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1734986245698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1734986245795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734986245803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 15:37:25 2024 " "Processing ended: Mon Dec 23 15:37:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734986245803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734986245803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734986245803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1734986245803 ""}
