strict digraph "" {
	node [label="\N"];
	"1142:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb69a590>",
		fillcolor=springgreen,
		label="1142:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1142:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb69a410>",
		fillcolor=firebrick,
		label="1142:NS
StateCount <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb69a410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1142:IF" -> "1142:NS"	 [cond="['StateCount']",
		label="(StateCount == 1)",
		lineno=1142];
	"1146:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb9d5a50>",
		fillcolor=lightcyan,
		label="1146:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1146:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb677110>",
		fillcolor=springgreen,
		label="1146:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1146:CA" -> "1146:IF"	 [cond="[]",
		lineno=None];
	"1140:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f37fb677810>",
		fillcolor=linen,
		label="1140:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1141:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb6778d0>",
		fillcolor=lightcyan,
		label="1141:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1140:CS" -> "1141:CA"	 [cond="['TxStartFrmIn', 'TxEndFrmIn']",
		label="{ TxStartFrmIn, TxEndFrmIn }",
		lineno=1140];
	"1142:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb677c50>",
		fillcolor=lightcyan,
		label="1142:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1140:CS" -> "1142:CA"	 [cond="['TxStartFrmIn', 'TxEndFrmIn']",
		label="{ TxStartFrmIn, TxEndFrmIn }",
		lineno=1140];
	"1147:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb677d50>",
		fillcolor=springgreen,
		label="1147:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1147:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb677d10>",
		fillcolor=firebrick,
		label="1147:NS
StateLeftinQ <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb677d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1147:IF" -> "1147:NS"	 [cond="['StateLeftinQ']",
		label="(StateLeftinQ == 1)",
		lineno=1147];
	"Leaf_1131:AL"	 [def_var="['Divided_2_clk', 'StateLeftinQ', 'StateCount']",
		label="Leaf_1131:AL"];
	"1146:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb677590>",
		fillcolor=firebrick,
		label="1146:NS
StateLeftinQ <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb677590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1146:IF" -> "1146:NS"	 [cond="['StateLeftinQ']",
		label="(StateLeftinQ == 0)",
		lineno=1146];
	"1141:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb677990>",
		fillcolor=springgreen,
		label="1141:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1141:CA" -> "1141:IF"	 [cond="[]",
		lineno=None];
	"1141:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb677a10>",
		fillcolor=firebrick,
		label="1141:NS
StateCount <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb677a10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1141:IF" -> "1141:NS"	 [cond="['StateCount']",
		label="(StateCount == 0)",
		lineno=1141];
	"1142:NS" -> "Leaf_1131:AL"	 [cond="[]",
		lineno=None];
	"1146:NS" -> "Leaf_1131:AL"	 [cond="[]",
		lineno=None];
	"1131:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb6741d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1131:AL",
		sens="['MTxClk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['StateLeftinQ', 'TxBufferEmpty', 'StateCount', 'TxStartFrmIn', 'MTxClk', 'Divided_2_clk', 'TxEndFrmIn']"];
	"1132:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb674d50>",
		fillcolor=turquoise,
		label="1132:BL
Divided_2_clk <= MTxClk ^ Divided_2_clk;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb6777d0>]",
		style=filled,
		typ=Block];
	"1131:AL" -> "1132:BL"	 [cond="[]",
		lineno=None];
	"1132:BL" -> "1140:CS"	 [cond="[]",
		lineno=None];
	"1145:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f37fb674110>",
		fillcolor=linen,
		label="1145:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1132:BL" -> "1145:CS"	 [cond="[]",
		lineno=None];
	"1145:CS" -> "1146:CA"	 [cond="['TxEndFrmIn', 'TxBufferEmpty']",
		label="{ TxEndFrmIn, TxBufferEmpty }",
		lineno=1145];
	"1147:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f37fb674090>",
		fillcolor=lightcyan,
		label="1147:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1145:CS" -> "1147:CA"	 [cond="['TxEndFrmIn', 'TxBufferEmpty']",
		label="{ TxEndFrmIn, TxBufferEmpty }",
		lineno=1145];
	"1147:NS" -> "Leaf_1131:AL"	 [cond="[]",
		lineno=None];
	"1141:NS" -> "Leaf_1131:AL"	 [cond="[]",
		lineno=None];
	"1147:CA" -> "1147:IF"	 [cond="[]",
		lineno=None];
	"1142:CA" -> "1142:IF"	 [cond="[]",
		lineno=None];
}
