20:28:25 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
20:28:29 INFO  : XSDB server has started successfully.
20:28:30 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf.
21:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:18 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:30:18 INFO  : 'jtag frequency' command is executed.
21:30:18 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:30:18 INFO  : System reset is completed.
21:30:21 INFO  : 'after 3000' command is executed.
21:30:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:30:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:30:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:30:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:30:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:30:23 INFO  : 'ps7_init' command is executed.
21:30:23 INFO  : 'ps7_post_config' command is executed.
21:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:30:23 INFO  : Memory regions updated for context APU
21:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:23 INFO  : 'con' command is executed.
21:30:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:30:23 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:31:29 INFO  : Disconnected from the channel tcfchan#1.
21:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:29 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:31:29 INFO  : 'jtag frequency' command is executed.
21:31:29 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:31:29 INFO  : System reset is completed.
21:31:32 INFO  : 'after 3000' command is executed.
21:31:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:31:36 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:31:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:31:39 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:31:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:31:39 INFO  : 'ps7_init' command is executed.
21:31:39 INFO  : 'ps7_post_config' command is executed.
21:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:39 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:31:39 INFO  : Memory regions updated for context APU
21:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:39 INFO  : 'con' command is executed.
21:31:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:31:39 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:33:43 INFO  : Disconnected from the channel tcfchan#2.
21:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:44 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:33:44 INFO  : 'jtag frequency' command is executed.
21:33:44 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:33:44 INFO  : System reset is completed.
21:33:47 INFO  : 'after 3000' command is executed.
21:33:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:33:51 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:33:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:33:54 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:33:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:33:55 INFO  : 'ps7_init' command is executed.
21:33:55 INFO  : 'ps7_post_config' command is executed.
21:33:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:55 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:33:55 INFO  : Memory regions updated for context APU
21:33:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:55 INFO  : 'con' command is executed.
21:33:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:33:55 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:35:17 INFO  : Disconnected from the channel tcfchan#3.
21:35:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:17 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:35:17 INFO  : 'jtag frequency' command is executed.
21:35:17 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:35:18 INFO  : System reset is completed.
21:35:21 INFO  : 'after 3000' command is executed.
21:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:35:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:35:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:35:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:35:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:35:28 INFO  : 'ps7_init' command is executed.
21:35:28 INFO  : 'ps7_post_config' command is executed.
21:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:28 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:35:28 INFO  : Memory regions updated for context APU
21:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:28 INFO  : 'con' command is executed.
21:35:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:35:28 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:37:45 INFO  : Disconnected from the channel tcfchan#4.
21:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:45 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:37:45 INFO  : 'jtag frequency' command is executed.
21:37:45 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:37:46 INFO  : System reset is completed.
21:37:49 INFO  : 'after 3000' command is executed.
21:37:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:37:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:37:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:37:56 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:37:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:37:56 INFO  : 'ps7_init' command is executed.
21:37:56 INFO  : 'ps7_post_config' command is executed.
21:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:56 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:37:56 INFO  : Memory regions updated for context APU
21:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:57 INFO  : 'con' command is executed.
21:37:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:37:57 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:39:43 INFO  : Disconnected from the channel tcfchan#5.
21:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:43 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:39:43 INFO  : 'jtag frequency' command is executed.
21:39:43 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:39:43 INFO  : System reset is completed.
21:39:46 INFO  : 'after 3000' command is executed.
21:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:39:50 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:39:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:39:53 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:39:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:39:54 INFO  : 'ps7_init' command is executed.
21:39:54 INFO  : 'ps7_post_config' command is executed.
21:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:54 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:39:54 INFO  : Memory regions updated for context APU
21:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:54 INFO  : 'con' command is executed.
21:39:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:39:54 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:52:53 INFO  : Disconnected from the channel tcfchan#6.
21:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:53 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:52:53 INFO  : 'jtag frequency' command is executed.
21:52:53 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:52:53 INFO  : System reset is completed.
21:52:56 INFO  : 'after 3000' command is executed.
21:52:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:53:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:53:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:53:03 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:53:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:53:03 INFO  : 'ps7_init' command is executed.
21:53:03 INFO  : 'ps7_post_config' command is executed.
21:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:03 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:53:03 INFO  : Memory regions updated for context APU
21:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:03 INFO  : 'con' command is executed.
21:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:53:03 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:55:03 INFO  : Disconnected from the channel tcfchan#7.
21:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:04 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:55:04 INFO  : 'jtag frequency' command is executed.
21:55:04 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:55:04 INFO  : System reset is completed.
21:55:07 INFO  : 'after 3000' command is executed.
21:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:55:10 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:55:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:55:14 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:55:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:55:14 INFO  : 'ps7_init' command is executed.
21:55:14 INFO  : 'ps7_post_config' command is executed.
21:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:14 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:55:14 INFO  : Memory regions updated for context APU
21:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:14 INFO  : 'con' command is executed.
21:55:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:55:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:30:48 INFO  : Disconnected from the channel tcfchan#8.
22:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:48 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:30:48 INFO  : 'jtag frequency' command is executed.
22:30:48 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:30:49 INFO  : System reset is completed.
22:30:52 INFO  : 'after 3000' command is executed.
22:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:30:55 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:30:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:30:58 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:30:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:30:59 INFO  : 'ps7_init' command is executed.
22:30:59 INFO  : 'ps7_post_config' command is executed.
22:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:59 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:30:59 INFO  : Memory regions updated for context APU
22:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:59 INFO  : 'con' command is executed.
22:30:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:30:59 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:35:59 INFO  : Disconnected from the channel tcfchan#9.
22:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:00 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:36:00 INFO  : 'jtag frequency' command is executed.
22:36:00 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:36:00 INFO  : System reset is completed.
22:36:03 INFO  : 'after 3000' command is executed.
22:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:36:07 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:36:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:36:10 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:36:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:36:10 INFO  : 'ps7_init' command is executed.
22:36:10 INFO  : 'ps7_post_config' command is executed.
22:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:10 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:36:10 INFO  : Memory regions updated for context APU
22:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:11 INFO  : 'con' command is executed.
22:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:36:11 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:38:49 INFO  : Disconnected from the channel tcfchan#10.
08:17:57 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
08:17:58 INFO  : XSDB server has started successfully.
08:17:59 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf.
08:17:59 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
19:52:01 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
19:52:02 INFO  : XSDB server has started successfully.
19:52:03 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf.
19:52:03 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
21:11:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:13 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:11:13 INFO  : 'jtag frequency' command is executed.
21:11:13 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:11:13 INFO  : System reset is completed.
21:11:16 INFO  : 'after 3000' command is executed.
21:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:11:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:11:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:11:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:11:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:11:18 INFO  : 'ps7_init' command is executed.
21:11:18 INFO  : 'ps7_post_config' command is executed.
21:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:11:18 INFO  : Memory regions updated for context APU
21:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:18 INFO  : 'con' command is executed.
21:11:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:11:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:14:14 INFO  : Disconnected from the channel tcfchan#1.
21:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:14 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:14:14 INFO  : 'jtag frequency' command is executed.
21:14:14 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:14:14 INFO  : System reset is completed.
21:14:17 INFO  : 'after 3000' command is executed.
21:14:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:14:21 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:14:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:14:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:14:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:14:25 INFO  : 'ps7_init' command is executed.
21:14:25 INFO  : 'ps7_post_config' command is executed.
21:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:14:25 INFO  : Memory regions updated for context APU
21:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:25 INFO  : 'con' command is executed.
21:14:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:14:25 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:15:29 INFO  : Disconnected from the channel tcfchan#2.
21:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:30 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:15:30 INFO  : 'jtag frequency' command is executed.
21:15:30 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:15:30 INFO  : System reset is completed.
21:15:33 INFO  : 'after 3000' command is executed.
21:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:15:36 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:15:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:15:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:15:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:15:40 INFO  : 'ps7_init' command is executed.
21:15:40 INFO  : 'ps7_post_config' command is executed.
21:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:40 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:15:40 INFO  : Memory regions updated for context APU
21:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:40 INFO  : 'con' command is executed.
21:15:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:15:40 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:18:25 INFO  : Disconnected from the channel tcfchan#3.
21:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:25 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:18:26 INFO  : 'jtag frequency' command is executed.
21:18:26 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:18:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:18:26 INFO  : System reset is completed.
21:18:29 INFO  : 'after 3000' command is executed.
21:18:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:18:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:18:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:18:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:18:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:18:36 INFO  : 'ps7_init' command is executed.
21:18:36 INFO  : 'ps7_post_config' command is executed.
21:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:18:36 INFO  : Memory regions updated for context APU
21:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:36 INFO  : 'con' command is executed.
21:18:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:18:36 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:20:42 INFO  : Disconnected from the channel tcfchan#4.
21:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:42 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:20:42 INFO  : 'jtag frequency' command is executed.
21:20:43 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:20:43 INFO  : System reset is completed.
21:20:46 INFO  : 'after 3000' command is executed.
21:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:20:49 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:20:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:20:52 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:20:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:20:53 INFO  : 'ps7_init' command is executed.
21:20:53 INFO  : 'ps7_post_config' command is executed.
21:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:20:53 INFO  : Memory regions updated for context APU
21:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:53 INFO  : 'con' command is executed.
21:20:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:20:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:21:22 INFO  : Disconnected from the channel tcfchan#5.
21:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:21:22 INFO  : 'jtag frequency' command is executed.
21:21:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:21:22 INFO  : System reset is completed.
21:21:25 INFO  : 'after 3000' command is executed.
21:21:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:21:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:21:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:21:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:21:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:21:33 INFO  : 'ps7_init' command is executed.
21:21:33 INFO  : 'ps7_post_config' command is executed.
21:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:21:33 INFO  : Memory regions updated for context APU
21:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:33 INFO  : 'con' command is executed.
21:21:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:21:33 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:22:52 INFO  : Disconnected from the channel tcfchan#6.
21:22:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:52 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:22:52 INFO  : 'jtag frequency' command is executed.
21:22:52 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:22:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:22:53 INFO  : System reset is completed.
21:22:56 INFO  : 'after 3000' command is executed.
21:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:22:59 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:22:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:23:03 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:23:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:23:03 INFO  : 'ps7_init' command is executed.
21:23:03 INFO  : 'ps7_post_config' command is executed.
21:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:04 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:23:04 INFO  : Memory regions updated for context APU
21:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:04 INFO  : 'con' command is executed.
21:23:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:23:04 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:24:56 INFO  : Disconnected from the channel tcfchan#7.
21:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:56 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:24:56 INFO  : 'jtag frequency' command is executed.
21:24:56 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:24:56 INFO  : System reset is completed.
21:24:59 INFO  : 'after 3000' command is executed.
21:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:25:03 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:25:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:25:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:25:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:25:07 INFO  : 'ps7_init' command is executed.
21:25:07 INFO  : 'ps7_post_config' command is executed.
21:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:07 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:25:07 INFO  : Memory regions updated for context APU
21:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:07 INFO  : 'con' command is executed.
21:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:25:07 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:29:41 INFO  : Disconnected from the channel tcfchan#8.
21:29:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:41 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:29:41 INFO  : 'jtag frequency' command is executed.
21:29:41 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:29:41 INFO  : System reset is completed.
21:29:44 INFO  : 'after 3000' command is executed.
21:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:29:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:29:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:29:51 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:29:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:29:51 INFO  : 'ps7_init' command is executed.
21:29:51 INFO  : 'ps7_post_config' command is executed.
21:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:52 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:29:52 INFO  : Memory regions updated for context APU
21:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:52 INFO  : 'con' command is executed.
21:29:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:29:52 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:37:08 INFO  : Disconnected from the channel tcfchan#9.
21:37:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:09 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:37:09 INFO  : 'jtag frequency' command is executed.
21:37:09 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:37:09 INFO  : System reset is completed.
21:37:12 INFO  : 'after 3000' command is executed.
21:37:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:37:16 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:37:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:37:19 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:37:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:37:20 INFO  : 'ps7_init' command is executed.
21:37:20 INFO  : 'ps7_post_config' command is executed.
21:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:20 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:37:20 INFO  : Memory regions updated for context APU
21:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:20 INFO  : 'con' command is executed.
21:37:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:37:20 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:39:20 INFO  : Disconnected from the channel tcfchan#10.
21:39:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:20 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:39:20 INFO  : 'jtag frequency' command is executed.
21:39:20 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:39:20 INFO  : System reset is completed.
21:39:23 INFO  : 'after 3000' command is executed.
21:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:39:27 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:39:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:39:31 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:39:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:39:32 INFO  : 'ps7_init' command is executed.
21:39:32 INFO  : 'ps7_post_config' command is executed.
21:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:32 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:39:32 INFO  : Memory regions updated for context APU
21:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:32 INFO  : 'con' command is executed.
21:39:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:39:32 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:48:17 INFO  : Disconnected from the channel tcfchan#11.
21:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:17 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:48:17 INFO  : 'jtag frequency' command is executed.
21:48:17 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:48:17 INFO  : System reset is completed.
21:48:20 INFO  : 'after 3000' command is executed.
21:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:48:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:48:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:48:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:48:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:48:28 INFO  : 'ps7_init' command is executed.
21:48:28 INFO  : 'ps7_post_config' command is executed.
21:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:28 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:48:28 INFO  : Memory regions updated for context APU
21:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:28 INFO  : 'con' command is executed.
21:48:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:48:28 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:48:52 INFO  : Disconnected from the channel tcfchan#12.
21:48:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:53 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:48:53 INFO  : 'jtag frequency' command is executed.
21:48:53 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:48:53 INFO  : System reset is completed.
21:48:56 INFO  : 'after 3000' command is executed.
21:48:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:48:59 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:49:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:49:04 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:49:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:49:04 INFO  : 'ps7_init' command is executed.
21:49:04 INFO  : 'ps7_post_config' command is executed.
21:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:04 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:49:04 INFO  : Memory regions updated for context APU
21:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:04 INFO  : 'con' command is executed.
21:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:49:04 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:50:26 INFO  : Disconnected from the channel tcfchan#13.
21:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:26 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:50:26 INFO  : 'jtag frequency' command is executed.
21:50:26 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:50:26 INFO  : System reset is completed.
21:50:29 INFO  : 'after 3000' command is executed.
21:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:50:33 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:50:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:50:38 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:50:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:50:38 INFO  : 'ps7_init' command is executed.
21:50:38 INFO  : 'ps7_post_config' command is executed.
21:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:39 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:50:39 INFO  : Memory regions updated for context APU
21:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:39 INFO  : 'con' command is executed.
21:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:50:39 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:52:19 INFO  : Disconnected from the channel tcfchan#14.
21:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:19 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:52:19 INFO  : 'jtag frequency' command is executed.
21:52:19 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:52:19 INFO  : System reset is completed.
21:52:22 INFO  : 'after 3000' command is executed.
21:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:52:26 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:52:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:52:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:52:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:52:30 INFO  : 'ps7_init' command is executed.
21:52:30 INFO  : 'ps7_post_config' command is executed.
21:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:52:30 INFO  : Memory regions updated for context APU
21:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:30 INFO  : 'con' command is executed.
21:52:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:52:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:53:06 INFO  : Disconnected from the channel tcfchan#15.
21:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:06 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:53:06 INFO  : 'jtag frequency' command is executed.
21:53:06 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:53:06 INFO  : System reset is completed.
21:53:09 INFO  : 'after 3000' command is executed.
21:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:53:13 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:53:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:53:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:53:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:53:17 INFO  : 'ps7_init' command is executed.
21:53:17 INFO  : 'ps7_post_config' command is executed.
21:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:17 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:53:17 INFO  : Memory regions updated for context APU
21:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:18 INFO  : 'con' command is executed.
21:53:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:53:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:54:09 INFO  : Disconnected from the channel tcfchan#16.
21:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:10 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:54:10 INFO  : 'jtag frequency' command is executed.
21:54:10 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:54:10 INFO  : System reset is completed.
21:54:13 INFO  : 'after 3000' command is executed.
21:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:54:16 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:54:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:54:20 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:54:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:54:20 INFO  : 'ps7_init' command is executed.
21:54:20 INFO  : 'ps7_post_config' command is executed.
21:54:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:21 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:54:21 INFO  : Memory regions updated for context APU
21:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:21 INFO  : 'con' command is executed.
21:54:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:54:21 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:55:23 INFO  : Disconnected from the channel tcfchan#17.
21:55:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:23 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:55:23 INFO  : 'jtag frequency' command is executed.
21:55:23 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:55:23 INFO  : System reset is completed.
21:55:26 INFO  : 'after 3000' command is executed.
21:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:55:30 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:55:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:55:34 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:55:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:55:34 INFO  : 'ps7_init' command is executed.
21:55:34 INFO  : 'ps7_post_config' command is executed.
21:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:35 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:55:35 INFO  : Memory regions updated for context APU
21:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:35 INFO  : 'con' command is executed.
21:55:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:55:35 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:59:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1472608724000,  Project:1472515785000
21:59:22 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:59:23 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
21:59:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:59:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-705c15100e614c65864fe56cd1f8db1a-colord.service-kV2dcM"

21:59:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-705c15100e614c65864fe56cd1f8db1a-systemd-timesyncd.service-QJaevr"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-705c15100e614c65864fe56cd1f8db1a-rtkit-daemon.service-hMasMS"

21:59:31 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

21:59:31 ERROR : Error updating BSP project MSS files.
21:59:32 INFO  : Updating hardware inferred compiler options for cpu0_app.
21:59:32 INFO  : Clearing existing target manager status.
21:59:34 INFO  : Closing and re-opening the MSS file of ther project cpu0_app_bsp
21:59:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:59:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:59:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:42 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:59:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:42 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
21:59:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:43 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:59:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:43 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
21:59:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:43 ERROR : Failed to closesw "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss'.
Design is not opened in the current session.


21:59:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:49 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:59:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:49 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
21:59:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:49 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

21:59:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:57 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:59:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:59:57 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
21:59:57 ERROR : Failed to closesw "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss'.
Design is not opened in the current session.


22:00:13 INFO  : Disconnected from the channel tcfchan#18.
22:00:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:14 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:00:14 INFO  : 'jtag frequency' command is executed.
22:00:14 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:00:14 INFO  : System reset is completed.
22:00:17 INFO  : 'after 3000' command is executed.
22:00:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:00:20 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:00:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:00:20 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:00:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:00:21 INFO  : 'ps7_init' command is executed.
22:00:21 INFO  : 'ps7_post_config' command is executed.
22:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:21 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:00:21 INFO  : Memory regions updated for context APU
22:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:21 INFO  : 'con' command is executed.
22:00:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:00:21 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:18:54 INFO  : Disconnected from the channel tcfchan#19.
22:18:55 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
07:10:12 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
07:10:13 INFO  : XSDB server has started successfully.
07:10:13 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf.
07:10:13 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
12:39:58 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
12:39:59 INFO  : XSDB server has started successfully.
12:39:59 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf.
12:39:59 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
19:41:26 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
19:41:27 INFO  : XSDB server has started successfully.
19:41:27 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf.
19:41:27 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
20:40:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:03 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:40:03 INFO  : 'jtag frequency' command is executed.
20:40:03 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:40:03 INFO  : System reset is completed.
20:40:06 INFO  : 'after 3000' command is executed.
20:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:40:07 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:40:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:40:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:40:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:40:08 INFO  : 'ps7_init' command is executed.
20:40:08 INFO  : 'ps7_post_config' command is executed.
20:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:40:08 INFO  : Memory regions updated for context APU
20:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:08 INFO  : 'con' command is executed.
20:40:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:40:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:40:59 INFO  : Disconnected from the channel tcfchan#1.
20:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:59 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:40:59 INFO  : 'jtag frequency' command is executed.
20:40:59 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:40:59 INFO  : System reset is completed.
20:41:02 INFO  : 'after 3000' command is executed.
20:41:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:41:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:41:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:41:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:41:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:41:07 INFO  : 'ps7_init' command is executed.
20:41:07 INFO  : 'ps7_post_config' command is executed.
20:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:07 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:41:07 INFO  : Memory regions updated for context APU
20:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:07 INFO  : 'con' command is executed.
20:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:41:07 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:42:19 INFO  : Disconnected from the channel tcfchan#2.
20:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:20 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:42:20 INFO  : 'jtag frequency' command is executed.
20:42:20 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:42:20 INFO  : System reset is completed.
20:42:23 INFO  : 'after 3000' command is executed.
20:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:42:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:42:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:42:27 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:42:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:42:28 INFO  : 'ps7_init' command is executed.
20:42:28 INFO  : 'ps7_post_config' command is executed.
20:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:28 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:42:28 INFO  : Memory regions updated for context APU
20:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:28 INFO  : 'con' command is executed.
20:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:42:28 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:43:25 INFO  : Disconnected from the channel tcfchan#3.
20:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:25 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:43:25 INFO  : 'jtag frequency' command is executed.
20:43:25 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:43:25 INFO  : System reset is completed.
20:43:28 INFO  : 'after 3000' command is executed.
20:43:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:43:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:43:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:43:33 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:43:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:43:33 INFO  : 'ps7_init' command is executed.
20:43:33 INFO  : 'ps7_post_config' command is executed.
20:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:43:33 INFO  : Memory regions updated for context APU
20:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:33 INFO  : 'con' command is executed.
20:43:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:43:33 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:44:13 INFO  : Disconnected from the channel tcfchan#4.
20:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:13 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:44:13 INFO  : 'jtag frequency' command is executed.
20:44:13 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:44:13 INFO  : System reset is completed.
20:44:16 INFO  : 'after 3000' command is executed.
20:44:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:44:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:44:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:44:21 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:44:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:44:21 INFO  : 'ps7_init' command is executed.
20:44:21 INFO  : 'ps7_post_config' command is executed.
20:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:44:22 INFO  : Memory regions updated for context APU
20:44:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:22 INFO  : 'con' command is executed.
20:44:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:44:22 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:46:58 INFO  : Disconnected from the channel tcfchan#5.
20:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:58 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:46:58 INFO  : 'jtag frequency' command is executed.
20:46:58 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:46:58 INFO  : System reset is completed.
20:47:01 INFO  : 'after 3000' command is executed.
20:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:47:03 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:47:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:47:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:47:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:47:06 INFO  : 'ps7_init' command is executed.
20:47:06 INFO  : 'ps7_post_config' command is executed.
20:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:06 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:47:06 INFO  : Memory regions updated for context APU
20:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:06 INFO  : 'con' command is executed.
20:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:47:06 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:47:28 INFO  : Disconnected from the channel tcfchan#6.
20:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:28 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:47:28 INFO  : 'jtag frequency' command is executed.
20:47:28 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:47:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:47:28 INFO  : System reset is completed.
20:47:31 INFO  : 'after 3000' command is executed.
20:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:47:33 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:47:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:47:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:47:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:47:36 INFO  : 'ps7_init' command is executed.
20:47:36 INFO  : 'ps7_post_config' command is executed.
20:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:37 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:47:37 INFO  : Memory regions updated for context APU
20:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:37 INFO  : 'con' command is executed.
20:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:47:37 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:49:49 INFO  : Disconnected from the channel tcfchan#7.
20:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:49 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:49:49 INFO  : 'jtag frequency' command is executed.
20:49:50 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:49:50 INFO  : System reset is completed.
20:49:53 INFO  : 'after 3000' command is executed.
20:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:49:54 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:49:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:49:57 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:49:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:49:58 INFO  : 'ps7_init' command is executed.
20:49:58 INFO  : 'ps7_post_config' command is executed.
20:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:58 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:49:58 INFO  : Memory regions updated for context APU
20:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:58 INFO  : 'con' command is executed.
20:49:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:49:58 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:50:43 INFO  : Disconnected from the channel tcfchan#8.
20:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:43 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:50:43 INFO  : 'jtag frequency' command is executed.
20:50:43 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:50:43 INFO  : System reset is completed.
20:50:46 INFO  : 'after 3000' command is executed.
20:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:50:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:50:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:50:51 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:50:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:50:51 INFO  : 'ps7_init' command is executed.
20:50:51 INFO  : 'ps7_post_config' command is executed.
20:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:52 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:50:52 INFO  : Memory regions updated for context APU
20:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:52 INFO  : 'con' command is executed.
20:50:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:50:52 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:51:43 INFO  : Disconnected from the channel tcfchan#9.
20:51:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:43 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:51:43 INFO  : 'jtag frequency' command is executed.
20:51:43 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:51:43 INFO  : System reset is completed.
20:51:46 INFO  : 'after 3000' command is executed.
20:51:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:51:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:51:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:51:51 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:51:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:51:51 INFO  : 'ps7_init' command is executed.
20:51:51 INFO  : 'ps7_post_config' command is executed.
20:51:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:51 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:51:51 INFO  : Memory regions updated for context APU
20:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:52 INFO  : 'con' command is executed.
20:51:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:51:52 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:52:10 INFO  : Disconnected from the channel tcfchan#10.
20:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:10 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:52:10 INFO  : 'jtag frequency' command is executed.
20:52:10 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:52:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:52:10 INFO  : System reset is completed.
20:52:13 INFO  : 'after 3000' command is executed.
20:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:52:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:52:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:52:18 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:52:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:52:19 INFO  : 'ps7_init' command is executed.
20:52:19 INFO  : 'ps7_post_config' command is executed.
20:52:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:19 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:52:19 INFO  : Memory regions updated for context APU
20:52:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:19 INFO  : 'con' command is executed.
20:52:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:52:19 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:53:16 INFO  : Disconnected from the channel tcfchan#11.
20:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:17 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:53:17 INFO  : 'jtag frequency' command is executed.
20:53:17 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:53:17 INFO  : System reset is completed.
20:53:20 INFO  : 'after 3000' command is executed.
20:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:53:21 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:53:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:53:25 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:53:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:53:25 INFO  : 'ps7_init' command is executed.
20:53:25 INFO  : 'ps7_post_config' command is executed.
20:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:26 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:53:26 INFO  : Memory regions updated for context APU
20:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:26 INFO  : 'con' command is executed.
20:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:53:26 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:53:50 INFO  : Disconnected from the channel tcfchan#12.
20:53:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:50 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:53:50 INFO  : 'jtag frequency' command is executed.
20:53:50 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:53:50 INFO  : System reset is completed.
20:53:53 INFO  : 'after 3000' command is executed.
20:53:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:53:54 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:53:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:53:58 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:53:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:53:58 INFO  : 'ps7_init' command is executed.
20:53:58 INFO  : 'ps7_post_config' command is executed.
20:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:59 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:53:59 INFO  : Memory regions updated for context APU
20:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:59 INFO  : 'con' command is executed.
20:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:53:59 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:54:27 INFO  : Disconnected from the channel tcfchan#13.
20:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:28 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:54:28 INFO  : 'jtag frequency' command is executed.
20:54:28 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:54:28 INFO  : System reset is completed.
20:54:31 INFO  : 'after 3000' command is executed.
20:54:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:54:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:54:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:54:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:54:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:54:36 INFO  : 'ps7_init' command is executed.
20:54:36 INFO  : 'ps7_post_config' command is executed.
20:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:54:36 INFO  : Memory regions updated for context APU
20:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:36 INFO  : 'con' command is executed.
20:54:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:54:36 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:54:56 INFO  : Disconnected from the channel tcfchan#14.
20:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:56 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:54:56 INFO  : 'jtag frequency' command is executed.
20:54:56 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:54:56 INFO  : System reset is completed.
20:54:59 INFO  : 'after 3000' command is executed.
20:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:55:01 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:55:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:55:05 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:55:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:55:05 INFO  : 'ps7_init' command is executed.
20:55:05 INFO  : 'ps7_post_config' command is executed.
20:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:05 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:55:05 INFO  : Memory regions updated for context APU
20:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:06 INFO  : 'con' command is executed.
20:55:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:55:06 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:55:32 INFO  : Disconnected from the channel tcfchan#15.
20:55:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:32 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:55:32 INFO  : 'jtag frequency' command is executed.
20:55:32 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:55:32 INFO  : System reset is completed.
20:55:35 INFO  : 'after 3000' command is executed.
20:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:55:37 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:55:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:55:41 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:55:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:55:41 INFO  : 'ps7_init' command is executed.
20:55:41 INFO  : 'ps7_post_config' command is executed.
20:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:55:41 INFO  : Memory regions updated for context APU
20:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:41 INFO  : 'con' command is executed.
20:55:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:55:41 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:20:07 INFO  : Disconnected from the channel tcfchan#16.
21:20:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:07 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:20:07 INFO  : 'jtag frequency' command is executed.
21:20:07 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:20:07 INFO  : System reset is completed.
21:20:10 INFO  : 'after 3000' command is executed.
21:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:20:13 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:20:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:20:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:20:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:20:17 INFO  : 'ps7_init' command is executed.
21:20:17 INFO  : 'ps7_post_config' command is executed.
21:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:20:18 INFO  : Memory regions updated for context APU
21:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:18 INFO  : 'con' command is executed.
21:20:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:20:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:23:26 INFO  : Disconnected from the channel tcfchan#17.
22:23:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:26 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:23:26 INFO  : 'jtag frequency' command is executed.
22:23:27 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:23:27 INFO  : System reset is completed.
22:23:30 INFO  : 'after 3000' command is executed.
22:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:23:33 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:23:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:23:37 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:23:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:23:37 INFO  : 'ps7_init' command is executed.
22:23:37 INFO  : 'ps7_post_config' command is executed.
22:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:37 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:23:37 INFO  : Memory regions updated for context APU
22:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:37 INFO  : 'con' command is executed.
22:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:23:37 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:24:04 INFO  : Disconnected from the channel tcfchan#18.
22:24:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:04 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:24:04 INFO  : 'jtag frequency' command is executed.
22:24:04 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:24:04 INFO  : System reset is completed.
22:24:07 INFO  : 'after 3000' command is executed.
22:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:24:11 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:24:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:24:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:24:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:24:15 INFO  : 'ps7_init' command is executed.
22:24:15 INFO  : 'ps7_post_config' command is executed.
22:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:15 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:24:15 INFO  : Memory regions updated for context APU
22:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:15 INFO  : 'con' command is executed.
22:24:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:24:15 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:32:28 INFO  : Disconnected from the channel tcfchan#19.
22:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:28 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:32:28 INFO  : 'jtag frequency' command is executed.
22:32:28 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:32:29 INFO  : System reset is completed.
22:32:32 INFO  : 'after 3000' command is executed.
22:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:32:35 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:32:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:32:38 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:32:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:32:39 INFO  : 'ps7_init' command is executed.
22:32:39 INFO  : 'ps7_post_config' command is executed.
22:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:39 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:32:39 INFO  : Memory regions updated for context APU
22:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:39 INFO  : 'con' command is executed.
22:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:32:39 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:34:43 INFO  : Disconnected from the channel tcfchan#20.
22:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:43 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:34:43 INFO  : 'jtag frequency' command is executed.
22:34:43 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:34:43 INFO  : System reset is completed.
22:34:46 INFO  : 'after 3000' command is executed.
22:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:34:49 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:34:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:34:53 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:34:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:34:54 INFO  : 'ps7_init' command is executed.
22:34:54 INFO  : 'ps7_post_config' command is executed.
22:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:54 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:34:54 INFO  : Memory regions updated for context APU
22:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:54 INFO  : 'con' command is executed.
22:34:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:34:54 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:37:23 INFO  : Disconnected from the channel tcfchan#21.
22:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:23 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:37:23 INFO  : 'jtag frequency' command is executed.
22:37:23 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:37:23 INFO  : System reset is completed.
22:37:26 INFO  : 'after 3000' command is executed.
22:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:37:30 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:37:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:37:34 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:37:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:37:34 INFO  : 'ps7_init' command is executed.
22:37:34 INFO  : 'ps7_post_config' command is executed.
22:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:35 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:37:35 INFO  : Memory regions updated for context APU
22:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:35 INFO  : 'con' command is executed.
22:37:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:37:35 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:40:11 INFO  : Disconnected from the channel tcfchan#22.
22:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:12 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:40:12 INFO  : 'jtag frequency' command is executed.
22:40:12 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:40:12 INFO  : System reset is completed.
22:40:15 INFO  : 'after 3000' command is executed.
22:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:40:18 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:40:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:40:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:40:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:40:22 INFO  : 'ps7_init' command is executed.
22:40:22 INFO  : 'ps7_post_config' command is executed.
22:40:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:40:23 INFO  : Memory regions updated for context APU
22:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:23 INFO  : 'con' command is executed.
22:40:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:40:23 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:47:04 INFO  : Disconnected from the channel tcfchan#23.
22:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:04 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:47:04 INFO  : 'jtag frequency' command is executed.
22:47:04 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:47:04 INFO  : System reset is completed.
22:47:07 INFO  : 'after 3000' command is executed.
22:47:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:47:11 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:47:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:47:14 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:47:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:47:15 INFO  : 'ps7_init' command is executed.
22:47:15 INFO  : 'ps7_post_config' command is executed.
22:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:15 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:47:15 INFO  : Memory regions updated for context APU
22:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:15 INFO  : 'con' command is executed.
22:47:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:47:15 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:50:51 INFO  : Disconnected from the channel tcfchan#24.
22:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:51 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:50:51 INFO  : 'jtag frequency' command is executed.
22:50:51 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:50:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:50:51 INFO  : System reset is completed.
22:50:54 INFO  : 'after 3000' command is executed.
22:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:50:57 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:50:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:51:01 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:51:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:51:01 INFO  : 'ps7_init' command is executed.
22:51:01 INFO  : 'ps7_post_config' command is executed.
22:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:51:01 INFO  : Memory regions updated for context APU
22:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:01 INFO  : 'con' command is executed.
22:51:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:51:01 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:52:14 INFO  : Disconnected from the channel tcfchan#25.
22:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:14 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:52:14 INFO  : 'jtag frequency' command is executed.
22:52:14 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:52:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:52:14 INFO  : System reset is completed.
22:52:17 INFO  : 'after 3000' command is executed.
22:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:52:21 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:52:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:52:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:52:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:52:25 INFO  : 'ps7_init' command is executed.
22:52:25 INFO  : 'ps7_post_config' command is executed.
22:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:52:25 INFO  : Memory regions updated for context APU
22:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:25 INFO  : 'con' command is executed.
22:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:52:25 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:07:20 INFO  : Disconnected from the channel tcfchan#26.
23:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:20 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:07:20 INFO  : 'jtag frequency' command is executed.
23:07:20 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:07:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:07:20 INFO  : System reset is completed.
23:07:23 INFO  : 'after 3000' command is executed.
23:07:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:07:27 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:07:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:07:30 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:07:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:07:31 INFO  : 'ps7_init' command is executed.
23:07:31 INFO  : 'ps7_post_config' command is executed.
23:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:31 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:07:31 INFO  : Memory regions updated for context APU
23:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:31 INFO  : 'con' command is executed.
23:07:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:07:31 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:10:41 INFO  : Disconnected from the channel tcfchan#27.
23:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:41 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:10:41 INFO  : 'jtag frequency' command is executed.
23:10:41 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:10:42 INFO  : System reset is completed.
23:10:45 INFO  : 'after 3000' command is executed.
23:10:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:10:49 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:10:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:10:52 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:10:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:10:53 INFO  : 'ps7_init' command is executed.
23:10:53 INFO  : 'ps7_post_config' command is executed.
23:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:10:53 INFO  : Memory regions updated for context APU
23:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:53 INFO  : 'con' command is executed.
23:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:10:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:15:59 INFO  : Disconnected from the channel tcfchan#28.
23:15:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:59 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:15:59 INFO  : 'jtag frequency' command is executed.
23:15:59 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:15:59 INFO  : System reset is completed.
23:16:02 INFO  : 'after 3000' command is executed.
23:16:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:16:06 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:16:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:16:10 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:16:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:16:11 INFO  : 'ps7_init' command is executed.
23:16:11 INFO  : 'ps7_post_config' command is executed.
23:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:16:11 INFO  : Memory regions updated for context APU
23:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:11 INFO  : 'con' command is executed.
23:16:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:16:11 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:20:01 INFO  : Disconnected from the channel tcfchan#29.
23:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:01 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:20:01 INFO  : 'jtag frequency' command is executed.
23:20:01 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:20:01 INFO  : System reset is completed.
23:20:04 INFO  : 'after 3000' command is executed.
23:20:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:20:08 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:20:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:20:11 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:20:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:20:12 INFO  : 'ps7_init' command is executed.
23:20:12 INFO  : 'ps7_post_config' command is executed.
23:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:12 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:20:12 INFO  : Memory regions updated for context APU
23:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:12 INFO  : 'con' command is executed.
23:20:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:20:12 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:21:20 INFO  : Disconnected from the channel tcfchan#30.
23:21:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:20 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:21:20 INFO  : 'jtag frequency' command is executed.
23:21:20 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:21:21 INFO  : System reset is completed.
23:21:24 INFO  : 'after 3000' command is executed.
23:21:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:21:27 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:21:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:21:30 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:21:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:21:31 INFO  : 'ps7_init' command is executed.
23:21:31 INFO  : 'ps7_post_config' command is executed.
23:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:31 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:21:31 INFO  : Memory regions updated for context APU
23:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:31 INFO  : 'con' command is executed.
23:21:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:21:31 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:22:43 INFO  : Disconnected from the channel tcfchan#31.
23:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:43 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:22:43 INFO  : 'jtag frequency' command is executed.
23:22:43 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:22:43 INFO  : System reset is completed.
23:22:46 INFO  : 'after 3000' command is executed.
23:22:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:22:49 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:22:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:22:53 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:22:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:22:53 INFO  : 'ps7_init' command is executed.
23:22:53 INFO  : 'ps7_post_config' command is executed.
23:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:22:53 INFO  : Memory regions updated for context APU
23:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:53 INFO  : 'con' command is executed.
23:22:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:22:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:24:12 INFO  : Disconnected from the channel tcfchan#32.
23:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:12 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:24:12 INFO  : 'jtag frequency' command is executed.
23:24:12 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:24:12 INFO  : System reset is completed.
23:24:15 INFO  : 'after 3000' command is executed.
23:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:24:19 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:24:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:24:23 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:24:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:24:24 INFO  : 'ps7_init' command is executed.
23:24:24 INFO  : 'ps7_post_config' command is executed.
23:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:24 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:24:24 INFO  : Memory regions updated for context APU
23:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:24 INFO  : 'con' command is executed.
23:24:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:24:24 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:26:21 INFO  : Disconnected from the channel tcfchan#33.
23:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:21 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:26:21 INFO  : 'jtag frequency' command is executed.
23:26:21 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:26:21 INFO  : System reset is completed.
23:26:24 INFO  : 'after 3000' command is executed.
23:26:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:26:27 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:26:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:26:31 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:26:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:26:31 INFO  : 'ps7_init' command is executed.
23:26:31 INFO  : 'ps7_post_config' command is executed.
23:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:32 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:26:32 INFO  : Memory regions updated for context APU
23:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:32 INFO  : 'con' command is executed.
23:26:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:26:32 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:28:18 INFO  : Disconnected from the channel tcfchan#34.
23:28:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:18 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:28:18 INFO  : 'jtag frequency' command is executed.
23:28:18 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:28:18 INFO  : System reset is completed.
23:28:21 INFO  : 'after 3000' command is executed.
23:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:28:25 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:28:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:28:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:28:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:28:30 INFO  : 'ps7_init' command is executed.
23:28:30 INFO  : 'ps7_post_config' command is executed.
23:28:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:28:30 INFO  : Memory regions updated for context APU
23:28:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:30 INFO  : 'con' command is executed.
23:28:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:28:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:29:30 INFO  : Disconnected from the channel tcfchan#35.
23:29:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:30 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:29:30 INFO  : 'jtag frequency' command is executed.
23:29:30 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:29:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:29:30 INFO  : System reset is completed.
23:29:33 INFO  : 'after 3000' command is executed.
23:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:29:37 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:29:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:29:41 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:29:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:29:41 INFO  : 'ps7_init' command is executed.
23:29:41 INFO  : 'ps7_post_config' command is executed.
23:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:42 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:29:42 INFO  : Memory regions updated for context APU
23:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:42 INFO  : 'con' command is executed.
23:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:29:42 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:30:11 INFO  : Disconnected from the channel tcfchan#36.
23:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:11 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:30:11 INFO  : 'jtag frequency' command is executed.
23:30:11 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:30:11 INFO  : System reset is completed.
23:30:14 INFO  : 'after 3000' command is executed.
23:30:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:30:18 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:30:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:30:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:30:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:30:23 INFO  : 'ps7_init' command is executed.
23:30:23 INFO  : 'ps7_post_config' command is executed.
23:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:30:23 INFO  : Memory regions updated for context APU
23:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:23 INFO  : 'con' command is executed.
23:30:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:30:23 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:31:08 INFO  : Disconnected from the channel tcfchan#37.
23:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:09 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:31:09 INFO  : 'jtag frequency' command is executed.
23:31:09 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:31:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:31:09 INFO  : System reset is completed.
23:31:12 INFO  : 'after 3000' command is executed.
23:31:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:31:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:31:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:31:19 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:31:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:31:20 INFO  : 'ps7_init' command is executed.
23:31:20 INFO  : 'ps7_post_config' command is executed.
23:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:20 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:31:20 INFO  : Memory regions updated for context APU
23:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:20 INFO  : 'con' command is executed.
23:31:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:31:20 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:31:41 INFO  : Disconnected from the channel tcfchan#38.
23:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:42 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:31:42 INFO  : 'jtag frequency' command is executed.
23:31:42 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:31:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:31:42 INFO  : System reset is completed.
23:31:45 INFO  : 'after 3000' command is executed.
23:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:31:49 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:31:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:31:52 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:31:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:31:53 INFO  : 'ps7_init' command is executed.
23:31:53 INFO  : 'ps7_post_config' command is executed.
23:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:31:53 INFO  : Memory regions updated for context APU
23:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:53 INFO  : 'con' command is executed.
23:31:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:31:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:33:24 INFO  : Disconnected from the channel tcfchan#39.
23:33:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:24 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:33:24 INFO  : 'jtag frequency' command is executed.
23:33:24 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:33:24 INFO  : System reset is completed.
23:33:27 INFO  : 'after 3000' command is executed.
23:33:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:33:31 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:33:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:33:35 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:33:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:33:35 INFO  : 'ps7_init' command is executed.
23:33:35 INFO  : 'ps7_post_config' command is executed.
23:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:35 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:33:35 INFO  : Memory regions updated for context APU
23:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:35 INFO  : 'con' command is executed.
23:33:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:33:35 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:41:06 INFO  : Disconnected from the channel tcfchan#40.
23:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:06 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:41:06 INFO  : 'jtag frequency' command is executed.
23:41:06 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:41:06 INFO  : System reset is completed.
23:41:09 INFO  : 'after 3000' command is executed.
23:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:41:13 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:41:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:41:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:41:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:41:17 INFO  : 'ps7_init' command is executed.
23:41:17 INFO  : 'ps7_post_config' command is executed.
23:41:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:17 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:41:17 INFO  : Memory regions updated for context APU
23:41:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:17 INFO  : 'con' command is executed.
23:41:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:41:17 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:47:33 INFO  : Disconnected from the channel tcfchan#41.
23:47:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:33 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:47:33 INFO  : 'jtag frequency' command is executed.
23:47:33 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:47:33 INFO  : System reset is completed.
23:47:36 INFO  : 'after 3000' command is executed.
23:47:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:47:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:47:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:47:44 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:47:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:47:44 INFO  : 'ps7_init' command is executed.
23:47:44 INFO  : 'ps7_post_config' command is executed.
23:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:47:45 INFO  : Memory regions updated for context APU
23:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:45 INFO  : 'con' command is executed.
23:47:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:47:45 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:48:44 INFO  : Disconnected from the channel tcfchan#42.
23:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:45 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:48:45 INFO  : 'jtag frequency' command is executed.
23:48:45 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:48:45 INFO  : System reset is completed.
23:48:48 INFO  : 'after 3000' command is executed.
23:48:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:48:51 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:48:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:48:54 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:48:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:48:55 INFO  : 'ps7_init' command is executed.
23:48:55 INFO  : 'ps7_post_config' command is executed.
23:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:55 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:48:55 INFO  : Memory regions updated for context APU
23:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:55 INFO  : 'con' command is executed.
23:48:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:48:55 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:49:09 INFO  : Disconnected from the channel tcfchan#43.
23:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:09 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:49:09 INFO  : 'jtag frequency' command is executed.
23:49:09 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:49:09 INFO  : System reset is completed.
23:49:13 INFO  : 'after 3000' command is executed.
23:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:49:16 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:49:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:49:20 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:49:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:49:20 INFO  : 'ps7_init' command is executed.
23:49:20 INFO  : 'ps7_post_config' command is executed.
23:49:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:20 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:49:20 INFO  : Memory regions updated for context APU
23:49:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:20 INFO  : 'con' command is executed.
23:49:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:49:20 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:50:08 INFO  : Disconnected from the channel tcfchan#44.
23:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:08 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
23:50:08 INFO  : 'jtag frequency' command is executed.
23:50:08 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:50:08 INFO  : System reset is completed.
23:50:11 INFO  : 'after 3000' command is executed.
23:50:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
23:50:14 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:50:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:50:18 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
23:50:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
23:50:19 INFO  : 'ps7_init' command is executed.
23:50:19 INFO  : 'ps7_post_config' command is executed.
23:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:19 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

23:50:19 INFO  : Memory regions updated for context APU
23:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:19 INFO  : 'con' command is executed.
23:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

23:50:19 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:52:50 INFO  : Disconnected from the channel tcfchan#45.
07:26:56 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
07:26:57 INFO  : XSDB server has started successfully.
07:26:57 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf.
07:26:57 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
07:27:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1472776637000,  Project:1472608724000
07:27:12 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:27:14 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
07:27:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:27:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-systemd-timesyncd.service-4spXSK"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-rtkit-daemon.service-4sLxiR"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-colord.service-yUfH4h"

07:27:21 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

07:27:21 ERROR : Error updating BSP project MSS files.
07:27:22 INFO  : Updating hardware inferred compiler options for cpu0_app.
07:27:22 INFO  : Clearing existing target manager status.
07:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:28:43 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
07:28:43 INFO  : 'jtag frequency' command is executed.
07:28:43 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:28:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:28:43 INFO  : System reset is completed.
07:28:46 INFO  : 'after 3000' command is executed.
07:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
07:28:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:28:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:28:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:28:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:28:48 INFO  : 'ps7_init' command is executed.
07:28:48 INFO  : 'ps7_post_config' command is executed.
07:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:28:48 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:28:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

07:28:48 INFO  : Memory regions updated for context APU
07:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:28:48 INFO  : 'con' command is executed.
07:28:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

07:28:48 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:29:48 INFO  : Disconnected from the channel tcfchan#1.
07:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:29:48 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
07:29:48 INFO  : 'jtag frequency' command is executed.
07:29:48 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:29:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:29:48 INFO  : System reset is completed.
07:29:51 INFO  : 'after 3000' command is executed.
07:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
07:29:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:29:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:29:56 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:29:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:29:56 INFO  : 'ps7_init' command is executed.
07:29:56 INFO  : 'ps7_post_config' command is executed.
07:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:29:56 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:29:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

07:29:56 INFO  : Memory regions updated for context APU
07:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:29:56 INFO  : 'con' command is executed.
07:29:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

07:29:56 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:30:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:30:56 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
07:30:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:30:56 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
07:30:56 ERROR : Failed to closesw "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss'.
Design is not opened in the current session.


07:32:14 INFO  : Disconnected from the channel tcfchan#2.
07:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:32:14 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
07:32:14 INFO  : 'jtag frequency' command is executed.
07:32:14 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:32:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:32:14 INFO  : System reset is completed.
07:32:17 INFO  : 'after 3000' command is executed.
07:32:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
07:32:18 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:32:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:32:19 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:32:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:32:19 INFO  : 'ps7_init' command is executed.
07:32:19 INFO  : 'ps7_post_config' command is executed.
07:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:32:19 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:32:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

07:32:19 INFO  : Memory regions updated for context APU
07:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:32:19 INFO  : 'con' command is executed.
07:32:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

07:32:19 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:33:51 INFO  : Disconnected from the channel tcfchan#3.
07:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:33:52 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
07:33:52 INFO  : 'jtag frequency' command is executed.
07:33:52 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:33:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:33:52 INFO  : System reset is completed.
07:33:55 INFO  : 'after 3000' command is executed.
07:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
07:33:56 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:33:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:33:56 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:33:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:33:56 INFO  : 'ps7_init' command is executed.
07:33:56 INFO  : 'ps7_post_config' command is executed.
07:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:33:57 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

07:33:57 INFO  : Memory regions updated for context APU
07:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:33:57 INFO  : 'con' command is executed.
07:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

07:33:57 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:34:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:34:23 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
07:34:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

07:34:23 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
07:34:23 ERROR : Failed to closesw "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss'.
Design is not opened in the current session.


07:34:33 INFO  : Disconnected from the channel tcfchan#4.
07:34:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:34:33 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
07:34:33 INFO  : 'jtag frequency' command is executed.
07:34:33 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:34:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:34:33 INFO  : System reset is completed.
07:34:36 INFO  : 'after 3000' command is executed.
07:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
07:34:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:34:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:34:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:34:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:34:40 INFO  : 'ps7_init' command is executed.
07:34:40 INFO  : 'ps7_post_config' command is executed.
07:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:34:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

07:34:41 INFO  : Memory regions updated for context APU
07:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:34:41 INFO  : 'con' command is executed.
07:34:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

07:34:41 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:42:57 INFO  : Disconnected from the channel tcfchan#5.
07:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:42:57 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
07:42:57 INFO  : 'jtag frequency' command is executed.
07:42:57 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:42:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:42:57 INFO  : System reset is completed.
07:43:00 INFO  : 'after 3000' command is executed.
07:43:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
07:43:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:43:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:43:04 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:43:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:43:05 INFO  : 'ps7_init' command is executed.
07:43:05 INFO  : 'ps7_post_config' command is executed.
07:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:43:05 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:43:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

07:43:05 INFO  : Memory regions updated for context APU
07:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:43:05 INFO  : 'con' command is executed.
07:43:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

07:43:05 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:47:53 INFO  : Disconnected from the channel tcfchan#6.
07:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:47:53 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
07:47:53 INFO  : 'jtag frequency' command is executed.
07:47:53 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:47:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:47:53 INFO  : System reset is completed.
07:47:56 INFO  : 'after 3000' command is executed.
07:47:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
07:48:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:48:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:48:00 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:48:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:48:00 INFO  : 'ps7_init' command is executed.
07:48:00 INFO  : 'ps7_post_config' command is executed.
07:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:48:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

07:48:01 INFO  : Memory regions updated for context APU
07:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:48:01 INFO  : 'con' command is executed.
07:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

07:48:01 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:49:40 INFO  : Disconnected from the channel tcfchan#7.
07:49:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:49:40 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
07:49:40 INFO  : 'jtag frequency' command is executed.
07:49:40 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:49:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:49:40 INFO  : System reset is completed.
07:49:43 INFO  : 'after 3000' command is executed.
07:49:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
07:49:46 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:49:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:49:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:49:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:49:47 INFO  : 'ps7_init' command is executed.
07:49:47 INFO  : 'ps7_post_config' command is executed.
07:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:49:47 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:49:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

07:49:47 INFO  : Memory regions updated for context APU
07:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:49:47 INFO  : 'con' command is executed.
07:49:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

07:49:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:51:54 INFO  : Disconnected from the channel tcfchan#8.
07:51:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:51:54 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
07:51:54 INFO  : 'jtag frequency' command is executed.
07:51:54 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:51:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:51:55 INFO  : System reset is completed.
07:51:58 INFO  : 'after 3000' command is executed.
07:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
07:52:01 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:52:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:52:01 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:52:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:52:01 INFO  : 'ps7_init' command is executed.
07:52:01 INFO  : 'ps7_post_config' command is executed.
07:52:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:52:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:52:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

07:52:01 INFO  : Memory regions updated for context APU
07:52:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:52:01 INFO  : 'con' command is executed.
07:52:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

07:52:01 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:54:59 INFO  : Disconnected from the channel tcfchan#9.
07:54:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:55:00 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
07:55:00 INFO  : 'jtag frequency' command is executed.
07:55:00 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:55:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:55:00 INFO  : System reset is completed.
07:55:03 INFO  : 'after 3000' command is executed.
07:55:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
07:55:06 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:55:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:55:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:55:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:55:07 INFO  : 'ps7_init' command is executed.
07:55:07 INFO  : 'ps7_post_config' command is executed.
07:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:55:07 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

07:55:07 INFO  : Memory regions updated for context APU
07:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:55:07 INFO  : 'con' command is executed.
07:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

07:55:07 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
07:58:17 INFO  : Disconnected from the channel tcfchan#10.
07:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:58:17 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
07:58:17 INFO  : 'jtag frequency' command is executed.
07:58:17 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:58:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:58:17 INFO  : System reset is completed.
07:58:20 INFO  : 'after 3000' command is executed.
07:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
07:58:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
07:58:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:58:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
07:58:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
07:58:25 INFO  : 'ps7_init' command is executed.
07:58:25 INFO  : 'ps7_post_config' command is executed.
07:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:58:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

07:58:25 INFO  : Memory regions updated for context APU
07:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:58:25 INFO  : 'con' command is executed.
07:58:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

07:58:25 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
08:03:19 INFO  : Disconnected from the channel tcfchan#11.
08:03:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:03:19 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
08:03:19 INFO  : 'jtag frequency' command is executed.
08:03:19 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:03:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:03:19 INFO  : System reset is completed.
08:03:22 INFO  : 'after 3000' command is executed.
08:03:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
08:03:26 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
08:03:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:03:26 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
08:03:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:03:26 INFO  : 'ps7_init' command is executed.
08:03:26 INFO  : 'ps7_post_config' command is executed.
08:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:03:26 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:03:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

08:03:26 INFO  : Memory regions updated for context APU
08:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:03:26 INFO  : 'con' command is executed.
08:03:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

08:03:26 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
08:04:57 INFO  : Disconnected from the channel tcfchan#12.
08:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:04:57 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
08:04:57 INFO  : 'jtag frequency' command is executed.
08:04:57 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:04:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:04:57 INFO  : System reset is completed.
08:05:00 INFO  : 'after 3000' command is executed.
08:05:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
08:05:03 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
08:05:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:05:04 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
08:05:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:05:04 INFO  : 'ps7_init' command is executed.
08:05:04 INFO  : 'ps7_post_config' command is executed.
08:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:05:04 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:05:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

08:05:04 INFO  : Memory regions updated for context APU
08:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:05:04 INFO  : 'con' command is executed.
08:05:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

08:05:04 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
08:08:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1472818081000,  Project:1472776637000
08:08:27 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:08:29 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
08:08:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:08:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-systemd-timesyncd.service-4spXSK"

08:08:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-rtkit-daemon.service-4sLxiR"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-colord.service-yUfH4h"

08:08:36 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

08:08:36 ERROR : Error updating BSP project MSS files.
08:08:37 INFO  : Updating hardware inferred compiler options for cpu0_app.
08:08:37 INFO  : Clearing existing target manager status.
08:09:00 INFO  : Disconnected from the channel tcfchan#13.
08:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:09:00 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
08:09:00 INFO  : 'jtag frequency' command is executed.
08:09:00 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:09:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:09:00 INFO  : System reset is completed.
08:09:03 INFO  : 'after 3000' command is executed.
08:09:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
08:09:06 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
08:09:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:09:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
08:09:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:09:07 INFO  : 'ps7_init' command is executed.
08:09:07 INFO  : 'ps7_post_config' command is executed.
08:09:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:09:07 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:09:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

08:09:07 INFO  : Memory regions updated for context APU
08:09:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:09:07 INFO  : 'con' command is executed.
08:09:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

08:09:07 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
08:24:22 INFO  : Disconnected from the channel tcfchan#14.
08:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:24:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
08:24:22 INFO  : 'jtag frequency' command is executed.
08:24:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:24:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:24:23 INFO  : System reset is completed.
08:24:26 INFO  : 'after 3000' command is executed.
08:24:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
08:24:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
08:24:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:24:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
08:24:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:24:30 INFO  : 'ps7_init' command is executed.
08:24:30 INFO  : 'ps7_post_config' command is executed.
08:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

08:24:30 INFO  : Memory regions updated for context APU
08:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:30 INFO  : 'con' command is executed.
08:24:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

08:24:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
08:39:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1472819916000,  Project:1472818081000
08:39:16 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:39:17 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
08:39:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:39:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-systemd-timesyncd.service-4spXSK"

08:39:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-rtkit-daemon.service-4sLxiR"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-colord.service-yUfH4h"

08:39:26 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

08:39:26 ERROR : Error updating BSP project MSS files.
08:39:27 INFO  : Updating hardware inferred compiler options for cpu0_app.
08:39:27 INFO  : Clearing existing target manager status.
08:39:31 INFO  : Disconnected from the channel tcfchan#15.
08:39:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:39:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:39:44 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
08:39:44 INFO  : 'jtag frequency' command is executed.
08:39:44 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:39:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:39:44 INFO  : System reset is completed.
08:39:47 INFO  : 'after 3000' command is executed.
08:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
08:39:51 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
08:39:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:39:51 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
08:39:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:39:51 INFO  : 'ps7_init' command is executed.
08:39:51 INFO  : 'ps7_post_config' command is executed.
08:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:39:51 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

08:39:51 INFO  : Memory regions updated for context APU
08:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:39:51 INFO  : 'con' command is executed.
08:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

08:39:51 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
08:48:41 INFO  : Disconnected from the channel tcfchan#16.
08:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:48:41 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
08:48:41 INFO  : 'jtag frequency' command is executed.
08:48:41 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:48:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:48:41 INFO  : System reset is completed.
08:48:44 INFO  : 'after 3000' command is executed.
08:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
08:48:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
08:48:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:48:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
08:48:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:48:48 INFO  : 'ps7_init' command is executed.
08:48:48 INFO  : 'ps7_post_config' command is executed.
08:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:48:48 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

08:48:48 INFO  : Memory regions updated for context APU
08:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:48:48 INFO  : 'con' command is executed.
08:48:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

08:48:48 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
08:49:43 INFO  : Disconnected from the channel tcfchan#17.
08:49:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:49:43 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
08:49:43 INFO  : 'jtag frequency' command is executed.
08:49:43 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:49:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:49:44 INFO  : System reset is completed.
08:49:47 INFO  : 'after 3000' command is executed.
08:49:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
08:49:50 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
08:49:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:49:50 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
08:49:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
08:49:51 INFO  : 'ps7_init' command is executed.
08:49:51 INFO  : 'ps7_post_config' command is executed.
08:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:51 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

08:49:51 INFO  : Memory regions updated for context APU
08:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:51 INFO  : 'con' command is executed.
08:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

08:49:51 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:11:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1472825241000,  Project:1472819916000
10:11:31 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:11:32 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
10:11:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:11:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-systemd-timesyncd.service-4spXSK"

10:11:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-rtkit-daemon.service-4sLxiR"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-colord.service-yUfH4h"

10:11:40 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

10:11:40 ERROR : Error updating BSP project MSS files.
10:11:41 INFO  : Updating hardware inferred compiler options for cpu0_app.
10:11:41 INFO  : Clearing existing target manager status.
10:11:59 INFO  : Disconnected from the channel tcfchan#18.
10:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:59 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:11:59 INFO  : 'jtag frequency' command is executed.
10:11:59 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:11:59 INFO  : System reset is completed.
10:12:02 INFO  : 'after 3000' command is executed.
10:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:12:06 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:12:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:12:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:12:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:12:07 INFO  : 'ps7_init' command is executed.
10:12:07 INFO  : 'ps7_post_config' command is executed.
10:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:07 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:12:07 INFO  : Memory regions updated for context APU
10:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:07 INFO  : 'con' command is executed.
10:12:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:12:07 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:12:39 INFO  : Disconnected from the channel tcfchan#19.
10:12:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:39 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:12:39 INFO  : 'jtag frequency' command is executed.
10:12:39 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:12:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:12:39 INFO  : System reset is completed.
10:12:42 INFO  : 'after 3000' command is executed.
10:12:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:12:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:12:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:12:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:12:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:12:47 INFO  : 'ps7_init' command is executed.
10:12:47 INFO  : 'ps7_post_config' command is executed.
10:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:47 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:12:47 INFO  : Memory regions updated for context APU
10:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:47 INFO  : 'con' command is executed.
10:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:12:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:13:38 INFO  : Disconnected from the channel tcfchan#20.
10:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:38 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:13:38 INFO  : 'jtag frequency' command is executed.
10:13:38 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:13:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:13:38 INFO  : System reset is completed.
10:13:41 INFO  : 'after 3000' command is executed.
10:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:13:46 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:13:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:13:46 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:13:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:13:46 INFO  : 'ps7_init' command is executed.
10:13:46 INFO  : 'ps7_post_config' command is executed.
10:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:46 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:13:46 INFO  : Memory regions updated for context APU
10:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:47 INFO  : 'con' command is executed.
10:13:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:13:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:26:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1472826369000,  Project:1472825241000
10:26:32 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:26:34 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
10:26:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:26:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-systemd-timesyncd.service-4spXSK"

10:26:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-rtkit-daemon.service-4sLxiR"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-colord.service-yUfH4h"

10:26:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

10:26:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:26:43 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

10:26:43 ERROR : Error updating BSP project MSS files.
10:26:44 INFO  : Updating hardware inferred compiler options for cpu0_app.
10:26:44 INFO  : Clearing existing target manager status.
10:26:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

10:26:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:26:57 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:26:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

10:26:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:26:57 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
10:26:57 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.GeneratedMethodAccessor55.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /cpu0_app_bsp
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
10:27:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

10:27:33 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:27:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:27:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

10:27:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:27:33 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
10:27:33 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.GeneratedMethodAccessor55.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /cpu0_app_bsp
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
10:27:46 INFO  : Disconnected from the channel tcfchan#21.
10:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:47 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:27:47 INFO  : 'jtag frequency' command is executed.
10:27:47 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:27:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:27:47 INFO  : System reset is completed.
10:27:50 INFO  : 'after 3000' command is executed.
10:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:27:54 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:27:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:27:54 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:27:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:27:55 INFO  : 'ps7_init' command is executed.
10:27:55 INFO  : 'ps7_post_config' command is executed.
10:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:55 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:27:55 INFO  : Memory regions updated for context APU
10:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:55 INFO  : 'con' command is executed.
10:27:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:27:55 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:30:14 INFO  : Disconnected from the channel tcfchan#22.
10:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:15 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:30:15 INFO  : 'jtag frequency' command is executed.
10:30:15 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:30:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:30:15 INFO  : System reset is completed.
10:30:18 INFO  : 'after 3000' command is executed.
10:30:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:30:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:30:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:30:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:30:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:30:22 INFO  : 'ps7_init' command is executed.
10:30:22 INFO  : 'ps7_post_config' command is executed.
10:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:30:23 INFO  : Memory regions updated for context APU
10:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:23 INFO  : 'con' command is executed.
10:30:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:30:23 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:32:37 INFO  : Disconnected from the channel tcfchan#23.
10:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:38 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:32:38 INFO  : 'jtag frequency' command is executed.
10:32:38 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:32:38 INFO  : System reset is completed.
10:32:41 INFO  : 'after 3000' command is executed.
10:32:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:32:45 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:32:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:32:45 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:32:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:32:45 INFO  : 'ps7_init' command is executed.
10:32:45 INFO  : 'ps7_post_config' command is executed.
10:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:32:45 INFO  : Memory regions updated for context APU
10:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:45 INFO  : 'con' command is executed.
10:32:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:32:45 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:34:28 INFO  : Disconnected from the channel tcfchan#24.
10:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:28 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:34:28 INFO  : 'jtag frequency' command is executed.
10:34:28 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:34:28 INFO  : System reset is completed.
10:34:31 INFO  : 'after 3000' command is executed.
10:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:34:35 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:34:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:34:35 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:34:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:34:36 INFO  : 'ps7_init' command is executed.
10:34:36 INFO  : 'ps7_post_config' command is executed.
10:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:34:36 INFO  : Memory regions updated for context APU
10:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:36 INFO  : 'con' command is executed.
10:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:34:36 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:37:17 INFO  : Disconnected from the channel tcfchan#25.
10:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:17 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:37:17 INFO  : 'jtag frequency' command is executed.
10:37:17 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:37:17 INFO  : System reset is completed.
10:37:20 INFO  : 'after 3000' command is executed.
10:37:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:37:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:37:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:37:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:37:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:37:24 INFO  : 'ps7_init' command is executed.
10:37:24 INFO  : 'ps7_post_config' command is executed.
10:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:37:25 INFO  : Memory regions updated for context APU
10:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:25 INFO  : 'con' command is executed.
10:37:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:37:25 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:46:05 INFO  : Disconnected from the channel tcfchan#26.
10:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:05 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:46:05 INFO  : 'jtag frequency' command is executed.
10:46:05 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:46:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:46:05 INFO  : System reset is completed.
10:46:08 INFO  : 'after 3000' command is executed.
10:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:46:11 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:46:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:46:11 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:46:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:46:12 INFO  : 'ps7_init' command is executed.
10:46:12 INFO  : 'ps7_post_config' command is executed.
10:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:12 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:46:12 INFO  : Memory regions updated for context APU
10:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:12 INFO  : 'con' command is executed.
10:46:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:46:12 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:51:46 INFO  : Disconnected from the channel tcfchan#27.
10:51:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:47 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:51:47 INFO  : 'jtag frequency' command is executed.
10:51:47 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:51:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:51:47 INFO  : System reset is completed.
10:51:50 INFO  : 'after 3000' command is executed.
10:51:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:51:53 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:51:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:51:53 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:51:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:51:54 INFO  : 'ps7_init' command is executed.
10:51:54 INFO  : 'ps7_post_config' command is executed.
10:51:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:54 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:51:54 INFO  : Memory regions updated for context APU
10:51:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:54 INFO  : 'con' command is executed.
10:51:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:51:54 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:52:53 INFO  : Disconnected from the channel tcfchan#28.
10:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:53 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:52:53 INFO  : 'jtag frequency' command is executed.
10:52:53 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:52:53 INFO  : System reset is completed.
10:52:56 INFO  : 'after 3000' command is executed.
10:52:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:53:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:53:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:53:00 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:53:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:53:00 INFO  : 'ps7_init' command is executed.
10:53:00 INFO  : 'ps7_post_config' command is executed.
10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:53:00 INFO  : Memory regions updated for context APU
10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : 'con' command is executed.
10:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:53:00 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:54:27 INFO  : Disconnected from the channel tcfchan#29.
10:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:27 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:54:27 INFO  : 'jtag frequency' command is executed.
10:54:27 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:54:27 INFO  : System reset is completed.
10:54:30 INFO  : 'after 3000' command is executed.
10:54:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:54:34 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:54:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:54:34 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:54:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:54:34 INFO  : 'ps7_init' command is executed.
10:54:34 INFO  : 'ps7_post_config' command is executed.
10:54:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:34 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:54:34 INFO  : Memory regions updated for context APU
10:54:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:34 INFO  : 'con' command is executed.
10:54:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:54:34 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:55:33 INFO  : Disconnected from the channel tcfchan#30.
10:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:33 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:55:33 INFO  : 'jtag frequency' command is executed.
10:55:33 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:55:34 INFO  : System reset is completed.
10:55:37 INFO  : 'after 3000' command is executed.
10:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:55:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:55:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:55:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:55:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:55:41 INFO  : 'ps7_init' command is executed.
10:55:41 INFO  : 'ps7_post_config' command is executed.
10:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:55:41 INFO  : Memory regions updated for context APU
10:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:41 INFO  : 'con' command is executed.
10:55:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:55:41 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:55:49 INFO  : Disconnected from the channel tcfchan#31.
10:55:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:49 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:55:49 INFO  : 'jtag frequency' command is executed.
10:55:49 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:55:49 INFO  : System reset is completed.
10:55:52 INFO  : 'after 3000' command is executed.
10:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:55:55 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:55:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:55:55 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:55:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:55:56 INFO  : 'ps7_init' command is executed.
10:55:56 INFO  : 'ps7_post_config' command is executed.
10:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:56 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:55:56 INFO  : Memory regions updated for context APU
10:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:56 INFO  : 'con' command is executed.
10:55:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:55:56 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:56:22 INFO  : Disconnected from the channel tcfchan#32.
10:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:56:22 INFO  : 'jtag frequency' command is executed.
10:56:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:56:23 INFO  : System reset is completed.
10:56:26 INFO  : 'after 3000' command is executed.
10:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:56:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:56:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:56:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:56:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:56:30 INFO  : 'ps7_init' command is executed.
10:56:30 INFO  : 'ps7_post_config' command is executed.
10:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:56:30 INFO  : Memory regions updated for context APU
10:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:30 INFO  : 'con' command is executed.
10:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:56:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:57:02 INFO  : Disconnected from the channel tcfchan#33.
10:57:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:02 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:57:02 INFO  : 'jtag frequency' command is executed.
10:57:02 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:57:02 INFO  : System reset is completed.
10:57:05 INFO  : 'after 3000' command is executed.
10:57:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:57:09 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:57:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:57:09 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:57:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:57:09 INFO  : 'ps7_init' command is executed.
10:57:09 INFO  : 'ps7_post_config' command is executed.
10:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:09 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:57:09 INFO  : Memory regions updated for context APU
10:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:09 INFO  : 'con' command is executed.
10:57:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:57:09 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:57:27 INFO  : Disconnected from the channel tcfchan#34.
10:57:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:27 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:57:27 INFO  : 'jtag frequency' command is executed.
10:57:27 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:57:28 INFO  : System reset is completed.
10:57:31 INFO  : 'after 3000' command is executed.
10:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:57:34 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:57:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:57:34 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:57:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:57:35 INFO  : 'ps7_init' command is executed.
10:57:35 INFO  : 'ps7_post_config' command is executed.
10:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:35 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:57:35 INFO  : Memory regions updated for context APU
10:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:35 INFO  : 'con' command is executed.
10:57:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:57:35 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
10:58:37 INFO  : Disconnected from the channel tcfchan#35.
10:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:38 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
10:58:38 INFO  : 'jtag frequency' command is executed.
10:58:38 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:58:38 INFO  : System reset is completed.
10:58:41 INFO  : 'after 3000' command is executed.
10:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
10:58:45 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
10:58:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:58:45 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
10:58:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
10:58:45 INFO  : 'ps7_init' command is executed.
10:58:45 INFO  : 'ps7_post_config' command is executed.
10:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

10:58:45 INFO  : Memory regions updated for context APU
10:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:46 INFO  : 'con' command is executed.
10:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

10:58:46 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:00:18 INFO  : Disconnected from the channel tcfchan#36.
11:00:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:18 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:00:18 INFO  : 'jtag frequency' command is executed.
11:00:18 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:00:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:00:18 INFO  : System reset is completed.
11:00:21 INFO  : 'after 3000' command is executed.
11:00:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:00:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:00:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:00:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:00:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:00:25 INFO  : 'ps7_init' command is executed.
11:00:25 INFO  : 'ps7_post_config' command is executed.
11:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:00:25 INFO  : Memory regions updated for context APU
11:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:25 INFO  : 'con' command is executed.
11:00:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:00:25 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:00:43 INFO  : Disconnected from the channel tcfchan#37.
11:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:43 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:00:43 INFO  : 'jtag frequency' command is executed.
11:00:43 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:00:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:00:43 INFO  : System reset is completed.
11:00:46 INFO  : 'after 3000' command is executed.
11:00:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:00:50 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:00:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:00:50 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:00:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:00:51 INFO  : 'ps7_init' command is executed.
11:00:51 INFO  : 'ps7_post_config' command is executed.
11:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:51 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:00:51 INFO  : Memory regions updated for context APU
11:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:51 INFO  : 'con' command is executed.
11:00:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:00:51 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:01:13 INFO  : Disconnected from the channel tcfchan#38.
11:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:14 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:01:14 INFO  : 'jtag frequency' command is executed.
11:01:14 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:01:14 INFO  : System reset is completed.
11:01:17 INFO  : 'after 3000' command is executed.
11:01:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:01:21 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:01:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:01:21 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:01:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:01:21 INFO  : 'ps7_init' command is executed.
11:01:21 INFO  : 'ps7_post_config' command is executed.
11:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:21 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:01:21 INFO  : Memory regions updated for context APU
11:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:21 INFO  : 'con' command is executed.
11:01:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:01:21 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:02:30 INFO  : Disconnected from the channel tcfchan#39.
11:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:31 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:02:31 INFO  : 'jtag frequency' command is executed.
11:02:31 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:02:31 INFO  : System reset is completed.
11:02:34 INFO  : 'after 3000' command is executed.
11:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:02:38 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:02:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:02:38 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:02:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:02:38 INFO  : 'ps7_init' command is executed.
11:02:38 INFO  : 'ps7_post_config' command is executed.
11:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:38 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:02:39 INFO  : Memory regions updated for context APU
11:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:39 INFO  : 'con' command is executed.
11:02:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:02:39 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:03:22 INFO  : Disconnected from the channel tcfchan#40.
11:03:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:03:22 INFO  : 'jtag frequency' command is executed.
11:03:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:03:22 INFO  : System reset is completed.
11:03:25 INFO  : 'after 3000' command is executed.
11:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:03:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:03:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:03:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:03:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:03:29 INFO  : 'ps7_init' command is executed.
11:03:29 INFO  : 'ps7_post_config' command is executed.
11:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:03:29 INFO  : Memory regions updated for context APU
11:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:29 INFO  : 'con' command is executed.
11:03:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:03:29 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:04:04 INFO  : Disconnected from the channel tcfchan#41.
11:04:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:04 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:04:04 INFO  : 'jtag frequency' command is executed.
11:04:04 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:04:04 INFO  : System reset is completed.
11:04:07 INFO  : 'after 3000' command is executed.
11:04:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:04:11 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:04:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:04:11 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:04:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:04:11 INFO  : 'ps7_init' command is executed.
11:04:11 INFO  : 'ps7_post_config' command is executed.
11:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:04:11 INFO  : Memory regions updated for context APU
11:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:12 INFO  : 'con' command is executed.
11:04:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:04:12 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:05:53 INFO  : Disconnected from the channel tcfchan#42.
11:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:53 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:05:53 INFO  : 'jtag frequency' command is executed.
11:05:53 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:05:53 INFO  : System reset is completed.
11:05:56 INFO  : 'after 3000' command is executed.
11:05:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:06:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:06:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:06:00 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:06:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:06:00 INFO  : 'ps7_init' command is executed.
11:06:00 INFO  : 'ps7_post_config' command is executed.
11:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:00 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:06:00 INFO  : Memory regions updated for context APU
11:06:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:01 INFO  : 'con' command is executed.
11:06:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:06:01 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:07:47 INFO  : Disconnected from the channel tcfchan#43.
11:07:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:47 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:07:47 INFO  : 'jtag frequency' command is executed.
11:07:47 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:07:47 INFO  : System reset is completed.
11:07:50 INFO  : 'after 3000' command is executed.
11:07:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:07:54 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:07:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:07:54 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:07:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:07:55 INFO  : 'ps7_init' command is executed.
11:07:55 INFO  : 'ps7_post_config' command is executed.
11:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:55 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:07:55 INFO  : Memory regions updated for context APU
11:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:55 INFO  : 'con' command is executed.
11:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:07:55 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:08:46 INFO  : Disconnected from the channel tcfchan#44.
11:08:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:46 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:08:46 INFO  : 'jtag frequency' command is executed.
11:08:46 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:08:46 INFO  : System reset is completed.
11:08:49 INFO  : 'after 3000' command is executed.
11:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:08:53 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:08:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:08:53 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:08:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:08:54 INFO  : 'ps7_init' command is executed.
11:08:54 INFO  : 'ps7_post_config' command is executed.
11:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:54 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:08:54 INFO  : Memory regions updated for context APU
11:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:54 INFO  : 'con' command is executed.
11:08:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:08:54 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:15:48 INFO  : Disconnected from the channel tcfchan#45.
11:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:49 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:15:49 INFO  : 'jtag frequency' command is executed.
11:15:49 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:15:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:15:49 INFO  : System reset is completed.
11:15:52 INFO  : 'after 3000' command is executed.
11:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:15:55 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:15:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:15:55 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:15:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:15:55 INFO  : 'ps7_init' command is executed.
11:15:55 INFO  : 'ps7_post_config' command is executed.
11:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:55 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:15:55 INFO  : Memory regions updated for context APU
11:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:55 INFO  : 'con' command is executed.
11:15:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:15:55 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:16:26 INFO  : Disconnected from the channel tcfchan#46.
11:16:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:26 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:16:26 INFO  : 'jtag frequency' command is executed.
11:16:26 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:16:27 INFO  : System reset is completed.
11:16:30 INFO  : 'after 3000' command is executed.
11:16:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:16:33 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:16:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:16:33 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:16:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:16:33 INFO  : 'ps7_init' command is executed.
11:16:33 INFO  : 'ps7_post_config' command is executed.
11:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:16:33 INFO  : Memory regions updated for context APU
11:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:34 INFO  : 'con' command is executed.
11:16:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:16:34 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:19:41 INFO  : Disconnected from the channel tcfchan#47.
11:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:41 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:19:41 INFO  : 'jtag frequency' command is executed.
11:19:41 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:19:41 INFO  : System reset is completed.
11:19:44 INFO  : 'after 3000' command is executed.
11:19:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:19:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:19:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:19:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:19:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:19:49 INFO  : 'ps7_init' command is executed.
11:19:49 INFO  : 'ps7_post_config' command is executed.
11:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:19:49 INFO  : Memory regions updated for context APU
11:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:49 INFO  : 'con' command is executed.
11:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:19:49 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:22:29 INFO  : Disconnected from the channel tcfchan#48.
11:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:29 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:22:29 INFO  : 'jtag frequency' command is executed.
11:22:29 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:22:29 INFO  : System reset is completed.
11:22:32 INFO  : 'after 3000' command is executed.
11:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:22:35 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:22:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:22:35 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:22:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:22:36 INFO  : 'ps7_init' command is executed.
11:22:36 INFO  : 'ps7_post_config' command is executed.
11:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:22:36 INFO  : Memory regions updated for context APU
11:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:36 INFO  : 'con' command is executed.
11:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:22:36 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:23:26 INFO  : Disconnected from the channel tcfchan#49.
11:23:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:26 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:23:26 INFO  : 'jtag frequency' command is executed.
11:23:26 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:23:26 INFO  : System reset is completed.
11:23:29 INFO  : 'after 3000' command is executed.
11:23:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:23:33 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:23:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:23:33 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:23:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:23:33 INFO  : 'ps7_init' command is executed.
11:23:33 INFO  : 'ps7_post_config' command is executed.
11:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:23:34 INFO  : Memory regions updated for context APU
11:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:34 INFO  : 'con' command is executed.
11:23:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:23:34 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:24:34 INFO  : Disconnected from the channel tcfchan#50.
11:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:34 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:24:34 INFO  : 'jtag frequency' command is executed.
11:24:34 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:24:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:24:35 INFO  : System reset is completed.
11:24:38 INFO  : 'after 3000' command is executed.
11:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:24:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:24:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:24:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:24:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:24:42 INFO  : 'ps7_init' command is executed.
11:24:42 INFO  : 'ps7_post_config' command is executed.
11:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:42 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:24:42 INFO  : Memory regions updated for context APU
11:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:42 INFO  : 'con' command is executed.
11:24:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:24:42 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:25:15 INFO  : Disconnected from the channel tcfchan#51.
11:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:15 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:25:15 INFO  : 'jtag frequency' command is executed.
11:25:15 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:25:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:25:15 INFO  : System reset is completed.
11:25:18 INFO  : 'after 3000' command is executed.
11:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:25:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:25:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:25:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:25:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:25:22 INFO  : 'ps7_init' command is executed.
11:25:22 INFO  : 'ps7_post_config' command is executed.
11:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:25:22 INFO  : Memory regions updated for context APU
11:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:22 INFO  : 'con' command is executed.
11:25:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:25:22 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:26:59 INFO  : Disconnected from the channel tcfchan#52.
11:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:00 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:27:00 INFO  : 'jtag frequency' command is executed.
11:27:00 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:27:00 INFO  : System reset is completed.
11:27:03 INFO  : 'after 3000' command is executed.
11:27:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:27:07 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:27:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:27:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:27:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:27:07 INFO  : 'ps7_init' command is executed.
11:27:07 INFO  : 'ps7_post_config' command is executed.
11:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:27:08 INFO  : Memory regions updated for context APU
11:27:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:08 INFO  : 'con' command is executed.
11:27:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:27:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:27:44 INFO  : Disconnected from the channel tcfchan#53.
11:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:44 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:27:44 INFO  : 'jtag frequency' command is executed.
11:27:44 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:27:44 INFO  : System reset is completed.
11:27:47 INFO  : 'after 3000' command is executed.
11:27:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:27:51 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:27:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:27:51 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:27:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:27:51 INFO  : 'ps7_init' command is executed.
11:27:51 INFO  : 'ps7_post_config' command is executed.
11:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:51 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:27:51 INFO  : Memory regions updated for context APU
11:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:51 INFO  : 'con' command is executed.
11:27:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:27:51 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:28:12 INFO  : Disconnected from the channel tcfchan#54.
11:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:12 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:28:12 INFO  : 'jtag frequency' command is executed.
11:28:12 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:28:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:28:12 INFO  : System reset is completed.
11:28:15 INFO  : 'after 3000' command is executed.
11:28:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:28:19 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:28:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:28:19 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:28:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:28:19 INFO  : 'ps7_init' command is executed.
11:28:19 INFO  : 'ps7_post_config' command is executed.
11:28:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:20 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:28:20 INFO  : Memory regions updated for context APU
11:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:20 INFO  : 'con' command is executed.
11:28:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:28:20 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:34:36 INFO  : Disconnected from the channel tcfchan#55.
11:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:36 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:34:36 INFO  : 'jtag frequency' command is executed.
11:34:36 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:34:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:34:36 INFO  : System reset is completed.
11:34:39 INFO  : 'after 3000' command is executed.
11:34:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:34:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:34:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:34:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:34:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:34:42 INFO  : 'ps7_init' command is executed.
11:34:42 INFO  : 'ps7_post_config' command is executed.
11:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:42 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:34:42 INFO  : Memory regions updated for context APU
11:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:43 INFO  : 'con' command is executed.
11:34:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:34:43 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:40:48 INFO  : Disconnected from the channel tcfchan#56.
11:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:48 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:40:48 INFO  : 'jtag frequency' command is executed.
11:40:48 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:40:48 INFO  : System reset is completed.
11:40:51 INFO  : 'after 3000' command is executed.
11:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:40:55 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:40:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:40:55 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:40:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:40:55 INFO  : 'ps7_init' command is executed.
11:40:55 INFO  : 'ps7_post_config' command is executed.
11:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:55 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:40:55 INFO  : Memory regions updated for context APU
11:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:55 INFO  : 'con' command is executed.
11:40:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:40:55 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:41:39 INFO  : Disconnected from the channel tcfchan#57.
11:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:39 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:41:39 INFO  : 'jtag frequency' command is executed.
11:41:39 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:41:40 INFO  : System reset is completed.
11:41:43 INFO  : 'after 3000' command is executed.
11:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:41:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:41:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:41:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:41:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:41:47 INFO  : 'ps7_init' command is executed.
11:41:47 INFO  : 'ps7_post_config' command is executed.
11:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:47 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:41:47 INFO  : Memory regions updated for context APU
11:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:47 INFO  : 'con' command is executed.
11:41:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:41:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:48:16 INFO  : Disconnected from the channel tcfchan#58.
11:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:16 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:48:16 INFO  : 'jtag frequency' command is executed.
11:48:16 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:48:16 INFO  : System reset is completed.
11:48:19 INFO  : 'after 3000' command is executed.
11:48:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:48:23 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:48:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:48:23 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:48:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:48:23 INFO  : 'ps7_init' command is executed.
11:48:23 INFO  : 'ps7_post_config' command is executed.
11:48:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:24 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:48:24 INFO  : Memory regions updated for context APU
11:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:24 INFO  : 'con' command is executed.
11:48:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:48:24 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:48:56 INFO  : Disconnected from the channel tcfchan#59.
11:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:56 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:48:56 INFO  : 'jtag frequency' command is executed.
11:48:56 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:48:56 INFO  : System reset is completed.
11:48:59 INFO  : 'after 3000' command is executed.
11:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:49:03 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:49:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:49:03 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:49:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:49:03 INFO  : 'ps7_init' command is executed.
11:49:03 INFO  : 'ps7_post_config' command is executed.
11:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:04 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:49:04 INFO  : Memory regions updated for context APU
11:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:04 INFO  : 'con' command is executed.
11:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:49:04 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:50:01 INFO  : Disconnected from the channel tcfchan#60.
11:50:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:02 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:50:02 INFO  : 'jtag frequency' command is executed.
11:50:02 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:50:02 INFO  : System reset is completed.
11:50:05 INFO  : 'after 3000' command is executed.
11:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:50:08 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:50:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:50:09 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:50:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:50:09 INFO  : 'ps7_init' command is executed.
11:50:09 INFO  : 'ps7_post_config' command is executed.
11:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:09 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:50:09 INFO  : Memory regions updated for context APU
11:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:09 INFO  : 'con' command is executed.
11:50:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:50:09 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:50:46 INFO  : Disconnected from the channel tcfchan#61.
11:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:46 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:50:46 INFO  : 'jtag frequency' command is executed.
11:50:46 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:50:46 INFO  : System reset is completed.
11:50:49 INFO  : 'after 3000' command is executed.
11:50:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:50:53 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:50:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:50:53 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:50:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:50:54 INFO  : 'ps7_init' command is executed.
11:50:54 INFO  : 'ps7_post_config' command is executed.
11:50:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:54 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:50:54 INFO  : Memory regions updated for context APU
11:50:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:54 INFO  : 'con' command is executed.
11:50:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:50:54 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:55:15 INFO  : Disconnected from the channel tcfchan#62.
11:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:15 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:55:15 INFO  : 'jtag frequency' command is executed.
11:55:15 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:55:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:55:15 INFO  : System reset is completed.
11:55:18 INFO  : 'after 3000' command is executed.
11:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:55:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:55:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:55:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:55:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:55:23 INFO  : 'ps7_init' command is executed.
11:55:23 INFO  : 'ps7_post_config' command is executed.
11:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:55:23 INFO  : Memory regions updated for context APU
11:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:23 INFO  : 'con' command is executed.
11:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:55:23 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:58:25 INFO  : Disconnected from the channel tcfchan#63.
11:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:25 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:58:25 INFO  : 'jtag frequency' command is executed.
11:58:25 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:58:25 INFO  : System reset is completed.
11:58:28 INFO  : 'after 3000' command is executed.
11:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:58:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:58:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:58:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:58:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:58:32 INFO  : 'ps7_init' command is executed.
11:58:32 INFO  : 'ps7_post_config' command is executed.
11:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:58:33 INFO  : Memory regions updated for context APU
11:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:33 INFO  : 'con' command is executed.
11:58:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:58:33 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
11:59:01 INFO  : Disconnected from the channel tcfchan#64.
11:59:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:01 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
11:59:01 INFO  : 'jtag frequency' command is executed.
11:59:01 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:59:01 INFO  : System reset is completed.
11:59:04 INFO  : 'after 3000' command is executed.
11:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
11:59:09 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
11:59:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:59:09 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
11:59:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
11:59:09 INFO  : 'ps7_init' command is executed.
11:59:09 INFO  : 'ps7_post_config' command is executed.
11:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:10 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

11:59:10 INFO  : Memory regions updated for context APU
11:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:10 INFO  : 'con' command is executed.
11:59:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

11:59:10 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:01:59 INFO  : Disconnected from the channel tcfchan#65.
12:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:59 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:01:59 INFO  : 'jtag frequency' command is executed.
12:01:59 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:01:59 INFO  : System reset is completed.
12:02:02 INFO  : 'after 3000' command is executed.
12:02:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:02:06 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:02:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:02:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:02:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:02:06 INFO  : 'ps7_init' command is executed.
12:02:06 INFO  : 'ps7_post_config' command is executed.
12:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:06 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:02:06 INFO  : Memory regions updated for context APU
12:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:06 INFO  : 'con' command is executed.
12:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:02:06 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:02:28 INFO  : Disconnected from the channel tcfchan#66.
12:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:28 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:02:28 INFO  : 'jtag frequency' command is executed.
12:02:28 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:02:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:02:28 INFO  : System reset is completed.
12:02:31 INFO  : 'after 3000' command is executed.
12:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:02:35 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:02:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:02:35 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:02:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:02:35 INFO  : 'ps7_init' command is executed.
12:02:35 INFO  : 'ps7_post_config' command is executed.
12:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:02:36 INFO  : Memory regions updated for context APU
12:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:36 INFO  : 'con' command is executed.
12:02:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:02:36 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:06:19 INFO  : Disconnected from the channel tcfchan#67.
12:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:19 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:06:19 INFO  : 'jtag frequency' command is executed.
12:06:19 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:06:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:06:19 INFO  : System reset is completed.
12:06:22 INFO  : 'after 3000' command is executed.
12:06:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:06:25 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:06:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:06:25 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:06:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:06:26 INFO  : 'ps7_init' command is executed.
12:06:26 INFO  : 'ps7_post_config' command is executed.
12:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:26 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:06:26 INFO  : Memory regions updated for context APU
12:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:26 INFO  : 'con' command is executed.
12:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:06:26 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:07:22 INFO  : Disconnected from the channel tcfchan#68.
12:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:07:22 INFO  : 'jtag frequency' command is executed.
12:07:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:07:22 INFO  : System reset is completed.
12:07:25 INFO  : 'after 3000' command is executed.
12:07:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:07:28 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:07:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:07:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:07:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:07:29 INFO  : 'ps7_init' command is executed.
12:07:29 INFO  : 'ps7_post_config' command is executed.
12:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:07:29 INFO  : Memory regions updated for context APU
12:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:29 INFO  : 'con' command is executed.
12:07:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:07:29 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:08:00 INFO  : Disconnected from the channel tcfchan#69.
12:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:00 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:08:00 INFO  : 'jtag frequency' command is executed.
12:08:00 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:08:00 INFO  : System reset is completed.
12:08:03 INFO  : 'after 3000' command is executed.
12:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:08:07 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:08:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:08:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:08:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:08:08 INFO  : 'ps7_init' command is executed.
12:08:08 INFO  : 'ps7_post_config' command is executed.
12:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:08:08 INFO  : Memory regions updated for context APU
12:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:08 INFO  : 'con' command is executed.
12:08:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:08:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:08:44 INFO  : Disconnected from the channel tcfchan#70.
12:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:44 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:08:44 INFO  : 'jtag frequency' command is executed.
12:08:44 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:08:44 INFO  : System reset is completed.
12:08:47 INFO  : 'after 3000' command is executed.
12:08:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:08:51 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:08:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:08:51 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:08:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:08:51 INFO  : 'ps7_init' command is executed.
12:08:51 INFO  : 'ps7_post_config' command is executed.
12:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:52 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:08:52 INFO  : Memory regions updated for context APU
12:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:52 INFO  : 'con' command is executed.
12:08:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:08:52 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:10:13 INFO  : Disconnected from the channel tcfchan#71.
12:10:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:14 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:10:14 INFO  : 'jtag frequency' command is executed.
12:10:14 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:10:14 INFO  : System reset is completed.
12:10:17 INFO  : 'after 3000' command is executed.
12:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:10:20 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:10:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:10:20 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:10:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:10:21 INFO  : 'ps7_init' command is executed.
12:10:21 INFO  : 'ps7_post_config' command is executed.
12:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:21 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:10:21 INFO  : Memory regions updated for context APU
12:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:21 INFO  : 'con' command is executed.
12:10:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:10:21 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:12:21 INFO  : Disconnected from the channel tcfchan#72.
12:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:12:22 INFO  : 'jtag frequency' command is executed.
12:12:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:12:22 INFO  : System reset is completed.
12:12:25 INFO  : 'after 3000' command is executed.
12:12:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:12:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:12:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:12:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:12:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:12:29 INFO  : 'ps7_init' command is executed.
12:12:29 INFO  : 'ps7_post_config' command is executed.
12:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:12:29 INFO  : Memory regions updated for context APU
12:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:29 INFO  : 'con' command is executed.
12:12:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:12:29 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:22:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1472834723000,  Project:1472826369000
16:22:30 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:22:32 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
16:22:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:22:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-systemd-timesyncd.service-4spXSK"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-rtkit-daemon.service-4sLxiR"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-colord.service-yUfH4h"
ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

16:22:42 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

16:22:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:22:42 ERROR : Error updating BSP project MSS files.
16:22:43 INFO  : Updating hardware inferred compiler options for cpu0_app.
16:22:43 INFO  : Clearing existing target manager status.
16:24:55 INFO  : Disconnected from the channel tcfchan#73.
16:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:56 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:24:56 INFO  : 'jtag frequency' command is executed.
16:24:56 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:24:56 INFO  : System reset is completed.
16:24:59 INFO  : 'after 3000' command is executed.
16:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:25:03 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:25:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:25:03 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:25:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:25:03 INFO  : 'ps7_init' command is executed.
16:25:03 INFO  : 'ps7_post_config' command is executed.
16:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:03 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:25:03 INFO  : Memory regions updated for context APU
16:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:03 INFO  : 'con' command is executed.
16:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:25:03 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:28:48 INFO  : Disconnected from the channel tcfchan#74.
16:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:48 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:28:48 INFO  : 'jtag frequency' command is executed.
16:28:48 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:28:48 INFO  : System reset is completed.
16:28:51 INFO  : 'after 3000' command is executed.
16:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:28:54 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:28:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:28:54 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:28:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:28:55 INFO  : 'ps7_init' command is executed.
16:28:55 INFO  : 'ps7_post_config' command is executed.
16:28:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:55 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:28:55 INFO  : Memory regions updated for context APU
16:28:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:55 INFO  : 'con' command is executed.
16:28:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:28:55 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:29:40 INFO  : Disconnected from the channel tcfchan#75.
16:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:41 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:29:41 INFO  : 'jtag frequency' command is executed.
16:29:41 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:29:41 INFO  : System reset is completed.
16:29:44 INFO  : 'after 3000' command is executed.
16:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:29:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:29:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:29:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:29:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:29:48 INFO  : 'ps7_init' command is executed.
16:29:48 INFO  : 'ps7_post_config' command is executed.
16:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:48 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:29:48 INFO  : Memory regions updated for context APU
16:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:48 INFO  : 'con' command is executed.
16:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:29:48 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:30:46 INFO  : Disconnected from the channel tcfchan#76.
16:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:46 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:30:46 INFO  : 'jtag frequency' command is executed.
16:30:46 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:30:46 INFO  : System reset is completed.
16:30:50 INFO  : 'after 3000' command is executed.
16:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:30:53 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:30:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:30:53 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:30:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:30:53 INFO  : 'ps7_init' command is executed.
16:30:53 INFO  : 'ps7_post_config' command is executed.
16:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:30:53 INFO  : Memory regions updated for context APU
16:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:53 INFO  : 'con' command is executed.
16:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:30:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:53:41 INFO  : Disconnected from the channel tcfchan#77.
16:53:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:41 WARN  : SDK version '2016.2' doesn't match hw_server version 'null'. Some debug features may not work.
16:53:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:49 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:53:49 INFO  : 'jtag frequency' command is executed.
16:53:49 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:49 ERROR : no targets found with "name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"". available targets:
  1  APU (JTAG port open error. AP transaction error, DAP status f0000021)
     2* ARM Cortex-A9 MPCore #0 (DEVICEEN is '0')
     3  ARM Cortex-A9 MPCore #1 (DEVICEEN is '0')
  4  xc7z010
16:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
----------------End of Script----------------

16:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:57 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:53:57 INFO  : 'jtag frequency' command is executed.
16:53:57 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:53:57 INFO  : System reset is completed.
16:54:01 INFO  : 'after 3000' command is executed.
16:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:54:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:54:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:54:05 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:54:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:54:05 INFO  : 'ps7_init' command is executed.
16:54:05 INFO  : 'ps7_post_config' command is executed.
16:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:05 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:54:05 INFO  : Memory regions updated for context APU
16:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:05 INFO  : 'con' command is executed.
16:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:54:05 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:54:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

16:54:35 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:54:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:54:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

16:54:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:54:35 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
16:54:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

16:54:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:54:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

16:54:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:54:35 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:54:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

16:54:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:54:35 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
16:54:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

16:54:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:54:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

16:54:47 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:54:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:54:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

16:54:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:54:47 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
16:54:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

16:54:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:54:47 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:54:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

16:54:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:54:47 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
16:57:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:57:33 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:57:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

16:57:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:57:33 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
16:57:33 ERROR : Failed to closesw "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss'.
Design is not opened in the current session.


16:57:43 INFO  : Disconnected from the channel tcfchan#78.
16:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:44 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:57:44 INFO  : 'jtag frequency' command is executed.
16:57:44 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:57:44 INFO  : System reset is completed.
16:57:47 INFO  : 'after 3000' command is executed.
16:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:57:50 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:57:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:57:50 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:57:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:57:51 INFO  : 'ps7_init' command is executed.
16:57:51 INFO  : 'ps7_post_config' command is executed.
16:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:51 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:57:51 INFO  : Memory regions updated for context APU
16:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:51 INFO  : 'con' command is executed.
16:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:57:51 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:04:49 INFO  : Refreshed build settings on project cpu1_app
17:05:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

17:05:42 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:05:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:05:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

17:05:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:05:42 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
17:05:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

17:05:53 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:05:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:05:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

17:05:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:05:53 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
17:06:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

17:06:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:06:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:06:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

17:06:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:06:16 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
17:06:16 ERROR : Failed to closesw "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss'.
Design is not opened in the current session.


17:38:41 INFO  : Disconnected from the channel tcfchan#79.
17:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:42 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:38:42 INFO  : 'jtag frequency' command is executed.
17:38:42 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:38:42 INFO  : System reset is completed.
17:38:45 INFO  : 'after 3000' command is executed.
17:38:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:38:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:38:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:38:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:38:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:38:48 INFO  : 'ps7_init' command is executed.
17:38:48 INFO  : 'ps7_post_config' command is executed.
17:38:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:38:48 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:38:49 INFO  : Memory regions updated for context APU
17:38:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:38:49 INFO  : 'con' command is executed.
17:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:49 INFO  : 'con' command is executed.
17:38:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:38:49 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:42:26 INFO  : Disconnected from the channel tcfchan#81.
17:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:26 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:42:26 INFO  : 'jtag frequency' command is executed.
17:42:26 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:42:26 INFO  : System reset is completed.
17:42:29 INFO  : 'after 3000' command is executed.
17:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:42:33 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:42:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:42:33 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:42:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:42:34 INFO  : 'ps7_init' command is executed.
17:42:34 INFO  : 'ps7_post_config' command is executed.
17:42:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:42:34 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:34 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:42:34 INFO  : Memory regions updated for context APU
17:42:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:42:34 INFO  : 'con' command is executed.
17:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:34 INFO  : 'con' command is executed.
17:42:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:42:34 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:47:18 INFO  : Disconnected from the channel tcfchan#82.
17:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:18 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:47:18 INFO  : 'jtag frequency' command is executed.
17:47:18 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:47:18 INFO  : System reset is completed.
17:47:21 INFO  : 'after 3000' command is executed.
17:47:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:47:23 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:47:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:47:23 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:47:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:47:24 INFO  : 'ps7_init' command is executed.
17:47:24 INFO  : 'ps7_post_config' command is executed.
17:47:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:47:24 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:24 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:47:24 INFO  : Memory regions updated for context APU
17:47:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:47:24 INFO  : 'con' command is executed.
17:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:24 INFO  : 'con' command is executed.
17:47:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:47:24 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:47:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:47:31 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
17:47:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss line 63 - No IP instance named math_accel_0 present in hardware design

17:47:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

17:47:31 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
17:47:31 ERROR : Failed to closesw "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss'.
Design is not opened in the current session.


17:47:45 INFO  : Disconnected from the channel tcfchan#83.
17:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:45 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:47:45 INFO  : 'jtag frequency' command is executed.
17:47:45 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:47:45 INFO  : System reset is completed.
17:47:48 INFO  : 'after 3000' command is executed.
17:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:47:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:47:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:47:52 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:47:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:47:53 INFO  : 'ps7_init' command is executed.
17:47:53 INFO  : 'ps7_post_config' command is executed.
17:47:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:47:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:47:53 INFO  : Memory regions updated for context APU
17:47:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:47:53 INFO  : 'con' command is executed.
17:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:53 INFO  : 'con' command is executed.
17:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:47:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:55:46 INFO  : Disconnected from the channel tcfchan#84.
17:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:47 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:55:47 INFO  : 'jtag frequency' command is executed.
17:55:47 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:55:47 INFO  : System reset is completed.
17:55:50 INFO  : 'after 3000' command is executed.
17:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:55:53 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:55:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:55:54 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:55:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:55:54 INFO  : 'ps7_init' command is executed.
17:55:54 INFO  : 'ps7_post_config' command is executed.
17:55:54 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:55:54 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:54 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:55:54 INFO  : Memory regions updated for context APU
17:55:54 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:55:54 INFO  : 'con' command is executed.
17:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:54 INFO  : 'con' command is executed.
17:55:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:55:54 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:57:31 INFO  : Disconnected from the channel tcfchan#85.
17:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:31 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:57:31 INFO  : 'jtag frequency' command is executed.
17:57:31 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:57:31 INFO  : System reset is completed.
17:57:34 INFO  : 'after 3000' command is executed.
17:57:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:57:38 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:57:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:57:38 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:57:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:57:38 INFO  : 'ps7_init' command is executed.
17:57:38 INFO  : 'ps7_post_config' command is executed.
17:57:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:57:38 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:39 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:57:39 INFO  : Memory regions updated for context APU
17:57:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:57:39 INFO  : 'con' command is executed.
17:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:39 INFO  : 'con' command is executed.
17:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:57:39 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:58:40 INFO  : Disconnected from the channel tcfchan#86.
17:58:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:40 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:58:40 INFO  : 'jtag frequency' command is executed.
17:58:40 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:58:41 INFO  : System reset is completed.
17:58:44 INFO  : 'after 3000' command is executed.
17:58:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:58:47 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:58:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:58:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:58:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:58:47 INFO  : 'ps7_init' command is executed.
17:58:47 INFO  : 'ps7_post_config' command is executed.
17:58:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:58:47 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:47 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:58:47 INFO  : Memory regions updated for context APU
17:58:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:58:48 INFO  : 'con' command is executed.
17:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:48 INFO  : 'con' command is executed.
17:58:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:58:48 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:59:48 INFO  : Disconnected from the channel tcfchan#87.
17:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:48 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:59:48 INFO  : 'jtag frequency' command is executed.
17:59:48 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:59:48 INFO  : System reset is completed.
17:59:51 INFO  : 'after 3000' command is executed.
17:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:59:56 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:59:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:59:56 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:59:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:59:56 INFO  : 'ps7_init' command is executed.
17:59:56 INFO  : 'ps7_post_config' command is executed.
17:59:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:59:56 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:56 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:59:56 INFO  : Memory regions updated for context APU
17:59:57 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:59:57 INFO  : 'con' command is executed.
17:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:57 INFO  : 'con' command is executed.
17:59:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:59:57 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:01:01 INFO  : Disconnected from the channel tcfchan#88.
18:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:01 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:01:01 INFO  : 'jtag frequency' command is executed.
18:01:01 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:01:01 INFO  : System reset is completed.
18:01:04 INFO  : 'after 3000' command is executed.
18:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:01:08 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:01:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:01:08 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:01:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:01:09 INFO  : 'ps7_init' command is executed.
18:01:09 INFO  : 'ps7_post_config' command is executed.
18:01:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:01:09 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:09 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:01:09 INFO  : Memory regions updated for context APU
18:01:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:01:09 INFO  : 'con' command is executed.
18:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:09 INFO  : 'con' command is executed.
18:01:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:01:09 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:01:32 INFO  : Disconnected from the channel tcfchan#89.
18:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:33 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:01:33 INFO  : 'jtag frequency' command is executed.
18:01:33 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:01:33 INFO  : System reset is completed.
18:01:36 INFO  : 'after 3000' command is executed.
18:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:01:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:01:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:01:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:01:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:01:40 INFO  : 'ps7_init' command is executed.
18:01:40 INFO  : 'ps7_post_config' command is executed.
18:01:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:01:40 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:01:41 INFO  : Memory regions updated for context APU
18:01:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:01:41 INFO  : 'con' command is executed.
18:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:41 INFO  : 'con' command is executed.
18:01:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:01:41 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:03:03 INFO  : Disconnected from the channel tcfchan#90.
18:03:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:03 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:03:03 INFO  : 'jtag frequency' command is executed.
18:03:03 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:03:03 INFO  : System reset is completed.
18:03:06 INFO  : 'after 3000' command is executed.
18:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:03:10 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:03:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:03:11 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:03:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:03:11 INFO  : 'ps7_init' command is executed.
18:03:11 INFO  : 'ps7_post_config' command is executed.
18:03:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:03:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:03:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:03:11 INFO  : Memory regions updated for context APU
18:03:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:03:11 INFO  : 'con' command is executed.
18:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:12 INFO  : 'con' command is executed.
18:03:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:03:12 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:03:27 INFO  : Disconnected from the channel tcfchan#91.
18:03:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:28 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:03:28 INFO  : 'jtag frequency' command is executed.
18:03:28 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:03:28 INFO  : System reset is completed.
18:03:31 INFO  : 'after 3000' command is executed.
18:03:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:03:35 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:03:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:03:35 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:03:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:03:35 INFO  : 'ps7_init' command is executed.
18:03:35 INFO  : 'ps7_post_config' command is executed.
18:03:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:03:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:03:36 INFO  : Memory regions updated for context APU
18:03:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:03:36 INFO  : 'con' command is executed.
18:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:36 INFO  : 'con' command is executed.
18:03:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:03:36 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:04:00 INFO  : Disconnected from the channel tcfchan#92.
18:04:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:00 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:04:00 INFO  : 'jtag frequency' command is executed.
18:04:00 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:04:00 INFO  : System reset is completed.
18:04:03 INFO  : 'after 3000' command is executed.
18:04:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:04:07 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:04:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:04:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:04:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:04:07 INFO  : 'ps7_init' command is executed.
18:04:07 INFO  : 'ps7_post_config' command is executed.
18:04:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:04:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:04:08 INFO  : Memory regions updated for context APU
18:04:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:04:08 INFO  : 'con' command is executed.
18:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:08 INFO  : 'con' command is executed.
18:04:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:04:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:04:29 INFO  : Disconnected from the channel tcfchan#93.
18:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:29 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:04:29 INFO  : 'jtag frequency' command is executed.
18:04:29 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:04:29 INFO  : System reset is completed.
18:04:32 INFO  : 'after 3000' command is executed.
18:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:04:36 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:04:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:04:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:04:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:04:37 INFO  : 'ps7_init' command is executed.
18:04:37 INFO  : 'ps7_post_config' command is executed.
18:04:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:04:37 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:04:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:37 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:04:37 INFO  : Memory regions updated for context APU
18:04:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:04:37 INFO  : 'con' command is executed.
18:04:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:37 INFO  : 'con' command is executed.
18:04:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:04:37 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:05:08 INFO  : Disconnected from the channel tcfchan#94.
18:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:08 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:05:08 INFO  : 'jtag frequency' command is executed.
18:05:08 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:05:08 INFO  : System reset is completed.
18:05:11 INFO  : 'after 3000' command is executed.
18:05:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:05:14 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:05:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:05:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:05:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:05:15 INFO  : 'ps7_init' command is executed.
18:05:15 INFO  : 'ps7_post_config' command is executed.
18:05:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:05:15 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:15 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:05:15 INFO  : Memory regions updated for context APU
18:05:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:05:15 INFO  : 'con' command is executed.
18:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:16 INFO  : 'con' command is executed.
18:05:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:05:16 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:07:23 INFO  : Disconnected from the channel tcfchan#95.
18:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:23 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:07:23 INFO  : 'jtag frequency' command is executed.
18:07:23 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:07:23 INFO  : System reset is completed.
18:07:26 INFO  : 'after 3000' command is executed.
18:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:07:30 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:07:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:07:30 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:07:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:07:30 INFO  : 'ps7_init' command is executed.
18:07:30 INFO  : 'ps7_post_config' command is executed.
18:07:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:07:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:31 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:07:31 INFO  : Memory regions updated for context APU
18:07:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:07:31 INFO  : 'con' command is executed.
18:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:31 INFO  : 'con' command is executed.
18:07:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:07:31 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:08:07 INFO  : Disconnected from the channel tcfchan#96.
18:08:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:08 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:08:08 INFO  : 'jtag frequency' command is executed.
18:08:08 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:08:08 INFO  : System reset is completed.
18:08:11 INFO  : 'after 3000' command is executed.
18:08:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:08:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:08:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:08:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:08:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:08:15 INFO  : 'ps7_init' command is executed.
18:08:15 INFO  : 'ps7_post_config' command is executed.
18:08:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:08:15 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:08:16 INFO  : Memory regions updated for context APU
18:08:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:08:16 INFO  : 'con' command is executed.
18:08:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:16 INFO  : 'con' command is executed.
18:08:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:08:16 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:11:16 INFO  : Disconnected from the channel tcfchan#97.
18:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:17 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:11:17 INFO  : 'jtag frequency' command is executed.
18:11:17 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:11:17 INFO  : System reset is completed.
18:11:20 INFO  : 'after 3000' command is executed.
18:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:11:23 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:11:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:11:23 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:11:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:11:24 INFO  : 'ps7_init' command is executed.
18:11:24 INFO  : 'ps7_post_config' command is executed.
18:11:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:11:24 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:24 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:11:24 INFO  : Memory regions updated for context APU
18:11:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:11:24 INFO  : 'con' command is executed.
18:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:24 INFO  : 'con' command is executed.
18:11:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:11:24 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:12:52 INFO  : Disconnected from the channel tcfchan#98.
18:12:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:53 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:12:53 INFO  : 'jtag frequency' command is executed.
18:12:53 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:12:53 INFO  : System reset is completed.
18:12:56 INFO  : 'after 3000' command is executed.
18:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:12:59 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:12:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:12:59 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:12:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:13:00 INFO  : 'ps7_init' command is executed.
18:13:00 INFO  : 'ps7_post_config' command is executed.
18:13:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:13:00 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:00 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:13:00 INFO  : Memory regions updated for context APU
18:13:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:13:00 INFO  : 'con' command is executed.
18:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:00 INFO  : 'con' command is executed.
18:13:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:13:00 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:13:35 INFO  : Disconnected from the channel tcfchan#99.
18:13:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:35 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:13:35 INFO  : 'jtag frequency' command is executed.
18:13:35 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:13:35 INFO  : System reset is completed.
18:13:38 INFO  : 'after 3000' command is executed.
18:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:13:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:13:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:13:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:13:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:13:43 INFO  : 'ps7_init' command is executed.
18:13:43 INFO  : 'ps7_post_config' command is executed.
18:13:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:13:43 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:43 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:13:43 INFO  : Memory regions updated for context APU
18:13:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:13:43 INFO  : 'con' command is executed.
18:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:43 INFO  : 'con' command is executed.
18:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:13:43 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:14:22 INFO  : Disconnected from the channel tcfchan#100.
18:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:14:22 INFO  : 'jtag frequency' command is executed.
18:14:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:14:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:14:22 INFO  : System reset is completed.
18:14:25 INFO  : 'after 3000' command is executed.
18:14:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:14:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:14:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:14:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:14:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:14:29 INFO  : 'ps7_init' command is executed.
18:14:29 INFO  : 'ps7_post_config' command is executed.
18:14:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:14:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:14:29 INFO  : Memory regions updated for context APU
18:14:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:14:29 INFO  : 'con' command is executed.
18:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:30 INFO  : 'con' command is executed.
18:14:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:14:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:19:56 INFO  : Disconnected from the channel tcfchan#101.
18:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:56 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:19:56 INFO  : 'jtag frequency' command is executed.
18:19:56 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:19:56 INFO  : System reset is completed.
18:19:59 INFO  : 'after 3000' command is executed.
18:19:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:20:03 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:20:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:20:03 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:20:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:20:03 INFO  : 'ps7_init' command is executed.
18:20:03 INFO  : 'ps7_post_config' command is executed.
18:20:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:20:04 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:04 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:20:04 INFO  : Memory regions updated for context APU
18:20:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:20:04 INFO  : 'con' command is executed.
18:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:04 INFO  : 'con' command is executed.
18:20:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:20:04 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:21:17 INFO  : Disconnected from the channel tcfchan#102.
18:21:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:18 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:21:18 INFO  : 'jtag frequency' command is executed.
18:21:18 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:21:18 INFO  : System reset is completed.
18:21:21 INFO  : 'after 3000' command is executed.
18:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:21:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:21:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:21:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:21:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:21:25 INFO  : 'ps7_init' command is executed.
18:21:25 INFO  : 'ps7_post_config' command is executed.
18:21:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:21:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:21:25 INFO  : Memory regions updated for context APU
18:21:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:21:25 INFO  : 'con' command is executed.
18:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:25 INFO  : 'con' command is executed.
18:21:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:21:25 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:22:00 INFO  : Disconnected from the channel tcfchan#103.
18:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:00 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:22:00 INFO  : 'jtag frequency' command is executed.
18:22:00 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:22:00 INFO  : System reset is completed.
18:22:03 INFO  : 'after 3000' command is executed.
18:22:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:22:07 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:22:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:22:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:22:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:22:07 INFO  : 'ps7_init' command is executed.
18:22:07 INFO  : 'ps7_post_config' command is executed.
18:22:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:22:07 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:22:08 INFO  : Memory regions updated for context APU
18:22:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:22:08 INFO  : 'con' command is executed.
18:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:08 INFO  : 'con' command is executed.
18:22:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:22:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:23:10 INFO  : Disconnected from the channel tcfchan#104.
18:23:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:10 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:23:10 INFO  : 'jtag frequency' command is executed.
18:23:10 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:23:10 INFO  : System reset is completed.
18:23:13 INFO  : 'after 3000' command is executed.
18:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:23:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:23:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:23:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:23:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:23:17 INFO  : 'ps7_init' command is executed.
18:23:17 INFO  : 'ps7_post_config' command is executed.
18:23:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:23:17 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:23:18 INFO  : Memory regions updated for context APU
18:23:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:23:18 INFO  : 'con' command is executed.
18:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:18 INFO  : 'con' command is executed.
18:23:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:23:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:25:31 INFO  : Disconnected from the channel tcfchan#105.
18:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:32 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:25:32 INFO  : 'jtag frequency' command is executed.
18:25:32 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:25:32 INFO  : System reset is completed.
18:25:35 INFO  : 'after 3000' command is executed.
18:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:25:38 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:25:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:25:38 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:25:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:25:39 INFO  : 'ps7_init' command is executed.
18:25:39 INFO  : 'ps7_post_config' command is executed.
18:25:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:25:39 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:25:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:39 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:25:39 INFO  : Memory regions updated for context APU
18:25:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:25:39 INFO  : 'con' command is executed.
18:25:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:39 INFO  : 'con' command is executed.
18:25:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:25:39 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:26:17 INFO  : Disconnected from the channel tcfchan#106.
18:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:17 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:26:17 INFO  : 'jtag frequency' command is executed.
18:26:17 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:26:17 INFO  : System reset is completed.
18:26:20 INFO  : 'after 3000' command is executed.
18:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:26:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:26:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:26:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:26:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:26:24 INFO  : 'ps7_init' command is executed.
18:26:24 INFO  : 'ps7_post_config' command is executed.
18:26:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:26:24 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:26:25 INFO  : Memory regions updated for context APU
18:26:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:26:25 INFO  : 'con' command is executed.
18:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:25 INFO  : 'con' command is executed.
18:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:26:25 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:30:37 INFO  : Disconnected from the channel tcfchan#107.
18:30:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:37 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:30:37 INFO  : 'jtag frequency' command is executed.
18:30:37 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:30:38 INFO  : System reset is completed.
18:30:41 INFO  : 'after 3000' command is executed.
18:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:30:44 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:30:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:30:44 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:30:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:30:45 INFO  : 'ps7_init' command is executed.
18:30:45 INFO  : 'ps7_post_config' command is executed.
18:30:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:30:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:30:45 INFO  : Memory regions updated for context APU
18:30:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:30:45 INFO  : 'con' command is executed.
18:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:45 INFO  : 'con' command is executed.
18:30:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:30:45 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:33:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1472850779000,  Project:1472834723000
18:33:10 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:33:11 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
18:33:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:33:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-systemd-timesyncd.service-4spXSK"

18:33:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-rtkit-daemon.service-4sLxiR"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-colord.service-yUfH4h"

18:34:23 ERROR : (XSDB Server)/opt/Xilinx/SDK/2016.2/bin/loader: line 164:  4683 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

18:34:23 ERROR : Failed to call sync_sw_with_hw_change
java.io.IOException: Command [C 25940 xsdb eval "::hsi::utils::sync_sw_with_hw_changes -newhw /opt/Xi...] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:753)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:162)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:254)
18:34:23 ERROR : Error updating BSP project MSS files.
18:34:24 INFO  : Updating hardware inferred compiler options for cpu0_app.
18:34:24 INFO  : Updating hardware inferred compiler options for cpu1_app.
18:34:24 INFO  : Clearing existing target manager status.
18:34:24 INFO  : Closing and re-opening the MSS file of ther project cpu0_app_bsp
18:34:25 INFO  : Closing and re-opening the MSS file of ther project cpu0_app_bsp
18:34:25 INFO  : Closing and re-opening the MSS file of ther project cpu0_app_bsp
18:34:25 INFO  : Closing and re-opening the MSS file of ther project cpu0_app_bsp
18:34:25 INFO  : Closing and re-opening the MSS file of ther project cpu1_app_bsp
18:34:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:34:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:34:48 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
18:34:49 INFO  : XSDB server has started successfully.
18:40:38 WARN  : channel "tcfchan#108" closed
18:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:39 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:40:39 INFO  : 'jtag frequency' command is executed.
18:40:39 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:40:39 INFO  : System reset is completed.
18:40:42 INFO  : 'after 3000' command is executed.
18:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:40:44 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:40:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:40:44 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:40:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:40:44 INFO  : 'ps7_init' command is executed.
18:40:44 INFO  : 'ps7_post_config' command is executed.
18:40:44 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:40:44 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:44 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:40:44 INFO  : Memory regions updated for context APU
18:40:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:40:45 INFO  : 'con' command is executed.
18:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:45 INFO  : 'con' command is executed.
18:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:40:45 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
18:42:13 INFO  : Disconnected from the channel tcfchan#1.
18:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:14 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
18:42:14 INFO  : 'jtag frequency' command is executed.
18:42:14 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:42:14 INFO  : System reset is completed.
18:42:17 INFO  : 'after 3000' command is executed.
18:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
18:42:18 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
18:42:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:42:21 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
18:42:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
18:42:22 INFO  : 'ps7_init' command is executed.
18:42:22 INFO  : 'ps7_post_config' command is executed.
18:42:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:42:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
18:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

18:42:22 INFO  : Memory regions updated for context APU
18:42:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
18:42:22 INFO  : 'con' command is executed.
18:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:22 INFO  : 'con' command is executed.
18:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

18:42:22 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:24:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1472858157000,  Project:1472850779000
19:24:16 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:24:18 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
19:24:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:24:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-systemd-timesyncd.service-4spXSK"

19:24:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-rtkit-daemon.service-4sLxiR"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-colord.service-yUfH4h"

19:24:25 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

19:24:25 ERROR : Error updating BSP project MSS files.
19:24:26 INFO  : Updating hardware inferred compiler options for cpu0_app.
19:24:27 INFO  : Updating hardware inferred compiler options for cpu1_app.
19:24:27 INFO  : Clearing existing target manager status.
19:24:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:24:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:20:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1472865547000,  Project:1472858157000
21:20:03 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:20:06 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
21:20:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:20:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-systemd-timesyncd.service-4spXSK"

21:20:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-rtkit-daemon.service-4sLxiR"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-e370e4bfe9bd43bab94124364dec2d1a-colord.service-yUfH4h"

21:20:14 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

21:20:14 ERROR : Error updating BSP project MSS files.
21:20:15 INFO  : Updating hardware inferred compiler options for cpu0_app.
21:20:16 INFO  : Updating hardware inferred compiler options for cpu1_app.
21:20:16 INFO  : Clearing existing target manager status.
21:20:16 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:20:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:25:11 INFO  : Disconnected from the channel tcfchan#2.
21:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:11 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:25:11 INFO  : 'jtag frequency' command is executed.
21:25:11 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:25:11 INFO  : System reset is completed.
21:25:14 INFO  : 'after 3000' command is executed.
21:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:25:16 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:25:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:25:16 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:25:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:25:16 INFO  : 'ps7_init' command is executed.
21:25:16 INFO  : 'ps7_post_config' command is executed.
21:25:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:25:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:25:16 INFO  : Memory regions updated for context APU
21:25:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:25:17 INFO  : 'con' command is executed.
21:25:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:17 INFO  : 'con' command is executed.
21:25:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:25:17 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:29:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:18 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:29:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:29:18 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
21:29:18 ERROR : Failed to closesw "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss'.
Design is not opened in the current session.


21:29:35 INFO  : Disconnected from the channel tcfchan#3.
21:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:36 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:29:36 INFO  : 'jtag frequency' command is executed.
21:29:36 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:29:36 INFO  : System reset is completed.
21:29:39 INFO  : 'after 3000' command is executed.
21:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:29:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:29:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:29:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:29:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:29:43 INFO  : 'ps7_init' command is executed.
21:29:43 INFO  : 'ps7_post_config' command is executed.
21:29:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:29:43 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:43 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:29:43 INFO  : Memory regions updated for context APU
21:29:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:29:43 INFO  : 'con' command is executed.
21:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:43 INFO  : 'con' command is executed.
21:29:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:29:43 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:10:03 INFO  : Disconnected from the channel tcfchan#4.
22:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:04 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:10:04 INFO  : 'jtag frequency' command is executed.
22:10:04 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:10:04 INFO  : System reset is completed.
22:10:07 INFO  : 'after 3000' command is executed.
22:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:10:11 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:10:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:10:11 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:10:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:10:11 INFO  : 'ps7_init' command is executed.
22:10:11 INFO  : 'ps7_post_config' command is executed.
22:10:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:10:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:10:11 INFO  : Memory regions updated for context APU
22:10:12 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:10:12 INFO  : 'con' command is executed.
22:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:12 INFO  : 'con' command is executed.
22:10:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:10:12 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:11:03 INFO  : Disconnected from the channel tcfchan#5.
22:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:03 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:11:03 INFO  : 'jtag frequency' command is executed.
22:11:03 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:11:03 INFO  : System reset is completed.
22:11:06 INFO  : 'after 3000' command is executed.
22:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:11:10 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:11:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:11:10 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:11:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:11:11 INFO  : 'ps7_init' command is executed.
22:11:11 INFO  : 'ps7_post_config' command is executed.
22:11:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:11:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:11:11 INFO  : Memory regions updated for context APU
22:11:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:11:11 INFO  : 'con' command is executed.
22:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:11 INFO  : 'con' command is executed.
22:11:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:11:11 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:30:08 INFO  : Disconnected from the channel tcfchan#6.
13:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:08 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:30:08 INFO  : 'jtag frequency' command is executed.
13:30:08 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:30:09 INFO  : System reset is completed.
13:30:12 INFO  : 'after 3000' command is executed.
13:30:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:30:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:30:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:30:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:30:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:30:15 INFO  : 'ps7_init' command is executed.
13:30:15 INFO  : 'ps7_post_config' command is executed.
13:30:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:30:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:30:16 INFO  : Memory regions updated for context APU
13:30:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:30:16 INFO  : 'con' command is executed.
13:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:16 INFO  : 'con' command is executed.
13:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:30:16 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:31:33 INFO  : Disconnected from the channel tcfchan#7.
13:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:33 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:31:33 INFO  : 'jtag frequency' command is executed.
13:31:33 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:31:33 INFO  : System reset is completed.
13:31:36 INFO  : 'after 3000' command is executed.
13:31:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:31:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:31:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:31:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:31:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:31:40 INFO  : 'ps7_init' command is executed.
13:31:40 INFO  : 'ps7_post_config' command is executed.
13:31:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:31:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:31:41 INFO  : Memory regions updated for context APU
13:31:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:31:41 INFO  : 'con' command is executed.
13:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:41 INFO  : 'con' command is executed.
13:31:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:31:41 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:36:06 INFO  : Disconnected from the channel tcfchan#8.
13:36:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:06 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:36:06 INFO  : 'jtag frequency' command is executed.
13:36:06 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:36:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:36:06 INFO  : System reset is completed.
13:36:09 INFO  : 'after 3000' command is executed.
13:36:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:36:13 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:36:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:36:13 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:36:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:36:13 INFO  : 'ps7_init' command is executed.
13:36:13 INFO  : 'ps7_post_config' command is executed.
13:36:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:36:14 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:14 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:36:14 INFO  : Memory regions updated for context APU
13:36:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:36:14 INFO  : 'con' command is executed.
13:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:14 INFO  : 'con' command is executed.
13:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:36:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:38:24 INFO  : Disconnected from the channel tcfchan#9.
13:38:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:25 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:38:25 INFO  : 'jtag frequency' command is executed.
13:38:25 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:38:25 INFO  : System reset is completed.
13:38:28 INFO  : 'after 3000' command is executed.
13:38:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:38:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:38:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:38:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:38:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:38:32 INFO  : 'ps7_init' command is executed.
13:38:32 INFO  : 'ps7_post_config' command is executed.
13:38:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:38:32 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:38:33 INFO  : Memory regions updated for context APU
13:38:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:38:33 INFO  : 'con' command is executed.
13:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:33 INFO  : 'con' command is executed.
13:38:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:38:33 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:39:41 INFO  : Disconnected from the channel tcfchan#10.
13:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:42 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:39:42 INFO  : 'jtag frequency' command is executed.
13:39:42 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:39:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:39:42 INFO  : System reset is completed.
13:39:45 INFO  : 'after 3000' command is executed.
13:39:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:39:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:39:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:39:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:39:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:39:49 INFO  : 'ps7_init' command is executed.
13:39:49 INFO  : 'ps7_post_config' command is executed.
13:39:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:39:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:39:49 INFO  : Memory regions updated for context APU
13:39:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:39:49 INFO  : 'con' command is executed.
13:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:49 INFO  : 'con' command is executed.
13:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:39:49 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:42:44 INFO  : Disconnected from the channel tcfchan#11.
13:42:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:44 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:42:44 INFO  : 'jtag frequency' command is executed.
13:42:44 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:42:44 INFO  : System reset is completed.
13:42:47 INFO  : 'after 3000' command is executed.
13:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:42:51 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:42:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:42:51 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:42:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:42:52 INFO  : 'ps7_init' command is executed.
13:42:52 INFO  : 'ps7_post_config' command is executed.
13:42:52 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:42:52 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:52 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:42:52 INFO  : Memory regions updated for context APU
13:42:52 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:42:52 INFO  : 'con' command is executed.
13:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:52 INFO  : 'con' command is executed.
13:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:42:52 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:44:10 INFO  : Disconnected from the channel tcfchan#12.
13:44:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:10 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:44:10 INFO  : 'jtag frequency' command is executed.
13:44:10 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:44:10 INFO  : System reset is completed.
13:44:13 INFO  : 'after 3000' command is executed.
13:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:44:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:44:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:44:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:44:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:44:17 INFO  : 'ps7_init' command is executed.
13:44:17 INFO  : 'ps7_post_config' command is executed.
13:44:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:44:17 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:17 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:44:17 INFO  : Memory regions updated for context APU
13:44:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:44:18 INFO  : 'con' command is executed.
13:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:18 INFO  : 'con' command is executed.
13:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:44:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:46:35 INFO  : Disconnected from the channel tcfchan#13.
13:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:35 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:46:35 INFO  : 'jtag frequency' command is executed.
13:46:35 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:46:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:46:35 INFO  : System reset is completed.
13:46:38 INFO  : 'after 3000' command is executed.
13:46:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:46:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:46:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:46:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:46:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:46:43 INFO  : 'ps7_init' command is executed.
13:46:43 INFO  : 'ps7_post_config' command is executed.
13:46:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:46:43 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:43 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:46:43 INFO  : Memory regions updated for context APU
13:46:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:46:43 INFO  : 'con' command is executed.
13:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:43 INFO  : 'con' command is executed.
13:46:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:46:43 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:49:36 INFO  : Disconnected from the channel tcfchan#14.
13:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:37 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:49:37 INFO  : 'jtag frequency' command is executed.
13:49:37 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:49:37 INFO  : System reset is completed.
13:49:40 INFO  : 'after 3000' command is executed.
13:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:49:44 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:49:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:49:44 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:49:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:49:44 INFO  : 'ps7_init' command is executed.
13:49:44 INFO  : 'ps7_post_config' command is executed.
13:49:44 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:49:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:49:45 INFO  : Memory regions updated for context APU
13:49:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:49:45 INFO  : 'con' command is executed.
13:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:45 INFO  : 'con' command is executed.
13:49:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:49:45 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:51:21 INFO  : Disconnected from the channel tcfchan#15.
13:51:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:51:22 INFO  : 'jtag frequency' command is executed.
13:51:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:51:22 INFO  : System reset is completed.
13:51:25 INFO  : 'after 3000' command is executed.
13:51:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:51:28 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:51:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:51:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:51:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:51:29 INFO  : 'ps7_init' command is executed.
13:51:29 INFO  : 'ps7_post_config' command is executed.
13:51:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:51:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:51:29 INFO  : Memory regions updated for context APU
13:51:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:51:29 INFO  : 'con' command is executed.
13:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:29 INFO  : 'con' command is executed.
13:51:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:51:29 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:52:22 INFO  : Disconnected from the channel tcfchan#16.
13:52:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:52:22 INFO  : 'jtag frequency' command is executed.
13:52:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:52:22 INFO  : System reset is completed.
13:52:25 INFO  : 'after 3000' command is executed.
13:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:52:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:52:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:52:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:52:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:52:29 INFO  : 'ps7_init' command is executed.
13:52:29 INFO  : 'ps7_post_config' command is executed.
13:52:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:52:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:52:30 INFO  : Memory regions updated for context APU
13:52:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:52:30 INFO  : 'con' command is executed.
13:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:30 INFO  : 'con' command is executed.
13:52:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:52:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:53:12 INFO  : Disconnected from the channel tcfchan#17.
13:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:13 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:53:13 INFO  : 'jtag frequency' command is executed.
13:53:13 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:53:13 INFO  : System reset is completed.
13:53:16 INFO  : 'after 3000' command is executed.
13:53:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:53:20 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:53:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:53:20 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:53:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:53:20 INFO  : 'ps7_init' command is executed.
13:53:20 INFO  : 'ps7_post_config' command is executed.
13:53:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:53:20 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:21 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:53:21 INFO  : Memory regions updated for context APU
13:53:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:53:21 INFO  : 'con' command is executed.
13:53:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:21 INFO  : 'con' command is executed.
13:53:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:53:21 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:53:50 INFO  : Disconnected from the channel tcfchan#18.
13:53:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:51 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:53:51 INFO  : 'jtag frequency' command is executed.
13:53:51 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:53:51 INFO  : System reset is completed.
13:53:54 INFO  : 'after 3000' command is executed.
13:53:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:53:57 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:53:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:53:57 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:53:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:53:58 INFO  : 'ps7_init' command is executed.
13:53:58 INFO  : 'ps7_post_config' command is executed.
13:53:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:53:58 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:58 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:53:58 INFO  : Memory regions updated for context APU
13:53:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:53:58 INFO  : 'con' command is executed.
13:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:58 INFO  : 'con' command is executed.
13:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:53:58 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:55:25 INFO  : Disconnected from the channel tcfchan#19.
13:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:25 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:55:25 INFO  : 'jtag frequency' command is executed.
13:55:25 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:55:25 INFO  : System reset is completed.
13:55:28 INFO  : 'after 3000' command is executed.
13:55:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:55:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:55:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:55:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:55:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:55:32 INFO  : 'ps7_init' command is executed.
13:55:32 INFO  : 'ps7_post_config' command is executed.
13:55:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:55:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:55:33 INFO  : Memory regions updated for context APU
13:55:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:55:33 INFO  : 'con' command is executed.
13:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:33 INFO  : 'con' command is executed.
13:55:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:55:33 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:56:26 INFO  : Disconnected from the channel tcfchan#20.
13:56:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:27 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:56:27 INFO  : 'jtag frequency' command is executed.
13:56:27 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:56:27 INFO  : System reset is completed.
13:56:30 INFO  : 'after 3000' command is executed.
13:56:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:56:33 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:56:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:56:33 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:56:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:56:34 INFO  : 'ps7_init' command is executed.
13:56:34 INFO  : 'ps7_post_config' command is executed.
13:56:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:56:34 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:34 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:56:34 INFO  : Memory regions updated for context APU
13:56:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:56:34 INFO  : 'con' command is executed.
13:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:34 INFO  : 'con' command is executed.
13:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:56:34 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:59:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

13:59:32 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
13:59:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

13:59:32 INFO  : Unable to read in MSS file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss : null
13:59:32 ERROR : Failed to closesw "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss"
Reason: Cannot close sw design '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app_bsp/system.mss'.
Design is not opened in the current session.


14:08:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:40 INFO  : Disconnected from the channel tcfchan#21.
14:08:40 WARN  : SDK version '2016.2' doesn't match hw_server version 'null'. Some debug features may not work.
14:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:08:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:51 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:08:51 INFO  : 'jtag frequency' command is executed.
14:08:51 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:08:52 INFO  : System reset is completed.
14:08:55 INFO  : 'after 3000' command is executed.
14:08:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:08:59 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:08:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:08:59 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:08:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:08:59 INFO  : 'ps7_init' command is executed.
14:08:59 INFO  : 'ps7_post_config' command is executed.
14:08:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:08:59 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:00 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:09:00 INFO  : Memory regions updated for context APU
14:09:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:09:00 INFO  : 'con' command is executed.
14:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:00 INFO  : 'con' command is executed.
14:09:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:09:00 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:13:08 INFO  : Disconnected from the channel tcfchan#22.
14:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:08 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:13:08 INFO  : 'jtag frequency' command is executed.
14:13:08 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:13:09 INFO  : System reset is completed.
14:13:12 INFO  : 'after 3000' command is executed.
14:13:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:13:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:13:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:13:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:13:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:13:16 INFO  : 'ps7_init' command is executed.
14:13:16 INFO  : 'ps7_post_config' command is executed.
14:13:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:13:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:13:16 INFO  : Memory regions updated for context APU
14:13:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:13:16 INFO  : 'con' command is executed.
14:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:16 INFO  : 'con' command is executed.
14:13:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:13:16 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:15:11 INFO  : Disconnected from the channel tcfchan#23.
14:15:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:11 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:15:11 INFO  : 'jtag frequency' command is executed.
14:15:11 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:15:11 INFO  : System reset is completed.
14:15:14 INFO  : 'after 3000' command is executed.
14:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:15:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:15:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:15:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:15:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:15:16 INFO  : 'ps7_init' command is executed.
14:15:16 INFO  : 'ps7_post_config' command is executed.
14:15:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:15:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:15:16 INFO  : Memory regions updated for context APU
14:15:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:15:16 INFO  : 'con' command is executed.
14:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:17 INFO  : 'con' command is executed.
14:15:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:15:17 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:16:41 INFO  : Disconnected from the channel tcfchan#24.
14:16:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:41 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:16:41 INFO  : 'jtag frequency' command is executed.
14:16:41 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:16:41 INFO  : System reset is completed.
14:16:44 INFO  : 'after 3000' command is executed.
14:16:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:16:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:16:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:16:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:16:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:16:48 INFO  : 'ps7_init' command is executed.
14:16:48 INFO  : 'ps7_post_config' command is executed.
14:16:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:16:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:16:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:16:49 INFO  : Memory regions updated for context APU
14:16:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:16:49 INFO  : 'con' command is executed.
14:16:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:49 INFO  : 'con' command is executed.
14:16:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:16:49 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:18:18 INFO  : Disconnected from the channel tcfchan#25.
14:18:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:18 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:18:18 INFO  : 'jtag frequency' command is executed.
14:18:18 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:18:18 INFO  : System reset is completed.
14:18:21 INFO  : 'after 3000' command is executed.
14:18:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:18:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:18:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:18:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:18:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:18:25 INFO  : 'ps7_init' command is executed.
14:18:25 INFO  : 'ps7_post_config' command is executed.
14:18:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:18:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:18:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:18:25 INFO  : Memory regions updated for context APU
14:18:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:18:25 INFO  : 'con' command is executed.
14:18:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:25 INFO  : 'con' command is executed.
14:18:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:18:25 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:51:40 INFO  : Disconnected from the channel tcfchan#26.
14:51:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:41 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:51:41 INFO  : 'jtag frequency' command is executed.
14:51:41 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:51:41 INFO  : System reset is completed.
14:51:44 INFO  : 'after 3000' command is executed.
14:51:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:51:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:51:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:51:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:51:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:51:48 INFO  : 'ps7_init' command is executed.
14:51:48 INFO  : 'ps7_post_config' command is executed.
14:51:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:51:48 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:48 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:51:48 INFO  : Memory regions updated for context APU
14:51:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:51:49 INFO  : 'con' command is executed.
14:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:49 INFO  : 'con' command is executed.
14:51:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:51:49 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:52:15 INFO  : Disconnected from the channel tcfchan#27.
14:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:15 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:52:15 INFO  : 'jtag frequency' command is executed.
14:52:15 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:52:16 INFO  : System reset is completed.
14:52:19 INFO  : 'after 3000' command is executed.
14:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:52:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:52:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:52:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:52:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:52:22 INFO  : 'ps7_init' command is executed.
14:52:22 INFO  : 'ps7_post_config' command is executed.
14:52:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:52:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:52:23 INFO  : Memory regions updated for context APU
14:52:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:52:23 INFO  : 'con' command is executed.
14:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:23 INFO  : 'con' command is executed.
14:52:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:52:23 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:52:58 INFO  : Disconnected from the channel tcfchan#28.
14:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:59 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:52:59 INFO  : 'jtag frequency' command is executed.
14:52:59 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:52:59 INFO  : System reset is completed.
14:53:02 INFO  : 'after 3000' command is executed.
14:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:53:05 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:53:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:53:05 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:53:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:53:06 INFO  : 'ps7_init' command is executed.
14:53:06 INFO  : 'ps7_post_config' command is executed.
14:53:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:53:06 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:06 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:53:06 INFO  : Memory regions updated for context APU
14:53:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:53:06 INFO  : 'con' command is executed.
14:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:06 INFO  : 'con' command is executed.
14:53:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:53:06 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:55:27 INFO  : Disconnected from the channel tcfchan#29.
14:55:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:27 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:55:27 INFO  : 'jtag frequency' command is executed.
14:55:27 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:55:27 INFO  : System reset is completed.
14:55:30 INFO  : 'after 3000' command is executed.
14:55:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:55:34 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:55:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:55:34 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:55:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:55:34 INFO  : 'ps7_init' command is executed.
14:55:34 INFO  : 'ps7_post_config' command is executed.
14:55:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:55:35 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:35 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:55:35 INFO  : Memory regions updated for context APU
14:55:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:55:35 INFO  : 'con' command is executed.
14:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:35 INFO  : 'con' command is executed.
14:55:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:55:35 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:55:56 INFO  : Disconnected from the channel tcfchan#30.
14:55:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:56 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:55:56 INFO  : 'jtag frequency' command is executed.
14:55:56 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:55:56 INFO  : System reset is completed.
14:55:59 INFO  : 'after 3000' command is executed.
14:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:56:03 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:56:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:56:03 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:56:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:56:03 INFO  : 'ps7_init' command is executed.
14:56:03 INFO  : 'ps7_post_config' command is executed.
14:56:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:56:04 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:04 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:56:04 INFO  : Memory regions updated for context APU
14:56:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:56:04 INFO  : 'con' command is executed.
14:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:04 INFO  : 'con' command is executed.
14:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:56:04 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:56:25 INFO  : Disconnected from the channel tcfchan#31.
14:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:26 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:56:26 INFO  : 'jtag frequency' command is executed.
14:56:26 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:56:26 INFO  : System reset is completed.
14:56:29 INFO  : 'after 3000' command is executed.
14:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:56:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:56:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:56:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:56:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:56:33 INFO  : 'ps7_init' command is executed.
14:56:33 INFO  : 'ps7_post_config' command is executed.
14:56:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:56:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:56:33 INFO  : Memory regions updated for context APU
14:56:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:56:33 INFO  : 'con' command is executed.
14:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:33 INFO  : 'con' command is executed.
14:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:56:33 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:57:02 INFO  : Disconnected from the channel tcfchan#32.
14:57:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:02 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:57:02 INFO  : 'jtag frequency' command is executed.
14:57:02 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:57:03 INFO  : System reset is completed.
14:57:06 INFO  : 'after 3000' command is executed.
14:57:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:57:09 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:57:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:57:09 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:57:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:57:09 INFO  : 'ps7_init' command is executed.
14:57:09 INFO  : 'ps7_post_config' command is executed.
14:57:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:57:10 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:10 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:57:10 INFO  : Memory regions updated for context APU
14:57:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:57:10 INFO  : 'con' command is executed.
14:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:10 INFO  : 'con' command is executed.
14:57:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:57:10 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:58:18 INFO  : Disconnected from the channel tcfchan#33.
14:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:18 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:58:18 INFO  : 'jtag frequency' command is executed.
14:58:18 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:58:18 INFO  : System reset is completed.
14:58:21 INFO  : 'after 3000' command is executed.
14:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:58:25 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:58:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:58:25 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:58:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:58:25 INFO  : 'ps7_init' command is executed.
14:58:25 INFO  : 'ps7_post_config' command is executed.
14:58:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:58:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:58:25 INFO  : Memory regions updated for context APU
14:58:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:58:26 INFO  : 'con' command is executed.
14:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:26 INFO  : 'con' command is executed.
14:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:58:26 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:00:35 INFO  : Disconnected from the channel tcfchan#34.
15:00:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:35 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
15:00:35 INFO  : 'jtag frequency' command is executed.
15:00:35 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:00:35 INFO  : System reset is completed.
15:00:38 INFO  : 'after 3000' command is executed.
15:00:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
15:00:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:00:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:00:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:00:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:00:42 INFO  : 'ps7_init' command is executed.
15:00:42 INFO  : 'ps7_post_config' command is executed.
15:00:42 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:00:42 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:43 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

15:00:43 INFO  : Memory regions updated for context APU
15:00:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:00:43 INFO  : 'con' command is executed.
15:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:43 INFO  : 'con' command is executed.
15:00:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

15:00:43 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:08:03 INFO  : Disconnected from the channel tcfchan#35.
15:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:03 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
15:08:03 INFO  : 'jtag frequency' command is executed.
15:08:03 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:08:03 INFO  : System reset is completed.
15:08:06 INFO  : 'after 3000' command is executed.
15:08:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
15:08:10 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:08:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:08:10 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:08:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:08:11 INFO  : 'ps7_init' command is executed.
15:08:11 INFO  : 'ps7_post_config' command is executed.
15:08:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:08:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

15:08:11 INFO  : Memory regions updated for context APU
15:08:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:08:11 INFO  : 'con' command is executed.
15:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:11 INFO  : 'con' command is executed.
15:08:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

15:08:11 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:34:21 INFO  : Disconnected from the channel tcfchan#36.
15:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:21 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
15:34:21 INFO  : 'jtag frequency' command is executed.
15:34:21 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:34:22 INFO  : System reset is completed.
15:34:25 INFO  : 'after 3000' command is executed.
15:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
15:34:28 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:34:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:34:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:34:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:34:28 INFO  : 'ps7_init' command is executed.
15:34:28 INFO  : 'ps7_post_config' command is executed.
15:34:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:34:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

15:34:29 INFO  : Memory regions updated for context APU
15:34:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:34:29 INFO  : 'con' command is executed.
15:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:29 INFO  : 'con' command is executed.
15:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

15:34:29 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:35:07 INFO  : Disconnected from the channel tcfchan#37.
15:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:07 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
15:35:07 INFO  : 'jtag frequency' command is executed.
15:35:07 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:35:07 INFO  : System reset is completed.
15:35:10 INFO  : 'after 3000' command is executed.
15:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
15:35:14 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:35:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:35:14 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:35:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:35:14 INFO  : 'ps7_init' command is executed.
15:35:14 INFO  : 'ps7_post_config' command is executed.
15:35:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:35:15 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:15 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

15:35:15 INFO  : Memory regions updated for context APU
15:35:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:35:15 INFO  : 'con' command is executed.
15:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:15 INFO  : 'con' command is executed.
15:35:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

15:35:15 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:39:30 INFO  : Disconnected from the channel tcfchan#38.
15:39:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:30 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
15:39:30 INFO  : 'jtag frequency' command is executed.
15:39:30 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:39:30 INFO  : System reset is completed.
15:39:33 INFO  : 'after 3000' command is executed.
15:39:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
15:39:37 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:39:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:39:37 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:39:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:39:37 INFO  : 'ps7_init' command is executed.
15:39:37 INFO  : 'ps7_post_config' command is executed.
15:39:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:39:37 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:38 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

15:39:38 INFO  : Memory regions updated for context APU
15:39:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:39:38 INFO  : 'con' command is executed.
15:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:38 INFO  : 'con' command is executed.
15:39:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

15:39:38 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:40:54 INFO  : Disconnected from the channel tcfchan#39.
15:40:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:55 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
15:40:55 INFO  : 'jtag frequency' command is executed.
15:40:55 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:40:55 INFO  : System reset is completed.
15:40:58 INFO  : 'after 3000' command is executed.
15:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
15:41:02 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:41:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:41:02 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:41:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:41:02 INFO  : 'ps7_init' command is executed.
15:41:02 INFO  : 'ps7_post_config' command is executed.
15:41:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:41:03 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:03 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

15:41:03 INFO  : Memory regions updated for context APU
15:41:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:41:03 INFO  : 'con' command is executed.
15:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:03 INFO  : 'con' command is executed.
15:41:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

15:41:03 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:44:10 INFO  : Disconnected from the channel tcfchan#40.
15:44:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:10 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
15:44:10 INFO  : 'jtag frequency' command is executed.
15:44:10 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:44:10 INFO  : System reset is completed.
15:44:13 INFO  : 'after 3000' command is executed.
15:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
15:44:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:44:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:44:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:44:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:44:17 INFO  : 'ps7_init' command is executed.
15:44:17 INFO  : 'ps7_post_config' command is executed.
15:44:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:44:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

15:44:18 INFO  : Memory regions updated for context APU
15:44:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:44:18 INFO  : 'con' command is executed.
15:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:18 INFO  : 'con' command is executed.
15:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

15:44:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:45:53 INFO  : Disconnected from the channel tcfchan#41.
15:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:54 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
15:45:54 INFO  : 'jtag frequency' command is executed.
15:45:54 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:45:54 INFO  : System reset is completed.
15:45:57 INFO  : 'after 3000' command is executed.
15:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
15:46:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:46:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:46:00 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:46:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:46:01 INFO  : 'ps7_init' command is executed.
15:46:01 INFO  : 'ps7_post_config' command is executed.
15:46:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:46:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

15:46:01 INFO  : Memory regions updated for context APU
15:46:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:46:01 INFO  : 'con' command is executed.
15:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:02 INFO  : 'con' command is executed.
15:46:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

15:46:02 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:46:28 INFO  : Disconnected from the channel tcfchan#42.
15:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:28 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
15:46:28 INFO  : 'jtag frequency' command is executed.
15:46:28 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:46:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:46:29 INFO  : System reset is completed.
15:46:32 INFO  : 'after 3000' command is executed.
15:46:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
15:46:36 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:46:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:46:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:46:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:46:36 INFO  : 'ps7_init' command is executed.
15:46:36 INFO  : 'ps7_post_config' command is executed.
15:46:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:46:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:37 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

15:46:37 INFO  : Memory regions updated for context APU
15:46:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:46:37 INFO  : 'con' command is executed.
15:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:37 INFO  : 'con' command is executed.
15:46:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

15:46:37 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:58:44 INFO  : Disconnected from the channel tcfchan#43.
15:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:44 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
15:58:44 INFO  : 'jtag frequency' command is executed.
15:58:44 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:58:44 INFO  : System reset is completed.
15:58:47 INFO  : 'after 3000' command is executed.
15:58:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
15:58:51 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:58:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:58:51 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:58:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:58:52 INFO  : 'ps7_init' command is executed.
15:58:52 INFO  : 'ps7_post_config' command is executed.
15:58:52 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:58:52 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:52 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

15:58:52 INFO  : Memory regions updated for context APU
15:58:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:58:53 INFO  : 'con' command is executed.
15:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:53 INFO  : 'con' command is executed.
15:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

15:58:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:59:57 INFO  : Disconnected from the channel tcfchan#44.
15:59:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:57 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
15:59:57 INFO  : 'jtag frequency' command is executed.
15:59:57 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:59:57 INFO  : System reset is completed.
16:00:00 INFO  : 'after 3000' command is executed.
16:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:00:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:00:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:00:04 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:00:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:00:05 INFO  : 'ps7_init' command is executed.
16:00:05 INFO  : 'ps7_post_config' command is executed.
16:00:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:00:05 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:05 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:00:05 INFO  : Memory regions updated for context APU
16:00:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:00:05 INFO  : 'con' command is executed.
16:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:05 INFO  : 'con' command is executed.
16:00:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:00:05 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:02:33 INFO  : Disconnected from the channel tcfchan#45.
16:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:33 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:02:33 INFO  : 'jtag frequency' command is executed.
16:02:33 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:02:34 INFO  : System reset is completed.
16:02:37 INFO  : 'after 3000' command is executed.
16:02:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:02:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:02:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:02:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:02:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:02:40 INFO  : 'ps7_init' command is executed.
16:02:40 INFO  : 'ps7_post_config' command is executed.
16:02:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:02:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:02:41 INFO  : Memory regions updated for context APU
16:02:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:02:41 INFO  : 'con' command is executed.
16:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:41 INFO  : 'con' command is executed.
16:02:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:02:41 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:03:33 INFO  : Disconnected from the channel tcfchan#46.
16:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:33 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:03:33 INFO  : 'jtag frequency' command is executed.
16:03:33 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:03:34 INFO  : System reset is completed.
16:03:37 INFO  : 'after 3000' command is executed.
16:03:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:03:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:03:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:03:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:03:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:03:41 INFO  : 'ps7_init' command is executed.
16:03:41 INFO  : 'ps7_post_config' command is executed.
16:03:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:03:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:03:41 INFO  : Memory regions updated for context APU
16:03:42 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:03:42 INFO  : 'con' command is executed.
16:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:42 INFO  : 'con' command is executed.
16:03:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:03:42 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:04:52 INFO  : Disconnected from the channel tcfchan#47.
16:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:53 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:04:53 INFO  : 'jtag frequency' command is executed.
16:04:53 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:04:53 INFO  : System reset is completed.
16:04:56 INFO  : 'after 3000' command is executed.
16:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:05:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:05:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:05:00 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:05:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:05:00 INFO  : 'ps7_init' command is executed.
16:05:00 INFO  : 'ps7_post_config' command is executed.
16:05:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:05:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:05:01 INFO  : Memory regions updated for context APU
16:05:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:05:01 INFO  : 'con' command is executed.
16:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:01 INFO  : 'con' command is executed.
16:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:05:01 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:08:50 INFO  : Disconnected from the channel tcfchan#48.
16:08:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:51 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:08:51 INFO  : 'jtag frequency' command is executed.
16:08:51 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:08:51 INFO  : System reset is completed.
16:08:54 INFO  : 'after 3000' command is executed.
16:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:08:57 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:08:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:08:57 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:08:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:08:58 INFO  : 'ps7_init' command is executed.
16:08:58 INFO  : 'ps7_post_config' command is executed.
16:08:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:08:58 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:58 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:08:58 INFO  : Memory regions updated for context APU
16:08:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:08:59 INFO  : 'con' command is executed.
16:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:59 INFO  : 'con' command is executed.
16:08:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:08:59 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:09:59 INFO  : Disconnected from the channel tcfchan#49.
16:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:59 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:09:59 INFO  : 'jtag frequency' command is executed.
16:09:59 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:09:59 INFO  : System reset is completed.
16:10:02 INFO  : 'after 3000' command is executed.
16:10:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:10:06 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:10:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:10:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:10:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:10:06 INFO  : 'ps7_init' command is executed.
16:10:06 INFO  : 'ps7_post_config' command is executed.
16:10:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:10:07 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:07 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:10:07 INFO  : Memory regions updated for context APU
16:10:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:10:07 INFO  : 'con' command is executed.
16:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:07 INFO  : 'con' command is executed.
16:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:10:07 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:11:59 INFO  : Disconnected from the channel tcfchan#50.
16:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:59 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:11:59 INFO  : 'jtag frequency' command is executed.
16:11:59 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:11:59 INFO  : System reset is completed.
16:12:02 INFO  : 'after 3000' command is executed.
16:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:12:06 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:12:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:12:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:12:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:12:07 INFO  : 'ps7_init' command is executed.
16:12:07 INFO  : 'ps7_post_config' command is executed.
16:12:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:12:07 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:07 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:12:07 INFO  : Memory regions updated for context APU
16:12:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:12:07 INFO  : 'con' command is executed.
16:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:07 INFO  : 'con' command is executed.
16:12:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:12:07 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:50:53 INFO  : Disconnected from the channel tcfchan#51.
16:50:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:54 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:50:54 INFO  : 'jtag frequency' command is executed.
16:50:54 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:50:54 INFO  : System reset is completed.
16:50:57 INFO  : 'after 3000' command is executed.
16:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:51:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:51:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:51:00 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:51:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:51:00 INFO  : 'ps7_init' command is executed.
16:51:00 INFO  : 'ps7_post_config' command is executed.
16:51:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:51:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:51:01 INFO  : Memory regions updated for context APU
16:51:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:51:01 INFO  : 'con' command is executed.
16:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:01 INFO  : 'con' command is executed.
16:51:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:51:01 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:52:19 INFO  : Disconnected from the channel tcfchan#52.
16:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:20 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:52:20 INFO  : 'jtag frequency' command is executed.
16:52:20 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:52:20 INFO  : System reset is completed.
16:52:23 INFO  : 'after 3000' command is executed.
16:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:52:27 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:52:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:52:27 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:52:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:52:27 INFO  : 'ps7_init' command is executed.
16:52:27 INFO  : 'ps7_post_config' command is executed.
16:52:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:52:27 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:27 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:52:27 INFO  : Memory regions updated for context APU
16:52:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:52:28 INFO  : 'con' command is executed.
16:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:28 INFO  : 'con' command is executed.
16:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:52:28 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:55:16 INFO  : Disconnected from the channel tcfchan#53.
16:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:16 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:55:16 INFO  : 'jtag frequency' command is executed.
16:55:16 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:55:16 INFO  : System reset is completed.
16:55:19 INFO  : 'after 3000' command is executed.
16:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:55:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:55:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:55:24 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:55:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:55:24 INFO  : 'ps7_init' command is executed.
16:55:24 INFO  : 'ps7_post_config' command is executed.
16:55:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:55:24 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:55:25 INFO  : Memory regions updated for context APU
16:55:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:55:25 INFO  : 'con' command is executed.
16:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:25 INFO  : 'con' command is executed.
16:55:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:55:25 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:56:38 INFO  : Disconnected from the channel tcfchan#54.
16:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:38 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:56:38 INFO  : 'jtag frequency' command is executed.
16:56:38 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:56:38 INFO  : System reset is completed.
16:56:41 INFO  : 'after 3000' command is executed.
16:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:56:45 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:56:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:56:45 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:56:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:56:45 INFO  : 'ps7_init' command is executed.
16:56:45 INFO  : 'ps7_post_config' command is executed.
16:56:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:56:46 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:46 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:56:46 INFO  : Memory regions updated for context APU
16:56:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:56:46 INFO  : 'con' command is executed.
16:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:46 INFO  : 'con' command is executed.
16:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:56:46 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:57:41 INFO  : Disconnected from the channel tcfchan#55.
16:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:42 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:57:42 INFO  : 'jtag frequency' command is executed.
16:57:42 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:57:42 INFO  : System reset is completed.
16:57:45 INFO  : 'after 3000' command is executed.
16:57:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:57:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:57:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:57:49 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:57:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:57:49 INFO  : 'ps7_init' command is executed.
16:57:49 INFO  : 'ps7_post_config' command is executed.
16:57:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:57:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:50 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:57:50 INFO  : Memory regions updated for context APU
16:57:50 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:57:50 INFO  : 'con' command is executed.
16:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:50 INFO  : 'con' command is executed.
16:57:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:57:50 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:58:44 INFO  : Disconnected from the channel tcfchan#56.
16:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:45 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:58:45 INFO  : 'jtag frequency' command is executed.
16:58:45 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:58:45 INFO  : System reset is completed.
16:58:48 INFO  : 'after 3000' command is executed.
16:58:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:58:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:58:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:58:52 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:58:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:58:52 INFO  : 'ps7_init' command is executed.
16:58:52 INFO  : 'ps7_post_config' command is executed.
16:58:52 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:58:52 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:58:53 INFO  : Memory regions updated for context APU
16:58:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:58:53 INFO  : 'con' command is executed.
16:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:53 INFO  : 'con' command is executed.
16:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:58:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:09:00 INFO  : Disconnected from the channel tcfchan#57.
17:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:01 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:09:01 INFO  : 'jtag frequency' command is executed.
17:09:01 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:09:01 INFO  : System reset is completed.
17:09:04 INFO  : 'after 3000' command is executed.
17:09:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:09:08 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:09:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:09:08 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:09:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:09:08 INFO  : 'ps7_init' command is executed.
17:09:08 INFO  : 'ps7_post_config' command is executed.
17:09:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:09:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:09 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:09:09 INFO  : Memory regions updated for context APU
17:09:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:09:09 INFO  : 'con' command is executed.
17:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:09 INFO  : 'con' command is executed.
17:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:09:09 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:09:50 INFO  : Disconnected from the channel tcfchan#58.
17:09:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:50 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:09:50 INFO  : 'jtag frequency' command is executed.
17:09:50 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:09:50 INFO  : System reset is completed.
17:09:53 INFO  : 'after 3000' command is executed.
17:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:09:57 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:09:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:09:57 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:09:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:09:58 INFO  : 'ps7_init' command is executed.
17:09:58 INFO  : 'ps7_post_config' command is executed.
17:09:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:09:58 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:58 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:09:58 INFO  : Memory regions updated for context APU
17:09:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:09:58 INFO  : 'con' command is executed.
17:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:58 INFO  : 'con' command is executed.
17:09:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:09:58 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:10:33 INFO  : Disconnected from the channel tcfchan#59.
17:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:33 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:10:33 INFO  : 'jtag frequency' command is executed.
17:10:33 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:10:33 INFO  : System reset is completed.
17:10:36 INFO  : 'after 3000' command is executed.
17:10:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:10:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:10:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:10:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:10:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:10:40 INFO  : 'ps7_init' command is executed.
17:10:40 INFO  : 'ps7_post_config' command is executed.
17:10:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:10:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:10:41 INFO  : Memory regions updated for context APU
17:10:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:10:41 INFO  : 'con' command is executed.
17:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:41 INFO  : 'con' command is executed.
17:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:10:41 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:11:41 INFO  : Disconnected from the channel tcfchan#60.
17:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:41 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:11:41 INFO  : 'jtag frequency' command is executed.
17:11:41 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:11:41 INFO  : System reset is completed.
17:11:44 INFO  : 'after 3000' command is executed.
17:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:11:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:11:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:11:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:11:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:11:48 INFO  : 'ps7_init' command is executed.
17:11:48 INFO  : 'ps7_post_config' command is executed.
17:11:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:11:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:11:49 INFO  : Memory regions updated for context APU
17:11:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:11:49 INFO  : 'con' command is executed.
17:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:49 INFO  : 'con' command is executed.
17:11:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:11:49 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:14:01 INFO  : Disconnected from the channel tcfchan#61.
17:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:01 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:14:01 INFO  : 'jtag frequency' command is executed.
17:14:01 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:14:01 INFO  : System reset is completed.
17:14:04 INFO  : 'after 3000' command is executed.
17:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:14:08 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:14:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:14:08 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:14:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:14:09 INFO  : 'ps7_init' command is executed.
17:14:09 INFO  : 'ps7_post_config' command is executed.
17:14:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:14:09 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:09 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:14:09 INFO  : Memory regions updated for context APU
17:14:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:14:09 INFO  : 'con' command is executed.
17:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:09 INFO  : 'con' command is executed.
17:14:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:14:09 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:14:48 INFO  : Disconnected from the channel tcfchan#62.
17:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:48 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:14:48 INFO  : 'jtag frequency' command is executed.
17:14:48 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:14:48 INFO  : System reset is completed.
17:14:51 INFO  : 'after 3000' command is executed.
17:14:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:14:55 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:14:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:14:55 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:14:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:14:56 INFO  : 'ps7_init' command is executed.
17:14:56 INFO  : 'ps7_post_config' command is executed.
17:14:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:14:56 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:14:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:56 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:14:56 INFO  : Memory regions updated for context APU
17:14:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:14:56 INFO  : 'con' command is executed.
17:14:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:56 INFO  : 'con' command is executed.
17:14:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:14:56 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:16:10 INFO  : Disconnected from the channel tcfchan#63.
17:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:10 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:16:10 INFO  : 'jtag frequency' command is executed.
17:16:10 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:16:10 INFO  : System reset is completed.
17:16:13 INFO  : 'after 3000' command is executed.
17:16:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:16:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:16:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:16:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:16:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:16:17 INFO  : 'ps7_init' command is executed.
17:16:17 INFO  : 'ps7_post_config' command is executed.
17:16:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:16:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:16:18 INFO  : Memory regions updated for context APU
17:16:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:16:18 INFO  : 'con' command is executed.
17:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:18 INFO  : 'con' command is executed.
17:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:16:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:16:59 INFO  : Disconnected from the channel tcfchan#64.
17:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:59 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
17:16:59 INFO  : 'jtag frequency' command is executed.
17:16:59 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:16:59 INFO  : System reset is completed.
17:17:02 INFO  : 'after 3000' command is executed.
17:17:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
17:17:06 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
17:17:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:17:06 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
17:17:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
17:17:07 INFO  : 'ps7_init' command is executed.
17:17:07 INFO  : 'ps7_post_config' command is executed.
17:17:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:17:07 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
17:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:07 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

17:17:07 INFO  : Memory regions updated for context APU
17:17:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
17:17:07 INFO  : 'con' command is executed.
17:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:07 INFO  : 'con' command is executed.
17:17:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

17:17:07 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
17:17:49 INFO  : Disconnected from the channel tcfchan#65.
17:17:51 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:28:37 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
15:28:38 INFO  : XSDB server has started successfully.
15:28:38 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf.
15:28:38 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
15:58:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473018530000,  Project:1472865547000
15:58:18 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:58:21 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
15:58:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:58:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-rtkit-daemon.service-bQW4Y3"

15:58:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-systemd-timesyncd.service-wTnaV7"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-colord.service-O7ZRFb"

15:58:29 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

15:58:29 ERROR : Error updating BSP project MSS files.
15:58:30 INFO  : Updating hardware inferred compiler options for cpu0_app.
15:58:30 INFO  : Updating hardware inferred compiler options for cpu1_app.
15:58:30 INFO  : Clearing existing target manager status.
16:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:12 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:07:12 INFO  : 'jtag frequency' command is executed.
16:07:12 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:07:12 INFO  : System reset is completed.
16:07:15 INFO  : 'after 3000' command is executed.
16:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:07:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:07:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:07:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:07:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:07:17 INFO  : 'ps7_init' command is executed.
16:07:17 INFO  : 'ps7_post_config' command is executed.
16:07:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:07:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:07:18 INFO  : Memory regions updated for context APU
16:07:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:07:18 INFO  : 'con' command is executed.
16:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:18 INFO  : 'con' command is executed.
16:07:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:07:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:08:27 INFO  : Disconnected from the channel tcfchan#1.
16:08:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:28 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:08:28 INFO  : 'jtag frequency' command is executed.
16:08:28 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:08:28 INFO  : System reset is completed.
16:08:31 INFO  : 'after 3000' command is executed.
16:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:08:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:08:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:08:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:08:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:08:36 INFO  : 'ps7_init' command is executed.
16:08:36 INFO  : 'ps7_post_config' command is executed.
16:08:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:08:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:08:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:37 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:08:37 INFO  : Memory regions updated for context APU
16:08:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:08:37 INFO  : 'con' command is executed.
16:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:37 INFO  : 'con' command is executed.
16:08:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:08:37 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:09:22 INFO  : Disconnected from the channel tcfchan#2.
16:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:09:22 INFO  : 'jtag frequency' command is executed.
16:09:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:09:22 INFO  : System reset is completed.
16:09:25 INFO  : 'after 3000' command is executed.
16:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:09:26 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:09:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:09:27 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:09:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:09:27 INFO  : 'ps7_init' command is executed.
16:09:27 INFO  : 'ps7_post_config' command is executed.
16:09:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:09:27 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:27 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:09:28 INFO  : Memory regions updated for context APU
16:09:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:09:28 INFO  : 'con' command is executed.
16:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:28 INFO  : 'con' command is executed.
16:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:09:28 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:10:33 INFO  : Disconnected from the channel tcfchan#3.
16:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:33 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:10:33 INFO  : 'jtag frequency' command is executed.
16:10:33 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:10:33 INFO  : System reset is completed.
16:10:36 INFO  : 'after 3000' command is executed.
16:10:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:10:38 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:10:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:10:38 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:10:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:10:38 INFO  : 'ps7_init' command is executed.
16:10:38 INFO  : 'ps7_post_config' command is executed.
16:10:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:10:39 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:39 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:10:39 INFO  : Memory regions updated for context APU
16:10:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:10:39 INFO  : 'con' command is executed.
16:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:39 INFO  : 'con' command is executed.
16:10:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:10:39 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:11:54 INFO  : Disconnected from the channel tcfchan#4.
16:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:54 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:11:54 INFO  : 'jtag frequency' command is executed.
16:11:54 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:11:54 INFO  : System reset is completed.
16:11:57 INFO  : 'after 3000' command is executed.
16:11:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:11:59 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:11:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:11:59 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:11:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:11:59 INFO  : 'ps7_init' command is executed.
16:11:59 INFO  : 'ps7_post_config' command is executed.
16:11:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:11:59 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:00 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:12:00 INFO  : Memory regions updated for context APU
16:12:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:12:00 INFO  : 'con' command is executed.
16:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:00 INFO  : 'con' command is executed.
16:12:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:12:00 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:15:51 INFO  : Disconnected from the channel tcfchan#5.
16:15:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:51 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:15:51 INFO  : 'jtag frequency' command is executed.
16:15:51 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:15:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:15:51 INFO  : System reset is completed.
16:15:54 INFO  : 'after 3000' command is executed.
16:15:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:15:55 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:15:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:15:55 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:15:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:15:56 INFO  : 'ps7_init' command is executed.
16:15:56 INFO  : 'ps7_post_config' command is executed.
16:15:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:15:56 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:56 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:15:56 INFO  : Memory regions updated for context APU
16:15:57 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:15:57 INFO  : 'con' command is executed.
16:15:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:57 INFO  : 'con' command is executed.
16:15:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:15:57 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:17:45 INFO  : Disconnected from the channel tcfchan#6.
16:17:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:45 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:17:45 INFO  : 'jtag frequency' command is executed.
16:17:45 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:17:45 INFO  : System reset is completed.
16:17:48 INFO  : 'after 3000' command is executed.
16:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:17:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:17:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:17:52 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:17:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:17:52 INFO  : 'ps7_init' command is executed.
16:17:52 INFO  : 'ps7_post_config' command is executed.
16:17:52 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:17:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:17:53 INFO  : Memory regions updated for context APU
16:17:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:17:53 INFO  : 'con' command is executed.
16:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:53 INFO  : 'con' command is executed.
16:17:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:17:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:19:53 INFO  : Disconnected from the channel tcfchan#7.
16:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:53 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:19:53 INFO  : 'jtag frequency' command is executed.
16:19:53 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:19:53 INFO  : System reset is completed.
16:19:56 INFO  : 'after 3000' command is executed.
16:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:20:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:20:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:20:00 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:20:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:20:00 INFO  : 'ps7_init' command is executed.
16:20:00 INFO  : 'ps7_post_config' command is executed.
16:20:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:20:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:20:01 INFO  : Memory regions updated for context APU
16:20:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:20:01 INFO  : 'con' command is executed.
16:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:01 INFO  : 'con' command is executed.
16:20:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:20:01 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:20:36 INFO  : Disconnected from the channel tcfchan#8.
16:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:36 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:20:36 INFO  : 'jtag frequency' command is executed.
16:20:36 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:20:36 INFO  : System reset is completed.
16:20:39 INFO  : 'after 3000' command is executed.
16:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:20:43 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:20:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:20:43 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:20:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:20:43 INFO  : 'ps7_init' command is executed.
16:20:43 INFO  : 'ps7_post_config' command is executed.
16:20:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:20:44 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:44 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:20:44 INFO  : Memory regions updated for context APU
16:20:44 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:20:44 INFO  : 'con' command is executed.
16:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:44 INFO  : 'con' command is executed.
16:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:20:44 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:23:35 INFO  : Disconnected from the channel tcfchan#9.
16:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:35 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:23:35 INFO  : 'jtag frequency' command is executed.
16:23:35 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:23:35 INFO  : System reset is completed.
16:23:38 INFO  : 'after 3000' command is executed.
16:23:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:23:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:23:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:23:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:23:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:23:42 INFO  : 'ps7_init' command is executed.
16:23:42 INFO  : 'ps7_post_config' command is executed.
16:23:42 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:23:43 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:43 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:23:43 INFO  : Memory regions updated for context APU
16:23:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:23:43 INFO  : 'con' command is executed.
16:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:43 INFO  : 'con' command is executed.
16:23:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:23:43 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:25:20 INFO  : Disconnected from the channel tcfchan#10.
16:25:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:21 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:25:21 INFO  : 'jtag frequency' command is executed.
16:25:21 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:25:21 INFO  : System reset is completed.
16:25:24 INFO  : 'after 3000' command is executed.
16:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:25:27 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:25:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:25:27 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:25:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:25:28 INFO  : 'ps7_init' command is executed.
16:25:28 INFO  : 'ps7_post_config' command is executed.
16:25:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:25:28 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:28 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:25:28 INFO  : Memory regions updated for context APU
16:25:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:25:28 INFO  : 'con' command is executed.
16:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:28 INFO  : 'con' command is executed.
16:25:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:25:28 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:26:09 INFO  : Disconnected from the channel tcfchan#11.
16:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:09 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:26:09 INFO  : 'jtag frequency' command is executed.
16:26:09 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:26:09 INFO  : System reset is completed.
16:26:12 INFO  : 'after 3000' command is executed.
16:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:26:16 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:26:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:26:16 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:26:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:26:16 INFO  : 'ps7_init' command is executed.
16:26:16 INFO  : 'ps7_post_config' command is executed.
16:26:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:26:17 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:17 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:26:17 INFO  : Memory regions updated for context APU
16:26:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:26:17 INFO  : 'con' command is executed.
16:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:17 INFO  : 'con' command is executed.
16:26:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:26:17 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:27:28 INFO  : Disconnected from the channel tcfchan#12.
16:27:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:28 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:27:28 INFO  : 'jtag frequency' command is executed.
16:27:28 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:27:28 INFO  : System reset is completed.
16:27:31 INFO  : 'after 3000' command is executed.
16:27:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:27:35 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:27:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:27:35 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:27:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:27:35 INFO  : 'ps7_init' command is executed.
16:27:35 INFO  : 'ps7_post_config' command is executed.
16:27:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:27:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:27:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:27:36 INFO  : Memory regions updated for context APU
16:27:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:27:36 INFO  : 'con' command is executed.
16:27:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:36 INFO  : 'con' command is executed.
16:27:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:27:36 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:31:08 INFO  : Disconnected from the channel tcfchan#13.
16:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:08 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:31:08 INFO  : 'jtag frequency' command is executed.
16:31:08 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:31:08 INFO  : System reset is completed.
16:31:11 INFO  : 'after 3000' command is executed.
16:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:31:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:31:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:31:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:31:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:31:16 INFO  : 'ps7_init' command is executed.
16:31:16 INFO  : 'ps7_post_config' command is executed.
16:31:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:31:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:31:16 INFO  : Memory regions updated for context APU
16:31:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:31:17 INFO  : 'con' command is executed.
16:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:17 INFO  : 'con' command is executed.
16:31:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:31:17 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:43:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473032546000,  Project:1473018530000
19:43:12 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:43:18 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
19:43:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:43:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-rtkit-daemon.service-bQW4Y3"

19:43:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-systemd-timesyncd.service-wTnaV7"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-colord.service-O7ZRFb"

19:43:27 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

19:43:27 ERROR : Error updating BSP project MSS files.
19:43:28 INFO  : Updating hardware inferred compiler options for cpu0_app.
19:43:29 INFO  : Updating hardware inferred compiler options for cpu1_app.
19:43:29 INFO  : Clearing existing target manager status.
19:44:29 INFO  : Disconnected from the channel tcfchan#14.
19:44:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:30 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
19:44:30 INFO  : 'jtag frequency' command is executed.
19:44:30 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:44:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:44:30 INFO  : System reset is completed.
19:44:33 INFO  : 'after 3000' command is executed.
19:44:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
19:44:36 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:44:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:44:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:44:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:44:37 INFO  : 'ps7_init' command is executed.
19:44:37 INFO  : 'ps7_post_config' command is executed.
19:44:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
19:44:37 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
19:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:37 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

19:44:37 INFO  : Memory regions updated for context APU
19:44:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
19:44:37 INFO  : 'con' command is executed.
19:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:38 INFO  : 'con' command is executed.
19:44:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

19:44:38 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:49:13 INFO  : Disconnected from the channel tcfchan#15.
19:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:13 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
19:49:13 INFO  : 'jtag frequency' command is executed.
19:49:13 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:49:13 INFO  : System reset is completed.
19:49:16 INFO  : 'after 3000' command is executed.
19:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
19:49:20 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:49:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:49:20 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:49:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:49:20 INFO  : 'ps7_init' command is executed.
19:49:20 INFO  : 'ps7_post_config' command is executed.
19:49:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
19:49:21 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
19:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:21 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

19:49:21 INFO  : Memory regions updated for context APU
19:49:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
19:49:21 INFO  : 'con' command is executed.
19:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:21 INFO  : 'con' command is executed.
19:49:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

19:49:21 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:50:09 INFO  : Disconnected from the channel tcfchan#16.
19:50:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:10 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
19:50:10 INFO  : 'jtag frequency' command is executed.
19:50:10 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:50:10 INFO  : System reset is completed.
19:50:13 INFO  : 'after 3000' command is executed.
19:50:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
19:50:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:50:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:50:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:50:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:50:17 INFO  : 'ps7_init' command is executed.
19:50:17 INFO  : 'ps7_post_config' command is executed.
19:50:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
19:50:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
19:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

19:50:18 INFO  : Memory regions updated for context APU
19:50:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
19:50:18 INFO  : 'con' command is executed.
19:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:18 INFO  : 'con' command is executed.
19:50:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

19:50:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:51:39 INFO  : Disconnected from the channel tcfchan#17.
19:51:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:39 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
19:51:39 INFO  : 'jtag frequency' command is executed.
19:51:40 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:51:40 INFO  : System reset is completed.
19:51:43 INFO  : 'after 3000' command is executed.
19:51:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
19:51:46 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:51:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:51:46 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:51:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:51:46 INFO  : 'ps7_init' command is executed.
19:51:46 INFO  : 'ps7_post_config' command is executed.
19:51:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
19:51:47 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
19:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:47 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

19:51:47 INFO  : Memory regions updated for context APU
19:51:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
19:51:47 INFO  : 'con' command is executed.
19:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:47 INFO  : 'con' command is executed.
19:51:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

19:51:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
19:56:21 INFO  : Disconnected from the channel tcfchan#18.
19:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:21 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
19:56:21 INFO  : 'jtag frequency' command is executed.
19:56:21 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:56:21 INFO  : System reset is completed.
19:56:24 INFO  : 'after 3000' command is executed.
19:56:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
19:56:28 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
19:56:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:56:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
19:56:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
19:56:29 INFO  : 'ps7_init' command is executed.
19:56:29 INFO  : 'ps7_post_config' command is executed.
19:56:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
19:56:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
19:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

19:56:29 INFO  : Memory regions updated for context APU
19:56:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
19:56:30 INFO  : 'con' command is executed.
19:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:30 INFO  : 'con' command is executed.
19:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

19:56:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:06:19 INFO  : Disconnected from the channel tcfchan#19.
20:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:19 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:06:19 INFO  : 'jtag frequency' command is executed.
20:06:19 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:06:19 INFO  : System reset is completed.
20:06:22 INFO  : 'after 3000' command is executed.
20:06:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:06:26 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:06:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:06:26 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:06:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:06:26 INFO  : 'ps7_init' command is executed.
20:06:26 INFO  : 'ps7_post_config' command is executed.
20:06:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:06:26 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
20:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:27 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:06:27 INFO  : Memory regions updated for context APU
20:06:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:06:27 INFO  : 'con' command is executed.
20:06:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:27 INFO  : 'con' command is executed.
20:06:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:06:27 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:13:31 INFO  : Disconnected from the channel tcfchan#20.
20:13:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:32 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:13:32 INFO  : 'jtag frequency' command is executed.
20:13:32 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:13:32 INFO  : System reset is completed.
20:13:35 INFO  : 'after 3000' command is executed.
20:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:13:38 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:13:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:13:38 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:13:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:13:39 INFO  : 'ps7_init' command is executed.
20:13:39 INFO  : 'ps7_post_config' command is executed.
20:13:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:13:39 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
20:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:39 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:13:39 INFO  : Memory regions updated for context APU
20:13:39 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:13:39 INFO  : 'con' command is executed.
20:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:39 INFO  : 'con' command is executed.
20:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:13:39 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:14:23 INFO  : Disconnected from the channel tcfchan#21.
20:14:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:23 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:14:23 INFO  : 'jtag frequency' command is executed.
20:14:23 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:14:24 INFO  : System reset is completed.
20:14:27 INFO  : 'after 3000' command is executed.
20:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:14:31 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:14:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:14:31 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:14:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:14:31 INFO  : 'ps7_init' command is executed.
20:14:31 INFO  : 'ps7_post_config' command is executed.
20:14:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:14:31 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
20:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:32 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:14:32 INFO  : Memory regions updated for context APU
20:14:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:14:32 INFO  : 'con' command is executed.
20:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:32 INFO  : 'con' command is executed.
20:14:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:14:32 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:15:33 INFO  : Disconnected from the channel tcfchan#22.
20:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:33 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:15:33 INFO  : 'jtag frequency' command is executed.
20:15:33 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:15:33 INFO  : System reset is completed.
20:15:36 INFO  : 'after 3000' command is executed.
20:15:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:15:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:15:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:15:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:15:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:15:40 INFO  : 'ps7_init' command is executed.
20:15:40 INFO  : 'ps7_post_config' command is executed.
20:15:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:15:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
20:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:15:41 INFO  : Memory regions updated for context APU
20:15:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:15:41 INFO  : 'con' command is executed.
20:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:41 INFO  : 'con' command is executed.
20:15:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:15:41 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:16:49 INFO  : Disconnected from the channel tcfchan#23.
20:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:49 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:16:49 INFO  : 'jtag frequency' command is executed.
20:16:49 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:16:50 INFO  : System reset is completed.
20:16:53 INFO  : 'after 3000' command is executed.
20:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:16:56 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:16:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:16:56 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:16:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:16:56 INFO  : 'ps7_init' command is executed.
20:16:56 INFO  : 'ps7_post_config' command is executed.
20:16:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:16:57 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
20:16:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:57 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:16:57 INFO  : Memory regions updated for context APU
20:16:57 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:16:57 INFO  : 'con' command is executed.
20:16:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:57 INFO  : 'con' command is executed.
20:16:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:16:57 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:19:06 INFO  : Disconnected from the channel tcfchan#24.
20:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:06 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:19:06 INFO  : 'jtag frequency' command is executed.
20:19:06 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:19:06 INFO  : System reset is completed.
20:19:09 INFO  : 'after 3000' command is executed.
20:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:19:13 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:19:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:19:13 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:19:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:19:14 INFO  : 'ps7_init' command is executed.
20:19:14 INFO  : 'ps7_post_config' command is executed.
20:19:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:19:14 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
20:19:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:14 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:19:14 INFO  : Memory regions updated for context APU
20:19:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:19:15 INFO  : 'con' command is executed.
20:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:15 INFO  : 'con' command is executed.
20:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:19:15 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:34:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473035657000,  Project:1473032546000
20:34:43 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:34:44 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
20:34:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:34:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-rtkit-daemon.service-bQW4Y3"

20:34:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-systemd-timesyncd.service-wTnaV7"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-colord.service-O7ZRFb"

20:34:51 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

20:34:51 ERROR : Error updating BSP project MSS files.
20:34:52 INFO  : Updating hardware inferred compiler options for cpu0_app.
20:34:53 INFO  : Updating hardware inferred compiler options for cpu1_app.
20:34:53 INFO  : Clearing existing target manager status.
20:35:21 INFO  : Disconnected from the channel tcfchan#25.
20:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:35:22 INFO  : 'jtag frequency' command is executed.
20:35:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:35:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:35:22 INFO  : System reset is completed.
20:35:25 INFO  : 'after 3000' command is executed.
20:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:35:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:35:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:35:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:35:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:35:29 INFO  : 'ps7_init' command is executed.
20:35:29 INFO  : 'ps7_post_config' command is executed.
20:35:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:35:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
20:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:35:30 INFO  : Memory regions updated for context APU
20:35:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:35:30 INFO  : 'con' command is executed.
20:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:30 INFO  : 'con' command is executed.
20:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:35:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:39:51 INFO  : Disconnected from the channel tcfchan#26.
20:39:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:51 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:39:51 INFO  : 'jtag frequency' command is executed.
20:39:51 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:39:51 INFO  : System reset is completed.
20:39:54 INFO  : 'after 3000' command is executed.
20:39:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:39:58 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:39:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:39:58 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:39:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:39:58 INFO  : 'ps7_init' command is executed.
20:39:58 INFO  : 'ps7_post_config' command is executed.
20:39:58 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:39:59 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
20:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:59 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:39:59 INFO  : Memory regions updated for context APU
20:39:59 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:39:59 INFO  : 'con' command is executed.
20:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:59 INFO  : 'con' command is executed.
20:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:39:59 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:41:18 INFO  : Disconnected from the channel tcfchan#27.
20:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:18 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:41:18 INFO  : 'jtag frequency' command is executed.
20:41:18 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:41:18 INFO  : System reset is completed.
20:41:21 INFO  : 'after 3000' command is executed.
20:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:41:25 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:41:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:41:25 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:41:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:41:25 INFO  : 'ps7_init' command is executed.
20:41:25 INFO  : 'ps7_post_config' command is executed.
20:41:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:41:25 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
20:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:26 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:41:26 INFO  : Memory regions updated for context APU
20:41:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:41:26 INFO  : 'con' command is executed.
20:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:26 INFO  : 'con' command is executed.
20:41:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:41:26 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
20:53:15 INFO  : Disconnected from the channel tcfchan#28.
20:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:15 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
20:53:15 INFO  : 'jtag frequency' command is executed.
20:53:15 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:53:15 INFO  : System reset is completed.
20:53:18 INFO  : 'after 3000' command is executed.
20:53:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
20:53:21 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
20:53:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:53:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
20:53:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
20:53:22 INFO  : 'ps7_init' command is executed.
20:53:22 INFO  : 'ps7_post_config' command is executed.
20:53:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:53:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
20:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

20:53:23 INFO  : Memory regions updated for context APU
20:53:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
20:53:23 INFO  : 'con' command is executed.
20:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:23 INFO  : 'con' command is executed.
20:53:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

20:53:23 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:13:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473038001000,  Project:1473035657000
21:13:47 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:13:49 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
21:13:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:13:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-rtkit-daemon.service-bQW4Y3"

21:13:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-systemd-timesyncd.service-wTnaV7"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-colord.service-O7ZRFb"

21:13:56 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

21:13:56 ERROR : Error updating BSP project MSS files.
21:13:57 INFO  : Updating hardware inferred compiler options for cpu0_app.
21:13:58 INFO  : Updating hardware inferred compiler options for cpu1_app.
21:13:58 INFO  : Clearing existing target manager status.
21:14:07 INFO  : Disconnected from the channel tcfchan#29.
21:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:08 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:14:08 INFO  : 'jtag frequency' command is executed.
21:14:08 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:14:08 INFO  : System reset is completed.
21:14:11 INFO  : 'after 3000' command is executed.
21:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:14:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:14:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:14:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:14:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:14:16 INFO  : 'ps7_init' command is executed.
21:14:16 INFO  : 'ps7_post_config' command is executed.
21:14:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:14:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:14:16 INFO  : Memory regions updated for context APU
21:14:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:14:16 INFO  : 'con' command is executed.
21:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:16 INFO  : 'con' command is executed.
21:14:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:14:16 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:20:58 INFO  : Disconnected from the channel tcfchan#30.
21:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:58 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:20:58 INFO  : 'jtag frequency' command is executed.
21:20:58 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:20:58 INFO  : System reset is completed.
21:21:01 INFO  : 'after 3000' command is executed.
21:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:21:05 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:21:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:21:05 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:21:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:21:05 INFO  : 'ps7_init' command is executed.
21:21:05 INFO  : 'ps7_post_config' command is executed.
21:21:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:21:05 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:06 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:21:06 INFO  : Memory regions updated for context APU
21:21:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:21:06 INFO  : 'con' command is executed.
21:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:06 INFO  : 'con' command is executed.
21:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:21:06 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:24:46 INFO  : Disconnected from the channel tcfchan#31.
21:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:46 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:24:46 INFO  : 'jtag frequency' command is executed.
21:24:46 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:24:46 INFO  : System reset is completed.
21:24:49 INFO  : 'after 3000' command is executed.
21:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:24:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:24:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:24:53 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:24:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:24:53 INFO  : 'ps7_init' command is executed.
21:24:53 INFO  : 'ps7_post_config' command is executed.
21:24:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:24:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:24:54 INFO  : Memory regions updated for context APU
21:24:54 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:24:54 INFO  : 'con' command is executed.
21:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:54 INFO  : 'con' command is executed.
21:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:24:54 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:25:21 INFO  : Disconnected from the channel tcfchan#32.
21:25:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:21 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:25:21 INFO  : 'jtag frequency' command is executed.
21:25:21 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:25:21 INFO  : System reset is completed.
21:25:24 INFO  : 'after 3000' command is executed.
21:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:25:27 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:25:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:25:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:25:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:25:28 INFO  : 'ps7_init' command is executed.
21:25:28 INFO  : 'ps7_post_config' command is executed.
21:25:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:25:28 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:28 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:25:29 INFO  : Memory regions updated for context APU
21:25:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:25:29 INFO  : 'con' command is executed.
21:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:29 INFO  : 'con' command is executed.
21:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:25:29 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:31:37 INFO  : Disconnected from the channel tcfchan#33.
21:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:37 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:31:37 INFO  : 'jtag frequency' command is executed.
21:31:37 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:31:37 INFO  : System reset is completed.
21:31:40 INFO  : 'after 3000' command is executed.
21:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:31:44 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:31:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:31:44 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:31:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:31:44 INFO  : 'ps7_init' command is executed.
21:31:44 INFO  : 'ps7_post_config' command is executed.
21:31:44 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:31:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:31:45 INFO  : Memory regions updated for context APU
21:31:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:31:45 INFO  : 'con' command is executed.
21:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:45 INFO  : 'con' command is executed.
21:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:31:45 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:38:48 INFO  : Disconnected from the channel tcfchan#34.
21:38:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:48 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:38:48 INFO  : 'jtag frequency' command is executed.
21:38:48 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:38:48 INFO  : System reset is completed.
21:38:51 INFO  : 'after 3000' command is executed.
21:38:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:38:54 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:38:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:38:54 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:38:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:38:54 INFO  : 'ps7_init' command is executed.
21:38:54 INFO  : 'ps7_post_config' command is executed.
21:38:54 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:38:55 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:55 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:38:55 INFO  : Memory regions updated for context APU
21:38:55 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:38:55 INFO  : 'con' command is executed.
21:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:55 INFO  : 'con' command is executed.
21:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:38:55 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:43:58 INFO  : Disconnected from the channel tcfchan#35.
21:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:58 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:43:58 INFO  : 'jtag frequency' command is executed.
21:43:58 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:43:58 INFO  : System reset is completed.
21:44:01 INFO  : 'after 3000' command is executed.
21:44:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:44:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:44:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:44:05 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:44:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:44:05 INFO  : 'ps7_init' command is executed.
21:44:05 INFO  : 'ps7_post_config' command is executed.
21:44:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:44:05 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:05 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:44:05 INFO  : Memory regions updated for context APU
21:44:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:44:06 INFO  : 'con' command is executed.
21:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:06 INFO  : 'con' command is executed.
21:44:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:44:06 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:46:26 INFO  : Disconnected from the channel tcfchan#36.
21:46:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:26 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:46:26 INFO  : 'jtag frequency' command is executed.
21:46:26 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:46:26 INFO  : System reset is completed.
21:46:29 INFO  : 'after 3000' command is executed.
21:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:46:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:46:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:46:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:46:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:46:33 INFO  : 'ps7_init' command is executed.
21:46:33 INFO  : 'ps7_post_config' command is executed.
21:46:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:46:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:46:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:46:33 INFO  : Memory regions updated for context APU
21:46:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:46:34 INFO  : 'con' command is executed.
21:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:34 INFO  : 'con' command is executed.
21:46:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:46:34 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:47:15 INFO  : Disconnected from the channel tcfchan#37.
21:47:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:15 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:47:15 INFO  : 'jtag frequency' command is executed.
21:47:15 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:47:16 INFO  : System reset is completed.
21:47:19 INFO  : 'after 3000' command is executed.
21:47:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:47:23 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:47:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:47:23 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:47:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:47:23 INFO  : 'ps7_init' command is executed.
21:47:23 INFO  : 'ps7_post_config' command is executed.
21:47:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:47:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:24 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:47:24 INFO  : Memory regions updated for context APU
21:47:24 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:47:24 INFO  : 'con' command is executed.
21:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:24 INFO  : 'con' command is executed.
21:47:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:47:24 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:48:11 INFO  : Disconnected from the channel tcfchan#38.
21:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:11 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:48:11 INFO  : 'jtag frequency' command is executed.
21:48:11 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:48:11 INFO  : System reset is completed.
21:48:14 INFO  : 'after 3000' command is executed.
21:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:48:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:48:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:48:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:48:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:48:18 INFO  : 'ps7_init' command is executed.
21:48:18 INFO  : 'ps7_post_config' command is executed.
21:48:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:48:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:48:18 INFO  : Memory regions updated for context APU
21:48:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:48:18 INFO  : 'con' command is executed.
21:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:19 INFO  : 'con' command is executed.
21:48:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:48:19 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:48:54 INFO  : Disconnected from the channel tcfchan#39.
21:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:54 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:48:54 INFO  : 'jtag frequency' command is executed.
21:48:54 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:48:54 INFO  : System reset is completed.
21:48:57 INFO  : 'after 3000' command is executed.
21:48:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:49:01 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:49:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:49:01 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:49:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:49:01 INFO  : 'ps7_init' command is executed.
21:49:01 INFO  : 'ps7_post_config' command is executed.
21:49:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:49:02 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:49:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:02 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:49:02 INFO  : Memory regions updated for context APU
21:49:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:49:02 INFO  : 'con' command is executed.
21:49:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:02 INFO  : 'con' command is executed.
21:49:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:49:02 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:50:29 INFO  : Disconnected from the channel tcfchan#40.
21:50:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:29 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:50:29 INFO  : 'jtag frequency' command is executed.
21:50:29 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:50:29 INFO  : System reset is completed.
21:50:32 INFO  : 'after 3000' command is executed.
21:50:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:50:35 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:50:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:50:35 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:50:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:50:36 INFO  : 'ps7_init' command is executed.
21:50:36 INFO  : 'ps7_post_config' command is executed.
21:50:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:50:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:50:36 INFO  : Memory regions updated for context APU
21:50:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:50:37 INFO  : 'con' command is executed.
21:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:37 INFO  : 'con' command is executed.
21:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:50:37 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:51:38 INFO  : Disconnected from the channel tcfchan#41.
21:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:38 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:51:38 INFO  : 'jtag frequency' command is executed.
21:51:38 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:51:38 INFO  : System reset is completed.
21:51:41 INFO  : 'after 3000' command is executed.
21:51:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:51:44 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:51:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:51:45 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:51:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:51:45 INFO  : 'ps7_init' command is executed.
21:51:45 INFO  : 'ps7_post_config' command is executed.
21:51:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:51:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:51:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:51:45 INFO  : Memory regions updated for context APU
21:51:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:51:46 INFO  : 'con' command is executed.
21:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:46 INFO  : 'con' command is executed.
21:51:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:51:46 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:52:37 INFO  : Disconnected from the channel tcfchan#42.
21:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:37 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:52:37 INFO  : 'jtag frequency' command is executed.
21:52:37 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:52:37 INFO  : System reset is completed.
21:52:40 INFO  : 'after 3000' command is executed.
21:52:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:52:43 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:52:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:52:43 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:52:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:52:44 INFO  : 'ps7_init' command is executed.
21:52:44 INFO  : 'ps7_post_config' command is executed.
21:52:44 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:52:44 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:44 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:52:44 INFO  : Memory regions updated for context APU
21:52:44 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:52:44 INFO  : 'con' command is executed.
21:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:44 INFO  : 'con' command is executed.
21:52:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:52:44 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:53:12 INFO  : Disconnected from the channel tcfchan#43.
21:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:13 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:53:13 INFO  : 'jtag frequency' command is executed.
21:53:13 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:53:13 INFO  : System reset is completed.
21:53:16 INFO  : 'after 3000' command is executed.
21:53:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:53:19 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:53:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:53:19 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:53:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:53:20 INFO  : 'ps7_init' command is executed.
21:53:20 INFO  : 'ps7_post_config' command is executed.
21:53:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:53:20 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:20 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:53:20 INFO  : Memory regions updated for context APU
21:53:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:53:20 INFO  : 'con' command is executed.
21:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:20 INFO  : 'con' command is executed.
21:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:53:20 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:54:22 INFO  : Disconnected from the channel tcfchan#44.
21:54:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:54:22 INFO  : 'jtag frequency' command is executed.
21:54:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:54:22 INFO  : System reset is completed.
21:54:25 INFO  : 'after 3000' command is executed.
21:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:54:30 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:54:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:54:30 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:54:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:54:30 INFO  : 'ps7_init' command is executed.
21:54:30 INFO  : 'ps7_post_config' command is executed.
21:54:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:54:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:31 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:54:31 INFO  : Memory regions updated for context APU
21:54:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:54:31 INFO  : 'con' command is executed.
21:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:31 INFO  : 'con' command is executed.
21:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:54:31 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:57:25 INFO  : Disconnected from the channel tcfchan#45.
21:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:25 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:57:25 INFO  : 'jtag frequency' command is executed.
21:57:25 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:57:25 INFO  : System reset is completed.
21:57:28 INFO  : 'after 3000' command is executed.
21:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:57:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:57:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:57:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:57:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:57:33 INFO  : 'ps7_init' command is executed.
21:57:33 INFO  : 'ps7_post_config' command is executed.
21:57:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:57:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:57:33 INFO  : Memory regions updated for context APU
21:57:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:57:33 INFO  : 'con' command is executed.
21:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:33 INFO  : 'con' command is executed.
21:57:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:57:33 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
21:59:09 INFO  : Disconnected from the channel tcfchan#46.
21:59:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:10 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
21:59:10 INFO  : 'jtag frequency' command is executed.
21:59:10 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:59:10 INFO  : System reset is completed.
21:59:13 INFO  : 'after 3000' command is executed.
21:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
21:59:16 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
21:59:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:59:16 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
21:59:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
21:59:17 INFO  : 'ps7_init' command is executed.
21:59:17 INFO  : 'ps7_post_config' command is executed.
21:59:17 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:59:17 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:17 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

21:59:17 INFO  : Memory regions updated for context APU
21:59:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:59:18 INFO  : 'con' command is executed.
21:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:18 INFO  : 'con' command is executed.
21:59:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

21:59:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:03:00 INFO  : Disconnected from the channel tcfchan#47.
22:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:00 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:03:00 INFO  : 'jtag frequency' command is executed.
22:03:00 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:03:01 INFO  : System reset is completed.
22:03:04 INFO  : 'after 3000' command is executed.
22:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:03:07 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:03:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:03:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:03:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:03:07 INFO  : 'ps7_init' command is executed.
22:03:07 INFO  : 'ps7_post_config' command is executed.
22:03:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:03:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:03:08 INFO  : Memory regions updated for context APU
22:03:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:03:08 INFO  : 'con' command is executed.
22:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:08 INFO  : 'con' command is executed.
22:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:03:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:04:41 INFO  : Disconnected from the channel tcfchan#48.
22:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:41 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:04:41 INFO  : 'jtag frequency' command is executed.
22:04:41 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:04:41 INFO  : System reset is completed.
22:04:44 INFO  : 'after 3000' command is executed.
22:04:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:04:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:04:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:04:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:04:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:04:48 INFO  : 'ps7_init' command is executed.
22:04:48 INFO  : 'ps7_post_config' command is executed.
22:04:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:04:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:04:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:04:49 INFO  : Memory regions updated for context APU
22:04:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:04:49 INFO  : 'con' command is executed.
22:04:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:49 INFO  : 'con' command is executed.
22:04:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:04:49 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:05:38 INFO  : Disconnected from the channel tcfchan#49.
22:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:39 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:05:39 INFO  : 'jtag frequency' command is executed.
22:05:39 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:05:39 INFO  : System reset is completed.
22:05:42 INFO  : 'after 3000' command is executed.
22:05:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:05:45 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:05:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:05:45 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:05:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:05:45 INFO  : 'ps7_init' command is executed.
22:05:45 INFO  : 'ps7_post_config' command is executed.
22:05:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:05:46 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:46 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:05:46 INFO  : Memory regions updated for context APU
22:05:46 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:05:46 INFO  : 'con' command is executed.
22:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:46 INFO  : 'con' command is executed.
22:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:05:46 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:06:34 INFO  : Disconnected from the channel tcfchan#50.
22:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:35 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:06:35 INFO  : 'jtag frequency' command is executed.
22:06:35 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:06:35 INFO  : System reset is completed.
22:06:38 INFO  : 'after 3000' command is executed.
22:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:06:42 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:06:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:06:42 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:06:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:06:42 INFO  : 'ps7_init' command is executed.
22:06:42 INFO  : 'ps7_post_config' command is executed.
22:06:42 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:06:42 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:43 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:06:43 INFO  : Memory regions updated for context APU
22:06:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:06:43 INFO  : 'con' command is executed.
22:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:43 INFO  : 'con' command is executed.
22:06:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:06:43 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:09:13 INFO  : Disconnected from the channel tcfchan#51.
22:09:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:13 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:09:13 INFO  : 'jtag frequency' command is executed.
22:09:13 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:09:13 INFO  : System reset is completed.
22:09:16 INFO  : 'after 3000' command is executed.
22:09:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:09:19 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:09:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:09:20 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:09:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:09:20 INFO  : 'ps7_init' command is executed.
22:09:20 INFO  : 'ps7_post_config' command is executed.
22:09:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:09:20 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:21 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:09:21 INFO  : Memory regions updated for context APU
22:09:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:09:21 INFO  : 'con' command is executed.
22:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:21 INFO  : 'con' command is executed.
22:09:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:09:21 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:10:23 INFO  : Disconnected from the channel tcfchan#52.
22:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:24 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:10:24 INFO  : 'jtag frequency' command is executed.
22:10:24 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:10:24 INFO  : System reset is completed.
22:10:27 INFO  : 'after 3000' command is executed.
22:10:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:10:31 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:10:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:10:31 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:10:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:10:31 INFO  : 'ps7_init' command is executed.
22:10:31 INFO  : 'ps7_post_config' command is executed.
22:10:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:10:32 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:32 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:10:32 INFO  : Memory regions updated for context APU
22:10:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:10:32 INFO  : 'con' command is executed.
22:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:32 INFO  : 'con' command is executed.
22:10:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:10:32 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:11:02 INFO  : Disconnected from the channel tcfchan#53.
22:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:03 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:11:03 INFO  : 'jtag frequency' command is executed.
22:11:03 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:11:03 INFO  : System reset is completed.
22:11:06 INFO  : 'after 3000' command is executed.
22:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:11:09 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:11:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:11:09 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:11:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:11:09 INFO  : 'ps7_init' command is executed.
22:11:09 INFO  : 'ps7_post_config' command is executed.
22:11:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:11:09 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:10 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:11:10 INFO  : Memory regions updated for context APU
22:11:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:11:10 INFO  : 'con' command is executed.
22:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:10 INFO  : 'con' command is executed.
22:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:11:10 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:12:15 INFO  : Disconnected from the channel tcfchan#54.
22:12:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:15 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:12:15 INFO  : 'jtag frequency' command is executed.
22:12:15 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:12:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:12:15 INFO  : System reset is completed.
22:12:18 INFO  : 'after 3000' command is executed.
22:12:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:12:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:12:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:12:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:12:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:12:22 INFO  : 'ps7_init' command is executed.
22:12:22 INFO  : 'ps7_post_config' command is executed.
22:12:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:12:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:12:23 INFO  : Memory regions updated for context APU
22:12:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:12:23 INFO  : 'con' command is executed.
22:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:23 INFO  : 'con' command is executed.
22:12:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:12:23 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:13:05 INFO  : Disconnected from the channel tcfchan#55.
22:13:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:05 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:13:05 INFO  : 'jtag frequency' command is executed.
22:13:05 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:13:05 INFO  : System reset is completed.
22:13:08 INFO  : 'after 3000' command is executed.
22:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:13:12 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:13:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:13:12 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:13:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:13:13 INFO  : 'ps7_init' command is executed.
22:13:13 INFO  : 'ps7_post_config' command is executed.
22:13:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:13:13 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:13 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:13:13 INFO  : Memory regions updated for context APU
22:13:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:13:13 INFO  : 'con' command is executed.
22:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:13 INFO  : 'con' command is executed.
22:13:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:13:13 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:15:13 INFO  : Disconnected from the channel tcfchan#56.
22:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:13 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:15:13 INFO  : 'jtag frequency' command is executed.
22:15:13 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:15:13 INFO  : System reset is completed.
22:15:16 INFO  : 'after 3000' command is executed.
22:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:15:20 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:15:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:15:20 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:15:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:15:20 INFO  : 'ps7_init' command is executed.
22:15:20 INFO  : 'ps7_post_config' command is executed.
22:15:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:15:20 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:21 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:15:21 INFO  : Memory regions updated for context APU
22:15:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:15:21 INFO  : 'con' command is executed.
22:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:21 INFO  : 'con' command is executed.
22:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:15:21 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:16:15 INFO  : Disconnected from the channel tcfchan#57.
22:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:15 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:16:15 INFO  : 'jtag frequency' command is executed.
22:16:15 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:16:15 INFO  : System reset is completed.
22:16:18 INFO  : 'after 3000' command is executed.
22:16:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:16:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:16:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:16:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:16:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:16:22 INFO  : 'ps7_init' command is executed.
22:16:22 INFO  : 'ps7_post_config' command is executed.
22:16:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:16:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:16:23 INFO  : Memory regions updated for context APU
22:16:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:16:23 INFO  : 'con' command is executed.
22:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:23 INFO  : 'con' command is executed.
22:16:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:16:23 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:30:57 INFO  : Disconnected from the channel tcfchan#58.
22:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:58 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:30:58 INFO  : 'jtag frequency' command is executed.
22:30:58 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:30:58 INFO  : System reset is completed.
22:31:01 INFO  : 'after 3000' command is executed.
22:31:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:31:05 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:31:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:31:05 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:31:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:31:05 INFO  : 'ps7_init' command is executed.
22:31:05 INFO  : 'ps7_post_config' command is executed.
22:31:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:31:05 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:06 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:31:06 INFO  : Memory regions updated for context APU
22:31:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:31:06 INFO  : 'con' command is executed.
22:31:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:06 INFO  : 'con' command is executed.
22:31:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:31:06 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:33:10 INFO  : Disconnected from the channel tcfchan#59.
22:33:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:10 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:33:10 INFO  : 'jtag frequency' command is executed.
22:33:10 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:33:11 INFO  : System reset is completed.
22:33:14 INFO  : 'after 3000' command is executed.
22:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:33:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:33:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:33:18 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:33:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:33:18 INFO  : 'ps7_init' command is executed.
22:33:18 INFO  : 'ps7_post_config' command is executed.
22:33:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:33:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:33:19 INFO  : Memory regions updated for context APU
22:33:19 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:33:19 INFO  : 'con' command is executed.
22:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:19 INFO  : 'con' command is executed.
22:33:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:33:19 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:34:05 INFO  : Disconnected from the channel tcfchan#60.
22:34:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:06 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:34:06 INFO  : 'jtag frequency' command is executed.
22:34:06 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:34:06 INFO  : System reset is completed.
22:34:09 INFO  : 'after 3000' command is executed.
22:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:34:12 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:34:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:34:12 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:34:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:34:13 INFO  : 'ps7_init' command is executed.
22:34:13 INFO  : 'ps7_post_config' command is executed.
22:34:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:34:13 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:13 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:34:13 INFO  : Memory regions updated for context APU
22:34:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:34:14 INFO  : 'con' command is executed.
22:34:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:14 INFO  : 'con' command is executed.
22:34:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:34:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:34:46 INFO  : Disconnected from the channel tcfchan#61.
22:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:46 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:34:46 INFO  : 'jtag frequency' command is executed.
22:34:46 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:34:46 INFO  : System reset is completed.
22:34:49 INFO  : 'after 3000' command is executed.
22:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:34:52 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:34:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:34:53 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:34:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:34:53 INFO  : 'ps7_init' command is executed.
22:34:53 INFO  : 'ps7_post_config' command is executed.
22:34:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:34:53 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:34:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:54 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:34:54 INFO  : Memory regions updated for context APU
22:34:54 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:34:54 INFO  : 'con' command is executed.
22:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:54 INFO  : 'con' command is executed.
22:34:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:34:54 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:35:22 INFO  : Disconnected from the channel tcfchan#62.
22:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:22 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:35:22 INFO  : 'jtag frequency' command is executed.
22:35:22 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:35:22 INFO  : System reset is completed.
22:35:25 INFO  : 'after 3000' command is executed.
22:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:35:29 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:35:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:35:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:35:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:35:29 INFO  : 'ps7_init' command is executed.
22:35:29 INFO  : 'ps7_post_config' command is executed.
22:35:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:35:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:35:30 INFO  : Memory regions updated for context APU
22:35:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:35:30 INFO  : 'con' command is executed.
22:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:30 INFO  : 'con' command is executed.
22:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:35:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:38:06 INFO  : Disconnected from the channel tcfchan#63.
22:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:06 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:38:06 INFO  : 'jtag frequency' command is executed.
22:38:06 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:38:07 INFO  : System reset is completed.
22:38:10 INFO  : 'after 3000' command is executed.
22:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:38:13 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:38:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:38:13 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:38:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:38:14 INFO  : 'ps7_init' command is executed.
22:38:14 INFO  : 'ps7_post_config' command is executed.
22:38:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:38:14 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:14 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:38:14 INFO  : Memory regions updated for context APU
22:38:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:38:14 INFO  : 'con' command is executed.
22:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:14 INFO  : 'con' command is executed.
22:38:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:38:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:45:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473043478000,  Project:1473038001000
22:45:09 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:45:11 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
22:45:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:45:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-rtkit-daemon.service-bQW4Y3"

22:45:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-systemd-timesyncd.service-wTnaV7"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-colord.service-O7ZRFb"

22:45:18 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

22:45:18 ERROR : Error updating BSP project MSS files.
22:45:19 INFO  : Updating hardware inferred compiler options for cpu0_app.
22:45:20 INFO  : Updating hardware inferred compiler options for cpu1_app.
22:45:20 INFO  : Clearing existing target manager status.
22:45:28 INFO  : Disconnected from the channel tcfchan#64.
22:45:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:29 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:45:29 INFO  : 'jtag frequency' command is executed.
22:45:29 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:45:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:45:29 INFO  : System reset is completed.
22:45:32 INFO  : 'after 3000' command is executed.
22:45:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:45:35 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:45:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:45:35 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:45:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:45:35 INFO  : 'ps7_init' command is executed.
22:45:35 INFO  : 'ps7_post_config' command is executed.
22:45:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:45:35 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:45:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:45:36 INFO  : Memory regions updated for context APU
22:45:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:45:36 INFO  : 'con' command is executed.
22:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:36 INFO  : 'con' command is executed.
22:45:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:45:36 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:46:34 INFO  : Disconnected from the channel tcfchan#65.
22:46:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:35 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:46:35 INFO  : 'jtag frequency' command is executed.
22:46:35 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:46:35 INFO  : System reset is completed.
22:46:38 INFO  : 'after 3000' command is executed.
22:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:46:41 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:46:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:46:41 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:46:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:46:42 INFO  : 'ps7_init' command is executed.
22:46:42 INFO  : 'ps7_post_config' command is executed.
22:46:42 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:46:42 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:46:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:42 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:46:42 INFO  : Memory regions updated for context APU
22:46:43 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:46:43 INFO  : 'con' command is executed.
22:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:43 INFO  : 'con' command is executed.
22:46:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:46:43 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:48:14 INFO  : Disconnected from the channel tcfchan#66.
22:48:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:14 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:48:14 INFO  : 'jtag frequency' command is executed.
22:48:14 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:48:15 INFO  : System reset is completed.
22:48:18 INFO  : 'after 3000' command is executed.
22:48:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:48:21 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:48:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:48:21 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:48:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:48:21 INFO  : 'ps7_init' command is executed.
22:48:21 INFO  : 'ps7_post_config' command is executed.
22:48:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:48:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:48:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:48:22 INFO  : Memory regions updated for context APU
22:48:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:48:22 INFO  : 'con' command is executed.
22:48:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:22 INFO  : 'con' command is executed.
22:48:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:48:22 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
22:49:02 INFO  : Disconnected from the channel tcfchan#67.
22:49:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:02 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
22:49:02 INFO  : 'jtag frequency' command is executed.
22:49:02 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:49:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:49:03 INFO  : System reset is completed.
22:49:06 INFO  : 'after 3000' command is executed.
22:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
22:49:09 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
22:49:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:49:10 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
22:49:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
22:49:10 INFO  : 'ps7_init' command is executed.
22:49:10 INFO  : 'ps7_post_config' command is executed.
22:49:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:49:10 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
22:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

22:49:11 INFO  : Memory regions updated for context APU
22:49:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
22:49:11 INFO  : 'con' command is executed.
22:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:11 INFO  : 'con' command is executed.
22:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

22:49:11 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
23:13:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1473045194000,  Project:1473043478000
23:13:38 INFO  : Project block_design_wrapper_hw_platform_0's source hardware specification located at /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:13:42 INFO  : Copied contents of /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf into /block_design_wrapper_hw_platform_0/system.hdf.
23:13:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:13:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-rtkit-daemon.service-bQW4Y3"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-systemd-timesyncd.service-wTnaV7"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9419cee531184b0e86d625c9a734683a-colord.service-O7ZRFb"

23:13:51 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:13:51 ERROR : Error updating BSP project MSS files.
23:13:52 INFO  : Updating hardware inferred compiler options for cpu0_app.
23:13:53 INFO  : Updating hardware inferred compiler options for cpu1_app.
23:13:53 INFO  : Clearing existing target manager status.
23:14:07 INFO  : Disconnected from the channel tcfchan#68.
23:14:08 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:45:32 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
11:45:33 INFO  : XSDB server has started successfully.
11:45:34 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf.
11:45:34 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
12:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:34 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:13:34 INFO  : 'jtag frequency' command is executed.
12:13:34 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:13:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:13:34 INFO  : System reset is completed.
12:13:37 INFO  : 'after 3000' command is executed.
12:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:13:41 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:13:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:13:41 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:13:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:13:41 INFO  : 'ps7_init' command is executed.
12:13:41 INFO  : 'ps7_post_config' command is executed.
12:13:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:13:42 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:42 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:13:42 INFO  : Memory regions updated for context APU
12:13:42 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:13:42 INFO  : 'con' command is executed.
12:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:42 INFO  : 'con' command is executed.
12:13:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:13:42 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:15:17 INFO  : Disconnected from the channel tcfchan#1.
12:15:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:17 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:15:17 INFO  : 'jtag frequency' command is executed.
12:15:17 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:15:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:15:17 INFO  : System reset is completed.
12:15:20 INFO  : 'after 3000' command is executed.
12:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:15:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:15:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:15:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:15:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:15:28 INFO  : 'ps7_init' command is executed.
12:15:28 INFO  : 'ps7_post_config' command is executed.
12:15:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:15:28 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:15:29 INFO  : Memory regions updated for context APU
12:15:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:15:29 INFO  : 'con' command is executed.
12:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:29 INFO  : 'con' command is executed.
12:15:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:15:29 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:17:54 INFO  : Disconnected from the channel tcfchan#2.
12:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:54 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:17:54 INFO  : 'jtag frequency' command is executed.
12:17:54 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:17:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:17:54 INFO  : System reset is completed.
12:17:57 INFO  : 'after 3000' command is executed.
12:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:18:00 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:18:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:18:04 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:18:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:18:04 INFO  : 'ps7_init' command is executed.
12:18:04 INFO  : 'ps7_post_config' command is executed.
12:18:04 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:18:05 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:05 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:18:05 INFO  : Memory regions updated for context APU
12:18:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:18:05 INFO  : 'con' command is executed.
12:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:05 INFO  : 'con' command is executed.
12:18:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:18:05 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:19:17 INFO  : Disconnected from the channel tcfchan#3.
12:19:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:17 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:19:17 INFO  : 'jtag frequency' command is executed.
12:19:17 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:19:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:19:17 INFO  : System reset is completed.
12:19:20 INFO  : 'after 3000' command is executed.
12:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:19:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:19:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:19:27 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:19:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:19:28 INFO  : 'ps7_init' command is executed.
12:19:28 INFO  : 'ps7_post_config' command is executed.
12:19:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:19:28 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:28 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:19:28 INFO  : Memory regions updated for context APU
12:19:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:19:28 INFO  : 'con' command is executed.
12:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:28 INFO  : 'con' command is executed.
12:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:19:28 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:28:23 INFO  : Disconnected from the channel tcfchan#4.
12:28:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:24 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:28:24 INFO  : 'jtag frequency' command is executed.
12:28:24 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:28:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:28:24 INFO  : System reset is completed.
12:28:27 INFO  : 'after 3000' command is executed.
12:28:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:28:30 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:28:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:28:34 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:28:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:28:34 INFO  : 'ps7_init' command is executed.
12:28:34 INFO  : 'ps7_post_config' command is executed.
12:28:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:28:35 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:35 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:28:35 INFO  : Memory regions updated for context APU
12:28:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:28:35 INFO  : 'con' command is executed.
12:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:35 INFO  : 'con' command is executed.
12:28:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:28:35 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:32:29 INFO  : Disconnected from the channel tcfchan#5.
12:32:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:29 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:32:29 INFO  : 'jtag frequency' command is executed.
12:32:29 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:32:29 INFO  : System reset is completed.
12:32:32 INFO  : 'after 3000' command is executed.
12:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:32:36 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:32:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:32:40 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:32:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:32:40 INFO  : 'ps7_init' command is executed.
12:32:40 INFO  : 'ps7_post_config' command is executed.
12:32:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:32:40 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:41 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:32:41 INFO  : Memory regions updated for context APU
12:32:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:32:41 INFO  : 'con' command is executed.
12:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:41 INFO  : 'con' command is executed.
12:32:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:32:41 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:34:35 INFO  : Disconnected from the channel tcfchan#6.
12:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:36 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:34:36 INFO  : 'jtag frequency' command is executed.
12:34:36 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:34:36 INFO  : System reset is completed.
12:34:39 INFO  : 'after 3000' command is executed.
12:34:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:34:43 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:34:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:34:46 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:34:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:34:47 INFO  : 'ps7_init' command is executed.
12:34:47 INFO  : 'ps7_post_config' command is executed.
12:34:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:34:47 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:47 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:34:47 INFO  : Memory regions updated for context APU
12:34:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:34:47 INFO  : 'con' command is executed.
12:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:47 INFO  : 'con' command is executed.
12:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:34:47 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:35:58 INFO  : Disconnected from the channel tcfchan#7.
12:35:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:58 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:35:58 INFO  : 'jtag frequency' command is executed.
12:35:58 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:35:58 INFO  : System reset is completed.
12:36:01 INFO  : 'after 3000' command is executed.
12:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:36:05 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:36:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:36:09 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:36:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:36:09 INFO  : 'ps7_init' command is executed.
12:36:09 INFO  : 'ps7_post_config' command is executed.
12:36:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:36:10 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:10 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:36:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:36:10 INFO  : Memory regions updated for context APU
12:36:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:36:10 INFO  : 'con' command is executed.
12:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:10 INFO  : 'con' command is executed.
12:36:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:36:10 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:38:11 INFO  : Disconnected from the channel tcfchan#8.
12:38:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:11 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:38:11 INFO  : 'jtag frequency' command is executed.
12:38:11 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:38:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:38:11 INFO  : System reset is completed.
12:38:14 INFO  : 'after 3000' command is executed.
12:38:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:38:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:38:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:38:21 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:38:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:38:21 INFO  : 'ps7_init' command is executed.
12:38:21 INFO  : 'ps7_post_config' command is executed.
12:38:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:38:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:38:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:38:22 INFO  : Memory regions updated for context APU
12:38:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:38:22 INFO  : 'con' command is executed.
12:38:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:22 INFO  : 'con' command is executed.
12:38:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:38:22 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:39:24 INFO  : Disconnected from the channel tcfchan#9.
12:39:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:25 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:39:25 INFO  : 'jtag frequency' command is executed.
12:39:25 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:39:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:39:25 INFO  : System reset is completed.
12:39:28 INFO  : 'after 3000' command is executed.
12:39:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:39:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:39:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:39:35 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:39:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:39:36 INFO  : 'ps7_init' command is executed.
12:39:36 INFO  : 'ps7_post_config' command is executed.
12:39:36 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:39:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:36 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:39:36 INFO  : Memory regions updated for context APU
12:39:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:39:37 INFO  : 'con' command is executed.
12:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:37 INFO  : 'con' command is executed.
12:39:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:39:37 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:40:03 INFO  : Disconnected from the channel tcfchan#10.
12:40:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:04 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:40:04 INFO  : 'jtag frequency' command is executed.
12:40:04 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:40:04 INFO  : System reset is completed.
12:40:07 INFO  : 'after 3000' command is executed.
12:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:40:11 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:40:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:40:14 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:40:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:40:15 INFO  : 'ps7_init' command is executed.
12:40:15 INFO  : 'ps7_post_config' command is executed.
12:40:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:40:15 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:15 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:40:15 INFO  : Memory regions updated for context APU
12:40:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:40:15 INFO  : 'con' command is executed.
12:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:16 INFO  : 'con' command is executed.
12:40:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:40:16 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:40:36 INFO  : Disconnected from the channel tcfchan#11.
12:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:36 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:40:36 INFO  : 'jtag frequency' command is executed.
12:40:36 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:40:36 INFO  : System reset is completed.
12:40:39 INFO  : 'after 3000' command is executed.
12:40:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:40:43 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:40:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:40:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:40:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:40:47 INFO  : 'ps7_init' command is executed.
12:40:47 INFO  : 'ps7_post_config' command is executed.
12:40:47 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:40:48 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:48 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:40:48 INFO  : Memory regions updated for context APU
12:40:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:40:48 INFO  : 'con' command is executed.
12:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:48 INFO  : 'con' command is executed.
12:40:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:40:48 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:41:26 INFO  : Disconnected from the channel tcfchan#12.
12:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:27 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:41:27 INFO  : 'jtag frequency' command is executed.
12:41:27 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:41:27 INFO  : System reset is completed.
12:41:30 INFO  : 'after 3000' command is executed.
12:41:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:41:33 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:41:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:41:37 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:41:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:41:37 INFO  : 'ps7_init' command is executed.
12:41:37 INFO  : 'ps7_post_config' command is executed.
12:41:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:41:38 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:38 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:41:38 INFO  : Memory regions updated for context APU
12:41:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:41:38 INFO  : 'con' command is executed.
12:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:38 INFO  : 'con' command is executed.
12:41:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:41:38 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:42:10 INFO  : Disconnected from the channel tcfchan#13.
12:42:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:10 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:42:10 INFO  : 'jtag frequency' command is executed.
12:42:10 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:42:10 INFO  : System reset is completed.
12:42:13 INFO  : 'after 3000' command is executed.
12:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:42:17 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:42:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:42:21 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:42:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:42:21 INFO  : 'ps7_init' command is executed.
12:42:21 INFO  : 'ps7_post_config' command is executed.
12:42:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:42:21 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:42:22 INFO  : Memory regions updated for context APU
12:42:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:42:22 INFO  : 'con' command is executed.
12:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:22 INFO  : 'con' command is executed.
12:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:42:22 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:44:50 INFO  : Disconnected from the channel tcfchan#14.
12:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:50 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:44:50 INFO  : 'jtag frequency' command is executed.
12:44:50 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:44:50 INFO  : System reset is completed.
12:44:53 INFO  : 'after 3000' command is executed.
12:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:44:57 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:44:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:45:01 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:45:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:45:02 INFO  : 'ps7_init' command is executed.
12:45:02 INFO  : 'ps7_post_config' command is executed.
12:45:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:45:02 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:02 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:45:03 INFO  : Memory regions updated for context APU
12:45:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:45:03 INFO  : 'con' command is executed.
12:45:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:03 INFO  : 'con' command is executed.
12:45:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:45:03 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:45:19 INFO  : Disconnected from the channel tcfchan#15.
12:45:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:19 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:45:19 INFO  : 'jtag frequency' command is executed.
12:45:19 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:45:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:45:19 INFO  : System reset is completed.
12:45:22 INFO  : 'after 3000' command is executed.
12:45:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:45:26 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:45:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:45:30 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:45:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:45:30 INFO  : 'ps7_init' command is executed.
12:45:30 INFO  : 'ps7_post_config' command is executed.
12:45:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:45:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:31 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:45:31 INFO  : Memory regions updated for context APU
12:45:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:45:31 INFO  : 'con' command is executed.
12:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:31 INFO  : 'con' command is executed.
12:45:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:45:31 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:45:59 INFO  : Disconnected from the channel tcfchan#16.
12:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:00 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:46:00 INFO  : 'jtag frequency' command is executed.
12:46:00 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:46:00 INFO  : System reset is completed.
12:46:03 INFO  : 'after 3000' command is executed.
12:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:46:07 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:46:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:46:10 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:46:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:46:11 INFO  : 'ps7_init' command is executed.
12:46:11 INFO  : 'ps7_post_config' command is executed.
12:46:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:46:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:11 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:46:11 INFO  : Memory regions updated for context APU
12:46:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:46:11 INFO  : 'con' command is executed.
12:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:12 INFO  : 'con' command is executed.
12:46:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:46:12 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:47:48 INFO  : Disconnected from the channel tcfchan#17.
12:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:48 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:47:48 INFO  : 'jtag frequency' command is executed.
12:47:48 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:47:48 INFO  : System reset is completed.
12:47:51 INFO  : 'after 3000' command is executed.
12:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:47:55 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:47:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:47:59 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:47:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:48:00 INFO  : 'ps7_init' command is executed.
12:48:00 INFO  : 'ps7_post_config' command is executed.
12:48:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:48:00 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:00 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:48:00 INFO  : Memory regions updated for context APU
12:48:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:48:00 INFO  : 'con' command is executed.
12:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:00 INFO  : 'con' command is executed.
12:48:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:48:00 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:48:54 INFO  : Disconnected from the channel tcfchan#18.
12:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:54 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:48:54 INFO  : 'jtag frequency' command is executed.
12:48:54 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:48:55 INFO  : System reset is completed.
12:48:58 INFO  : 'after 3000' command is executed.
12:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:49:01 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:49:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:49:05 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:49:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:49:05 INFO  : 'ps7_init' command is executed.
12:49:05 INFO  : 'ps7_post_config' command is executed.
12:49:05 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:49:06 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:06 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:49:06 INFO  : Memory regions updated for context APU
12:49:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:49:06 INFO  : 'con' command is executed.
12:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:06 INFO  : 'con' command is executed.
12:49:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:49:06 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:50:21 INFO  : Disconnected from the channel tcfchan#19.
12:50:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:21 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:50:21 INFO  : 'jtag frequency' command is executed.
12:50:21 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:50:21 INFO  : System reset is completed.
12:50:24 INFO  : 'after 3000' command is executed.
12:50:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:50:28 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:50:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:50:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:50:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:50:33 INFO  : 'ps7_init' command is executed.
12:50:33 INFO  : 'ps7_post_config' command is executed.
12:50:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:50:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:50:33 INFO  : Memory regions updated for context APU
12:50:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:50:33 INFO  : 'con' command is executed.
12:50:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:34 INFO  : 'con' command is executed.
12:50:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:50:34 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
12:58:33 INFO  : Disconnected from the channel tcfchan#20.
12:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:33 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
12:58:33 INFO  : 'jtag frequency' command is executed.
12:58:33 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:58:33 INFO  : System reset is completed.
12:58:36 INFO  : 'after 3000' command is executed.
12:58:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
12:58:40 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
12:58:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:58:44 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
12:58:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
12:58:45 INFO  : 'ps7_init' command is executed.
12:58:45 INFO  : 'ps7_post_config' command is executed.
12:58:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:58:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
12:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:45 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

12:58:45 INFO  : Memory regions updated for context APU
12:58:45 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
12:58:45 INFO  : 'con' command is executed.
12:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:45 INFO  : 'con' command is executed.
12:58:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

12:58:45 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:05:17 INFO  : Disconnected from the channel tcfchan#21.
13:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:17 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:05:17 INFO  : 'jtag frequency' command is executed.
13:05:17 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:05:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:05:17 INFO  : System reset is completed.
13:05:20 INFO  : 'after 3000' command is executed.
13:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:05:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:05:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:05:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:05:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:05:28 INFO  : 'ps7_init' command is executed.
13:05:28 INFO  : 'ps7_post_config' command is executed.
13:05:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:05:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:05:29 INFO  : Memory regions updated for context APU
13:05:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:05:29 INFO  : 'con' command is executed.
13:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:29 INFO  : 'con' command is executed.
13:05:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:05:29 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:07:26 INFO  : Disconnected from the channel tcfchan#22.
13:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:26 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:07:26 INFO  : 'jtag frequency' command is executed.
13:07:26 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:07:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:07:26 INFO  : System reset is completed.
13:07:29 INFO  : 'after 3000' command is executed.
13:07:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:07:32 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:07:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:07:36 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:07:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:07:37 INFO  : 'ps7_init' command is executed.
13:07:37 INFO  : 'ps7_post_config' command is executed.
13:07:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:07:37 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:37 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:07:37 INFO  : Memory regions updated for context APU
13:07:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:07:37 INFO  : 'con' command is executed.
13:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:37 INFO  : 'con' command is executed.
13:07:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:07:37 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:08:23 INFO  : Disconnected from the channel tcfchan#23.
13:08:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:23 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:08:23 INFO  : 'jtag frequency' command is executed.
13:08:23 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:08:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:08:23 INFO  : System reset is completed.
13:08:26 INFO  : 'after 3000' command is executed.
13:08:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:08:30 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:08:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:08:33 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:08:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:08:34 INFO  : 'ps7_init' command is executed.
13:08:34 INFO  : 'ps7_post_config' command is executed.
13:08:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:08:34 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:34 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:08:34 INFO  : Memory regions updated for context APU
13:08:34 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:08:34 INFO  : 'con' command is executed.
13:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:34 INFO  : 'con' command is executed.
13:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:08:34 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:23:17 INFO  : Disconnected from the channel tcfchan#24.
13:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:17 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:23:17 INFO  : 'jtag frequency' command is executed.
13:23:17 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:23:17 INFO  : System reset is completed.
13:23:20 INFO  : 'after 3000' command is executed.
13:23:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:23:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:23:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:23:27 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:23:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:23:28 INFO  : 'ps7_init' command is executed.
13:23:28 INFO  : 'ps7_post_config' command is executed.
13:23:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:23:28 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:28 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:23:28 INFO  : Memory regions updated for context APU
13:23:28 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:23:28 INFO  : 'con' command is executed.
13:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:28 INFO  : 'con' command is executed.
13:23:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:23:28 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:24:11 INFO  : Disconnected from the channel tcfchan#25.
13:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:11 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:24:11 INFO  : 'jtag frequency' command is executed.
13:24:11 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:24:11 INFO  : System reset is completed.
13:24:14 INFO  : 'after 3000' command is executed.
13:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:24:18 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:24:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:24:21 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:24:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:24:21 INFO  : 'ps7_init' command is executed.
13:24:21 INFO  : 'ps7_post_config' command is executed.
13:24:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:24:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:22 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:24:22 INFO  : Memory regions updated for context APU
13:24:22 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:24:22 INFO  : 'con' command is executed.
13:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:22 INFO  : 'con' command is executed.
13:24:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:24:22 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:25:00 INFO  : Disconnected from the channel tcfchan#26.
13:25:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:00 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:25:00 INFO  : 'jtag frequency' command is executed.
13:25:00 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:25:00 INFO  : System reset is completed.
13:25:03 INFO  : 'after 3000' command is executed.
13:25:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:25:08 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:25:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:25:11 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:25:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:25:11 INFO  : 'ps7_init' command is executed.
13:25:11 INFO  : 'ps7_post_config' command is executed.
13:25:11 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:25:12 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:12 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:25:12 INFO  : Memory regions updated for context APU
13:25:12 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:25:12 INFO  : 'con' command is executed.
13:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:12 INFO  : 'con' command is executed.
13:25:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:25:12 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:28:57 INFO  : Disconnected from the channel tcfchan#27.
13:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:57 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:28:57 INFO  : 'jtag frequency' command is executed.
13:28:57 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:28:57 INFO  : System reset is completed.
13:29:00 INFO  : 'after 3000' command is executed.
13:29:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:29:04 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:29:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:29:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:29:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:29:08 INFO  : 'ps7_init' command is executed.
13:29:08 INFO  : 'ps7_post_config' command is executed.
13:29:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:29:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:29:08 INFO  : Memory regions updated for context APU
13:29:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:29:09 INFO  : 'con' command is executed.
13:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:09 INFO  : 'con' command is executed.
13:29:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:29:09 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:29:49 INFO  : Disconnected from the channel tcfchan#28.
13:29:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:49 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:29:49 INFO  : 'jtag frequency' command is executed.
13:29:49 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:29:49 INFO  : System reset is completed.
13:29:52 INFO  : 'after 3000' command is executed.
13:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:29:56 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:29:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:30:00 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:30:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:30:00 INFO  : 'ps7_init' command is executed.
13:30:00 INFO  : 'ps7_post_config' command is executed.
13:30:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:30:00 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:30:01 INFO  : Memory regions updated for context APU
13:30:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:30:01 INFO  : 'con' command is executed.
13:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:01 INFO  : 'con' command is executed.
13:30:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:30:01 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:34:15 INFO  : Disconnected from the channel tcfchan#29.
13:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:15 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:34:15 INFO  : 'jtag frequency' command is executed.
13:34:15 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:34:15 INFO  : System reset is completed.
13:34:18 INFO  : 'after 3000' command is executed.
13:34:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:34:22 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:34:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:34:25 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:34:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:34:26 INFO  : 'ps7_init' command is executed.
13:34:26 INFO  : 'ps7_post_config' command is executed.
13:34:26 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:34:26 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:26 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:34:26 INFO  : Memory regions updated for context APU
13:34:27 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:34:27 INFO  : 'con' command is executed.
13:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:27 INFO  : 'con' command is executed.
13:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:34:27 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:37:49 INFO  : Disconnected from the channel tcfchan#30.
13:37:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:49 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:37:49 INFO  : 'jtag frequency' command is executed.
13:37:49 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:37:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:37:49 INFO  : System reset is completed.
13:37:52 INFO  : 'after 3000' command is executed.
13:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:37:56 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:37:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:37:59 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:37:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:38:00 INFO  : 'ps7_init' command is executed.
13:38:00 INFO  : 'ps7_post_config' command is executed.
13:38:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:38:00 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:00 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:38:00 INFO  : Memory regions updated for context APU
13:38:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:38:01 INFO  : 'con' command is executed.
13:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:01 INFO  : 'con' command is executed.
13:38:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:38:01 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:42:27 INFO  : Disconnected from the channel tcfchan#31.
13:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:28 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:42:28 INFO  : 'jtag frequency' command is executed.
13:42:28 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:42:28 INFO  : System reset is completed.
13:42:31 INFO  : 'after 3000' command is executed.
13:42:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:42:35 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:42:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:42:39 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:42:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:42:40 INFO  : 'ps7_init' command is executed.
13:42:40 INFO  : 'ps7_post_config' command is executed.
13:42:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:42:40 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:40 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:42:40 INFO  : Memory regions updated for context APU
13:42:40 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:42:40 INFO  : 'con' command is executed.
13:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:40 INFO  : 'con' command is executed.
13:42:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:42:40 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:45:41 INFO  : Disconnected from the channel tcfchan#32.
13:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:42 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:45:42 INFO  : 'jtag frequency' command is executed.
13:45:42 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:45:42 INFO  : System reset is completed.
13:45:45 INFO  : 'after 3000' command is executed.
13:45:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:45:48 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:45:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:45:51 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:45:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:45:52 INFO  : 'ps7_init' command is executed.
13:45:52 INFO  : 'ps7_post_config' command is executed.
13:45:52 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:45:52 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:52 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:45:52 INFO  : Memory regions updated for context APU
13:45:53 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:45:53 INFO  : 'con' command is executed.
13:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:53 INFO  : 'con' command is executed.
13:45:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:45:53 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:47:52 INFO  : Disconnected from the channel tcfchan#33.
13:47:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:52 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:47:52 INFO  : 'jtag frequency' command is executed.
13:47:52 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:47:52 INFO  : System reset is completed.
13:47:55 INFO  : 'after 3000' command is executed.
13:47:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:47:59 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:47:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:48:02 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:48:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:48:02 INFO  : 'ps7_init' command is executed.
13:48:02 INFO  : 'ps7_post_config' command is executed.
13:48:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:48:03 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:03 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:48:03 INFO  : Memory regions updated for context APU
13:48:03 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:48:03 INFO  : 'con' command is executed.
13:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:03 INFO  : 'con' command is executed.
13:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:48:03 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
13:56:19 INFO  : Disconnected from the channel tcfchan#34.
13:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:19 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
13:56:19 INFO  : 'jtag frequency' command is executed.
13:56:19 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:56:19 INFO  : System reset is completed.
13:56:22 INFO  : 'after 3000' command is executed.
13:56:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
13:56:26 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
13:56:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:56:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
13:56:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
13:56:30 INFO  : 'ps7_init' command is executed.
13:56:30 INFO  : 'ps7_post_config' command is executed.
13:56:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:56:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
13:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

13:56:30 INFO  : Memory regions updated for context APU
13:56:31 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
13:56:31 INFO  : 'con' command is executed.
13:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:31 INFO  : 'con' command is executed.
13:56:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

13:56:31 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:00:37 INFO  : Disconnected from the channel tcfchan#35.
14:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:37 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:00:37 INFO  : 'jtag frequency' command is executed.
14:00:37 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:00:37 INFO  : System reset is completed.
14:00:40 INFO  : 'after 3000' command is executed.
14:00:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:00:44 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:00:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:00:48 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:00:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:00:49 INFO  : 'ps7_init' command is executed.
14:00:49 INFO  : 'ps7_post_config' command is executed.
14:00:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:00:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:49 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:00:49 INFO  : Memory regions updated for context APU
14:00:49 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:00:49 INFO  : 'con' command is executed.
14:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:49 INFO  : 'con' command is executed.
14:00:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:00:49 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:03:08 INFO  : Disconnected from the channel tcfchan#36.
14:03:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:08 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:03:08 INFO  : 'jtag frequency' command is executed.
14:03:08 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:03:08 INFO  : System reset is completed.
14:03:11 INFO  : 'after 3000' command is executed.
14:03:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:03:14 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:03:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:03:18 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:03:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:03:19 INFO  : 'ps7_init' command is executed.
14:03:19 INFO  : 'ps7_post_config' command is executed.
14:03:19 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:03:19 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:19 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:03:19 INFO  : Memory regions updated for context APU
14:03:19 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:03:19 INFO  : 'con' command is executed.
14:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:20 INFO  : 'con' command is executed.
14:03:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:03:20 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:04:58 INFO  : Disconnected from the channel tcfchan#37.
14:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:58 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:04:58 INFO  : 'jtag frequency' command is executed.
14:04:59 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:04:59 INFO  : System reset is completed.
14:05:02 INFO  : 'after 3000' command is executed.
14:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:05:05 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:05:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:05:09 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:05:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:05:09 INFO  : 'ps7_init' command is executed.
14:05:09 INFO  : 'ps7_post_config' command is executed.
14:05:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:05:10 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:10 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:05:10 INFO  : Memory regions updated for context APU
14:05:10 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:05:10 INFO  : 'con' command is executed.
14:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:10 INFO  : 'con' command is executed.
14:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:05:10 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:06:23 INFO  : Disconnected from the channel tcfchan#38.
14:06:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:23 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:06:23 INFO  : 'jtag frequency' command is executed.
14:06:24 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:06:24 INFO  : System reset is completed.
14:06:27 INFO  : 'after 3000' command is executed.
14:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:06:30 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:06:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:06:34 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:06:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:06:35 INFO  : 'ps7_init' command is executed.
14:06:35 INFO  : 'ps7_post_config' command is executed.
14:06:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:06:35 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:35 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:06:35 INFO  : Memory regions updated for context APU
14:06:35 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:06:35 INFO  : 'con' command is executed.
14:06:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:35 INFO  : 'con' command is executed.
14:06:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:06:35 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:09:21 INFO  : Disconnected from the channel tcfchan#39.
14:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:21 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:09:21 INFO  : 'jtag frequency' command is executed.
14:09:21 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:09:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:09:21 INFO  : System reset is completed.
14:09:24 INFO  : 'after 3000' command is executed.
14:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:09:28 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:09:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:09:32 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:09:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:09:32 INFO  : 'ps7_init' command is executed.
14:09:32 INFO  : 'ps7_post_config' command is executed.
14:09:32 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:09:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:33 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:09:33 INFO  : Memory regions updated for context APU
14:09:33 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:09:33 INFO  : 'con' command is executed.
14:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:33 INFO  : 'con' command is executed.
14:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:09:33 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:10:18 INFO  : Disconnected from the channel tcfchan#40.
14:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:19 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:10:19 INFO  : 'jtag frequency' command is executed.
14:10:19 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:10:19 INFO  : System reset is completed.
14:10:22 INFO  : 'after 3000' command is executed.
14:10:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:10:25 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:10:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:10:29 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:10:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:10:29 INFO  : 'ps7_init' command is executed.
14:10:29 INFO  : 'ps7_post_config' command is executed.
14:10:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:10:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:30 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:10:30 INFO  : Memory regions updated for context APU
14:10:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:10:30 INFO  : 'con' command is executed.
14:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:30 INFO  : 'con' command is executed.
14:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:10:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:13:57 INFO  : Disconnected from the channel tcfchan#41.
14:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:57 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:13:58 INFO  : 'jtag frequency' command is executed.
14:13:58 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:13:58 INFO  : System reset is completed.
14:14:01 INFO  : 'after 3000' command is executed.
14:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:14:03 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:14:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:14:07 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:14:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:14:07 INFO  : 'ps7_init' command is executed.
14:14:07 INFO  : 'ps7_post_config' command is executed.
14:14:07 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:14:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:08 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:14:08 INFO  : Memory regions updated for context APU
14:14:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:14:08 INFO  : 'con' command is executed.
14:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:08 INFO  : 'con' command is executed.
14:14:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:14:08 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:24:12 INFO  : Disconnected from the channel tcfchan#42.
14:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:12 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:24:12 INFO  : 'jtag frequency' command is executed.
14:24:12 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:24:12 INFO  : System reset is completed.
14:24:15 INFO  : 'after 3000' command is executed.
14:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:24:19 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:24:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:24:22 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:24:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:24:23 INFO  : 'ps7_init' command is executed.
14:24:23 INFO  : 'ps7_post_config' command is executed.
14:24:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:24:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:24:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:23 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:24:23 INFO  : Memory regions updated for context APU
14:24:23 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:24:23 INFO  : 'con' command is executed.
14:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:24 INFO  : 'con' command is executed.
14:24:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:24:24 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:25:49 INFO  : Disconnected from the channel tcfchan#43.
14:25:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:49 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:25:49 INFO  : 'jtag frequency' command is executed.
14:25:49 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:25:49 INFO  : System reset is completed.
14:25:52 INFO  : 'after 3000' command is executed.
14:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:25:56 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:25:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:26:00 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:26:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:26:00 INFO  : 'ps7_init' command is executed.
14:26:00 INFO  : 'ps7_post_config' command is executed.
14:26:00 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:26:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:01 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:26:01 INFO  : Memory regions updated for context APU
14:26:01 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:26:01 INFO  : 'con' command is executed.
14:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:01 INFO  : 'con' command is executed.
14:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:26:01 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:27:26 INFO  : Disconnected from the channel tcfchan#44.
14:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:26 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:27:26 INFO  : 'jtag frequency' command is executed.
14:27:26 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:27:26 INFO  : System reset is completed.
14:27:29 INFO  : 'after 3000' command is executed.
14:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:27:33 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:27:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:27:37 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:27:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:27:37 INFO  : 'ps7_init' command is executed.
14:27:37 INFO  : 'ps7_post_config' command is executed.
14:27:37 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:27:38 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:27:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:38 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:27:38 INFO  : Memory regions updated for context APU
14:27:38 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:27:38 INFO  : 'con' command is executed.
14:27:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:38 INFO  : 'con' command is executed.
14:27:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:27:38 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:30:02 INFO  : Disconnected from the channel tcfchan#45.
14:30:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:02 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:30:02 INFO  : 'jtag frequency' command is executed.
14:30:02 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:30:02 INFO  : System reset is completed.
14:30:05 INFO  : 'after 3000' command is executed.
14:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:30:09 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:30:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:30:13 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:30:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:30:13 INFO  : 'ps7_init' command is executed.
14:30:13 INFO  : 'ps7_post_config' command is executed.
14:30:13 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:30:14 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:14 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:30:14 INFO  : Memory regions updated for context APU
14:30:14 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:30:14 INFO  : 'con' command is executed.
14:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:14 INFO  : 'con' command is executed.
14:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:30:14 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:31:17 INFO  : Disconnected from the channel tcfchan#46.
14:31:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:17 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:31:17 INFO  : 'jtag frequency' command is executed.
14:31:17 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:31:17 INFO  : System reset is completed.
14:31:20 INFO  : 'after 3000' command is executed.
14:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:31:24 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:31:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:31:28 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:31:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:31:29 INFO  : 'ps7_init' command is executed.
14:31:29 INFO  : 'ps7_post_config' command is executed.
14:31:29 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:31:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:31:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:29 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:31:29 INFO  : Memory regions updated for context APU
14:31:30 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:31:30 INFO  : 'con' command is executed.
14:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:30 INFO  : 'con' command is executed.
14:31:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:31:30 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:42:25 ERROR : (XSDB Server)/opt/Xilinx/SDK/2016.2/bin/loader: line 164:  5404 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

14:42:25 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
14:42:26 INFO  : XSDB server has started successfully.
14:48:13 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/fsbl/bootimage/BOOT.bin
14:48:13 INFO  : Creating new bif file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/fsbl/bootimage/fsbl.bif
14:48:14 INFO  : Bootgen command execution is done.
14:55:03 WARN  : channel "tcfchan#47" closed
14:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:04 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:55:04 INFO  : 'jtag frequency' command is executed.
14:55:04 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:55:04 INFO  : System reset is completed.
14:55:07 INFO  : 'after 3000' command is executed.
14:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:55:08 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:55:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:55:08 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:55:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:55:09 INFO  : 'ps7_init' command is executed.
14:55:09 INFO  : 'ps7_post_config' command is executed.
14:55:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:55:09 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:09 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:55:09 INFO  : Memory regions updated for context APU
14:55:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:55:09 INFO  : 'con' command is executed.
14:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:09 INFO  : 'con' command is executed.
14:55:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:55:09 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:57:12 INFO  : Disconnected from the channel tcfchan#1.
14:57:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:12 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:57:12 INFO  : 'jtag frequency' command is executed.
14:57:12 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:57:12 INFO  : System reset is completed.
14:57:15 INFO  : 'after 3000' command is executed.
14:57:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:57:16 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:57:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:57:20 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:57:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:57:20 INFO  : 'ps7_init' command is executed.
14:57:20 INFO  : 'ps7_post_config' command is executed.
14:57:20 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:57:21 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:21 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:57:21 INFO  : Memory regions updated for context APU
14:57:21 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:57:21 INFO  : 'con' command is executed.
14:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:21 INFO  : 'con' command is executed.
14:57:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:57:21 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
14:57:38 INFO  : Disconnected from the channel tcfchan#2.
14:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:39 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
14:57:39 INFO  : 'jtag frequency' command is executed.
14:57:39 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:57:39 INFO  : System reset is completed.
14:57:42 INFO  : 'after 3000' command is executed.
14:57:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
14:57:43 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
14:57:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:57:47 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
14:57:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
14:57:48 INFO  : 'ps7_init' command is executed.
14:57:48 INFO  : 'ps7_post_config' command is executed.
14:57:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:57:48 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
14:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:48 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

14:57:48 INFO  : Memory regions updated for context APU
14:57:48 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
14:57:48 INFO  : 'con' command is executed.
14:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:48 INFO  : 'con' command is executed.
14:57:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

14:57:48 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:03:07 INFO  : Disconnected from the channel tcfchan#3.
15:03:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:07 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
15:03:07 INFO  : 'jtag frequency' command is executed.
15:03:07 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:03:08 INFO  : System reset is completed.
15:03:11 INFO  : 'after 3000' command is executed.
15:03:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
15:03:14 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
15:03:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:03:17 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
15:03:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
15:03:18 INFO  : 'ps7_init' command is executed.
15:03:18 INFO  : 'ps7_post_config' command is executed.
15:03:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:03:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:18 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

15:03:18 INFO  : Memory regions updated for context APU
15:03:18 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:03:18 INFO  : 'con' command is executed.
15:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:18 INFO  : 'con' command is executed.
15:03:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

15:03:18 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
15:10:04 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/fsbl/bootimage/BOOT.bin -w on
15:10:04 INFO  : Bootgen command execution is done.
15:21:04 INFO  : Disconnected from the channel tcfchan#4.
16:30:04 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
16:30:05 INFO  : XSDB server has started successfully.
16:30:06 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf.
16:30:06 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
16:46:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:10 INFO  : Jtag cable 'Digilent Zybo 210279759071A' is selected.
16:46:10 INFO  : 'jtag frequency' command is executed.
16:46:10 INFO  : Sourcing of '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:46:10 INFO  : System reset is completed.
16:46:13 INFO  : 'after 3000' command is executed.
16:46:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1' command is executed.
16:46:15 INFO  : FPGA configured successfully with bitstream "/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
16:46:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:46:15 INFO  : Hardware design information is loaded from '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf'.
16:46:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0' command is executed.
16:46:15 INFO  : 'ps7_init' command is executed.
16:46:15 INFO  : 'ps7_post_config' command is executed.
16:46:15 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:46:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
16:46:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:16 INFO  : The application '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279759071A" && level==0} -index 1
fpga -file /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
loadhw /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu1_app/Debug/cpu1_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
dow /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/cpu0_app/Debug/cpu0_app.elf
----------------End of Script----------------

16:46:16 INFO  : Memory regions updated for context APU
16:46:16 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
16:46:16 INFO  : 'con' command is executed.
16:46:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:16 INFO  : 'con' command is executed.
16:46:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279759071A"} -index 0
con
----------------End of Script----------------

16:46:16 INFO  : Launch script is exported to file '/opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/new_configuration.tcl'
16:48:34 INFO  : Disconnected from the channel tcfchan#1.
21:10:34 INFO  : Launching XSDB server: xsdb -n -interactive /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/temp_xsdb_launch_script.tcl
21:10:35 INFO  : XSDB server has started successfully.
21:10:35 INFO  : Processing command line option -hwspec /opt/Xilinx/Projects/visual_equalizer/visual_equalizer.sdk/block_design_wrapper.hdf.
21:10:35 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
