ISim log file
Running: /media/sf_ASE/VHDL/Milo/RSA/generazione_valore_RSA_testbench_isim_translate.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /media/sf_ASE/VHDL/Milo/RSA/generazione_valore_RSA_testbench_isim_translate.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
WARNING: This is a limited version of the ISim. The current design has exceeded the design size limit for this version and the performance of the simulation will be derated. Please contact your nearest sales office at http://www.xilinx.com/company/contact.htm or visit the Xilinx on-line store at http://www.xilinx.com/onlinestore/design_resources.htm if interested in purchasing the full, unlimited version of this simulator.
# run 100.00us
# run 100.00us
# exit 0
