{
    "binary/and_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/and_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "and_indexed_port.vh",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 75.3,
        "synthesis_time(ms)": 1.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/and_indexed_port/k6_N10_40nm": {
        "test_name": "binary/and_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "and_indexed_port.vh",
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 8.6,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/and_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/and_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "and_indexed_port.vh",
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 91.3,
        "synthesis_time(ms)": 2.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/and_indexed_port/no_arch": {
        "test_name": "binary/and_indexed_port/no_arch",
        "verilog": "and_indexed_port.vh",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.5,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/and_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/and_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "and_wire.vh",
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 84.2,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/and_wire/k6_N10_40nm": {
        "test_name": "binary/and_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "and_wire.vh",
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 9.2,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/and_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/and_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "and_wire.vh",
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 80.5,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/and_wire/no_arch": {
        "test_name": "binary/and_wire/no_arch",
        "verilog": "and_wire.vh",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/buf_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/buf_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "buf_indexed_port.vh",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 84.6,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "binary/buf_indexed_port/k6_N10_40nm": {
        "test_name": "binary/buf_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "buf_indexed_port.vh",
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "binary/buf_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/buf_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "buf_indexed_port.vh",
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 78.7,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "binary/buf_indexed_port/no_arch": {
        "test_name": "binary/buf_indexed_port/no_arch",
        "verilog": "buf_indexed_port.vh",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "binary/buf_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/buf_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "buf_wire.vh",
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 83.1,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "binary/buf_wire/k6_N10_40nm": {
        "test_name": "binary/buf_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "buf_wire.vh",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 9.4,
        "synthesis_time(ms)": 1.1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "binary/buf_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/buf_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "buf_wire.vh",
        "max_rss(MiB)": 32,
        "exec_time(ms)": 68.3,
        "synthesis_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "binary/buf_wire/no_arch": {
        "test_name": "binary/buf_wire/no_arch",
        "verilog": "buf_wire.vh",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.7,
        "synthesis_time(ms)": 1.2,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "binary/nand_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/nand_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nand_indexed_port.vh",
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 77.7,
        "synthesis_time(ms)": 1.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/nand_indexed_port/k6_N10_40nm": {
        "test_name": "binary/nand_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nand_indexed_port.vh",
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 8.1,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/nand_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/nand_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nand_indexed_port.vh",
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 74.8,
        "synthesis_time(ms)": 1.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/nand_indexed_port/no_arch": {
        "test_name": "binary/nand_indexed_port/no_arch",
        "verilog": "nand_indexed_port.vh",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 4.6,
        "synthesis_time(ms)": 2.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/nand_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/nand_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nand_wire.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST wire_test.v:1 error in parsing: (syntax error, unexpected vAND, expecting vSYMBOL_ID or '#')"
        ],
        "generic logic size": 4
    },
    "binary/nand_wire/k6_N10_40nm": {
        "test_name": "binary/nand_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nand_wire.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST wire_test.v:1 error in parsing: (syntax error, unexpected vAND, expecting vSYMBOL_ID or '#')"
        ],
        "generic logic size": 6
    },
    "binary/nand_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/nand_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nand_wire.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST wire_test.v:1 error in parsing: (syntax error, unexpected vAND, expecting vSYMBOL_ID or '#')"
        ],
        "generic logic size": 6
    },
    "binary/nand_wire/no_arch": {
        "test_name": "binary/nand_wire/no_arch",
        "verilog": "nand_wire.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST wire_test.v:1 error in parsing: (syntax error, unexpected vAND, expecting vSYMBOL_ID or '#')"
        ]
    },
    "binary/nor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/nor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nor_indexed_port.vh",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 69.4,
        "synthesis_time(ms)": 1.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/nor_indexed_port/k6_N10_40nm": {
        "test_name": "binary/nor_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nor_indexed_port.vh",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 9.9,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/nor_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/nor_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nor_indexed_port.vh",
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 65.7,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/nor_indexed_port/no_arch": {
        "test_name": "binary/nor_indexed_port/no_arch",
        "verilog": "nor_indexed_port.vh",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.7,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/nor_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/nor_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nor_wire.vh",
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 80.3,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/nor_wire/k6_N10_40nm": {
        "test_name": "binary/nor_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nor_wire.vh",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 9.9,
        "synthesis_time(ms)": 1.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/nor_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/nor_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nor_wire.vh",
        "max_rss(MiB)": 32,
        "exec_time(ms)": 68.3,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/nor_wire/no_arch": {
        "test_name": "binary/nor_wire/no_arch",
        "verilog": "nor_wire.vh",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 2.5,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/not_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/not_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "not_indexed_port.vh",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 83.5,
        "synthesis_time(ms)": 1.7,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/not_indexed_port/k6_N10_40nm": {
        "test_name": "binary/not_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "not_indexed_port.vh",
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 9.3,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/not_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/not_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "not_indexed_port.vh",
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 81.7,
        "synthesis_time(ms)": 1.4,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/not_indexed_port/no_arch": {
        "test_name": "binary/not_indexed_port/no_arch",
        "verilog": "not_indexed_port.vh",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 4.8,
        "synthesis_time(ms)": 1.8,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/not_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/not_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "not_wire.vh",
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 86.3,
        "synthesis_time(ms)": 0.9,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/not_wire/k6_N10_40nm": {
        "test_name": "binary/not_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "not_wire.vh",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 10.5,
        "synthesis_time(ms)": 0.9,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/not_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/not_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "not_wire.vh",
        "max_rss(MiB)": 32,
        "exec_time(ms)": 81.7,
        "synthesis_time(ms)": 0.8,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/not_wire/no_arch": {
        "test_name": "binary/not_wire/no_arch",
        "verilog": "not_wire.vh",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 2,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/or_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/or_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "or_indexed_port.vh",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 80,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/or_indexed_port/k6_N10_40nm": {
        "test_name": "binary/or_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "or_indexed_port.vh",
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 11.2,
        "synthesis_time(ms)": 2.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/or_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/or_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "or_indexed_port.vh",
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 80,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/or_indexed_port/no_arch": {
        "test_name": "binary/or_indexed_port/no_arch",
        "verilog": "or_indexed_port.vh",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.7,
        "synthesis_time(ms)": 2.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/or_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/or_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "or_wire.vh",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 74.4,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/or_wire/k6_N10_40nm": {
        "test_name": "binary/or_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "or_wire.vh",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 9.8,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/or_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/or_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "or_wire.vh",
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 78.6,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/or_wire/no_arch": {
        "test_name": "binary/or_wire/no_arch",
        "verilog": "or_wire.vh",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 2.2,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/range_and_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_and_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_and_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_and_int_wide/k6_N10_40nm": {
        "test_name": "binary/range_and_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_and_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_and_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_and_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_and_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_and_int_wide/no_arch": {
        "test_name": "binary/range_and_int_wide/no_arch",
        "verilog": "range_and_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_and_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_and_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_and_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_and_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/range_and_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_and_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_and_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_and_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_and_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_and_ultra_wide/no_arch": {
        "test_name": "binary/range_and_ultra_wide/no_arch",
        "verilog": "range_and_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_and_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_and_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_and_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_and_wide/k6_N10_40nm": {
        "test_name": "binary/range_and_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_and_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_and_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_and_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_and_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_and_wide/no_arch": {
        "test_name": "binary/range_and_wide/no_arch",
        "verilog": "range_and_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_buf_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_buf_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_buf_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 4
    },
    "binary/range_buf_int_wide/k6_N10_40nm": {
        "test_name": "binary/range_buf_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_buf_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/range_buf_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_buf_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_buf_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/range_buf_int_wide/no_arch": {
        "test_name": "binary/range_buf_int_wide/no_arch",
        "verilog": "range_buf_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "binary/range_buf_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_buf_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_buf_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 4
    },
    "binary/range_buf_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/range_buf_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_buf_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/range_buf_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_buf_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_buf_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/range_buf_ultra_wide/no_arch": {
        "test_name": "binary/range_buf_ultra_wide/no_arch",
        "verilog": "range_buf_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "binary/range_buf_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_buf_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_buf_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 4
    },
    "binary/range_buf_wide/k6_N10_40nm": {
        "test_name": "binary/range_buf_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_buf_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/range_buf_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_buf_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_buf_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/range_buf_wide/no_arch": {
        "test_name": "binary/range_buf_wide/no_arch",
        "verilog": "range_buf_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "binary/range_nand_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_nand_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_nand_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_nand_int_wide/k6_N10_40nm": {
        "test_name": "binary/range_nand_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_nand_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_nand_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_nand_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_nand_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_nand_int_wide/no_arch": {
        "test_name": "binary/range_nand_int_wide/no_arch",
        "verilog": "range_nand_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_nand_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_nand_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_nand_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_nand_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/range_nand_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_nand_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_nand_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_nand_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_nand_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_nand_ultra_wide/no_arch": {
        "test_name": "binary/range_nand_ultra_wide/no_arch",
        "verilog": "range_nand_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_nand_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_nand_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_nand_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_nand_wide/k6_N10_40nm": {
        "test_name": "binary/range_nand_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_nand_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_nand_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_nand_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_nand_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_nand_wide/no_arch": {
        "test_name": "binary/range_nand_wide/no_arch",
        "verilog": "range_nand_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_nor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_nor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_nor_int_wide/k6_N10_40nm": {
        "test_name": "binary/range_nor_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_nor_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_nor_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_nor_int_wide/no_arch": {
        "test_name": "binary/range_nor_int_wide/no_arch",
        "verilog": "range_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_nor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_nor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_nor_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/range_nor_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_nor_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_nor_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_nor_ultra_wide/no_arch": {
        "test_name": "binary/range_nor_ultra_wide/no_arch",
        "verilog": "range_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_nor_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_nor_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_nor_wide/k6_N10_40nm": {
        "test_name": "binary/range_nor_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_nor_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_nor_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_nor_wide/no_arch": {
        "test_name": "binary/range_nor_wide/no_arch",
        "verilog": "range_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_not_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_not_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_not_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 4
    },
    "binary/range_not_int_wide/k6_N10_40nm": {
        "test_name": "binary/range_not_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_not_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/range_not_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_not_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_not_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/range_not_int_wide/no_arch": {
        "test_name": "binary/range_not_int_wide/no_arch",
        "verilog": "range_not_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "binary/range_not_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_not_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_not_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 4
    },
    "binary/range_not_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/range_not_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_not_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/range_not_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_not_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_not_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/range_not_ultra_wide/no_arch": {
        "test_name": "binary/range_not_ultra_wide/no_arch",
        "verilog": "range_not_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "binary/range_not_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_not_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_not_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 4
    },
    "binary/range_not_wide/k6_N10_40nm": {
        "test_name": "binary/range_not_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_not_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/range_not_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_not_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_not_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/range_not_wide/no_arch": {
        "test_name": "binary/range_not_wide/no_arch",
        "verilog": "range_not_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_unary_test.v:12 define `operator is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "binary/range_or_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_or_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_or_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_or_int_wide/k6_N10_40nm": {
        "test_name": "binary/range_or_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_or_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_or_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_or_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_or_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_or_int_wide/no_arch": {
        "test_name": "binary/range_or_int_wide/no_arch",
        "verilog": "range_or_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_or_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_or_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_or_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_or_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/range_or_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_or_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_or_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_or_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_or_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_or_ultra_wide/no_arch": {
        "test_name": "binary/range_or_ultra_wide/no_arch",
        "verilog": "range_or_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_or_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_or_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_or_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_or_wide/k6_N10_40nm": {
        "test_name": "binary/range_or_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_or_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_or_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_or_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_or_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_or_wide/no_arch": {
        "test_name": "binary/range_or_wide/no_arch",
        "verilog": "range_or_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_xnor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_xnor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_xnor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_xnor_int_wide/k6_N10_40nm": {
        "test_name": "binary/range_xnor_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_xnor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_xnor_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_xnor_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_xnor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_xnor_int_wide/no_arch": {
        "test_name": "binary/range_xnor_int_wide/no_arch",
        "verilog": "range_xnor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_xnor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_xnor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_xnor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_xnor_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/range_xnor_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_xnor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_xnor_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_xnor_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_xnor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_xnor_ultra_wide/no_arch": {
        "test_name": "binary/range_xnor_ultra_wide/no_arch",
        "verilog": "range_xnor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_xnor_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_xnor_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_xnor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_xnor_wide/k6_N10_40nm": {
        "test_name": "binary/range_xnor_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_xnor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_xnor_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_xnor_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_xnor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_xnor_wide/no_arch": {
        "test_name": "binary/range_xnor_wide/no_arch",
        "verilog": "range_xnor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_xor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_xor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_xor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_xor_int_wide/k6_N10_40nm": {
        "test_name": "binary/range_xor_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_xor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_xor_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_xor_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_xor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_xor_int_wide/no_arch": {
        "test_name": "binary/range_xor_int_wide/no_arch",
        "verilog": "range_xor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_xor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_xor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_xor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_xor_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/range_xor_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_xor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_xor_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_xor_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_xor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_xor_ultra_wide/no_arch": {
        "test_name": "binary/range_xor_ultra_wide/no_arch",
        "verilog": "range_xor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/range_xor_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/range_xor_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_xor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/range_xor_wide/k6_N10_40nm": {
        "test_name": "binary/range_xor_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_xor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_xor_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/range_xor_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_xor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/range_xor_wide/no_arch": {
        "test_name": "binary/range_xor_wide/no_arch",
        "verilog": "range_xor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_and_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_and_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_and_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_and_int_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_and_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_and_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_and_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_and_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_and_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_and_int_wide/no_arch": {
        "test_name": "binary/replicate_and_int_wide/no_arch",
        "verilog": "replicate_and_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_and_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_and_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_and_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_and_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_and_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_and_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_and_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_and_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_and_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_and_ultra_wide/no_arch": {
        "test_name": "binary/replicate_and_ultra_wide/no_arch",
        "verilog": "replicate_and_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_and_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_and_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_and_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_and_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_and_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_and_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_and_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_and_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_and_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_and_wide/no_arch": {
        "test_name": "binary/replicate_and_wide/no_arch",
        "verilog": "replicate_and_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_buf_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_buf_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_buf_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 4
    },
    "binary/replicate_buf_int_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_buf_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_buf_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/replicate_buf_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_buf_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_buf_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/replicate_buf_int_wide/no_arch": {
        "test_name": "binary/replicate_buf_int_wide/no_arch",
        "verilog": "replicate_buf_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "binary/replicate_buf_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_buf_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_buf_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 4
    },
    "binary/replicate_buf_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_buf_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_buf_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/replicate_buf_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_buf_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_buf_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/replicate_buf_ultra_wide/no_arch": {
        "test_name": "binary/replicate_buf_ultra_wide/no_arch",
        "verilog": "replicate_buf_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "binary/replicate_buf_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_buf_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_buf_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 4
    },
    "binary/replicate_buf_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_buf_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_buf_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/replicate_buf_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_buf_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_buf_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/replicate_buf_wide/no_arch": {
        "test_name": "binary/replicate_buf_wide/no_arch",
        "verilog": "replicate_buf_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "binary/replicate_nand_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_nand_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_nand_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_nand_int_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_nand_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_nand_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_nand_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_nand_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_nand_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_nand_int_wide/no_arch": {
        "test_name": "binary/replicate_nand_int_wide/no_arch",
        "verilog": "replicate_nand_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_nand_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_nand_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_nand_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_nand_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_nand_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_nand_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_nand_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_nand_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_nand_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_nand_ultra_wide/no_arch": {
        "test_name": "binary/replicate_nand_ultra_wide/no_arch",
        "verilog": "replicate_nand_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_nand_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_nand_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_nand_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_nand_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_nand_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_nand_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_nand_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_nand_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_nand_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_nand_wide/no_arch": {
        "test_name": "binary/replicate_nand_wide/no_arch",
        "verilog": "replicate_nand_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_nor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_nor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_nor_int_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_nor_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_nor_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_nor_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_nor_int_wide/no_arch": {
        "test_name": "binary/replicate_nor_int_wide/no_arch",
        "verilog": "replicate_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_nor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_nor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_nor_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_nor_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_nor_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_nor_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_nor_ultra_wide/no_arch": {
        "test_name": "binary/replicate_nor_ultra_wide/no_arch",
        "verilog": "replicate_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_nor_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_nor_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_nor_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_nor_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_nor_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_nor_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_nor_wide/no_arch": {
        "test_name": "binary/replicate_nor_wide/no_arch",
        "verilog": "replicate_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_not_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_not_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_not_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 4
    },
    "binary/replicate_not_int_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_not_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_not_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/replicate_not_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_not_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_not_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/replicate_not_int_wide/no_arch": {
        "test_name": "binary/replicate_not_int_wide/no_arch",
        "verilog": "replicate_not_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "binary/replicate_not_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_not_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_not_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 4
    },
    "binary/replicate_not_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_not_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_not_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/replicate_not_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_not_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_not_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/replicate_not_ultra_wide/no_arch": {
        "test_name": "binary/replicate_not_ultra_wide/no_arch",
        "verilog": "replicate_not_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "binary/replicate_not_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_not_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_not_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 4
    },
    "binary/replicate_not_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_not_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_not_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/replicate_not_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_not_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_not_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "generic logic size": 6
    },
    "binary/replicate_not_wide/no_arch": {
        "test_name": "binary/replicate_not_wide/no_arch",
        "verilog": "replicate_not_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ]
    },
    "binary/replicate_or_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_or_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_or_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_or_int_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_or_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_or_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_or_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_or_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_or_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_or_int_wide/no_arch": {
        "test_name": "binary/replicate_or_int_wide/no_arch",
        "verilog": "replicate_or_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_or_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_or_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_or_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_or_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_or_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_or_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_or_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_or_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_or_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_or_ultra_wide/no_arch": {
        "test_name": "binary/replicate_or_ultra_wide/no_arch",
        "verilog": "replicate_or_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_or_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_or_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_or_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_or_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_or_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_or_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_or_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_or_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_or_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_or_wide/no_arch": {
        "test_name": "binary/replicate_or_wide/no_arch",
        "verilog": "replicate_or_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_xnor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_xnor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_xnor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_xnor_int_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_xnor_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_xnor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_xnor_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_xnor_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_xnor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_xnor_int_wide/no_arch": {
        "test_name": "binary/replicate_xnor_int_wide/no_arch",
        "verilog": "replicate_xnor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_xnor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_xnor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_xnor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_xnor_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_xnor_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_xnor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_xnor_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_xnor_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_xnor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_xnor_ultra_wide/no_arch": {
        "test_name": "binary/replicate_xnor_ultra_wide/no_arch",
        "verilog": "replicate_xnor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_xnor_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_xnor_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_xnor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_xnor_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_xnor_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_xnor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_xnor_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_xnor_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_xnor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_xnor_wide/no_arch": {
        "test_name": "binary/replicate_xnor_wide/no_arch",
        "verilog": "replicate_xnor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_xor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_xor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_xor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_xor_int_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_xor_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_xor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_xor_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_xor_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_xor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_xor_int_wide/no_arch": {
        "test_name": "binary/replicate_xor_int_wide/no_arch",
        "verilog": "replicate_xor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_xor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_xor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_xor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_xor_ultra_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_xor_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_xor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_xor_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_xor_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_xor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_xor_ultra_wide/no_arch": {
        "test_name": "binary/replicate_xor_ultra_wide/no_arch",
        "verilog": "replicate_xor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/replicate_xor_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/replicate_xor_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_xor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "binary/replicate_xor_wide/k6_N10_40nm": {
        "test_name": "binary/replicate_xor_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_xor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_xor_wide/k6_N10_mem32K_40nm": {
        "test_name": "binary/replicate_xor_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_xor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "binary/replicate_xor_wide/no_arch": {
        "test_name": "binary/replicate_xor_wide/no_arch",
        "verilog": "replicate_xor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "binary/xnor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/xnor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "xnor_indexed_port.vh",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 85.1,
        "synthesis_time(ms)": 2.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xnor_indexed_port/k6_N10_40nm": {
        "test_name": "binary/xnor_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "xnor_indexed_port.vh",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 11.4,
        "synthesis_time(ms)": 2.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xnor_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/xnor_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "xnor_indexed_port.vh",
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 85.7,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xnor_indexed_port/no_arch": {
        "test_name": "binary/xnor_indexed_port/no_arch",
        "verilog": "xnor_indexed_port.vh",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 7.3,
        "synthesis_time(ms)": 3.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xnor_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/xnor_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "xnor_wire.vh",
        "max_rss(MiB)": 33,
        "exec_time(ms)": 97.9,
        "synthesis_time(ms)": 1.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/xnor_wire/k6_N10_40nm": {
        "test_name": "binary/xnor_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "xnor_wire.vh",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 8.4,
        "synthesis_time(ms)": 1.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/xnor_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/xnor_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "xnor_wire.vh",
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 87.6,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/xnor_wire/no_arch": {
        "test_name": "binary/xnor_wire/no_arch",
        "verilog": "xnor_wire.vh",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.8,
        "synthesis_time(ms)": 1.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/xor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/xor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "xor_indexed_port.vh",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 73.2,
        "synthesis_time(ms)": 2.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xor_indexed_port/k6_N10_40nm": {
        "test_name": "binary/xor_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "xor_indexed_port.vh",
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 10.6,
        "synthesis_time(ms)": 2.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xor_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "binary/xor_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "xor_indexed_port.vh",
        "max_rss(MiB)": 32.7,
        "exec_time(ms)": 82.4,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xor_indexed_port/no_arch": {
        "test_name": "binary/xor_indexed_port/no_arch",
        "verilog": "xor_indexed_port.vh",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 4.2,
        "synthesis_time(ms)": 2.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "binary/xor_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "binary/xor_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "xor_wire.vh",
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 78,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/xor_wire/k6_N10_40nm": {
        "test_name": "binary/xor_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "xor_wire.vh",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 9.7,
        "synthesis_time(ms)": 1.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/xor_wire/k6_N10_mem32K_40nm": {
        "test_name": "binary/xor_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "xor_wire.vh",
        "max_rss(MiB)": 32,
        "exec_time(ms)": 80.6,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "binary/xor_wire/no_arch": {
        "test_name": "binary/xor_wire/no_arch",
        "verilog": "xor_wire.vh",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
