-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity jpeg2bmp_read_markers_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_jinfo_image_height : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_jinfo_image_height_ap_vld : OUT STD_LOGIC;
    p_jinfo_image_width : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_jinfo_image_width_ap_vld : OUT STD_LOGIC;
    p_jinfo_jpeg_data : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_jinfo_jpeg_data_ap_vld : OUT STD_LOGIC;
    p_jinfo_dc_xhuff_tbl_bits_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_jinfo_dc_xhuff_tbl_bits_ce0 : OUT STD_LOGIC;
    p_jinfo_dc_xhuff_tbl_bits_we0 : OUT STD_LOGIC;
    p_jinfo_dc_xhuff_tbl_bits_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_jinfo_ac_xhuff_tbl_huffval_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_jinfo_ac_xhuff_tbl_huffval_ce0 : OUT STD_LOGIC;
    p_jinfo_ac_xhuff_tbl_huffval_we0 : OUT STD_LOGIC;
    p_jinfo_ac_xhuff_tbl_huffval_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_jinfo_quant_tbl_quantval_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_jinfo_quant_tbl_quantval_ce0 : OUT STD_LOGIC;
    p_jinfo_quant_tbl_quantval_we0 : OUT STD_LOGIC;
    p_jinfo_quant_tbl_quantval_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_jinfo_quant_tbl_quantval_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_jinfo_quant_tbl_quantval_ce1 : OUT STD_LOGIC;
    p_jinfo_quant_tbl_quantval_we1 : OUT STD_LOGIC;
    p_jinfo_quant_tbl_quantval_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of jpeg2bmp_read_markers_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv8_DB : STD_LOGIC_VECTOR (7 downto 0) := "11011011";
    constant ap_const_lv8_C4 : STD_LOGIC_VECTOR (7 downto 0) := "11000100";
    constant ap_const_lv8_DA : STD_LOGIC_VECTOR (7 downto 0) := "11011010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv8_D8 : STD_LOGIC_VECTOR (7 downto 0) := "11011000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_C0 : STD_LOGIC_VECTOR (7 downto 0) := "11000000";
    constant ap_const_lv8_D9 : STD_LOGIC_VECTOR (7 downto 0) := "11011001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv17_1FFFE : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111110";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_1F0 : STD_LOGIC_VECTOR (8 downto 0) := "111110000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_A00 : STD_LOGIC_VECTOR (11 downto 0) := "101000000000";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv32_FFFFFFEF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_jinfo_num_components : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal i_get_sos : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal i_get_dht : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_272_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_279 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln878_2_fu_304_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln878_fu_313_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln878_1_fu_319_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal length_9_fu_337_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal length_9_reg_862 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1076_1_fu_362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln878_fu_377_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln878_reg_872 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_391_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_reg_894 : STD_LOGIC_VECTOR (6 downto 0);
    signal cmp62_i_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp62_i_reg_899 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_xhtbl_huffval_2_fu_554_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_xhtbl_huffval_2_reg_912 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal p_xhtbl_bits_2_fu_562_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_xhtbl_bits_2_reg_917 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1104_fu_594_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1104_reg_925 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal select_ln1119_fu_623_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1119_reg_930 : STD_LOGIC_VECTOR (7 downto 0);
    signal length_11_fu_631_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal length_11_reg_935 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln972_1_fu_733_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal i_3_fu_753_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_3_reg_948 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal add_ln878_5_fu_762_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln878_5_reg_953 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp13_i_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp13_i_reg_958 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1060_fu_797_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_done : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_idle : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_ready : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_num_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_num_out_ap_vld : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_ce0 : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_we0 : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_ce1 : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_we1 : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_done : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_idle : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_ready : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out_ap_vld : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_ce0 : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_we0 : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_idle : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_ready : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_ce0 : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_we0 : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_done : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_idle : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_ready : STD_LOGIC;
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_inc_i5_i85_phi_fu_152_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal inc_i5_i85_reg_148 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal inc_i16_i_lcssa106_reg_160 : STD_LOGIC_VECTOR (7 downto 0);
    signal unread_marker_1_in_reg_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_reg_181 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal length_4_reg_191 : STD_LOGIC_VECTOR (31 downto 0);
    signal inc_i16_i_lcssa102_reg_201 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln1086_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln1060_reg_219 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_1_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg : STD_LOGIC := '0';
    signal grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal add_ln886_1_fu_675_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1027_fu_787_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_get_sos_load_load_fu_401_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal add_ln1111_fu_574_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inc_i16_i_lcssa101_fu_124 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal sow_SOI_fu_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_fu_140 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_block_state17_on_subcall_done : BOOLEAN;
    signal inc_i10_i80_fu_144 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal add_ln878_4_fu_371_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_266_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_67_fu_325_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1125_fu_333_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal c_66_fu_344_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1076_fu_352_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal length_5_fu_356_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1098_fu_436_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1098_1_fu_448_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln1098_1_fu_452_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1098_fu_460_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1_fu_440_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1077_fu_424_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal index_1_fu_482_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1094_fu_488_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1094_1_fu_500_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln2_fu_492_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1094_1_fu_504_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1095_1_fu_526_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1095_fu_534_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1095_fu_538_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1095_fu_544_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln3_fu_518_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_xhtbl_huffval_1_fu_548_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_xhtbl_huffval_fu_472_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_xhtbl_bits_1_fu_512_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_xhtbl_bits_fu_466_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1115_fu_613_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1115_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1115_fu_617_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal length_10_fu_601_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln878_1_fu_590_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln878_3_fu_637_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln885_fu_643_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln886_fu_649_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln885_1_fu_669_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln972_fu_707_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln972_fu_713_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln972_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln972_fu_719_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln972_fu_725_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1027_fu_775_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1027_fu_781_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1172_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1135_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln886_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        sext_ln1125_1 : IN STD_LOGIC_VECTOR (16 downto 0);
        num_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        num_out_ap_vld : OUT STD_LOGIC;
        p_jinfo_quant_tbl_quantval_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_jinfo_quant_tbl_quantval_ce0 : OUT STD_LOGIC;
        p_jinfo_quant_tbl_quantval_we0 : OUT STD_LOGIC;
        p_jinfo_quant_tbl_quantval_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_jinfo_quant_tbl_quantval_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_jinfo_quant_tbl_quantval_ce1 : OUT STD_LOGIC;
        p_jinfo_quant_tbl_quantval_we1 : OUT STD_LOGIC;
        p_jinfo_quant_tbl_quantval_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1104_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        index : IN STD_LOGIC_VECTOR (7 downto 0);
        p_xhtbl_bits_2 : IN STD_LOGIC_VECTOR (9 downto 0);
        count_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        count_out_ap_vld : OUT STD_LOGIC;
        p_jinfo_dc_xhuff_tbl_bits_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_jinfo_dc_xhuff_tbl_bits_ce0 : OUT STD_LOGIC;
        p_jinfo_dc_xhuff_tbl_bits_we0 : OUT STD_LOGIC;
        p_jinfo_dc_xhuff_tbl_bits_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1115_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln1104 : IN STD_LOGIC_VECTOR (7 downto 0);
        count_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        p_xhtbl_huffval_2 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_jinfo_ac_xhuff_tbl_huffval_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        p_jinfo_ac_xhuff_tbl_huffval_ce0 : OUT STD_LOGIC;
        p_jinfo_ac_xhuff_tbl_huffval_we0 : OUT STD_LOGIC;
        p_jinfo_ac_xhuff_tbl_huffval_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1031_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_jinfo_num_components_load : IN STD_LOGIC_VECTOR (6 downto 0);
        cmp13_i : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230 : component jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1135_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start,
        ap_done => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_done,
        ap_idle => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_idle,
        ap_ready => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_ready,
        add_ln886_4 => reg_279,
        sext_ln1125_1 => length_9_reg_862,
        num_out => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_num_out,
        num_out_ap_vld => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_num_out_ap_vld,
        p_jinfo_quant_tbl_quantval_address0 => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_address0,
        p_jinfo_quant_tbl_quantval_ce0 => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_ce0,
        p_jinfo_quant_tbl_quantval_we0 => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_we0,
        p_jinfo_quant_tbl_quantval_d0 => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_d0,
        p_jinfo_quant_tbl_quantval_address1 => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_address1,
        p_jinfo_quant_tbl_quantval_ce1 => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_ce1,
        p_jinfo_quant_tbl_quantval_we1 => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_we1,
        p_jinfo_quant_tbl_quantval_d1 => grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_d1);

    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241 : component jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1104_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start,
        ap_done => grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_done,
        ap_idle => grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_idle,
        ap_ready => grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_ready,
        index => index_reg_181,
        p_xhtbl_bits_2 => p_xhtbl_bits_2_reg_917,
        count_out => grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out,
        count_out_ap_vld => grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out_ap_vld,
        p_jinfo_dc_xhuff_tbl_bits_address0 => grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_address0,
        p_jinfo_dc_xhuff_tbl_bits_ce0 => grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_ce0,
        p_jinfo_dc_xhuff_tbl_bits_we0 => grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_we0,
        p_jinfo_dc_xhuff_tbl_bits_d0 => grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_d0);

    grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251 : component jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1115_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start,
        ap_done => grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done,
        ap_idle => grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_idle,
        ap_ready => grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_ready,
        add_ln1104 => add_ln1104_reg_925,
        count_reload => grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out,
        p_xhtbl_huffval_2 => p_xhtbl_huffval_2_reg_912,
        p_jinfo_ac_xhuff_tbl_huffval_address0 => grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_address0,
        p_jinfo_ac_xhuff_tbl_huffval_ce0 => grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_ce0,
        p_jinfo_ac_xhuff_tbl_huffval_we0 => grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_we0,
        p_jinfo_ac_xhuff_tbl_huffval_d0 => grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_d0);

    grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260 : component jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1031_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start,
        ap_done => grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_done,
        ap_idle => grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_idle,
        ap_ready => grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_ready,
        p_jinfo_num_components_load => empty_reg_894,
        cmp13_i => cmp13_i_reg_958,
        ap_return => grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_1_fu_747_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (cmp62_i_reg_899 = ap_const_lv1_1))) then 
                    grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_ready = ap_const_logic_1)) then 
                    grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_ready = ap_const_logic_1)) then 
                    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_ready = ap_const_logic_1)) then 
                    grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DB) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_ready = ap_const_logic_1)) then 
                    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DA) and (icmp_ln1027_fu_381_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_fu_140 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_state17_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                i_fu_140 <= i_3_reg_948;
            end if; 
        end if;
    end process;

    inc_i10_i80_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DA) and (icmp_ln1027_fu_381_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                inc_i10_i80_fu_144 <= add_ln878_4_fu_371_p2;
            elsif (((ap_const_boolean_0 = ap_block_state17_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                inc_i10_i80_fu_144 <= add_ln878_5_reg_953;
            end if; 
        end if;
    end process;

    inc_i16_i_lcssa101_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inc_i16_i_lcssa101_fu_124 <= ap_const_lv8_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                inc_i16_i_lcssa101_fu_124 <= inc_i16_i_lcssa102_reg_201;
            end if; 
        end if;
    end process;

    inc_i16_i_lcssa102_reg_201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1086_fu_418_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                inc_i16_i_lcssa102_reg_201 <= index_reg_181;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                inc_i16_i_lcssa102_reg_201 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_num_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                inc_i16_i_lcssa102_reg_201 <= add_ln972_1_fu_733_p2;
            elsif (((not((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DA)) and not((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_C4)) and not((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DB)) and not((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_D9)) and not((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_C0)) and not((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_D8)) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_D8) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
                inc_i16_i_lcssa102_reg_201 <= inc_i16_i_lcssa106_reg_160;
            end if; 
        end if;
    end process;

    inc_i16_i_lcssa106_reg_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                inc_i16_i_lcssa106_reg_160 <= add_ln878_1_fu_319_p2;
            elsif ((not((ap_phi_mux_inc_i5_i85_phi_fu_152_p4 = ap_const_lv8_0)) and not((ap_phi_mux_inc_i5_i85_phi_fu_152_p4 = ap_const_lv8_FF)) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                inc_i16_i_lcssa106_reg_160 <= add_ln878_2_fu_304_p2;
            end if; 
        end if;
    end process;

    inc_i5_i85_reg_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                inc_i5_i85_reg_148 <= ap_const_lv8_0;
            elsif (((ap_phi_mux_inc_i5_i85_phi_fu_152_p4 = ap_const_lv8_FF) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                inc_i5_i85_reg_148 <= add_ln878_2_fu_304_p2;
            end if; 
        end if;
    end process;

    index_reg_181_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done = ap_const_logic_1))) then 
                index_reg_181 <= select_ln1119_reg_930;
            elsif (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_C4) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                index_reg_181 <= grp_fu_272_p2;
            end if; 
        end if;
    end process;

    length_4_reg_191_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done = ap_const_logic_1))) then 
                length_4_reg_191 <= length_11_reg_935;
            elsif (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_C4) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                length_4_reg_191 <= sext_ln1076_1_fu_362_p1;
            end if; 
        end if;
    end process;

    phi_ln1060_reg_219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DA) and (icmp_ln1027_fu_381_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                phi_ln1060_reg_219 <= ap_const_lv8_4;
            elsif (((icmp_ln1027_1_fu_747_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                phi_ln1060_reg_219 <= add_ln1060_fu_797_p2;
            end if; 
        end if;
    end process;

    sow_SOI_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sow_SOI_fu_128(0) <= '0';
            elsif (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_D8) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                sow_SOI_fu_128(0) <= '1';
            end if; 
        end if;
    end process;

    unread_marker_1_in_reg_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                unread_marker_1_in_reg_170 <= add_ln878_fu_313_p2;
            elsif ((not((ap_phi_mux_inc_i5_i85_phi_fu_152_p4 = ap_const_lv8_0)) and not((ap_phi_mux_inc_i5_i85_phi_fu_152_p4 = ap_const_lv8_FF)) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                unread_marker_1_in_reg_170 <= inc_i5_i85_reg_148;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                add_ln1104_reg_925 <= add_ln1104_fu_594_p2;
                length_11_reg_935 <= length_11_fu_631_p2;
                select_ln1119_reg_930 <= select_ln1119_fu_623_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                add_ln878_5_reg_953 <= add_ln878_5_fu_762_p2;
                cmp13_i_reg_958 <= cmp13_i_fu_768_p2;
                i_3_reg_948 <= i_3_fu_753_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                cmp62_i_reg_899 <= cmp62_i_fu_395_p2;
                empty_reg_894 <= empty_fu_391_p1;
                length_9_reg_862 <= length_9_fu_337_p2;
                    zext_ln878_reg_872(7 downto 0) <= zext_ln878_fu_377_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1086_fu_418_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                i_get_dht <= add_ln1111_fu_574_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_1_fu_747_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                i_get_sos <= add_ln1027_fu_787_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DA) and (icmp_ln1027_fu_381_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                i_get_sos_load_load_fu_401_p1 <= i_get_sos;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                p_jinfo_num_components <= add_ln886_1_fu_675_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                p_xhtbl_bits_2_reg_917 <= p_xhtbl_bits_2_fu_562_p3;
                    p_xhtbl_huffval_2_reg_912(12 downto 2) <= p_xhtbl_huffval_2_fu_554_p3(12 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DA) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_C4) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DB) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then
                reg_279 <= grp_fu_272_p2;
            end if;
        end if;
    end process;
    zext_ln878_reg_872(31 downto 8) <= "000000000000000000000000";
    p_xhtbl_huffval_2_reg_912(1 downto 0) <= "00";
    sow_SOI_fu_128(31 downto 1) <= "0000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_phi_mux_unread_marker_1_in_phi_fu_173_p4, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state16, grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_done, grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_done, grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done, ap_phi_mux_inc_i5_i85_phi_fu_152_p4, ap_CS_fsm_state13, icmp_ln1086_fu_418_p2, icmp_ln1027_1_fu_747_p2, icmp_ln1027_fu_381_p2, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state17, ap_CS_fsm_state2, ap_block_state17_on_subcall_done, icmp_ln1172_fu_298_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln1172_fu_298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if ((not((ap_phi_mux_inc_i5_i85_phi_fu_152_p4 = ap_const_lv8_0)) and not((ap_phi_mux_inc_i5_i85_phi_fu_152_p4 = ap_const_lv8_FF)) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((ap_phi_mux_inc_i5_i85_phi_fu_152_p4 = ap_const_lv8_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DA) and (icmp_ln1027_fu_381_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and ((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_D9) or ((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DA) and (icmp_ln1027_fu_381_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                elsif (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_C4) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and ((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_D8) or (not((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DA)) and not((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_C4)) and not((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_DB)) and not((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_D9)) and not((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_C0)))))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                elsif (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = ap_const_lv8_C0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln1086_fu_418_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state16 => 
                if (((icmp_ln1027_1_fu_747_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_boolean_0 = ap_block_state17_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1027_fu_787_p2 <= std_logic_vector(unsigned(i_get_sos_load_load_fu_401_p1) + unsigned(zext_ln878_reg_872));
    add_ln1060_fu_797_p2 <= std_logic_vector(unsigned(sub_ln1027_fu_781_p2) + unsigned(ap_const_lv8_A));
    add_ln1095_fu_538_p2 <= std_logic_vector(signed(sext_ln1095_fu_534_p1) + signed(ap_const_lv12_A00));
    add_ln1104_fu_594_p2 <= std_logic_vector(unsigned(index_reg_181) + unsigned(ap_const_lv8_11));
    add_ln1111_fu_574_p2 <= std_logic_vector(unsigned(i_get_dht) + unsigned(ap_const_lv32_1));
    add_ln1115_fu_617_p2 <= std_logic_vector(unsigned(trunc_ln1115_fu_613_p1) + unsigned(add_ln1104_fu_594_p2));
    add_ln878_1_fu_319_p2 <= std_logic_vector(unsigned(inc_i16_i_lcssa101_fu_124) + unsigned(ap_const_lv8_2));
    add_ln878_2_fu_304_p2 <= std_logic_vector(unsigned(inc_i5_i85_reg_148) + unsigned(ap_const_lv8_1));
    add_ln878_3_fu_637_p2 <= std_logic_vector(unsigned(inc_i16_i_lcssa106_reg_160) + unsigned(ap_const_lv8_3));
    add_ln878_4_fu_371_p2 <= std_logic_vector(unsigned(inc_i16_i_lcssa106_reg_160) + unsigned(ap_const_lv8_3));
    add_ln878_5_fu_762_p2 <= std_logic_vector(unsigned(inc_i10_i80_fu_144) + unsigned(ap_const_lv8_2));
    add_ln878_fu_313_p2 <= std_logic_vector(unsigned(inc_i16_i_lcssa101_fu_124) + unsigned(ap_const_lv8_1));
    add_ln885_1_fu_669_p2 <= std_logic_vector(unsigned(inc_i16_i_lcssa106_reg_160) + unsigned(ap_const_lv8_6));
    add_ln885_fu_643_p2 <= std_logic_vector(unsigned(inc_i16_i_lcssa106_reg_160) + unsigned(ap_const_lv8_4));
    add_ln886_1_fu_675_p2 <= std_logic_vector(unsigned(inc_i16_i_lcssa106_reg_160) + unsigned(ap_const_lv8_7));
    add_ln886_fu_649_p2 <= std_logic_vector(unsigned(inc_i16_i_lcssa106_reg_160) + unsigned(ap_const_lv8_5));
    add_ln972_1_fu_733_p2 <= std_logic_vector(unsigned(select_ln972_fu_725_p3) + unsigned(inc_i16_i_lcssa106_reg_160));
    add_ln972_fu_719_p2 <= std_logic_vector(unsigned(sub_ln972_fu_713_p2) + unsigned(ap_const_lv8_8));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_done)
    begin
        if ((grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done)
    begin
        if ((grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(ap_block_state17_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state17_on_subcall_done)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_done)
    begin
        if ((grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state17_on_subcall_done_assign_proc : process(cmp62_i_reg_899, grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_done)
    begin
                ap_block_state17_on_subcall_done <= ((grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_done = ap_const_logic_0) and (cmp62_i_reg_899 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, unread_marker_1_in_reg_170, ap_CS_fsm_state18)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state18) and ((unread_marker_1_in_reg_170 = ap_const_lv8_DA) or (unread_marker_1_in_reg_170 = ap_const_lv8_D9))) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_inc_i5_i85_phi_fu_152_p4 <= inc_i5_i85_reg_148;
    ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 <= unread_marker_1_in_reg_170;

    ap_ready_assign_proc : process(unread_marker_1_in_reg_170, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and ((unread_marker_1_in_reg_170 = ap_const_lv8_DA) or (unread_marker_1_in_reg_170 = ap_const_lv8_D9)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c_66_fu_344_p3 <= (inc_i16_i_lcssa106_reg_160 & grp_fu_266_p2);
    c_67_fu_325_p3 <= (inc_i16_i_lcssa106_reg_160 & grp_fu_266_p2);
    cmp13_i_fu_768_p2 <= "1" when (inc_i10_i80_fu_144 = ap_const_lv8_0) else "0";
    cmp62_i_fu_395_p2 <= "1" when (signed(p_jinfo_num_components) > signed(ap_const_lv8_0)) else "0";
    empty_fu_391_p1 <= p_jinfo_num_components(7 - 1 downto 0);
    grp_fu_266_p2 <= std_logic_vector(unsigned(inc_i16_i_lcssa106_reg_160) + unsigned(ap_const_lv8_1));
    grp_fu_272_p2 <= std_logic_vector(unsigned(inc_i16_i_lcssa106_reg_160) + unsigned(ap_const_lv8_2));
    grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start <= grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg;
    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start <= grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg;
    grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start <= grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg;
    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start <= grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg;
    i_3_fu_753_p2 <= std_logic_vector(unsigned(i_fu_140) + unsigned(ap_const_lv8_1));
    icmp_ln1027_1_fu_747_p2 <= "1" when (i_fu_140 = reg_279) else "0";
    icmp_ln1027_fu_381_p2 <= "1" when (grp_fu_272_p2 = ap_const_lv8_0) else "0";
    icmp_ln1086_fu_418_p2 <= "1" when (signed(length_4_reg_191) > signed(ap_const_lv32_10)) else "0";
    icmp_ln1115_fu_607_p2 <= "0" when (grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out = ap_const_lv12_0) else "1";
    icmp_ln1172_fu_298_p2 <= "1" when (sow_SOI_fu_128 = ap_const_lv32_0) else "0";
    icmp_ln972_fu_701_p2 <= "1" when (signed(add_ln886_1_fu_675_p2) > signed(ap_const_lv8_0)) else "0";
    index_1_fu_482_p2 <= std_logic_vector(unsigned(zext_ln1077_fu_424_p1) + unsigned(ap_const_lv9_1F0));
    length_10_fu_601_p2 <= std_logic_vector(unsigned(length_4_reg_191) + unsigned(ap_const_lv32_FFFFFFEF));
    length_11_fu_631_p2 <= std_logic_vector(unsigned(length_10_fu_601_p2) - unsigned(zext_ln878_1_fu_590_p1));
    length_5_fu_356_p2 <= std_logic_vector(signed(sext_ln1076_fu_352_p1) + signed(ap_const_lv17_1FFFE));
    length_9_fu_337_p2 <= std_logic_vector(signed(sext_ln1125_fu_333_p1) + signed(ap_const_lv17_1FFFE));
    p_jinfo_ac_xhuff_tbl_huffval_address0 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_address0;
    p_jinfo_ac_xhuff_tbl_huffval_ce0 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_ce0;
    p_jinfo_ac_xhuff_tbl_huffval_d0 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_d0;
    p_jinfo_ac_xhuff_tbl_huffval_we0 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_we0;
    p_jinfo_dc_xhuff_tbl_bits_address0 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_address0;
    p_jinfo_dc_xhuff_tbl_bits_ce0 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_ce0;
    p_jinfo_dc_xhuff_tbl_bits_d0 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_d0;
    p_jinfo_dc_xhuff_tbl_bits_we0 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_we0;
    p_jinfo_image_height <= (add_ln878_3_fu_637_p2 & add_ln885_fu_643_p2);

    p_jinfo_image_height_ap_vld_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_jinfo_image_height_ap_vld <= ap_const_logic_1;
        else 
            p_jinfo_image_height_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_jinfo_image_width <= (add_ln886_fu_649_p2 & add_ln885_1_fu_669_p2);

    p_jinfo_image_width_ap_vld_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_jinfo_image_width_ap_vld <= ap_const_logic_1;
        else 
            p_jinfo_image_width_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_jinfo_jpeg_data <= phi_ln1060_reg_219;

    p_jinfo_jpeg_data_ap_vld_assign_proc : process(unread_marker_1_in_reg_170, ap_CS_fsm_state18)
    begin
        if (((unread_marker_1_in_reg_170 = ap_const_lv8_DA) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            p_jinfo_jpeg_data_ap_vld <= ap_const_logic_1;
        else 
            p_jinfo_jpeg_data_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_jinfo_quant_tbl_quantval_address0 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_address0;
    p_jinfo_quant_tbl_quantval_address1 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_address1;
    p_jinfo_quant_tbl_quantval_ce0 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_ce0;
    p_jinfo_quant_tbl_quantval_ce1 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_ce1;
    p_jinfo_quant_tbl_quantval_d0 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_d0;
    p_jinfo_quant_tbl_quantval_d1 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_d1;
    p_jinfo_quant_tbl_quantval_we0 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_we0;
    p_jinfo_quant_tbl_quantval_we1 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_we1;
    p_xhtbl_bits_1_fu_512_p2 <= std_logic_vector(unsigned(shl_ln2_fu_492_p3) + unsigned(shl_ln1094_1_fu_504_p3));
    p_xhtbl_bits_2_fu_562_p3 <= 
        p_xhtbl_bits_1_fu_512_p2 when (tmp_fu_428_p3(0) = '1') else 
        p_xhtbl_bits_fu_466_p2;
    p_xhtbl_bits_fu_466_p2 <= std_logic_vector(unsigned(xor_ln1098_fu_460_p2) + unsigned(shl_ln1_fu_440_p3));
    p_xhtbl_huffval_1_fu_548_p2 <= std_logic_vector(unsigned(zext_ln1095_fu_544_p1) + unsigned(shl_ln3_fu_518_p3));
    p_xhtbl_huffval_2_fu_554_p3 <= 
        p_xhtbl_huffval_1_fu_548_p2 when (tmp_fu_428_p3(0) = '1') else 
        p_xhtbl_huffval_fu_472_p4;
    p_xhtbl_huffval_fu_472_p4 <= ((trunc_ln1098_fu_436_p1 & index_reg_181) & ap_const_lv2_0);
    select_ln1119_fu_623_p3 <= 
        add_ln1115_fu_617_p2 when (icmp_ln1115_fu_607_p2(0) = '1') else 
        add_ln1104_fu_594_p2;
    select_ln972_fu_725_p3 <= 
        add_ln972_fu_719_p2 when (icmp_ln972_fu_701_p2(0) = '1') else 
        ap_const_lv8_8;
        sext_ln1076_1_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(length_5_fu_356_p2),32));

        sext_ln1076_fu_352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(c_66_fu_344_p3),17));

        sext_ln1095_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1095_1_fu_526_p3),12));

        sext_ln1125_fu_333_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(c_67_fu_325_p3),17));

    shl_ln1027_fu_775_p2 <= std_logic_vector(shift_left(unsigned(inc_i16_i_lcssa106_reg_160),to_integer(unsigned('0' & ap_const_lv8_2(8-1 downto 0)))));
    shl_ln1094_1_fu_504_p3 <= (trunc_ln1094_1_fu_500_p1 & ap_const_lv4_0);
    shl_ln1095_1_fu_526_p3 <= (index_1_fu_482_p2 & ap_const_lv2_0);
    shl_ln1098_1_fu_452_p3 <= (trunc_ln1098_1_fu_448_p1 & ap_const_lv4_0);
    shl_ln1_fu_440_p3 <= (trunc_ln1098_fu_436_p1 & ap_const_lv7_0);
    shl_ln2_fu_492_p3 <= (trunc_ln1094_fu_488_p1 & ap_const_lv7_0);
    shl_ln3_fu_518_p3 <= (trunc_ln1094_fu_488_p1 & ap_const_lv10_0);
    shl_ln972_fu_707_p2 <= std_logic_vector(shift_left(unsigned(add_ln886_1_fu_675_p2),to_integer(unsigned('0' & ap_const_lv8_2(8-1 downto 0)))));
    sub_ln1027_fu_781_p2 <= std_logic_vector(unsigned(shl_ln1027_fu_775_p2) - unsigned(inc_i16_i_lcssa106_reg_160));
    sub_ln972_fu_713_p2 <= std_logic_vector(unsigned(shl_ln972_fu_707_p2) - unsigned(add_ln886_1_fu_675_p2));
    tmp_fu_428_p3 <= index_reg_181(4 downto 4);
    trunc_ln1094_1_fu_500_p1 <= index_1_fu_482_p2(6 - 1 downto 0);
    trunc_ln1094_fu_488_p1 <= index_1_fu_482_p2(3 - 1 downto 0);
    trunc_ln1098_1_fu_448_p1 <= index_reg_181(6 - 1 downto 0);
    trunc_ln1098_fu_436_p1 <= index_reg_181(3 - 1 downto 0);
    trunc_ln1115_fu_613_p1 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out(8 - 1 downto 0);
    xor_ln1098_fu_460_p2 <= (shl_ln1098_1_fu_452_p3 xor ap_const_lv10_200);
    zext_ln1077_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_reg_181),9));
    zext_ln1095_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1095_fu_538_p2),13));
    zext_ln878_1_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out),32));
    zext_ln878_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_272_p2),32));
end behav;
