<stg><name>dog</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="2">
<condition id="34">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="38">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="5" to="4">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="6">
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="6" to="7">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="7" to="8">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="8" to="9">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="9" to="10">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="10" to="11">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="11" to="12">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="12" to="5">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="10" op_0_bw="32">
<![CDATA[
:0  %line_delays_rp_V = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_rp_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="10" op_0_bw="32">
<![CDATA[
:1  %line_delays_rp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_rp_V_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="10" op_0_bw="32">
<![CDATA[
:2  %line_delays_rp_V_2 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_rp_V_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="10" op_0_bw="32">
<![CDATA[
:3  %line_delays_wp_V = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_wp_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="10" op_0_bw="32">
<![CDATA[
:4  %line_delays_wp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_wp_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="10" op_0_bw="32">
<![CDATA[
:5  %line_delays_wp_V_2 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_wp_V_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_data_V), !map !85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %in_V), !map !101

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dog_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %in_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_V)

]]></node>
<StgValue><ssdm name="in_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="64">
<![CDATA[
:10  %line_delays_buffer_V = alloca [3072 x i8], align 1

]]></node>
<StgValue><ssdm name="line_delays_buffer_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="64">
<![CDATA[
:11  %line_delay_outs_V = alloca [3 x i8], align 1

]]></node>
<StgValue><ssdm name="line_delay_outs_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([3072 x i8]* %line_delays_buffer_V, [1 x i8]* @p_str2072, [12 x i8]* @p_str2074, [1 x i8]* @p_str2072, i32 -1, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %arrayctor.loop.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i:0  %tmp = phi i2 [ 0, %0 ], [ %tmp_9, %arrayctor.loop.i.i5_ifconv ]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.i:1  %tmp_9 = add i2 %tmp, 1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayctor.loop.i.i:2  switch i2 %tmp, label %branch2 [
    i2 0, label %arrayctor.loop.i.i5_ifconv.pre
    i2 1, label %branch1
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
branch1:0  store i10 0, i10* %line_delays_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %arrayctor.loop.i.i5_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv.pre:0  store i10 0, i10* %line_delays_wp_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i5_ifconv.pre:1  br label %arrayctor.loop.i.i5_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
branch2:0  store i10 0, i10* %line_delays_wp_V_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %arrayctor.loop.i.i5_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="10" op_0_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:0  %line_delays_rp_V_load = load i10* %line_delays_rp_V

]]></node>
<StgValue><ssdm name="line_delays_rp_V_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="10" op_0_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:1  %line_delays_rp_V_1_load = load i10* %line_delays_rp_V_1

]]></node>
<StgValue><ssdm name="line_delays_rp_V_1_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="10" op_0_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:2  %line_delays_rp_V_2_load = load i10* %line_delays_rp_V_2

]]></node>
<StgValue><ssdm name="line_delays_rp_V_2_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="10" op_0_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:3  %line_delays_wp_V_load = load i10* %line_delays_wp_V

]]></node>
<StgValue><ssdm name="line_delays_wp_V_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="10" op_0_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:4  %line_delays_wp_V_1_load = load i10* %line_delays_wp_V_1

]]></node>
<StgValue><ssdm name="line_delays_wp_V_1_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="10" op_0_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:5  %line_delays_wp_V_2_load = load i10* %line_delays_wp_V_2

]]></node>
<StgValue><ssdm name="line_delays_wp_V_2_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.i5_ifconv:6  %sel_tmp = icmp eq i2 %tmp, 1

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:7  %sel_tmp1 = select i1 %sel_tmp, i10 %line_delays_rp_V_2_load, i10 -8

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.i5_ifconv:8  %sel_tmp2 = icmp eq i2 %tmp, 0

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:9  %line_delays_rp_V_2_1 = select i1 %sel_tmp2, i10 %line_delays_rp_V_2_load, i10 %sel_tmp1

]]></node>
<StgValue><ssdm name="line_delays_rp_V_2_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:10  %sel_tmp5 = select i1 %sel_tmp, i10 -8, i10 %line_delays_rp_V_1_load

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:11  %line_delays_rp_V_1_1 = select i1 %sel_tmp2, i10 %line_delays_rp_V_1_load, i10 %sel_tmp5

]]></node>
<StgValue><ssdm name="line_delays_rp_V_1_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:12  %line_delays_rp_V_0_1 = select i1 %sel_tmp2, i10 -8, i10 %line_delays_rp_V_load

]]></node>
<StgValue><ssdm name="line_delays_rp_V_0_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.i5_ifconv:13  %tmp_1 = icmp eq i2 %tmp, -2

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i.i5_ifconv:14  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:15  store i10 %line_delays_rp_V_2_1, i10* %line_delays_rp_V_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:16  store i10 %line_delays_rp_V_1_1, i10* %line_delays_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:17  store i10 %line_delays_rp_V_0_1, i10* %line_delays_rp_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop.i.i5_ifconv:18  br i1 %tmp_1, label %line_buffer.exit.preheader, label %arrayctor.loop.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="10" op_0_bw="32">
<![CDATA[
line_buffer.exit.preheader:0  %line_delays_0_wp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_0_wp_V_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="10" op_0_bw="32">
<![CDATA[
line_buffer.exit.preheader:1  %line_delays_1_wp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_1_wp_V_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="10" op_0_bw="32">
<![CDATA[
line_buffer.exit.preheader:2  %line_delays_2_wp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_2_wp_V_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="10" op_0_bw="32">
<![CDATA[
line_buffer.exit.preheader:3  %line_delays_0_rp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_0_rp_V_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="10" op_0_bw="32">
<![CDATA[
line_buffer.exit.preheader:4  %line_delays_1_rp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_1_rp_V_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="32">
<![CDATA[
line_buffer.exit.preheader:5  %line_delays_2_rp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_2_rp_V_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
line_buffer.exit.preheader:6  store i10 %line_delays_rp_V_2_1, i10* %line_delays_2_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
line_buffer.exit.preheader:7  store i10 %line_delays_rp_V_1_1, i10* %line_delays_1_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
line_buffer.exit.preheader:8  store i10 %line_delays_rp_V_0_1, i10* %line_delays_0_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
line_buffer.exit.preheader:9  store i10 %line_delays_wp_V_2_load, i10* %line_delays_2_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
line_buffer.exit.preheader:10  store i10 %line_delays_wp_V_1_load, i10* %line_delays_1_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
line_buffer.exit.preheader:11  store i10 %line_delays_wp_V_load, i10* %line_delays_0_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0">
<![CDATA[
line_buffer.exit.preheader:12  br label %line_buffer.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
line_buffer.exit:0  %p_s = phi i4 [ 0, %line_buffer.exit.preheader ], [ %i_V, %.preheader ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
line_buffer.exit:1  %exitcond1 = icmp eq i4 %p_s, -7

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
line_buffer.exit:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
line_buffer.exit:3  %i_V = add i4 %p_s, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
line_buffer.exit:4  br i1 %exitcond1, label %2, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %p_1 = phi i4 [ %j_V, %1 ], [ 0, %line_buffer.exit ]

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %p_1, -8

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %j_V = add i4 %p_1, 1

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %line_buffer.exit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="10" op_0_bw="10">
<![CDATA[
:0  %line_delays_0_wp_V_1_load = load i10* %line_delays_0_wp_V_1

]]></node>
<StgValue><ssdm name="line_delays_0_wp_V_1_load"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="10" op_0_bw="10">
<![CDATA[
:1  %line_delays_1_wp_V_1_load = load i10* %line_delays_1_wp_V_1

]]></node>
<StgValue><ssdm name="line_delays_1_wp_V_1_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="10" op_0_bw="10">
<![CDATA[
:2  %line_delays_2_wp_V_1_load = load i10* %line_delays_2_wp_V_1

]]></node>
<StgValue><ssdm name="line_delays_2_wp_V_1_load"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="10" op_0_bw="10">
<![CDATA[
:3  %line_delays_0_rp_V_1_load = load i10* %line_delays_0_rp_V_1

]]></node>
<StgValue><ssdm name="line_delays_0_rp_V_1_load"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="10" op_0_bw="10">
<![CDATA[
:4  %line_delays_1_rp_V_1_load = load i10* %line_delays_1_rp_V_1

]]></node>
<StgValue><ssdm name="line_delays_1_rp_V_1_load"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="10" op_0_bw="10">
<![CDATA[
:5  %line_delays_2_rp_V_1_load = load i10* %line_delays_2_rp_V_1

]]></node>
<StgValue><ssdm name="line_delays_2_rp_V_1_load"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="88" st_id="9" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="90" st_id="11" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="91" st_id="12" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="10" op_0_bw="84">
<![CDATA[
:7  %line_delays_2_rp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 5

]]></node>
<StgValue><ssdm name="line_delays_2_rp_V"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="10" op_0_bw="84">
<![CDATA[
:8  %line_delays_1_rp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 4

]]></node>
<StgValue><ssdm name="line_delays_1_rp_V"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="10" op_0_bw="84">
<![CDATA[
:9  %line_delays_0_rp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 3

]]></node>
<StgValue><ssdm name="line_delays_0_rp_V"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="10" op_0_bw="84">
<![CDATA[
:10  %line_delays_2_wp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 2

]]></node>
<StgValue><ssdm name="line_delays_2_wp_V"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="10" op_0_bw="84">
<![CDATA[
:11  %line_delays_1_wp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 1

]]></node>
<StgValue><ssdm name="line_delays_1_wp_V"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="10" op_0_bw="84">
<![CDATA[
:12  %line_delays_0_wp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 0

]]></node>
<StgValue><ssdm name="line_delays_0_wp_V"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="24" op_0_bw="84">
<![CDATA[
:13  %out_data_V_ret = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 6

]]></node>
<StgValue><ssdm name="out_data_V_ret"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_auto.i24P(i24* %out_data_V, i24 %out_data_V_ret)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:15  store i10 %line_delays_2_rp_V, i10* %line_delays_2_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:16  store i10 %line_delays_1_rp_V, i10* %line_delays_1_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17  store i10 %line_delays_0_rp_V, i10* %line_delays_0_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:18  store i10 %line_delays_2_wp_V, i10* %line_delays_2_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:19  store i10 %line_delays_1_wp_V, i10* %line_delays_1_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:20  store i10 %line_delays_0_wp_V, i10* %line_delays_0_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
