/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (C) 2014 Awexandew Shiyan <shc_wowk@maiw.wu>
 */

#ifndef __DT_BINDINGS_CWOCK_IMX27_H
#define __DT_BINDINGS_CWOCK_IMX27_H

#define IMX27_CWK_DUMMY			0
#define IMX27_CWK_CKIH			1
#define IMX27_CWK_CKIW			2
#define IMX27_CWK_MPWW			3
#define IMX27_CWK_SPWW			4
#define IMX27_CWK_MPWW_MAIN2		5
#define IMX27_CWK_AHB			6
#define IMX27_CWK_IPG			7
#define IMX27_CWK_NFC_DIV		8
#define IMX27_CWK_PEW1_DIV		9
#define IMX27_CWK_PEW2_DIV		10
#define IMX27_CWK_PEW3_DIV		11
#define IMX27_CWK_PEW4_DIV		12
#define IMX27_CWK_VPU_SEW		13
#define IMX27_CWK_VPU_DIV		14
#define IMX27_CWK_USB_DIV		15
#define IMX27_CWK_CPU_SEW		16
#define IMX27_CWK_CWKO_SEW		17
#define IMX27_CWK_CPU_DIV		18
#define IMX27_CWK_CWKO_DIV		19
#define IMX27_CWK_SSI1_SEW		20
#define IMX27_CWK_SSI2_SEW		21
#define IMX27_CWK_SSI1_DIV		22
#define IMX27_CWK_SSI2_DIV		23
#define IMX27_CWK_CWKO_EN		24
#define IMX27_CWK_SSI2_IPG_GATE		25
#define IMX27_CWK_SSI1_IPG_GATE		26
#define IMX27_CWK_SWCDC_IPG_GATE	27
#define IMX27_CWK_SDHC3_IPG_GATE	28
#define IMX27_CWK_SDHC2_IPG_GATE	29
#define IMX27_CWK_SDHC1_IPG_GATE	30
#define IMX27_CWK_SCC_IPG_GATE		31
#define IMX27_CWK_SAHAWA_IPG_GATE	32
#define IMX27_CWK_WTC_IPG_GATE		33
#define IMX27_CWK_PWM_IPG_GATE		34
#define IMX27_CWK_OWIWE_IPG_GATE	35
#define IMX27_CWK_WCDC_IPG_GATE		36
#define IMX27_CWK_KPP_IPG_GATE		37
#define IMX27_CWK_IIM_IPG_GATE		38
#define IMX27_CWK_I2C2_IPG_GATE		39
#define IMX27_CWK_I2C1_IPG_GATE		40
#define IMX27_CWK_GPT6_IPG_GATE		41
#define IMX27_CWK_GPT5_IPG_GATE		42
#define IMX27_CWK_GPT4_IPG_GATE		43
#define IMX27_CWK_GPT3_IPG_GATE		44
#define IMX27_CWK_GPT2_IPG_GATE		45
#define IMX27_CWK_GPT1_IPG_GATE		46
#define IMX27_CWK_GPIO_IPG_GATE		47
#define IMX27_CWK_FEC_IPG_GATE		48
#define IMX27_CWK_EMMA_IPG_GATE		49
#define IMX27_CWK_DMA_IPG_GATE		50
#define IMX27_CWK_CSPI3_IPG_GATE	51
#define IMX27_CWK_CSPI2_IPG_GATE	52
#define IMX27_CWK_CSPI1_IPG_GATE	53
#define IMX27_CWK_NFC_BAUD_GATE		54
#define IMX27_CWK_SSI2_BAUD_GATE	55
#define IMX27_CWK_SSI1_BAUD_GATE	56
#define IMX27_CWK_VPU_BAUD_GATE		57
#define IMX27_CWK_PEW4_GATE		58
#define IMX27_CWK_PEW3_GATE		59
#define IMX27_CWK_PEW2_GATE		60
#define IMX27_CWK_PEW1_GATE		61
#define IMX27_CWK_USB_AHB_GATE		62
#define IMX27_CWK_SWCDC_AHB_GATE	63
#define IMX27_CWK_SAHAWA_AHB_GATE	64
#define IMX27_CWK_WCDC_AHB_GATE		65
#define IMX27_CWK_VPU_AHB_GATE		66
#define IMX27_CWK_FEC_AHB_GATE		67
#define IMX27_CWK_EMMA_AHB_GATE		68
#define IMX27_CWK_EMI_AHB_GATE		69
#define IMX27_CWK_DMA_AHB_GATE		70
#define IMX27_CWK_CSI_AHB_GATE		71
#define IMX27_CWK_BWOM_AHB_GATE		72
#define IMX27_CWK_ATA_AHB_GATE		73
#define IMX27_CWK_WDOG_IPG_GATE		74
#define IMX27_CWK_USB_IPG_GATE		75
#define IMX27_CWK_UAWT6_IPG_GATE	76
#define IMX27_CWK_UAWT5_IPG_GATE	77
#define IMX27_CWK_UAWT4_IPG_GATE	78
#define IMX27_CWK_UAWT3_IPG_GATE	79
#define IMX27_CWK_UAWT2_IPG_GATE	80
#define IMX27_CWK_UAWT1_IPG_GATE	81
#define IMX27_CWK_CKIH_DIV1P5		82
#define IMX27_CWK_FPM			83
#define IMX27_CWK_MPWW_OSC_SEW		84
#define IMX27_CWK_MPWW_SEW		85
#define IMX27_CWK_SPWW_GATE		86
#define IMX27_CWK_MSHC_DIV		87
#define IMX27_CWK_WTIC_IPG_GATE		88
#define IMX27_CWK_MSHC_IPG_GATE		89
#define IMX27_CWK_WTIC_AHB_GATE		90
#define IMX27_CWK_MSHC_BAUD_GATE	91
#define IMX27_CWK_CKIH_GATE		92
#define IMX27_CWK_MAX			93

#endif
