{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:47:53 2019 " "Info: Processing started: Thu May 16 15:47:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 152 -464 -296 168 "START" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst3\|inst19~0 " "Info: Detected gated clock \"ALU:inst3\|inst19~0\" as buffer" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 504 536 600 552 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst3\|inst19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "register:inst\|inst3 " "Info: Detected gated clock \"register:inst\|inst3\" as buffer" {  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "register:inst\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Kstore:inst2\|inst " "Info: Detected ripple clock \"Kstore:inst2\|inst\" as buffer" {  } { { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { { -176 480 544 -96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Kstore:inst2\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst3\|inst18~0 " "Info: Detected gated clock \"ALU:inst3\|inst18~0\" as buffer" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 424 536 600 472 "inst18" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst3\|inst18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst3\|inst2 " "Info: Detected ripple clock \"ALU:inst3\|inst2\" as buffer" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst3\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "register:inst\|inst2 " "Info: Detected gated clock \"register:inst\|inst2\" as buffer" {  } { { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "register:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register register:inst\|74195:inst1\|15 register Kstore:inst2\|inst 159.44 MHz 6.272 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 159.44 MHz between source register \"register:inst\|74195:inst1\|15\" and destination register \"Kstore:inst2\|inst\" (period= 6.272 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.951 ns + Longest register register " "Info: + Longest register to register delay is 1.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:inst\|74195:inst1\|15 1 REG LCFF_X31_Y35_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.275 ns) 0.769 ns addsub:inst1\|7483:inst\|45~1 2 COMB LCCOMB_X30_Y35_N16 1 " "Info: 2: + IC(0.494 ns) + CELL(0.275 ns) = 0.769 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; COMB Node = 'addsub:inst1\|7483:inst\|45~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { register:inst|74195:inst1|15 addsub:inst1|7483:inst|45~1 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 1.306 ns addsub:inst1\|7483:inst\|45~2 3 COMB LCCOMB_X30_Y35_N4 2 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 1.306 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 2; COMB Node = 'addsub:inst1\|7483:inst\|45~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { addsub:inst1|7483:inst|45~1 addsub:inst1|7483:inst|45~2 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.275 ns) 1.867 ns Kstore:inst2\|inst2 4 COMB LCCOMB_X30_Y35_N20 1 " "Info: 4: + IC(0.286 ns) + CELL(0.275 ns) = 1.867 ns; Loc. = LCCOMB_X30_Y35_N20; Fanout = 1; COMB Node = 'Kstore:inst2\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { addsub:inst1|7483:inst|45~2 Kstore:inst2|inst2 } "NODE_NAME" } } { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { { -240 -112 -48 -160 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.951 ns Kstore:inst2\|inst 5 REG LCFF_X30_Y35_N21 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.951 ns; Loc. = LCFF_X30_Y35_N21; Fanout = 2; REG Node = 'Kstore:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Kstore:inst2|inst2 Kstore:inst2|inst } "NODE_NAME" } } { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { { -176 480 544 -96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.909 ns ( 46.59 % ) " "Info: Total cell delay = 0.909 ns ( 46.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 53.41 % ) " "Info: Total interconnect delay = 1.042 ns ( 53.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { register:inst|74195:inst1|15 addsub:inst1|7483:inst|45~1 addsub:inst1|7483:inst|45~2 Kstore:inst2|inst2 Kstore:inst2|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.951 ns" { register:inst|74195:inst1|15 {} addsub:inst1|7483:inst|45~1 {} addsub:inst1|7483:inst|45~2 {} Kstore:inst2|inst2 {} Kstore:inst2|inst {} } { 0.000ns 0.494ns 0.262ns 0.286ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.107 ns - Smallest " "Info: - Smallest clock skew is -4.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.326 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.537 ns) 2.326 ns Kstore:inst2\|inst 2 REG LCFF_X30_Y35_N21 2 " "Info: 2: + IC(0.939 ns) + CELL(0.537 ns) = 2.326 ns; Loc. = LCFF_X30_Y35_N21; Fanout = 2; REG Node = 'Kstore:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { CLK Kstore:inst2|inst } "NODE_NAME" } } { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { { -176 480 544 -96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.63 % ) " "Info: Total cell delay = 1.387 ns ( 59.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 40.37 % ) " "Info: Total interconnect delay = 0.939 ns ( 40.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { CLK Kstore:inst2|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { CLK {} CLK~combout {} Kstore:inst2|inst {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.433 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 6.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.787 ns) 2.576 ns ALU:inst3\|inst2 2 REG LCFF_X30_Y35_N9 7 " "Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.576 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.419 ns) 3.346 ns ALU:inst3\|inst19~0 3 COMB LCCOMB_X30_Y35_N26 5 " "Info: 3: + IC(0.351 ns) + CELL(0.419 ns) = 3.346 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 5; COMB Node = 'ALU:inst3\|inst19~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU:inst3|inst2 ALU:inst3|inst19~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 504 536 600 552 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.150 ns) 4.174 ns register:inst\|inst3 4 COMB LCCOMB_X31_Y35_N10 1 " "Info: 4: + IC(0.678 ns) + CELL(0.150 ns) = 4.174 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { ALU:inst3|inst19~0 register:inst|inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.000 ns) 4.860 ns register:inst\|inst3~clkctrl 5 COMB CLKCTRL_G9 4 " "Info: 5: + IC(0.686 ns) + CELL(0.000 ns) = 4.860 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'register:inst\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { register:inst|inst3 register:inst|inst3~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.433 ns register:inst\|74195:inst1\|15 6 REG LCFF_X31_Y35_N15 5 " "Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 6.433 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.743 ns ( 42.64 % ) " "Info: Total cell delay = 2.743 ns ( 42.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.690 ns ( 57.36 % ) " "Info: Total interconnect delay = 3.690 ns ( 57.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.939ns 0.351ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { CLK Kstore:inst2|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { CLK {} CLK~combout {} Kstore:inst2|inst {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.939ns 0.351ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Kstore.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/Kstore.bdf" { { -176 480 544 -96 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { register:inst|74195:inst1|15 addsub:inst1|7483:inst|45~1 addsub:inst1|7483:inst|45~2 Kstore:inst2|inst2 Kstore:inst2|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.951 ns" { register:inst|74195:inst1|15 {} addsub:inst1|7483:inst|45~1 {} addsub:inst1|7483:inst|45~2 {} Kstore:inst2|inst2 {} Kstore:inst2|inst {} } { 0.000ns 0.494ns 0.262ns 0.286ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { CLK Kstore:inst2|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { CLK {} CLK~combout {} Kstore:inst2|inst {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.939ns 0.351ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "START register register register:inst\|74195:inst1\|15 register:inst\|74195:inst1\|16 420.17 MHz Internal " "Info: Clock \"START\" Internal fmax is restricted to 420.17 MHz between source register \"register:inst\|74195:inst1\|15\" and destination register \"register:inst\|74195:inst1\|16\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.668 ns + Longest register register " "Info: + Longest register to register delay is 0.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:inst\|74195:inst1\|15 1 REG LCFF_X31_Y35_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.271 ns) 0.584 ns register:inst\|74195:inst1\|24~0 2 COMB LCCOMB_X31_Y35_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.271 ns) = 0.584 ns; Loc. = LCCOMB_X31_Y35_N30; Fanout = 1; COMB Node = 'register:inst\|74195:inst1\|24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { register:inst|74195:inst1|15 register:inst|74195:inst1|24~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 504 568 296 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.668 ns register:inst\|74195:inst1\|16 3 REG LCFF_X31_Y35_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.668 ns; Loc. = LCFF_X31_Y35_N31; Fanout = 4; REG Node = 'register:inst\|74195:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { register:inst|74195:inst1|24~0 register:inst|74195:inst1|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 53.14 % ) " "Info: Total cell delay = 0.355 ns ( 53.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 46.86 % ) " "Info: Total interconnect delay = 0.313 ns ( 46.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { register:inst|74195:inst1|15 register:inst|74195:inst1|24~0 register:inst|74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.668 ns" { register:inst|74195:inst1|15 {} register:inst|74195:inst1|24~0 {} register:inst|74195:inst1|16 {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 4.854 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 4.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns START 1 CLK PIN_D13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 7; CLK Node = 'START'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 152 -464 -296 168 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.150 ns) 1.767 ns ALU:inst3\|inst19~0 2 COMB LCCOMB_X30_Y35_N26 5 " "Info: 2: + IC(0.638 ns) + CELL(0.150 ns) = 1.767 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 5; COMB Node = 'ALU:inst3\|inst19~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { START ALU:inst3|inst19~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 504 536 600 552 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.150 ns) 2.595 ns register:inst\|inst3 3 COMB LCCOMB_X31_Y35_N10 1 " "Info: 3: + IC(0.678 ns) + CELL(0.150 ns) = 2.595 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { ALU:inst3|inst19~0 register:inst|inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.000 ns) 3.281 ns register:inst\|inst3~clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(0.686 ns) + CELL(0.000 ns) = 3.281 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'register:inst\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { register:inst|inst3 register:inst|inst3~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 4.854 ns register:inst\|74195:inst1\|16 5 REG LCFF_X31_Y35_N31 4 " "Info: 5: + IC(1.036 ns) + CELL(0.537 ns) = 4.854 ns; Loc. = LCFF_X31_Y35_N31; Fanout = 4; REG Node = 'register:inst\|74195:inst1\|16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst3~clkctrl register:inst|74195:inst1|16 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 37.41 % ) " "Info: Total cell delay = 1.816 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.038 ns ( 62.59 % ) " "Info: Total interconnect delay = 3.038 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.854 ns" { START ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.854 ns" { START {} START~combout {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|16 {} } { 0.000ns 0.000ns 0.638ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 4.854 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 4.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns START 1 CLK PIN_D13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 7; CLK Node = 'START'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 152 -464 -296 168 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.150 ns) 1.767 ns ALU:inst3\|inst19~0 2 COMB LCCOMB_X30_Y35_N26 5 " "Info: 2: + IC(0.638 ns) + CELL(0.150 ns) = 1.767 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 5; COMB Node = 'ALU:inst3\|inst19~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { START ALU:inst3|inst19~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 504 536 600 552 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.150 ns) 2.595 ns register:inst\|inst3 3 COMB LCCOMB_X31_Y35_N10 1 " "Info: 3: + IC(0.678 ns) + CELL(0.150 ns) = 2.595 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { ALU:inst3|inst19~0 register:inst|inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.000 ns) 3.281 ns register:inst\|inst3~clkctrl 4 COMB CLKCTRL_G9 4 " "Info: 4: + IC(0.686 ns) + CELL(0.000 ns) = 3.281 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'register:inst\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { register:inst|inst3 register:inst|inst3~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 4.854 ns register:inst\|74195:inst1\|15 5 REG LCFF_X31_Y35_N15 5 " "Info: 5: + IC(1.036 ns) + CELL(0.537 ns) = 4.854 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 37.41 % ) " "Info: Total cell delay = 1.816 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.038 ns ( 62.59 % ) " "Info: Total interconnect delay = 3.038 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.854 ns" { START ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.854 ns" { START {} START~combout {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.638ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.854 ns" { START ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.854 ns" { START {} START~combout {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|16 {} } { 0.000ns 0.000ns 0.638ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.854 ns" { START ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.854 ns" { START {} START~combout {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.638ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { register:inst|74195:inst1|15 register:inst|74195:inst1|24~0 register:inst|74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.668 ns" { register:inst|74195:inst1|15 {} register:inst|74195:inst1|24~0 {} register:inst|74195:inst1|16 {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.854 ns" { START ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.854 ns" { START {} START~combout {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|16 {} } { 0.000ns 0.000ns 0.638ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.854 ns" { START ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.854 ns" { START {} START~combout {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.638ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:inst|74195:inst1|16 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { register:inst|74195:inst1|16 {} } {  } {  } "" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 256 624 688 336 "16" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 19 " "Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ALU:inst3\|inst2 register:inst\|74195:inst\|15 CLK 3.117 ns " "Info: Found hold time violation between source  pin or register \"ALU:inst3\|inst2\" and destination pin or register \"register:inst\|74195:inst\|15\" for clock \"CLK\" (Hold time is 3.117 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.808 ns + Largest " "Info: + Largest clock skew is 3.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.134 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.787 ns) 2.576 ns ALU:inst3\|inst2 2 REG LCFF_X30_Y35_N9 7 " "Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.576 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.420 ns) 3.348 ns ALU:inst3\|inst18~0 3 COMB LCCOMB_X30_Y35_N24 1 " "Info: 3: + IC(0.352 ns) + CELL(0.420 ns) = 3.348 ns; Loc. = LCCOMB_X30_Y35_N24; Fanout = 1; COMB Node = 'ALU:inst3\|inst18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { ALU:inst3|inst2 ALU:inst3|inst18~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 424 536 600 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.271 ns) 3.880 ns register:inst\|inst2 4 COMB LCCOMB_X30_Y35_N10 1 " "Info: 4: + IC(0.261 ns) + CELL(0.271 ns) = 3.880 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { ALU:inst3|inst18~0 register:inst|inst2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 4.561 ns register:inst\|inst2~clkctrl 5 COMB CLKCTRL_G10 4 " "Info: 5: + IC(0.681 ns) + CELL(0.000 ns) = 4.561 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'register:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { register:inst|inst2 register:inst|inst2~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.134 ns register:inst\|74195:inst\|15 6 REG LCFF_X30_Y35_N7 5 " "Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 6.134 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 5; REG Node = 'register:inst\|74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.865 ns ( 46.71 % ) " "Info: Total cell delay = 2.865 ns ( 46.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.269 ns ( 53.29 % ) " "Info: Total interconnect delay = 3.269 ns ( 53.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst18~0 register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst18~0 {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 0.939ns 0.352ns 0.261ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.420ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.326 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.537 ns) 2.326 ns ALU:inst3\|inst2 2 REG LCFF_X30_Y35_N9 7 " "Info: 2: + IC(0.939 ns) + CELL(0.537 ns) = 2.326 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.63 % ) " "Info: Total cell delay = 1.387 ns ( 59.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 40.37 % ) " "Info: Total interconnect delay = 0.939 ns ( 40.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst18~0 register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst18~0 {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 0.939ns 0.352ns 0.261ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.420ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.707 ns - Shortest register register " "Info: - Shortest register to register delay is 0.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst3\|inst2 1 REG LCFF_X30_Y35_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst3|inst2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.275 ns) 0.623 ns register:inst\|74195:inst\|81~0 2 COMB LCCOMB_X30_Y35_N6 1 " "Info: 2: + IC(0.348 ns) + CELL(0.275 ns) = 0.623 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'register:inst\|74195:inst\|81~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { ALU:inst3|inst2 register:inst|74195:inst|81~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 96 504 568 136 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.707 ns register:inst\|74195:inst\|15 3 REG LCFF_X30_Y35_N7 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.707 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 5; REG Node = 'register:inst\|74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { register:inst|74195:inst|81~0 register:inst|74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 50.78 % ) " "Info: Total cell delay = 0.359 ns ( 50.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.348 ns ( 49.22 % ) " "Info: Total interconnect delay = 0.348 ns ( 49.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { ALU:inst3|inst2 register:inst|74195:inst|81~0 register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.707 ns" { ALU:inst3|inst2 {} register:inst|74195:inst|81~0 {} register:inst|74195:inst|15 {} } { 0.000ns 0.348ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst18~0 register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst18~0 {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 0.939ns 0.352ns 0.261ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.420ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.326 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { ALU:inst3|inst2 register:inst|74195:inst|81~0 register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.707 ns" { ALU:inst3|inst2 {} register:inst|74195:inst|81~0 {} register:inst|74195:inst|15 {} } { 0.000ns 0.348ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register:inst\|74195:inst\|15 A\[0\] CLK 3.212 ns register " "Info: tsu for register \"register:inst\|74195:inst\|15\" (data pin = \"A\[0\]\", clock pin = \"CLK\") is 3.212 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.459 ns + Longest pin register " "Info: + Longest pin to register delay is 7.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns A\[0\] 1 PIN PIN_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 1; PIN Node = 'A\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 312 -464 -296 328 "A\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.127 ns) + CELL(0.438 ns) 7.375 ns register:inst\|74195:inst\|81~0 2 COMB LCCOMB_X30_Y35_N6 1 " "Info: 2: + IC(6.127 ns) + CELL(0.438 ns) = 7.375 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'register:inst\|74195:inst\|81~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { A[0] register:inst|74195:inst|81~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 96 504 568 136 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.459 ns register:inst\|74195:inst\|15 3 REG LCFF_X30_Y35_N7 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.459 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 5; REG Node = 'register:inst\|74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { register:inst|74195:inst|81~0 register:inst|74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 17.86 % ) " "Info: Total cell delay = 1.332 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.127 ns ( 82.14 % ) " "Info: Total interconnect delay = 6.127 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.459 ns" { A[0] register:inst|74195:inst|81~0 register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.459 ns" { A[0] {} A[0]~combout {} register:inst|74195:inst|81~0 {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 6.127ns 0.000ns } { 0.000ns 0.810ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.211 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.150 ns) 1.957 ns register:inst\|inst2 2 COMB LCCOMB_X30_Y35_N10 1 " "Info: 2: + IC(0.957 ns) + CELL(0.150 ns) = 1.957 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { CLK register:inst|inst2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 2.638 ns register:inst\|inst2~clkctrl 3 COMB CLKCTRL_G10 4 " "Info: 3: + IC(0.681 ns) + CELL(0.000 ns) = 2.638 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'register:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { register:inst|inst2 register:inst|inst2~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 4.211 ns register:inst\|74195:inst\|15 4 REG LCFF_X30_Y35_N7 5 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 4.211 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 5; REG Node = 'register:inst\|74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 36.50 % ) " "Info: Total cell delay = 1.537 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.674 ns ( 63.50 % ) " "Info: Total interconnect delay = 2.674 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.211 ns" { CLK register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.211 ns" { CLK {} CLK~combout {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 0.957ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.459 ns" { A[0] register:inst|74195:inst|81~0 register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.459 ns" { A[0] {} A[0]~combout {} register:inst|74195:inst|81~0 {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 6.127ns 0.000ns } { 0.000ns 0.810ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.211 ns" { CLK register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.211 ns" { CLK {} CLK~combout {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|15 {} } { 0.000ns 0.000ns 0.957ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK ADD/SUBOUT\[3\] register:inst\|74195:inst1\|15 11.713 ns register " "Info: tco from clock \"CLK\" to destination pin \"ADD/SUBOUT\[3\]\" through register \"register:inst\|74195:inst1\|15\" is 11.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.433 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.787 ns) 2.576 ns ALU:inst3\|inst2 2 REG LCFF_X30_Y35_N9 7 " "Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.576 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.419 ns) 3.346 ns ALU:inst3\|inst19~0 3 COMB LCCOMB_X30_Y35_N26 5 " "Info: 3: + IC(0.351 ns) + CELL(0.419 ns) = 3.346 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 5; COMB Node = 'ALU:inst3\|inst19~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU:inst3|inst2 ALU:inst3|inst19~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 504 536 600 552 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.150 ns) 4.174 ns register:inst\|inst3 4 COMB LCCOMB_X31_Y35_N10 1 " "Info: 4: + IC(0.678 ns) + CELL(0.150 ns) = 4.174 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { ALU:inst3|inst19~0 register:inst|inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.000 ns) 4.860 ns register:inst\|inst3~clkctrl 5 COMB CLKCTRL_G9 4 " "Info: 5: + IC(0.686 ns) + CELL(0.000 ns) = 4.860 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'register:inst\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { register:inst|inst3 register:inst|inst3~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 288 -368 -304 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.433 ns register:inst\|74195:inst1\|15 6 REG LCFF_X31_Y35_N15 5 " "Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 6.433 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.743 ns ( 42.64 % ) " "Info: Total cell delay = 2.743 ns ( 42.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.690 ns ( 57.36 % ) " "Info: Total interconnect delay = 3.690 ns ( 57.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.939ns 0.351ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.030 ns + Longest register pin " "Info: + Longest register to pin delay is 5.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:inst\|74195:inst1\|15 1 REG LCFF_X31_Y35_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst\|74195:inst1\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:inst|74195:inst1|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.275 ns) 0.769 ns addsub:inst1\|7483:inst\|45~1 2 COMB LCCOMB_X30_Y35_N16 1 " "Info: 2: + IC(0.494 ns) + CELL(0.275 ns) = 0.769 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; COMB Node = 'addsub:inst1\|7483:inst\|45~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { register:inst|74195:inst1|15 addsub:inst1|7483:inst|45~1 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 1.306 ns addsub:inst1\|7483:inst\|45~2 3 COMB LCCOMB_X30_Y35_N4 2 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 1.306 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 2; COMB Node = 'addsub:inst1\|7483:inst\|45~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { addsub:inst1|7483:inst|45~1 addsub:inst1|7483:inst|45~2 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(2.798 ns) 5.030 ns ADD/SUBOUT\[3\] 4 PIN PIN_B14 0 " "Info: 4: + IC(0.926 ns) + CELL(2.798 ns) = 5.030 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'ADD/SUBOUT\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.724 ns" { addsub:inst1|7483:inst|45~2 ADD/SUBOUT[3] } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 32 784 976 48 "ADD/SUBOUT\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.348 ns ( 66.56 % ) " "Info: Total cell delay = 3.348 ns ( 66.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.682 ns ( 33.44 % ) " "Info: Total interconnect delay = 1.682 ns ( 33.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.030 ns" { register:inst|74195:inst1|15 addsub:inst1|7483:inst|45~1 addsub:inst1|7483:inst|45~2 ADD/SUBOUT[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.030 ns" { register:inst|74195:inst1|15 {} addsub:inst1|7483:inst|45~1 {} addsub:inst1|7483:inst|45~2 {} ADD/SUBOUT[3] {} } { 0.000ns 0.494ns 0.262ns 0.926ns } { 0.000ns 0.275ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst19~0 register:inst|inst3 register:inst|inst3~clkctrl register:inst|74195:inst1|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst19~0 {} register:inst|inst3 {} register:inst|inst3~clkctrl {} register:inst|74195:inst1|15 {} } { 0.000ns 0.000ns 0.939ns 0.351ns 0.678ns 0.686ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.030 ns" { register:inst|74195:inst1|15 addsub:inst1|7483:inst|45~1 addsub:inst1|7483:inst|45~2 ADD/SUBOUT[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.030 ns" { register:inst|74195:inst1|15 {} addsub:inst1|7483:inst|45~1 {} addsub:inst1|7483:inst|45~2 {} ADD/SUBOUT[3] {} } { 0.000ns 0.494ns 0.262ns 0.926ns } { 0.000ns 0.275ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register:inst\|74195:inst\|17 A\[2\] CLK 4.052 ns register " "Info: th for register \"register:inst\|74195:inst\|17\" (data pin = \"A\[2\]\", clock pin = \"CLK\") is 4.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.134 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_B11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 264 -464 -296 280 "CLK" "" } { 256 -296 -248 272 "CLK" "" } { 152 152 208 168 "CLK" "" } { 96 -240 -176 112 "CLK" "" } { 144 824 880 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.787 ns) 2.576 ns ALU:inst3\|inst2 2 REG LCFF_X30_Y35_N9 7 " "Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.576 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { CLK ALU:inst3|inst2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 192 464 528 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.420 ns) 3.348 ns ALU:inst3\|inst18~0 3 COMB LCCOMB_X30_Y35_N24 1 " "Info: 3: + IC(0.352 ns) + CELL(0.420 ns) = 3.348 ns; Loc. = LCCOMB_X30_Y35_N24; Fanout = 1; COMB Node = 'ALU:inst3\|inst18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { ALU:inst3|inst2 ALU:inst3|inst18~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/ALU.bdf" { { 424 536 600 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.271 ns) 3.880 ns register:inst\|inst2 4 COMB LCCOMB_X30_Y35_N10 1 " "Info: 4: + IC(0.261 ns) + CELL(0.271 ns) = 3.880 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 1; COMB Node = 'register:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { ALU:inst3|inst18~0 register:inst|inst2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.000 ns) 4.561 ns register:inst\|inst2~clkctrl 5 COMB CLKCTRL_G10 4 " "Info: 5: + IC(0.681 ns) + CELL(0.000 ns) = 4.561 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'register:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { register:inst|inst2 register:inst|inst2~clkctrl } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/register.bdf" { { 208 -368 -304 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.134 ns register:inst\|74195:inst\|17 6 REG LCFF_X30_Y35_N3 3 " "Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 6.134 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 3; REG Node = 'register:inst\|74195:inst\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register:inst|inst2~clkctrl register:inst|74195:inst|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.865 ns ( 46.71 % ) " "Info: Total cell delay = 2.865 ns ( 46.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.269 ns ( 53.29 % ) " "Info: Total interconnect delay = 3.269 ns ( 53.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst18~0 register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst18~0 {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|17 {} } { 0.000ns 0.000ns 0.939ns 0.352ns 0.261ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.420ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.348 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns A\[2\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'A\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "datapath.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex3 psifiaki 2/datapath.bdf" { { 312 -464 -296 328 "A\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.420 ns) 2.264 ns register:inst\|74195:inst\|25~0 2 COMB LCCOMB_X30_Y35_N2 1 " "Info: 2: + IC(0.865 ns) + CELL(0.420 ns) = 2.264 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 1; COMB Node = 'register:inst\|74195:inst\|25~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { A[2] register:inst|74195:inst|25~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 504 568 424 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.348 ns register:inst\|74195:inst\|17 3 REG LCFF_X30_Y35_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.348 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 3; REG Node = 'register:inst\|74195:inst\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { register:inst|74195:inst|25~0 register:inst|74195:inst|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 63.16 % ) " "Info: Total cell delay = 1.483 ns ( 63.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.865 ns ( 36.84 % ) " "Info: Total interconnect delay = 0.865 ns ( 36.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { A[2] register:inst|74195:inst|25~0 register:inst|74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { A[2] {} A[2]~combout {} register:inst|74195:inst|25~0 {} register:inst|74195:inst|17 {} } { 0.000ns 0.000ns 0.865ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { CLK ALU:inst3|inst2 ALU:inst3|inst18~0 register:inst|inst2 register:inst|inst2~clkctrl register:inst|74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { CLK {} CLK~combout {} ALU:inst3|inst2 {} ALU:inst3|inst18~0 {} register:inst|inst2 {} register:inst|inst2~clkctrl {} register:inst|74195:inst|17 {} } { 0.000ns 0.000ns 0.939ns 0.352ns 0.261ns 0.681ns 1.036ns } { 0.000ns 0.850ns 0.787ns 0.420ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { A[2] register:inst|74195:inst|25~0 register:inst|74195:inst|17 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { A[2] {} A[2]~combout {} register:inst|74195:inst|25~0 {} register:inst|74195:inst|17 {} } { 0.000ns 0.000ns 0.865ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:47:54 2019 " "Info: Processing ended: Thu May 16 15:47:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
