# compile vhdl design source files
vhdl xil_defaultlib  "../../../procesor.srcs/sources_1/imports/new/program_counter.vhd"
vhdl xil_defaultlib  "../../../procesor.srcs/sim_1/new/pc_testcase.vhd"

# Do not sort compile order
nosort
