{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 17:31:45 2015 " "Info: Processing started: Tue Oct 13 17:31:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB2_CU -c LAB2_CU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB2_CU -c LAB2_CU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } } { "c:/js/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/js/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register state.DECODE state.START 380.08 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 380.08 MHz between source register \"state.DECODE\" and destination register \"state.START\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.427 ns + Longest register register " "Info: + Longest register to register delay is 1.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.DECODE 1 REG LCFF_X1_Y20_N27 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N27; Fanout = 11; REG Node = 'state.DECODE'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.DECODE } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.461 ns) 0.852 ns WideOr7~48 2 COMB LCCOMB_X1_Y20_N10 2 " "Info: 2: + IC(0.391 ns) + CELL(0.461 ns) = 0.852 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 2; COMB Node = 'WideOr7~48'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { state.DECODE WideOr7~48 } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 1.331 ns Selector1~9 3 COMB LCCOMB_X1_Y20_N14 1 " "Info: 3: + IC(0.301 ns) + CELL(0.178 ns) = 1.331 ns; Loc. = LCCOMB_X1_Y20_N14; Fanout = 1; COMB Node = 'Selector1~9'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { WideOr7~48 Selector1~9 } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.427 ns state.START 4 REG LCFF_X1_Y20_N15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.427 ns; Loc. = LCFF_X1_Y20_N15; Fanout = 2; REG Node = 'state.START'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector1~9 state.START } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.735 ns ( 51.51 % ) " "Info: Total cell delay = 0.735 ns ( 51.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.692 ns ( 48.49 % ) " "Info: Total interconnect delay = 0.692 ns ( 48.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { state.DECODE WideOr7~48 Selector1~9 state.START } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.427 ns" { state.DECODE {} WideOr7~48 {} Selector1~9 {} state.START {} } { 0.000ns 0.391ns 0.301ns 0.000ns } { 0.000ns 0.461ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.835 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clk~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.835 ns state.START 3 REG LCFF_X1_Y20_N15 2 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X1_Y20_N15; Fanout = 2; REG Node = 'state.START'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Clk~clkctrl state.START } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.43 % ) " "Info: Total cell delay = 1.628 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.207 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Clk Clk~clkctrl state.START } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.START {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.835 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clk~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.835 ns state.DECODE 3 REG LCFF_X1_Y20_N27 11 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X1_Y20_N27; Fanout = 11; REG Node = 'state.DECODE'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Clk~clkctrl state.DECODE } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.43 % ) " "Info: Total cell delay = 1.628 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.207 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Clk Clk~clkctrl state.DECODE } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.DECODE {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Clk Clk~clkctrl state.START } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.START {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Clk Clk~clkctrl state.DECODE } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.DECODE {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { state.DECODE WideOr7~48 Selector1~9 state.START } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.427 ns" { state.DECODE {} WideOr7~48 {} Selector1~9 {} state.START {} } { 0.000ns 0.391ns 0.301ns 0.000ns } { 0.000ns 0.461ns 0.178ns 0.096ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Clk Clk~clkctrl state.START } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.START {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Clk Clk~clkctrl state.DECODE } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.DECODE {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.START } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { state.START {} } {  } {  } "" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "state.INPUT IR\[6\] Clk 6.499 ns register " "Info: tsu for register \"state.INPUT\" (data pin = \"IR\[6\]\", clock pin = \"Clk\") is 6.499 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.372 ns + Longest pin register " "Info: + Longest pin to register delay is 9.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns IR\[6\] 1 PIN PIN_V14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_V14; Fanout = 8; PIN Node = 'IR\[6\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.518 ns) + CELL(0.449 ns) 8.800 ns Selector2~8 2 COMB LCCOMB_X1_Y20_N2 1 " "Info: 2: + IC(7.518 ns) + CELL(0.449 ns) = 8.800 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'Selector2~8'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.967 ns" { IR[6] Selector2~8 } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 9.276 ns Selector2~9 3 COMB LCCOMB_X1_Y20_N16 1 " "Info: 3: + IC(0.298 ns) + CELL(0.178 ns) = 9.276 ns; Loc. = LCCOMB_X1_Y20_N16; Fanout = 1; COMB Node = 'Selector2~9'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { Selector2~8 Selector2~9 } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.372 ns state.INPUT 4 REG LCFF_X1_Y20_N17 5 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 9.372 ns; Loc. = LCFF_X1_Y20_N17; Fanout = 5; REG Node = 'state.INPUT'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector2~9 state.INPUT } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.556 ns ( 16.60 % ) " "Info: Total cell delay = 1.556 ns ( 16.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.816 ns ( 83.40 % ) " "Info: Total interconnect delay = 7.816 ns ( 83.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.372 ns" { IR[6] Selector2~8 Selector2~9 state.INPUT } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.372 ns" { IR[6] {} IR[6]~combout {} Selector2~8 {} Selector2~9 {} state.INPUT {} } { 0.000ns 0.000ns 7.518ns 0.298ns 0.000ns } { 0.000ns 0.833ns 0.449ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.835 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clk~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.835 ns state.INPUT 3 REG LCFF_X1_Y20_N17 5 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X1_Y20_N17; Fanout = 5; REG Node = 'state.INPUT'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Clk~clkctrl state.INPUT } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.43 % ) " "Info: Total cell delay = 1.628 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.207 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Clk Clk~clkctrl state.INPUT } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.INPUT {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.372 ns" { IR[6] Selector2~8 Selector2~9 state.INPUT } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.372 ns" { IR[6] {} IR[6]~combout {} Selector2~8 {} Selector2~9 {} state.INPUT {} } { 0.000ns 0.000ns 7.518ns 0.298ns 0.000ns } { 0.000ns 0.833ns 0.449ns 0.178ns 0.096ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Clk Clk~clkctrl state.INPUT } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.INPUT {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk PCload state.FETCH 12.097 ns register " "Info: tco from clock \"Clk\" to destination pin \"PCload\" through register \"state.FETCH\" is 12.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.835 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clk~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.835 ns state.FETCH 3 REG LCFF_X1_Y20_N1 5 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 5; REG Node = 'state.FETCH'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Clk~clkctrl state.FETCH } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.43 % ) " "Info: Total cell delay = 1.628 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.207 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Clk Clk~clkctrl state.FETCH } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.FETCH {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.985 ns + Longest register pin " "Info: + Longest register to pin delay is 8.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.FETCH 1 REG LCFF_X1_Y20_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 5; REG Node = 'state.FETCH'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.FETCH } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.521 ns) 1.727 ns Selector0~26 2 COMB LCCOMB_X1_Y21_N4 1 " "Info: 2: + IC(1.206 ns) + CELL(0.521 ns) = 1.727 ns; Loc. = LCCOMB_X1_Y21_N4; Fanout = 1; COMB Node = 'Selector0~26'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { state.FETCH Selector0~26 } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.438 ns) + CELL(2.820 ns) 8.985 ns PCload 3 PIN PIN_D22 0 " "Info: 3: + IC(4.438 ns) + CELL(2.820 ns) = 8.985 ns; Loc. = PIN_D22; Fanout = 0; PIN Node = 'PCload'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { Selector0~26 PCload } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.341 ns ( 37.18 % ) " "Info: Total cell delay = 3.341 ns ( 37.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.644 ns ( 62.82 % ) " "Info: Total interconnect delay = 5.644 ns ( 62.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { state.FETCH Selector0~26 PCload } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { state.FETCH {} Selector0~26 {} PCload {} } { 0.000ns 1.206ns 4.438ns } { 0.000ns 0.521ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Clk Clk~clkctrl state.FETCH } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.FETCH {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { state.FETCH Selector0~26 PCload } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { state.FETCH {} Selector0~26 {} PCload {} } { 0.000ns 1.206ns 4.438ns } { 0.000ns 0.521ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Apos PCload 14.632 ns Longest " "Info: Longest tpd from source pin \"Apos\" to destination pin \"PCload\" is 14.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns Apos 1 PIN PIN_D21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_D21; Fanout = 1; PIN Node = 'Apos'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Apos } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.171 ns) + CELL(0.319 ns) 7.374 ns Selector0~26 2 COMB LCCOMB_X1_Y21_N4 1 " "Info: 2: + IC(6.171 ns) + CELL(0.319 ns) = 7.374 ns; Loc. = LCCOMB_X1_Y21_N4; Fanout = 1; COMB Node = 'Selector0~26'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { Apos Selector0~26 } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.438 ns) + CELL(2.820 ns) 14.632 ns PCload 3 PIN PIN_D22 0 " "Info: 3: + IC(4.438 ns) + CELL(2.820 ns) = 14.632 ns; Loc. = PIN_D22; Fanout = 0; PIN Node = 'PCload'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { Selector0~26 PCload } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.023 ns ( 27.49 % ) " "Info: Total cell delay = 4.023 ns ( 27.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.609 ns ( 72.51 % ) " "Info: Total interconnect delay = 10.609 ns ( 72.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.632 ns" { Apos Selector0~26 PCload } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.632 ns" { Apos {} Apos~combout {} Selector0~26 {} PCload {} } { 0.000ns 0.000ns 6.171ns 4.438ns } { 0.000ns 0.884ns 0.319ns 2.820ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "state.INPUT Enter Clk -3.177 ns register " "Info: th for register \"state.INPUT\" (data pin = \"Enter\", clock pin = \"Clk\") is -3.177 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.835 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clk~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.835 ns state.INPUT 3 REG LCFF_X1_Y20_N17 5 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X1_Y20_N17; Fanout = 5; REG Node = 'state.INPUT'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Clk~clkctrl state.INPUT } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.43 % ) " "Info: Total cell delay = 1.628 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.207 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Clk Clk~clkctrl state.INPUT } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.INPUT {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.298 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns Enter 1 PIN PIN_F2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_F2; Fanout = 2; PIN Node = 'Enter'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enter } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.837 ns) + CELL(0.491 ns) 6.202 ns Selector2~9 2 COMB LCCOMB_X1_Y20_N16 1 " "Info: 2: + IC(4.837 ns) + CELL(0.491 ns) = 6.202 ns; Loc. = LCCOMB_X1_Y20_N16; Fanout = 1; COMB Node = 'Selector2~9'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.328 ns" { Enter Selector2~9 } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.298 ns state.INPUT 3 REG LCFF_X1_Y20_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.298 ns; Loc. = LCFF_X1_Y20_N17; Fanout = 5; REG Node = 'state.INPUT'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector2~9 state.INPUT } "NODE_NAME" } } { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.461 ns ( 23.20 % ) " "Info: Total cell delay = 1.461 ns ( 23.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.837 ns ( 76.80 % ) " "Info: Total interconnect delay = 4.837 ns ( 76.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.298 ns" { Enter Selector2~9 state.INPUT } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.298 ns" { Enter {} Enter~combout {} Selector2~9 {} state.INPUT {} } { 0.000ns 0.000ns 4.837ns 0.000ns } { 0.000ns 0.874ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Clk Clk~clkctrl state.INPUT } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.INPUT {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.298 ns" { Enter Selector2~9 state.INPUT } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.298 ns" { Enter {} Enter~combout {} Selector2~9 {} state.INPUT {} } { 0.000ns 0.000ns 4.837ns 0.000ns } { 0.000ns 0.874ns 0.491ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 17:31:45 2015 " "Info: Processing ended: Tue Oct 13 17:31:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
