Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 28 11:22:49 2023
| Host         : LAPTOP-9TNNK4H7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     32          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   7           
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (272)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (272)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/anode_scanner.multiplex_count_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: SCANNER/clk_1kHz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/clk_gen.count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.904        0.000                      0                  174        0.247        0.000                      0                  174        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.904        0.000                      0                  158        0.247        0.000                      0                  158        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.529        0.000                      0                   16        0.557        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 2.398ns (36.160%)  route 4.234ns (63.840%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.633     5.154    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  TEMP_COUNT/temp_change.count20_reg[0]/Q
                         net (fo=3, routed)           0.541     6.152    TEMP_COUNT/temp_change.count20_reg[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.747 r  TEMP_COUNT/is_heating_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.747    TEMP_COUNT/is_heating_reg_i_19_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  TEMP_COUNT/is_heating_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.864    TEMP_COUNT/is_heating_reg_i_15_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  TEMP_COUNT/is_heating_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.981    TEMP_COUNT/is_heating_reg_i_16_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  TEMP_COUNT/is_heating_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.098    TEMP_COUNT/is_heating_reg_i_18_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  TEMP_COUNT/is_heating_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.215    TEMP_COUNT/is_heating_reg_i_17_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  TEMP_COUNT/is_heating_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.332    TEMP_COUNT/is_heating_reg_i_13_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  TEMP_COUNT/is_heating_reg_i_12/O[0]
                         net (fo=1, routed)           0.998     8.549    TEMP_COUNT/is_heating_reg_i_12_n_7
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.295     8.844 f  TEMP_COUNT/is_heating_i_6/O
                         net (fo=1, routed)           0.557     9.401    TEMP_COUNT/is_heating_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  TEMP_COUNT/is_heating_i_4/O
                         net (fo=3, routed)           1.032    10.557    TEMP_COUNT/count200__48
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.681 r  TEMP_COUNT/temp_change.count20[0]_i_1/O
                         net (fo=32, routed)          1.105    11.786    TEMP_COUNT/temp_change.count20[0]_i_1_n_0
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514    14.855    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[0]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X61Y37         FDRE (Setup_fdre_C_R)       -0.429    14.690    TEMP_COUNT/temp_change.count20_reg[0]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -11.786    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 2.398ns (36.160%)  route 4.234ns (63.840%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.633     5.154    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  TEMP_COUNT/temp_change.count20_reg[0]/Q
                         net (fo=3, routed)           0.541     6.152    TEMP_COUNT/temp_change.count20_reg[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.747 r  TEMP_COUNT/is_heating_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.747    TEMP_COUNT/is_heating_reg_i_19_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  TEMP_COUNT/is_heating_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.864    TEMP_COUNT/is_heating_reg_i_15_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  TEMP_COUNT/is_heating_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.981    TEMP_COUNT/is_heating_reg_i_16_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  TEMP_COUNT/is_heating_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.098    TEMP_COUNT/is_heating_reg_i_18_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  TEMP_COUNT/is_heating_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.215    TEMP_COUNT/is_heating_reg_i_17_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  TEMP_COUNT/is_heating_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.332    TEMP_COUNT/is_heating_reg_i_13_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  TEMP_COUNT/is_heating_reg_i_12/O[0]
                         net (fo=1, routed)           0.998     8.549    TEMP_COUNT/is_heating_reg_i_12_n_7
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.295     8.844 f  TEMP_COUNT/is_heating_i_6/O
                         net (fo=1, routed)           0.557     9.401    TEMP_COUNT/is_heating_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  TEMP_COUNT/is_heating_i_4/O
                         net (fo=3, routed)           1.032    10.557    TEMP_COUNT/count200__48
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.681 r  TEMP_COUNT/temp_change.count20[0]_i_1/O
                         net (fo=32, routed)          1.105    11.786    TEMP_COUNT/temp_change.count20[0]_i_1_n_0
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514    14.855    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[1]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X61Y37         FDRE (Setup_fdre_C_R)       -0.429    14.690    TEMP_COUNT/temp_change.count20_reg[1]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -11.786    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 2.398ns (36.160%)  route 4.234ns (63.840%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.633     5.154    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  TEMP_COUNT/temp_change.count20_reg[0]/Q
                         net (fo=3, routed)           0.541     6.152    TEMP_COUNT/temp_change.count20_reg[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.747 r  TEMP_COUNT/is_heating_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.747    TEMP_COUNT/is_heating_reg_i_19_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  TEMP_COUNT/is_heating_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.864    TEMP_COUNT/is_heating_reg_i_15_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  TEMP_COUNT/is_heating_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.981    TEMP_COUNT/is_heating_reg_i_16_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  TEMP_COUNT/is_heating_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.098    TEMP_COUNT/is_heating_reg_i_18_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  TEMP_COUNT/is_heating_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.215    TEMP_COUNT/is_heating_reg_i_17_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  TEMP_COUNT/is_heating_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.332    TEMP_COUNT/is_heating_reg_i_13_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  TEMP_COUNT/is_heating_reg_i_12/O[0]
                         net (fo=1, routed)           0.998     8.549    TEMP_COUNT/is_heating_reg_i_12_n_7
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.295     8.844 f  TEMP_COUNT/is_heating_i_6/O
                         net (fo=1, routed)           0.557     9.401    TEMP_COUNT/is_heating_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  TEMP_COUNT/is_heating_i_4/O
                         net (fo=3, routed)           1.032    10.557    TEMP_COUNT/count200__48
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.681 r  TEMP_COUNT/temp_change.count20[0]_i_1/O
                         net (fo=32, routed)          1.105    11.786    TEMP_COUNT/temp_change.count20[0]_i_1_n_0
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514    14.855    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[2]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X61Y37         FDRE (Setup_fdre_C_R)       -0.429    14.690    TEMP_COUNT/temp_change.count20_reg[2]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -11.786    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 2.398ns (36.160%)  route 4.234ns (63.840%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.633     5.154    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  TEMP_COUNT/temp_change.count20_reg[0]/Q
                         net (fo=3, routed)           0.541     6.152    TEMP_COUNT/temp_change.count20_reg[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.747 r  TEMP_COUNT/is_heating_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.747    TEMP_COUNT/is_heating_reg_i_19_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  TEMP_COUNT/is_heating_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.864    TEMP_COUNT/is_heating_reg_i_15_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  TEMP_COUNT/is_heating_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.981    TEMP_COUNT/is_heating_reg_i_16_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  TEMP_COUNT/is_heating_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.098    TEMP_COUNT/is_heating_reg_i_18_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  TEMP_COUNT/is_heating_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.215    TEMP_COUNT/is_heating_reg_i_17_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  TEMP_COUNT/is_heating_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.332    TEMP_COUNT/is_heating_reg_i_13_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  TEMP_COUNT/is_heating_reg_i_12/O[0]
                         net (fo=1, routed)           0.998     8.549    TEMP_COUNT/is_heating_reg_i_12_n_7
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.295     8.844 f  TEMP_COUNT/is_heating_i_6/O
                         net (fo=1, routed)           0.557     9.401    TEMP_COUNT/is_heating_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  TEMP_COUNT/is_heating_i_4/O
                         net (fo=3, routed)           1.032    10.557    TEMP_COUNT/count200__48
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.681 r  TEMP_COUNT/temp_change.count20[0]_i_1/O
                         net (fo=32, routed)          1.105    11.786    TEMP_COUNT/temp_change.count20[0]_i_1_n_0
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514    14.855    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[3]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X61Y37         FDRE (Setup_fdre_C_R)       -0.429    14.690    TEMP_COUNT/temp_change.count20_reg[3]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -11.786    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 2.398ns (36.430%)  route 4.185ns (63.570%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.633     5.154    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  TEMP_COUNT/temp_change.count20_reg[0]/Q
                         net (fo=3, routed)           0.541     6.152    TEMP_COUNT/temp_change.count20_reg[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.747 r  TEMP_COUNT/is_heating_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.747    TEMP_COUNT/is_heating_reg_i_19_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  TEMP_COUNT/is_heating_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.864    TEMP_COUNT/is_heating_reg_i_15_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  TEMP_COUNT/is_heating_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.981    TEMP_COUNT/is_heating_reg_i_16_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  TEMP_COUNT/is_heating_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.098    TEMP_COUNT/is_heating_reg_i_18_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  TEMP_COUNT/is_heating_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.215    TEMP_COUNT/is_heating_reg_i_17_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  TEMP_COUNT/is_heating_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.332    TEMP_COUNT/is_heating_reg_i_13_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  TEMP_COUNT/is_heating_reg_i_12/O[0]
                         net (fo=1, routed)           0.998     8.549    TEMP_COUNT/is_heating_reg_i_12_n_7
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.295     8.844 f  TEMP_COUNT/is_heating_i_6/O
                         net (fo=1, routed)           0.557     9.401    TEMP_COUNT/is_heating_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  TEMP_COUNT/is_heating_i_4/O
                         net (fo=3, routed)           1.032    10.557    TEMP_COUNT/count200__48
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.681 r  TEMP_COUNT/temp_change.count20[0]_i_1/O
                         net (fo=32, routed)          1.056    11.737    TEMP_COUNT/temp_change.count20[0]_i_1_n_0
    SLICE_X61Y38         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.515    14.856    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[4]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X61Y38         FDRE (Setup_fdre_C_R)       -0.429    14.666    TEMP_COUNT/temp_change.count20_reg[4]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 2.398ns (36.430%)  route 4.185ns (63.570%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.633     5.154    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  TEMP_COUNT/temp_change.count20_reg[0]/Q
                         net (fo=3, routed)           0.541     6.152    TEMP_COUNT/temp_change.count20_reg[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.747 r  TEMP_COUNT/is_heating_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.747    TEMP_COUNT/is_heating_reg_i_19_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  TEMP_COUNT/is_heating_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.864    TEMP_COUNT/is_heating_reg_i_15_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  TEMP_COUNT/is_heating_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.981    TEMP_COUNT/is_heating_reg_i_16_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  TEMP_COUNT/is_heating_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.098    TEMP_COUNT/is_heating_reg_i_18_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  TEMP_COUNT/is_heating_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.215    TEMP_COUNT/is_heating_reg_i_17_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  TEMP_COUNT/is_heating_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.332    TEMP_COUNT/is_heating_reg_i_13_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  TEMP_COUNT/is_heating_reg_i_12/O[0]
                         net (fo=1, routed)           0.998     8.549    TEMP_COUNT/is_heating_reg_i_12_n_7
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.295     8.844 f  TEMP_COUNT/is_heating_i_6/O
                         net (fo=1, routed)           0.557     9.401    TEMP_COUNT/is_heating_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  TEMP_COUNT/is_heating_i_4/O
                         net (fo=3, routed)           1.032    10.557    TEMP_COUNT/count200__48
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.681 r  TEMP_COUNT/temp_change.count20[0]_i_1/O
                         net (fo=32, routed)          1.056    11.737    TEMP_COUNT/temp_change.count20[0]_i_1_n_0
    SLICE_X61Y38         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.515    14.856    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[5]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X61Y38         FDRE (Setup_fdre_C_R)       -0.429    14.666    TEMP_COUNT/temp_change.count20_reg[5]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 2.398ns (36.430%)  route 4.185ns (63.570%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.633     5.154    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  TEMP_COUNT/temp_change.count20_reg[0]/Q
                         net (fo=3, routed)           0.541     6.152    TEMP_COUNT/temp_change.count20_reg[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.747 r  TEMP_COUNT/is_heating_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.747    TEMP_COUNT/is_heating_reg_i_19_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  TEMP_COUNT/is_heating_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.864    TEMP_COUNT/is_heating_reg_i_15_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  TEMP_COUNT/is_heating_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.981    TEMP_COUNT/is_heating_reg_i_16_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  TEMP_COUNT/is_heating_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.098    TEMP_COUNT/is_heating_reg_i_18_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  TEMP_COUNT/is_heating_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.215    TEMP_COUNT/is_heating_reg_i_17_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  TEMP_COUNT/is_heating_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.332    TEMP_COUNT/is_heating_reg_i_13_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  TEMP_COUNT/is_heating_reg_i_12/O[0]
                         net (fo=1, routed)           0.998     8.549    TEMP_COUNT/is_heating_reg_i_12_n_7
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.295     8.844 f  TEMP_COUNT/is_heating_i_6/O
                         net (fo=1, routed)           0.557     9.401    TEMP_COUNT/is_heating_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  TEMP_COUNT/is_heating_i_4/O
                         net (fo=3, routed)           1.032    10.557    TEMP_COUNT/count200__48
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.681 r  TEMP_COUNT/temp_change.count20[0]_i_1/O
                         net (fo=32, routed)          1.056    11.737    TEMP_COUNT/temp_change.count20[0]_i_1_n_0
    SLICE_X61Y38         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.515    14.856    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[6]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X61Y38         FDRE (Setup_fdre_C_R)       -0.429    14.666    TEMP_COUNT/temp_change.count20_reg[6]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 2.398ns (36.430%)  route 4.185ns (63.570%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.633     5.154    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  TEMP_COUNT/temp_change.count20_reg[0]/Q
                         net (fo=3, routed)           0.541     6.152    TEMP_COUNT/temp_change.count20_reg[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.747 r  TEMP_COUNT/is_heating_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.747    TEMP_COUNT/is_heating_reg_i_19_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  TEMP_COUNT/is_heating_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.864    TEMP_COUNT/is_heating_reg_i_15_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  TEMP_COUNT/is_heating_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.981    TEMP_COUNT/is_heating_reg_i_16_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  TEMP_COUNT/is_heating_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.098    TEMP_COUNT/is_heating_reg_i_18_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  TEMP_COUNT/is_heating_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.215    TEMP_COUNT/is_heating_reg_i_17_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  TEMP_COUNT/is_heating_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.332    TEMP_COUNT/is_heating_reg_i_13_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  TEMP_COUNT/is_heating_reg_i_12/O[0]
                         net (fo=1, routed)           0.998     8.549    TEMP_COUNT/is_heating_reg_i_12_n_7
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.295     8.844 f  TEMP_COUNT/is_heating_i_6/O
                         net (fo=1, routed)           0.557     9.401    TEMP_COUNT/is_heating_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  TEMP_COUNT/is_heating_i_4/O
                         net (fo=3, routed)           1.032    10.557    TEMP_COUNT/count200__48
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.681 r  TEMP_COUNT/temp_change.count20[0]_i_1/O
                         net (fo=32, routed)          1.056    11.737    TEMP_COUNT/temp_change.count20[0]_i_1_n_0
    SLICE_X61Y38         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.515    14.856    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[7]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X61Y38         FDRE (Setup_fdre_C_R)       -0.429    14.666    TEMP_COUNT/temp_change.count20_reg[7]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 2.398ns (36.998%)  route 4.083ns (63.002%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.633     5.154    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  TEMP_COUNT/temp_change.count20_reg[0]/Q
                         net (fo=3, routed)           0.541     6.152    TEMP_COUNT/temp_change.count20_reg[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.747 r  TEMP_COUNT/is_heating_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.747    TEMP_COUNT/is_heating_reg_i_19_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  TEMP_COUNT/is_heating_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.864    TEMP_COUNT/is_heating_reg_i_15_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  TEMP_COUNT/is_heating_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.981    TEMP_COUNT/is_heating_reg_i_16_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  TEMP_COUNT/is_heating_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.098    TEMP_COUNT/is_heating_reg_i_18_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  TEMP_COUNT/is_heating_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.215    TEMP_COUNT/is_heating_reg_i_17_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  TEMP_COUNT/is_heating_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.332    TEMP_COUNT/is_heating_reg_i_13_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  TEMP_COUNT/is_heating_reg_i_12/O[0]
                         net (fo=1, routed)           0.998     8.549    TEMP_COUNT/is_heating_reg_i_12_n_7
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.295     8.844 f  TEMP_COUNT/is_heating_i_6/O
                         net (fo=1, routed)           0.557     9.401    TEMP_COUNT/is_heating_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  TEMP_COUNT/is_heating_i_4/O
                         net (fo=3, routed)           1.032    10.557    TEMP_COUNT/count200__48
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.681 r  TEMP_COUNT/temp_change.count20[0]_i_1/O
                         net (fo=32, routed)          0.955    11.636    TEMP_COUNT/temp_change.count20[0]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.516    14.857    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[10]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429    14.667    TEMP_COUNT/temp_change.count20_reg[10]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 2.398ns (36.998%)  route 4.083ns (63.002%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.633     5.154    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  TEMP_COUNT/temp_change.count20_reg[0]/Q
                         net (fo=3, routed)           0.541     6.152    TEMP_COUNT/temp_change.count20_reg[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.747 r  TEMP_COUNT/is_heating_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.747    TEMP_COUNT/is_heating_reg_i_19_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  TEMP_COUNT/is_heating_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.864    TEMP_COUNT/is_heating_reg_i_15_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  TEMP_COUNT/is_heating_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.981    TEMP_COUNT/is_heating_reg_i_16_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  TEMP_COUNT/is_heating_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.098    TEMP_COUNT/is_heating_reg_i_18_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  TEMP_COUNT/is_heating_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.215    TEMP_COUNT/is_heating_reg_i_17_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  TEMP_COUNT/is_heating_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.332    TEMP_COUNT/is_heating_reg_i_13_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  TEMP_COUNT/is_heating_reg_i_12/O[0]
                         net (fo=1, routed)           0.998     8.549    TEMP_COUNT/is_heating_reg_i_12_n_7
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.295     8.844 f  TEMP_COUNT/is_heating_i_6/O
                         net (fo=1, routed)           0.557     9.401    TEMP_COUNT/is_heating_i_6_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  TEMP_COUNT/is_heating_i_4/O
                         net (fo=3, routed)           1.032    10.557    TEMP_COUNT/count200__48
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.681 r  TEMP_COUNT/temp_change.count20[0]_i_1/O
                         net (fo=32, routed)          0.955    11.636    TEMP_COUNT/temp_change.count20[0]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.516    14.857    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[11]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429    14.667    TEMP_COUNT/temp_change.count20_reg[11]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  3.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 TEMP_COUNT/internal_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/internal_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.793%)  route 0.195ns (51.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.594     1.477    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  TEMP_COUNT/internal_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  TEMP_COUNT/internal_temp_reg[1]/Q
                         net (fo=14, routed)          0.195     1.813    TEMP_COUNT/internal_temp_reg_n_0_[1]
    SLICE_X60Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  TEMP_COUNT/internal_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    TEMP_COUNT/internal_temp[4]_i_1_n_0
    SLICE_X60Y46         FDRE                                         r  TEMP_COUNT/internal_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.864     1.991    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  TEMP_COUNT/internal_temp_reg[4]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.121     1.611    TEMP_COUNT/internal_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 TEMP_COUNT/internal_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/internal_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.213ns (53.011%)  route 0.189ns (46.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.595     1.478    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  TEMP_COUNT/internal_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  TEMP_COUNT/internal_temp_reg[0]/Q
                         net (fo=14, routed)          0.189     1.831    TEMP_COUNT/internal_temp_reg_n_0_[0]
    SLICE_X61Y46         LUT4 (Prop_lut4_I0_O)        0.049     1.880 r  TEMP_COUNT/internal_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    TEMP_COUNT/internal_temp[2]_i_1_n_0
    SLICE_X61Y46         FDRE                                         r  TEMP_COUNT/internal_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.864     1.991    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  TEMP_COUNT/internal_temp_reg[2]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.107     1.620    TEMP_COUNT/internal_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SCANNER/clk_gen.count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  SCANNER/clk_gen.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/clk_gen.count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.704    SCANNER/clk_gen.count_reg[11]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  SCANNER/clk_gen.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    SCANNER/clk_gen.count_reg[8]_i_1_n_4
    SLICE_X35Y47         FDCE                                         r  SCANNER/clk_gen.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  SCANNER/clk_gen.count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105     1.551    SCANNER/clk_gen.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SCANNER/clk_gen.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.562     1.445    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SCANNER/clk_gen.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  SCANNER/clk_gen.count_reg[3]/Q
                         net (fo=2, routed)           0.117     1.703    SCANNER/clk_gen.count_reg[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  SCANNER/clk_gen.count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    SCANNER/clk_gen.count_reg[0]_i_1_n_4
    SLICE_X35Y45         FDCE                                         r  SCANNER/clk_gen.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SCANNER/clk_gen.count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.105     1.550    SCANNER/clk_gen.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.592     1.475    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  TEMP_COUNT/temp_change.count20_reg[11]/Q
                         net (fo=2, routed)           0.119     1.735    TEMP_COUNT/temp_change.count20_reg[11]
    SLICE_X61Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  TEMP_COUNT/temp_change.count20_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    TEMP_COUNT/temp_change.count20_reg[8]_i_1_n_4
    SLICE_X61Y39         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.862     1.989    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y39         FDRE (Hold_fdre_C_D)         0.105     1.580    TEMP_COUNT/temp_change.count20_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.592     1.475    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  TEMP_COUNT/temp_change.count20_reg[7]/Q
                         net (fo=2, routed)           0.119     1.735    TEMP_COUNT/temp_change.count20_reg[7]
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  TEMP_COUNT/temp_change.count20_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    TEMP_COUNT/temp_change.count20_reg[4]_i_1_n_4
    SLICE_X61Y38         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.862     1.989    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y38         FDRE (Hold_fdre_C_D)         0.105     1.580    TEMP_COUNT/temp_change.count20_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.476    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  TEMP_COUNT/temp_change.count20_reg[15]/Q
                         net (fo=2, routed)           0.119     1.736    TEMP_COUNT/temp_change.count20_reg[15]
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  TEMP_COUNT/temp_change.count20_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    TEMP_COUNT/temp_change.count20_reg[12]_i_1_n_4
    SLICE_X61Y40         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.863     1.990    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[15]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y40         FDRE (Hold_fdre_C_D)         0.105     1.581    TEMP_COUNT/temp_change.count20_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.476    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  TEMP_COUNT/temp_change.count20_reg[19]/Q
                         net (fo=2, routed)           0.119     1.736    TEMP_COUNT/temp_change.count20_reg[19]
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  TEMP_COUNT/temp_change.count20_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    TEMP_COUNT/temp_change.count20_reg[16]_i_1_n_4
    SLICE_X61Y41         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.863     1.990    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[19]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y41         FDRE (Hold_fdre_C_D)         0.105     1.581    TEMP_COUNT/temp_change.count20_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.476    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  TEMP_COUNT/temp_change.count20_reg[23]/Q
                         net (fo=2, routed)           0.119     1.736    TEMP_COUNT/temp_change.count20_reg[23]
    SLICE_X61Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  TEMP_COUNT/temp_change.count20_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    TEMP_COUNT/temp_change.count20_reg[20]_i_1_n_4
    SLICE_X61Y42         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.863     1.990    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[23]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.105     1.581    TEMP_COUNT/temp_change.count20_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TEMP_COUNT/temp_change.count20_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMP_COUNT/temp_change.count20_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.594     1.477    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  TEMP_COUNT/temp_change.count20_reg[27]/Q
                         net (fo=2, routed)           0.119     1.737    TEMP_COUNT/temp_change.count20_reg[27]
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  TEMP_COUNT/temp_change.count20_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    TEMP_COUNT/temp_change.count20_reg[24]_i_1_n_4
    SLICE_X61Y43         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.864     1.991    TEMP_COUNT/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  TEMP_COUNT/temp_change.count20_reg[27]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y43         FDRE (Hold_fdre_C_D)         0.105     1.582    TEMP_COUNT/temp_change.count20_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   SCANNER/clk_gen.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   SCANNER/clk_gen.count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   SCANNER/clk_gen.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   SCANNER/clk_gen.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   SCANNER/clk_gen.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   SCANNER/clk_gen.count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   SCANNER/clk_gen.count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   SCANNER/clk_gen.count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   SCANNER/clk_gen.count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SCANNER/clk_gen.count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SCANNER/clk_gen.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   SCANNER/clk_gen.count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   SCANNER/clk_gen.count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   SCANNER/clk_gen.count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   SCANNER/clk_gen.count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   SCANNER/clk_gen.count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   SCANNER/clk_gen.count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   SCANNER/clk_gen.count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   SCANNER/clk_gen.count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SCANNER/clk_gen.count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   SCANNER/clk_gen.count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   SCANNER/clk_gen.count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   SCANNER/clk_gen.count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   SCANNER/clk_gen.count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   SCANNER/clk_gen.count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   SCANNER/clk_gen.count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   SCANNER/clk_gen.count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   SCANNER/clk_gen.count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   SCANNER/clk_gen.count_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 SCANNER/clk_gen.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.704ns (23.411%)  route 2.303ns (76.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.564     5.085    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/clk_gen.count_reg[7]/Q
                         net (fo=2, routed)           0.833     6.375    SCANNER/clk_gen.count_reg[7]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  SCANNER/clk_1kHz_reg_i_3/O
                         net (fo=1, routed)           0.663     7.162    SCANNER/clk_1kHz_reg_i_3_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.286 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.806     8.092    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y47         FDCE                                         f  SCANNER/clk_gen.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  SCANNER/clk_gen.count_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/clk_gen.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 SCANNER/clk_gen.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.704ns (23.411%)  route 2.303ns (76.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.564     5.085    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/clk_gen.count_reg[7]/Q
                         net (fo=2, routed)           0.833     6.375    SCANNER/clk_gen.count_reg[7]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  SCANNER/clk_1kHz_reg_i_3/O
                         net (fo=1, routed)           0.663     7.162    SCANNER/clk_1kHz_reg_i_3_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.286 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.806     8.092    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y47         FDCE                                         f  SCANNER/clk_gen.count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  SCANNER/clk_gen.count_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/clk_gen.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 SCANNER/clk_gen.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.704ns (23.411%)  route 2.303ns (76.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.564     5.085    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/clk_gen.count_reg[7]/Q
                         net (fo=2, routed)           0.833     6.375    SCANNER/clk_gen.count_reg[7]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  SCANNER/clk_1kHz_reg_i_3/O
                         net (fo=1, routed)           0.663     7.162    SCANNER/clk_1kHz_reg_i_3_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.286 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.806     8.092    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y47         FDCE                                         f  SCANNER/clk_gen.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  SCANNER/clk_gen.count_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/clk_gen.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 SCANNER/clk_gen.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.704ns (23.411%)  route 2.303ns (76.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.564     5.085    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/clk_gen.count_reg[7]/Q
                         net (fo=2, routed)           0.833     6.375    SCANNER/clk_gen.count_reg[7]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  SCANNER/clk_1kHz_reg_i_3/O
                         net (fo=1, routed)           0.663     7.162    SCANNER/clk_1kHz_reg_i_3_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.286 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.806     8.092    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y47         FDCE                                         f  SCANNER/clk_gen.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y47         FDCE                                         r  SCANNER/clk_gen.count_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/clk_gen.count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 SCANNER/clk_gen.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.704ns (24.618%)  route 2.156ns (75.382%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.564     5.085    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/clk_gen.count_reg[7]/Q
                         net (fo=2, routed)           0.833     6.375    SCANNER/clk_gen.count_reg[7]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  SCANNER/clk_1kHz_reg_i_3/O
                         net (fo=1, routed)           0.663     7.162    SCANNER/clk_1kHz_reg_i_3_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.286 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.659     7.945    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y48         FDCE                                         f  SCANNER/clk_gen.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/clk_gen.count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 SCANNER/clk_gen.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.704ns (24.618%)  route 2.156ns (75.382%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.564     5.085    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/clk_gen.count_reg[7]/Q
                         net (fo=2, routed)           0.833     6.375    SCANNER/clk_gen.count_reg[7]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  SCANNER/clk_1kHz_reg_i_3/O
                         net (fo=1, routed)           0.663     7.162    SCANNER/clk_1kHz_reg_i_3_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.286 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.659     7.945    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y48         FDCE                                         f  SCANNER/clk_gen.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/clk_gen.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 SCANNER/clk_gen.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.704ns (24.618%)  route 2.156ns (75.382%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.564     5.085    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/clk_gen.count_reg[7]/Q
                         net (fo=2, routed)           0.833     6.375    SCANNER/clk_gen.count_reg[7]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  SCANNER/clk_1kHz_reg_i_3/O
                         net (fo=1, routed)           0.663     7.162    SCANNER/clk_1kHz_reg_i_3_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.286 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.659     7.945    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y48         FDCE                                         f  SCANNER/clk_gen.count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/clk_gen.count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 SCANNER/clk_gen.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.704ns (24.618%)  route 2.156ns (75.382%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.564     5.085    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/clk_gen.count_reg[7]/Q
                         net (fo=2, routed)           0.833     6.375    SCANNER/clk_gen.count_reg[7]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  SCANNER/clk_1kHz_reg_i_3/O
                         net (fo=1, routed)           0.663     7.162    SCANNER/clk_1kHz_reg_i_3_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.286 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.659     7.945    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y48         FDCE                                         f  SCANNER/clk_gen.count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.445    14.786    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    SCANNER/clk_gen.count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 SCANNER/clk_gen.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.704ns (24.661%)  route 2.151ns (75.340%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.564     5.085    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/clk_gen.count_reg[7]/Q
                         net (fo=2, routed)           0.833     6.375    SCANNER/clk_gen.count_reg[7]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  SCANNER/clk_1kHz_reg_i_3/O
                         net (fo=1, routed)           0.663     7.162    SCANNER/clk_1kHz_reg_i_3_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.286 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.654     7.940    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y45         FDCE                                         f  SCANNER/clk_gen.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.444    14.785    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SCANNER/clk_gen.count_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.620    SCANNER/clk_gen.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 SCANNER/clk_gen.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.704ns (24.661%)  route 2.151ns (75.340%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.564     5.085    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SCANNER/clk_gen.count_reg[7]/Q
                         net (fo=2, routed)           0.833     6.375    SCANNER/clk_gen.count_reg[7]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  SCANNER/clk_1kHz_reg_i_3/O
                         net (fo=1, routed)           0.663     7.162    SCANNER/clk_1kHz_reg_i_3_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.286 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.654     7.940    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y45         FDCE                                         f  SCANNER/clk_gen.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.444    14.785    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SCANNER/clk_gen.count_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.620    SCANNER/clk_gen.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  6.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 SCANNER/clk_gen.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.722%)  route 0.294ns (61.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/clk_gen.count_reg[12]/Q
                         net (fo=2, routed)           0.099     1.686    SCANNER/clk_gen.count_reg[12]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.731 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.195     1.926    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y46         FDCE                                         f  SCANNER/clk_gen.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[4]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    SCANNER/clk_gen.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 SCANNER/clk_gen.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.722%)  route 0.294ns (61.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/clk_gen.count_reg[12]/Q
                         net (fo=2, routed)           0.099     1.686    SCANNER/clk_gen.count_reg[12]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.731 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.195     1.926    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y46         FDCE                                         f  SCANNER/clk_gen.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[5]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    SCANNER/clk_gen.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 SCANNER/clk_gen.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.722%)  route 0.294ns (61.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/clk_gen.count_reg[12]/Q
                         net (fo=2, routed)           0.099     1.686    SCANNER/clk_gen.count_reg[12]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.731 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.195     1.926    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y46         FDCE                                         f  SCANNER/clk_gen.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[6]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    SCANNER/clk_gen.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 SCANNER/clk_gen.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.722%)  route 0.294ns (61.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/clk_gen.count_reg[12]/Q
                         net (fo=2, routed)           0.099     1.686    SCANNER/clk_gen.count_reg[12]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.731 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.195     1.926    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y46         FDCE                                         f  SCANNER/clk_gen.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  SCANNER/clk_gen.count_reg[7]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    SCANNER/clk_gen.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 SCANNER/clk_gen.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.817%)  route 0.348ns (65.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/clk_gen.count_reg[12]/Q
                         net (fo=2, routed)           0.099     1.686    SCANNER/clk_gen.count_reg[12]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.731 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.249     1.980    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y45         FDCE                                         f  SCANNER/clk_gen.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SCANNER/clk_gen.count_reg[0]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    SCANNER/clk_gen.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 SCANNER/clk_gen.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.817%)  route 0.348ns (65.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/clk_gen.count_reg[12]/Q
                         net (fo=2, routed)           0.099     1.686    SCANNER/clk_gen.count_reg[12]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.731 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.249     1.980    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y45         FDCE                                         f  SCANNER/clk_gen.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SCANNER/clk_gen.count_reg[1]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    SCANNER/clk_gen.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 SCANNER/clk_gen.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.817%)  route 0.348ns (65.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/clk_gen.count_reg[12]/Q
                         net (fo=2, routed)           0.099     1.686    SCANNER/clk_gen.count_reg[12]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.731 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.249     1.980    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y45         FDCE                                         f  SCANNER/clk_gen.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SCANNER/clk_gen.count_reg[2]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    SCANNER/clk_gen.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 SCANNER/clk_gen.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.817%)  route 0.348ns (65.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/clk_gen.count_reg[12]/Q
                         net (fo=2, routed)           0.099     1.686    SCANNER/clk_gen.count_reg[12]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.731 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.249     1.980    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y45         FDCE                                         f  SCANNER/clk_gen.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  SCANNER/clk_gen.count_reg[3]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.369    SCANNER/clk_gen.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 SCANNER/clk_gen.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.500%)  route 0.353ns (65.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/clk_gen.count_reg[12]/Q
                         net (fo=2, routed)           0.099     1.686    SCANNER/clk_gen.count_reg[12]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.731 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.254     1.985    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y48         FDCE                                         f  SCANNER/clk_gen.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.354    SCANNER/clk_gen.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 SCANNER/clk_gen.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/clk_gen.count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.500%)  route 0.353ns (65.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  SCANNER/clk_gen.count_reg[12]/Q
                         net (fo=2, routed)           0.099     1.686    SCANNER/clk_gen.count_reg[12]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.731 f  SCANNER/clk_1kHz_reg_i_2/O
                         net (fo=17, routed)          0.254     1.985    SCANNER/clk_1kHz_reg_i_2_n_0
    SLICE_X35Y48         FDCE                                         f  SCANNER/clk_gen.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    SCANNER/clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  SCANNER/clk_gen.count_reg[13]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.354    SCANNER/clk_gen.count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.631    





