
minipnp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e460  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000065c  0800e640  0800e640  0001e640  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ec9c  0800ec9c  00020204  2**0
                  CONTENTS
  4 .ARM          00000000  0800ec9c  0800ec9c  00020204  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ec9c  0800ec9c  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ec9c  0800ec9c  0001ec9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eca0  0800eca0  0001eca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800eca4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000590  20000204  0800eea8  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000794  0800eea8  00020794  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022b10  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000051bb  00000000  00000000  00042d44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a80  00000000  00000000  00047f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001868  00000000  00000000  00049980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f10a  00000000  00000000  0004b1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c396  00000000  00000000  0007a2f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112ba5  00000000  00000000  00096688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a922d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000087c4  00000000  00000000  001a9280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000204 	.word	0x20000204
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e628 	.word	0x0800e628

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000208 	.word	0x20000208
 800021c:	0800e628 	.word	0x0800e628

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff23 	bl	8000b2c <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc99 	bl	8000648 <__aeabi_dmul>
 8000d16:	f7ff ff6f 	bl	8000bf8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc1a 	bl	8000554 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc90 	bl	8000648 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff fad2 	bl	80002d8 <__aeabi_dsub>
 8000d34:	f7ff ff60 	bl	8000bf8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <axisIsEna>:

/*
 * Check if axis is enable in axisEenableRequest global var.
 */
unsigned int axisIsEna(drvChan axis)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
	return (axisEenableRequest & (0x01 << axis));
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	2201      	movs	r2, #1
 8000d52:	fa02 f303 	lsl.w	r3, r2, r3
 8000d56:	461a      	mov	r2, r3
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <axisIsEna+0x28>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4013      	ands	r3, r2
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	20000610 	.word	0x20000610

08000d70 <IHMctrlInit>:

void IHMctrlInit(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	rcInit(&rcPc, '\r');
 8000d74:	210d      	movs	r1, #13
 8000d76:	481b      	ldr	r0, [pc, #108]	; (8000de4 <IHMctrlInit+0x74>)
 8000d78:	f001 fba6 	bl	80024c8 <rcInit>
	tcInit(&tcPc, USART1, bufferTc, 250); //(volatile transmitterController *tc, USART_TypeDef *us, char *buffAdr, unsigned int siz)
 8000d7c:	23fa      	movs	r3, #250	; 0xfa
 8000d7e:	4a1a      	ldr	r2, [pc, #104]	; (8000de8 <IHMctrlInit+0x78>)
 8000d80:	491a      	ldr	r1, [pc, #104]	; (8000dec <IHMctrlInit+0x7c>)
 8000d82:	481b      	ldr	r0, [pc, #108]	; (8000df0 <IHMctrlInit+0x80>)
 8000d84:	f001 fc44 	bl	8002610 <tcInit>
	tcDMAconfigure(&tcPc,DMA1, 0);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	491a      	ldr	r1, [pc, #104]	; (8000df4 <IHMctrlInit+0x84>)
 8000d8c:	4818      	ldr	r0, [pc, #96]	; (8000df0 <IHMctrlInit+0x80>)
 8000d8e:	f001 fc56 	bl	800263e <tcDMAconfigure>
	hcInit(&hc);
 8000d92:	4819      	ldr	r0, [pc, #100]	; (8000df8 <IHMctrlInit+0x88>)
 8000d94:	f002 f87c 	bl	8002e90 <hcInit>

	appState = waiting;
 8000d98:	4b18      	ldr	r3, [pc, #96]	; (8000dfc <IHMctrlInit+0x8c>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
	moveRequestArr[0] = 0.0f;
 8000d9e:	4b18      	ldr	r3, [pc, #96]	; (8000e00 <IHMctrlInit+0x90>)
 8000da0:	f04f 0200 	mov.w	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
	moveRequestArr[1] = 0.0f;
 8000da6:	4b16      	ldr	r3, [pc, #88]	; (8000e00 <IHMctrlInit+0x90>)
 8000da8:	f04f 0200 	mov.w	r2, #0
 8000dac:	605a      	str	r2, [r3, #4]
	moveRequestArr[2] = 0.0f;
 8000dae:	4b14      	ldr	r3, [pc, #80]	; (8000e00 <IHMctrlInit+0x90>)
 8000db0:	f04f 0200 	mov.w	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
	moveRequestArr[3] = 0.0f;
 8000db6:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <IHMctrlInit+0x90>)
 8000db8:	f04f 0200 	mov.w	r2, #0
 8000dbc:	60da      	str	r2, [r3, #12]
	axisEenableRequest = 0;
 8000dbe:	4b11      	ldr	r3, [pc, #68]	; (8000e04 <IHMctrlInit+0x94>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
	//stopRequest = 0;
	statusTime = userTick;
 8000dc4:	4b10      	ldr	r3, [pc, #64]	; (8000e08 <IHMctrlInit+0x98>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a10      	ldr	r2, [pc, #64]	; (8000e0c <IHMctrlInit+0x9c>)
 8000dca:	6013      	str	r3, [r2, #0]
	watchDogTime = userTick;
 8000dcc:	4b0e      	ldr	r3, [pc, #56]	; (8000e08 <IHMctrlInit+0x98>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a0f      	ldr	r2, [pc, #60]	; (8000e10 <IHMctrlInit+0xa0>)
 8000dd2:	6013      	str	r3, [r2, #0]
	watchdogMode = 0;
 8000dd4:	4b0f      	ldr	r3, [pc, #60]	; (8000e14 <IHMctrlInit+0xa4>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	601a      	str	r2, [r3, #0]
	pipe1StatusMode = 0;
 8000dda:	4b0f      	ldr	r3, [pc, #60]	; (8000e18 <IHMctrlInit+0xa8>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
}
 8000de0:	bf00      	nop
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20000500 	.word	0x20000500
 8000de8:	200002e0 	.word	0x200002e0
 8000dec:	40013800 	.word	0x40013800
 8000df0:	200003dc 	.word	0x200003dc
 8000df4:	40020000 	.word	0x40020000
 8000df8:	20000618 	.word	0x20000618
 8000dfc:	20000614 	.word	0x20000614
 8000e00:	200002cc 	.word	0x200002cc
 8000e04:	20000610 	.word	0x20000610
 8000e08:	200002b8 	.word	0x200002b8
 8000e0c:	200004fc 	.word	0x200004fc
 8000e10:	200002dc 	.word	0x200002dc
 8000e14:	200002c8 	.word	0x200002c8
 8000e18:	200004f8 	.word	0x200004f8

08000e1c <getFloatAxisVal>:

/*
 * Get value of each axis and store it in val.
 */
unsigned int getFloatAxisVal(char *cmd, float *val)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	6039      	str	r1, [r7, #0]
	unsigned int axisEnable = 0; // set bit if axis is enable .
 8000e26:	2300      	movs	r3, #0
 8000e28:	60fb      	str	r3, [r7, #12]
	char *ptrFind = strpbrk(cmd,"X");
 8000e2a:	2158      	movs	r1, #88	; 0x58
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f009 fa9b 	bl	800a368 <strchr>
 8000e32:	60b8      	str	r0, [r7, #8]
	if(ptrFind)
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d00a      	beq.n	8000e50 <getFloatAxisVal+0x34>
	{
		sscanf(ptrFind+1,"%f",&val[X]);
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	683a      	ldr	r2, [r7, #0]
 8000e40:	4924      	ldr	r1, [pc, #144]	; (8000ed4 <getFloatAxisVal+0xb8>)
 8000e42:	4618      	mov	r0, r3
 8000e44:	f009 fa10 	bl	800a268 <siscanf>
		axisEnable |= 0x01;
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	f043 0301 	orr.w	r3, r3, #1
 8000e4e:	60fb      	str	r3, [r7, #12]
	}


	ptrFind = strpbrk(cmd,"Y");
 8000e50:	2159      	movs	r1, #89	; 0x59
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f009 fa88 	bl	800a368 <strchr>
 8000e58:	60b8      	str	r0, [r7, #8]
	if(ptrFind)
 8000e5a:	68bb      	ldr	r3, [r7, #8]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d00b      	beq.n	8000e78 <getFloatAxisVal+0x5c>
	{
		sscanf(ptrFind+1,"%f",&val[Y]);
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	1c58      	adds	r0, r3, #1
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	3304      	adds	r3, #4
 8000e68:	461a      	mov	r2, r3
 8000e6a:	491a      	ldr	r1, [pc, #104]	; (8000ed4 <getFloatAxisVal+0xb8>)
 8000e6c:	f009 f9fc 	bl	800a268 <siscanf>
		axisEnable |= 0x02;
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	f043 0302 	orr.w	r3, r3, #2
 8000e76:	60fb      	str	r3, [r7, #12]
	}

	ptrFind = strpbrk(cmd,"Z");
 8000e78:	215a      	movs	r1, #90	; 0x5a
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f009 fa74 	bl	800a368 <strchr>
 8000e80:	60b8      	str	r0, [r7, #8]
	if(ptrFind)
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d00b      	beq.n	8000ea0 <getFloatAxisVal+0x84>
	{
		sscanf(ptrFind+1,"%f",&val[Z]);
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	1c58      	adds	r0, r3, #1
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	3308      	adds	r3, #8
 8000e90:	461a      	mov	r2, r3
 8000e92:	4910      	ldr	r1, [pc, #64]	; (8000ed4 <getFloatAxisVal+0xb8>)
 8000e94:	f009 f9e8 	bl	800a268 <siscanf>
		axisEnable |= 0x04;
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f043 0304 	orr.w	r3, r3, #4
 8000e9e:	60fb      	str	r3, [r7, #12]
	}

	ptrFind = strpbrk(cmd,"C");
 8000ea0:	2143      	movs	r1, #67	; 0x43
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f009 fa60 	bl	800a368 <strchr>
 8000ea8:	60b8      	str	r0, [r7, #8]
	if(ptrFind)
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d00b      	beq.n	8000ec8 <getFloatAxisVal+0xac>
	{
		sscanf(ptrFind+1,"%f",&val[T]);
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	1c58      	adds	r0, r3, #1
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	330c      	adds	r3, #12
 8000eb8:	461a      	mov	r2, r3
 8000eba:	4906      	ldr	r1, [pc, #24]	; (8000ed4 <getFloatAxisVal+0xb8>)
 8000ebc:	f009 f9d4 	bl	800a268 <siscanf>
		axisEnable |= 0x08;
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f043 0308 	orr.w	r3, r3, #8
 8000ec6:	60fb      	str	r3, [r7, #12]
	}
	return axisEnable;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3710      	adds	r7, #16
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	0800e640 	.word	0x0800e640

08000ed8 <sendPos>:

/*
 * Send position of hardware to PC.
 */
void sendPos(void)
{
 8000ed8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000edc:	b0a4      	sub	sp, #144	; 0x90
 8000ede:	af06      	add	r7, sp, #24
	float pos[4];
	char posStr[100];
	hcGetPos(&hc,pos);
 8000ee0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4818      	ldr	r0, [pc, #96]	; (8000f48 <sendPos+0x70>)
 8000ee8:	f002 f9d0 	bl	800328c <hcGetPos>

	sprintf(posStr,"0X:%.4f Y:%.4f Z:%.4f C:%.4f\r",pos[X],pos[Y],pos[Z],pos[T]);
 8000eec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f7ff fb52 	bl	8000598 <__aeabi_f2d>
 8000ef4:	4682      	mov	sl, r0
 8000ef6:	468b      	mov	fp, r1
 8000ef8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff fb4c 	bl	8000598 <__aeabi_f2d>
 8000f00:	4604      	mov	r4, r0
 8000f02:	460d      	mov	r5, r1
 8000f04:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff fb46 	bl	8000598 <__aeabi_f2d>
 8000f0c:	4680      	mov	r8, r0
 8000f0e:	4689      	mov	r9, r1
 8000f10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fb40 	bl	8000598 <__aeabi_f2d>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	1d38      	adds	r0, r7, #4
 8000f1e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8000f22:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8000f26:	e9cd 4500 	strd	r4, r5, [sp]
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	465b      	mov	r3, fp
 8000f2e:	4907      	ldr	r1, [pc, #28]	; (8000f4c <sendPos+0x74>)
 8000f30:	f009 f97a 	bl	800a228 <siprintf>
	tcDMASendStr(&tcPc,posStr);
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	4619      	mov	r1, r3
 8000f38:	4805      	ldr	r0, [pc, #20]	; (8000f50 <sendPos+0x78>)
 8000f3a:	f001 fbd7 	bl	80026ec <tcDMASendStr>
}
 8000f3e:	bf00      	nop
 8000f40:	3778      	adds	r7, #120	; 0x78
 8000f42:	46bd      	mov	sp, r7
 8000f44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000f48:	20000618 	.word	0x20000618
 8000f4c:	0800e644 	.word	0x0800e644
 8000f50:	200003dc 	.word	0x200003dc

08000f54 <setZHeasRefCommad>:


void setZHeasRefCommad(char *cmd)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	float pos[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 8000f5c:	f107 0308 	add.w	r3, r7, #8
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
	getFloatAxisVal(cmd,pos);
 8000f6a:	f107 0308 	add.w	r3, r7, #8
 8000f6e:	4619      	mov	r1, r3
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff ff53 	bl	8000e1c <getFloatAxisVal>
	hcSetZHeadOffset(&hc,pos[Z]);
 8000f76:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f7a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f7e:	4805      	ldr	r0, [pc, #20]	; (8000f94 <setZHeasRefCommad+0x40>)
 8000f80:	f001 ffc4 	bl	8002f0c <hcSetZHeadOffset>
	tcDMASendStr(&tcPc,"0OK\r");
 8000f84:	4904      	ldr	r1, [pc, #16]	; (8000f98 <setZHeasRefCommad+0x44>)
 8000f86:	4805      	ldr	r0, [pc, #20]	; (8000f9c <setZHeasRefCommad+0x48>)
 8000f88:	f001 fbb0 	bl	80026ec <tcDMASendStr>
}
 8000f8c:	bf00      	nop
 8000f8e:	3718      	adds	r7, #24
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20000618 	.word	0x20000618
 8000f98:	0800e664 	.word	0x0800e664
 8000f9c:	200003dc 	.word	0x200003dc

08000fa0 <setScanRefCommad>:

void setScanRefCommad(char *cmd)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
	float pos[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 8000fa8:	f107 0308 	add.w	r3, r7, #8
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
	getFloatAxisVal(cmd,pos);
 8000fb6:	f107 0308 	add.w	r3, r7, #8
 8000fba:	4619      	mov	r1, r3
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f7ff ff2d 	bl	8000e1c <getFloatAxisVal>
	hcSetScanPos(&hc,pos);
 8000fc2:	f107 0308 	add.w	r3, r7, #8
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4805      	ldr	r0, [pc, #20]	; (8000fe0 <setScanRefCommad+0x40>)
 8000fca:	f002 f899 	bl	8003100 <hcSetScanPos>
	tcDMASendStr(&tcPc,"0OK\r");
 8000fce:	4905      	ldr	r1, [pc, #20]	; (8000fe4 <setScanRefCommad+0x44>)
 8000fd0:	4805      	ldr	r0, [pc, #20]	; (8000fe8 <setScanRefCommad+0x48>)
 8000fd2:	f001 fb8b 	bl	80026ec <tcDMASendStr>
}
 8000fd6:	bf00      	nop
 8000fd8:	3718      	adds	r7, #24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000618 	.word	0x20000618
 8000fe4:	0800e664 	.word	0x0800e664
 8000fe8:	200003dc 	.word	0x200003dc

08000fec <setBoardRefCommad>:

void setBoardRefCommad(char *cmd)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b086      	sub	sp, #24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
	float pos[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 8000ff4:	f107 0308 	add.w	r3, r7, #8
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
	getFloatAxisVal(cmd,pos);
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	4619      	mov	r1, r3
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff ff07 	bl	8000e1c <getFloatAxisVal>
	hcSetBoardPos(&hc,pos);
 800100e:	f107 0308 	add.w	r3, r7, #8
 8001012:	4619      	mov	r1, r3
 8001014:	4805      	ldr	r0, [pc, #20]	; (800102c <setBoardRefCommad+0x40>)
 8001016:	f002 f833 	bl	8003080 <hcSetBoardPos>
	tcDMASendStr(&tcPc,"0OK\r");
 800101a:	4905      	ldr	r1, [pc, #20]	; (8001030 <setBoardRefCommad+0x44>)
 800101c:	4805      	ldr	r0, [pc, #20]	; (8001034 <setBoardRefCommad+0x48>)
 800101e:	f001 fb65 	bl	80026ec <tcDMASendStr>
}
 8001022:	bf00      	nop
 8001024:	3718      	adds	r7, #24
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20000618 	.word	0x20000618
 8001030:	0800e664 	.word	0x0800e664
 8001034:	200003dc 	.word	0x200003dc

08001038 <setSpeedCommand>:

void setSpeedCommand(char *cmd)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
	float speed[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 8001040:	f107 0308 	add.w	r3, r7, #8
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
	getFloatAxisVal(cmd,speed);
 800104e:	f107 0308 	add.w	r3, r7, #8
 8001052:	4619      	mov	r1, r3
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f7ff fee1 	bl	8000e1c <getFloatAxisVal>
	hcSetSpeed(&hc, speed);
 800105a:	f107 0308 	add.w	r3, r7, #8
 800105e:	4619      	mov	r1, r3
 8001060:	4805      	ldr	r0, [pc, #20]	; (8001078 <setSpeedCommand+0x40>)
 8001062:	f002 f9cf 	bl	8003404 <hcSetSpeed>
	tcDMASendStr(&tcPc,"0OK\r");
 8001066:	4905      	ldr	r1, [pc, #20]	; (800107c <setSpeedCommand+0x44>)
 8001068:	4805      	ldr	r0, [pc, #20]	; (8001080 <setSpeedCommand+0x48>)
 800106a:	f001 fb3f 	bl	80026ec <tcDMASendStr>
}
 800106e:	bf00      	nop
 8001070:	3718      	adds	r7, #24
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000618 	.word	0x20000618
 800107c:	0800e664 	.word	0x0800e664
 8001080:	200003dc 	.word	0x200003dc

08001084 <setAccelCommand>:

void setAccelCommand(char *cmd)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	float accel[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 800108c:	f107 0308 	add.w	r3, r7, #8
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
	getFloatAxisVal(cmd,accel);
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	4619      	mov	r1, r3
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f7ff febb 	bl	8000e1c <getFloatAxisVal>
	hcSetAccel(&hc, accel);
 80010a6:	f107 0308 	add.w	r3, r7, #8
 80010aa:	4619      	mov	r1, r3
 80010ac:	4805      	ldr	r0, [pc, #20]	; (80010c4 <setAccelCommand+0x40>)
 80010ae:	f002 f91d 	bl	80032ec <hcSetAccel>
	tcDMASendStr(&tcPc,"0OK\r");
 80010b2:	4905      	ldr	r1, [pc, #20]	; (80010c8 <setAccelCommand+0x44>)
 80010b4:	4805      	ldr	r0, [pc, #20]	; (80010cc <setAccelCommand+0x48>)
 80010b6:	f001 fb19 	bl	80026ec <tcDMASendStr>
}
 80010ba:	bf00      	nop
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000618 	.word	0x20000618
 80010c8:	0800e664 	.word	0x0800e664
 80010cc:	200003dc 	.word	0x200003dc

080010d0 <setStepConfCommand>:
void setStepConfCommand(char *cmd)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
	float stepC[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 80010d8:	f107 0308 	add.w	r3, r7, #8
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
	getFloatAxisVal(cmd,stepC);
 80010e6:	f107 0308 	add.w	r3, r7, #8
 80010ea:	4619      	mov	r1, r3
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f7ff fe95 	bl	8000e1c <getFloatAxisVal>
	hcSetStepmm(&hc, stepC);
 80010f2:	f107 0308 	add.w	r3, r7, #8
 80010f6:	4619      	mov	r1, r3
 80010f8:	4805      	ldr	r0, [pc, #20]	; (8001110 <setStepConfCommand+0x40>)
 80010fa:	f002 fa0f 	bl	800351c <hcSetStepmm>
	tcDMASendStr(&tcPc,"0OK\r");
 80010fe:	4905      	ldr	r1, [pc, #20]	; (8001114 <setStepConfCommand+0x44>)
 8001100:	4805      	ldr	r0, [pc, #20]	; (8001118 <setStepConfCommand+0x48>)
 8001102:	f001 faf3 	bl	80026ec <tcDMASendStr>
}
 8001106:	bf00      	nop
 8001108:	3718      	adds	r7, #24
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000618 	.word	0x20000618
 8001114:	0800e664 	.word	0x0800e664
 8001118:	200003dc 	.word	0x200003dc

0800111c <homeCommand>:

void homeCommand(char *cmd)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	axisEenableRequest = 0;
 8001124:	4b24      	ldr	r3, [pc, #144]	; (80011b8 <homeCommand+0x9c>)
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
	if(cmd[0] == 0)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d103      	bne.n	800113a <homeCommand+0x1e>
	{
		axisEenableRequest = 0x0F;
 8001132:	4b21      	ldr	r3, [pc, #132]	; (80011b8 <homeCommand+0x9c>)
 8001134:	220f      	movs	r2, #15
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	e033      	b.n	80011a2 <homeCommand+0x86>
	}
	else
	{
		if(strchr (cmd,'X'))
 800113a:	2158      	movs	r1, #88	; 0x58
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f009 f913 	bl	800a368 <strchr>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d005      	beq.n	8001154 <homeCommand+0x38>
			axisEenableRequest |= 0x01;
 8001148:	4b1b      	ldr	r3, [pc, #108]	; (80011b8 <homeCommand+0x9c>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	4a19      	ldr	r2, [pc, #100]	; (80011b8 <homeCommand+0x9c>)
 8001152:	6013      	str	r3, [r2, #0]
		if(strchr (cmd,'Y'))
 8001154:	2159      	movs	r1, #89	; 0x59
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f009 f906 	bl	800a368 <strchr>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d005      	beq.n	800116e <homeCommand+0x52>
			axisEenableRequest |= 0x02;
 8001162:	4b15      	ldr	r3, [pc, #84]	; (80011b8 <homeCommand+0x9c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f043 0302 	orr.w	r3, r3, #2
 800116a:	4a13      	ldr	r2, [pc, #76]	; (80011b8 <homeCommand+0x9c>)
 800116c:	6013      	str	r3, [r2, #0]
		if(strchr (cmd,'Z'))
 800116e:	215a      	movs	r1, #90	; 0x5a
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f009 f8f9 	bl	800a368 <strchr>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d005      	beq.n	8001188 <homeCommand+0x6c>
			axisEenableRequest |= 0x04;
 800117c:	4b0e      	ldr	r3, [pc, #56]	; (80011b8 <homeCommand+0x9c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f043 0304 	orr.w	r3, r3, #4
 8001184:	4a0c      	ldr	r2, [pc, #48]	; (80011b8 <homeCommand+0x9c>)
 8001186:	6013      	str	r3, [r2, #0]
		if(strchr (cmd,'C'))
 8001188:	2143      	movs	r1, #67	; 0x43
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f009 f8ec 	bl	800a368 <strchr>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d005      	beq.n	80011a2 <homeCommand+0x86>
			axisEenableRequest |= 0x08;
 8001196:	4b08      	ldr	r3, [pc, #32]	; (80011b8 <homeCommand+0x9c>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f043 0308 	orr.w	r3, r3, #8
 800119e:	4a06      	ldr	r2, [pc, #24]	; (80011b8 <homeCommand+0x9c>)
 80011a0:	6013      	str	r3, [r2, #0]
	}
	appHomingState = home_start;
 80011a2:	4b06      	ldr	r3, [pc, #24]	; (80011bc <homeCommand+0xa0>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
	appState = homing;
 80011a8:	4b05      	ldr	r3, [pc, #20]	; (80011c0 <homeCommand+0xa4>)
 80011aa:	2203      	movs	r2, #3
 80011ac:	701a      	strb	r2, [r3, #0]
	sendPos();
	driverDisable(X);
	driverDisable(Y);
	driverDisable(Z);
	driverDisable(T);*/
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000610 	.word	0x20000610
 80011bc:	2000072c 	.word	0x2000072c
 80011c0:	20000614 	.word	0x20000614

080011c4 <moveCommand>:
/*
 * Manage movement and  speed if requested.
 * If C move is present only circular speed is changed.
 */
void moveCommand(char *cmd)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
	char *ptrFind = strpbrk(cmd,"F");
 80011cc:	2146      	movs	r1, #70	; 0x46
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f009 f8ca 	bl	800a368 <strchr>
 80011d4:	60f8      	str	r0, [r7, #12]
	if(ptrFind)
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d01d      	beq.n	8001218 <moveCommand+0x54>
	{
		float speed;
		//exctractParam(ptrFind,' ',strParam);
		sscanf(ptrFind+1,"%f",&speed);
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	3301      	adds	r3, #1
 80011e0:	f107 0208 	add.w	r2, r7, #8
 80011e4:	4913      	ldr	r1, [pc, #76]	; (8001234 <moveCommand+0x70>)
 80011e6:	4618      	mov	r0, r3
 80011e8:	f009 f83e 	bl	800a268 <siscanf>
		if(strpbrk(cmd,"C"))
 80011ec:	2143      	movs	r1, #67	; 0x43
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f009 f8ba 	bl	800a368 <strchr>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d007      	beq.n	800120a <moveCommand+0x46>
			hcSetRotationSpeed(&hc, speed);
 80011fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80011fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001202:	480d      	ldr	r0, [pc, #52]	; (8001238 <moveCommand+0x74>)
 8001204:	f001 fff8 	bl	80031f8 <hcSetRotationSpeed>
 8001208:	e006      	b.n	8001218 <moveCommand+0x54>
		else
			hcSetLinearSpeed(&hc, speed);
 800120a:	edd7 7a02 	vldr	s15, [r7, #8]
 800120e:	eeb0 0a67 	vmov.f32	s0, s15
 8001212:	4809      	ldr	r0, [pc, #36]	; (8001238 <moveCommand+0x74>)
 8001214:	f001 ffb4 	bl	8003180 <hcSetLinearSpeed>
	}

	axisEenableRequest = getFloatAxisVal(cmd,moveRequestArr);
 8001218:	4908      	ldr	r1, [pc, #32]	; (800123c <moveCommand+0x78>)
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff fdfe 	bl	8000e1c <getFloatAxisVal>
 8001220:	4603      	mov	r3, r0
 8001222:	4a07      	ldr	r2, [pc, #28]	; (8001240 <moveCommand+0x7c>)
 8001224:	6013      	str	r3, [r2, #0]
	appState = moveRequest;
 8001226:	4b07      	ldr	r3, [pc, #28]	; (8001244 <moveCommand+0x80>)
 8001228:	2201      	movs	r2, #1
 800122a:	701a      	strb	r2, [r3, #0]
	sendPos();
	driverDisable(X);
	driverDisable(Y);
	driverDisable(Z);
	driverDisable(T);*/
}
 800122c:	bf00      	nop
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	0800e640 	.word	0x0800e640
 8001238:	20000618 	.word	0x20000618
 800123c:	200002cc 	.word	0x200002cc
 8001240:	20000610 	.word	0x20000610
 8001244:	20000614 	.word	0x20000614

08001248 <readAccel>:


void readAccel(void)
{
 8001248:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800124c:	b0a4      	sub	sp, #144	; 0x90
 800124e:	af06      	add	r7, sp, #24
	char strOut[100];
	float accel[4]= {0.0f, 0.0f, 0.0f, 0.0f};
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]
	hcGetAccel(&hc, accel);
 800125c:	1d3b      	adds	r3, r7, #4
 800125e:	4619      	mov	r1, r3
 8001260:	4819      	ldr	r0, [pc, #100]	; (80012c8 <readAccel+0x80>)
 8001262:	f002 f8a3 	bl	80033ac <hcGetAccel>
	sprintf(strOut, "0X%f Y%f Z%f C%f\r", accel[X], accel[Y], accel[Z], accel[T]);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f995 	bl	8000598 <__aeabi_f2d>
 800126e:	4682      	mov	sl, r0
 8001270:	468b      	mov	fp, r1
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff f98f 	bl	8000598 <__aeabi_f2d>
 800127a:	4604      	mov	r4, r0
 800127c:	460d      	mov	r5, r1
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff f989 	bl	8000598 <__aeabi_f2d>
 8001286:	4680      	mov	r8, r0
 8001288:	4689      	mov	r9, r1
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff f983 	bl	8000598 <__aeabi_f2d>
 8001292:	4602      	mov	r2, r0
 8001294:	460b      	mov	r3, r1
 8001296:	f107 0014 	add.w	r0, r7, #20
 800129a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800129e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80012a2:	e9cd 4500 	strd	r4, r5, [sp]
 80012a6:	4652      	mov	r2, sl
 80012a8:	465b      	mov	r3, fp
 80012aa:	4908      	ldr	r1, [pc, #32]	; (80012cc <readAccel+0x84>)
 80012ac:	f008 ffbc 	bl	800a228 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	4619      	mov	r1, r3
 80012b6:	4806      	ldr	r0, [pc, #24]	; (80012d0 <readAccel+0x88>)
 80012b8:	f001 fa18 	bl	80026ec <tcDMASendStr>
}
 80012bc:	bf00      	nop
 80012be:	3778      	adds	r7, #120	; 0x78
 80012c0:	46bd      	mov	sp, r7
 80012c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80012c6:	bf00      	nop
 80012c8:	20000618 	.word	0x20000618
 80012cc:	0800e66c 	.word	0x0800e66c
 80012d0:	200003dc 	.word	0x200003dc

080012d4 <readStepConf>:

void readStepConf(void)
{
 80012d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012d8:	b0a4      	sub	sp, #144	; 0x90
 80012da:	af06      	add	r7, sp, #24
	char strOut[100];
	float stepC[4]= {0.0f, 0.0f, 0.0f, 0.0f};
 80012dc:	1d3b      	adds	r3, r7, #4
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
	hcGetStepmm(&hc, stepC);
 80012e8:	1d3b      	adds	r3, r7, #4
 80012ea:	4619      	mov	r1, r3
 80012ec:	4819      	ldr	r0, [pc, #100]	; (8001354 <readStepConf+0x80>)
 80012ee:	f002 f96d 	bl	80035cc <hcGetStepmm>
	sprintf(strOut, "0X%f Y%f Z%f C%f\r", stepC[X], stepC[Y], stepC[Z], stepC[T]);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff f94f 	bl	8000598 <__aeabi_f2d>
 80012fa:	4682      	mov	sl, r0
 80012fc:	468b      	mov	fp, r1
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff f949 	bl	8000598 <__aeabi_f2d>
 8001306:	4604      	mov	r4, r0
 8001308:	460d      	mov	r5, r1
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff f943 	bl	8000598 <__aeabi_f2d>
 8001312:	4680      	mov	r8, r0
 8001314:	4689      	mov	r9, r1
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff f93d 	bl	8000598 <__aeabi_f2d>
 800131e:	4602      	mov	r2, r0
 8001320:	460b      	mov	r3, r1
 8001322:	f107 0014 	add.w	r0, r7, #20
 8001326:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800132a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800132e:	e9cd 4500 	strd	r4, r5, [sp]
 8001332:	4652      	mov	r2, sl
 8001334:	465b      	mov	r3, fp
 8001336:	4908      	ldr	r1, [pc, #32]	; (8001358 <readStepConf+0x84>)
 8001338:	f008 ff76 	bl	800a228 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	4619      	mov	r1, r3
 8001342:	4806      	ldr	r0, [pc, #24]	; (800135c <readStepConf+0x88>)
 8001344:	f001 f9d2 	bl	80026ec <tcDMASendStr>
}
 8001348:	bf00      	nop
 800134a:	3778      	adds	r7, #120	; 0x78
 800134c:	46bd      	mov	sp, r7
 800134e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001352:	bf00      	nop
 8001354:	20000618 	.word	0x20000618
 8001358:	0800e66c 	.word	0x0800e66c
 800135c:	200003dc 	.word	0x200003dc

08001360 <readSpeed>:

void readSpeed(void)
{
 8001360:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001364:	b0a4      	sub	sp, #144	; 0x90
 8001366:	af06      	add	r7, sp, #24
	char strOut[100];
	float speed[4]= {0.0f, 0.0f, 0.0f, 0.0f};
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]
	hcGetSpeed(&hc, speed);
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	4619      	mov	r1, r3
 8001378:	4819      	ldr	r0, [pc, #100]	; (80013e0 <readSpeed+0x80>)
 800137a:	f002 f8a3 	bl	80034c4 <hcGetSpeed>
	sprintf(strOut, "0X%f Y%f Z%f C%f\r", speed[X], speed[Y], speed[Z], speed[T]);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff f909 	bl	8000598 <__aeabi_f2d>
 8001386:	4682      	mov	sl, r0
 8001388:	468b      	mov	fp, r1
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff f903 	bl	8000598 <__aeabi_f2d>
 8001392:	4604      	mov	r4, r0
 8001394:	460d      	mov	r5, r1
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff f8fd 	bl	8000598 <__aeabi_f2d>
 800139e:	4680      	mov	r8, r0
 80013a0:	4689      	mov	r9, r1
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff f8f7 	bl	8000598 <__aeabi_f2d>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	f107 0014 	add.w	r0, r7, #20
 80013b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80013b6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80013ba:	e9cd 4500 	strd	r4, r5, [sp]
 80013be:	4652      	mov	r2, sl
 80013c0:	465b      	mov	r3, fp
 80013c2:	4908      	ldr	r1, [pc, #32]	; (80013e4 <readSpeed+0x84>)
 80013c4:	f008 ff30 	bl	800a228 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	4619      	mov	r1, r3
 80013ce:	4806      	ldr	r0, [pc, #24]	; (80013e8 <readSpeed+0x88>)
 80013d0:	f001 f98c 	bl	80026ec <tcDMASendStr>
}
 80013d4:	bf00      	nop
 80013d6:	3778      	adds	r7, #120	; 0x78
 80013d8:	46bd      	mov	sp, r7
 80013da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80013de:	bf00      	nop
 80013e0:	20000618 	.word	0x20000618
 80013e4:	0800e66c 	.word	0x0800e66c
 80013e8:	200003dc 	.word	0x200003dc

080013ec <readScanRef>:

void readScanRef(void)
{
 80013ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013f0:	b0a2      	sub	sp, #136	; 0x88
 80013f2:	af04      	add	r7, sp, #16
	char strOut[100];
	float sr[4]= {0.0f, 0.0f, 0.0f, 0.0f};
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	609a      	str	r2, [r3, #8]
 80013fe:	60da      	str	r2, [r3, #12]
	hcGetScanPos(&hc, sr);
 8001400:	1d3b      	adds	r3, r7, #4
 8001402:	4619      	mov	r1, r3
 8001404:	4815      	ldr	r0, [pc, #84]	; (800145c <readScanRef+0x70>)
 8001406:	f001 fe9f 	bl	8003148 <hcGetScanPos>
	sprintf(strOut, "0X%f Y%f Z%f\r", sr[X], sr[Y], sr[Z]);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff f8c3 	bl	8000598 <__aeabi_f2d>
 8001412:	4680      	mov	r8, r0
 8001414:	4689      	mov	r9, r1
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff f8bd 	bl	8000598 <__aeabi_f2d>
 800141e:	4604      	mov	r4, r0
 8001420:	460d      	mov	r5, r1
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff f8b7 	bl	8000598 <__aeabi_f2d>
 800142a:	4602      	mov	r2, r0
 800142c:	460b      	mov	r3, r1
 800142e:	f107 0014 	add.w	r0, r7, #20
 8001432:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001436:	e9cd 4500 	strd	r4, r5, [sp]
 800143a:	4642      	mov	r2, r8
 800143c:	464b      	mov	r3, r9
 800143e:	4908      	ldr	r1, [pc, #32]	; (8001460 <readScanRef+0x74>)
 8001440:	f008 fef2 	bl	800a228 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	4619      	mov	r1, r3
 800144a:	4806      	ldr	r0, [pc, #24]	; (8001464 <readScanRef+0x78>)
 800144c:	f001 f94e 	bl	80026ec <tcDMASendStr>
}
 8001450:	bf00      	nop
 8001452:	3778      	adds	r7, #120	; 0x78
 8001454:	46bd      	mov	sp, r7
 8001456:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800145a:	bf00      	nop
 800145c:	20000618 	.word	0x20000618
 8001460:	0800e680 	.word	0x0800e680
 8001464:	200003dc 	.word	0x200003dc

08001468 <readBoardRef>:

void readBoardRef(void)
{
 8001468:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800146c:	b0a2      	sub	sp, #136	; 0x88
 800146e:	af04      	add	r7, sp, #16
	char strOut[100];
	float sr[4]= {0.0f, 0.0f, 0.0f, 0.0f};
 8001470:	1d3b      	adds	r3, r7, #4
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]
 8001478:	609a      	str	r2, [r3, #8]
 800147a:	60da      	str	r2, [r3, #12]
	hcGetBoardPos(&hc, sr);
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	4619      	mov	r1, r3
 8001480:	4815      	ldr	r0, [pc, #84]	; (80014d8 <readBoardRef+0x70>)
 8001482:	f001 fe21 	bl	80030c8 <hcGetBoardPos>
	sprintf(strOut, "0X%f Y%f Z%f\r", sr[X], sr[Y], sr[Z]);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff f885 	bl	8000598 <__aeabi_f2d>
 800148e:	4680      	mov	r8, r0
 8001490:	4689      	mov	r9, r1
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff f87f 	bl	8000598 <__aeabi_f2d>
 800149a:	4604      	mov	r4, r0
 800149c:	460d      	mov	r5, r1
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff f879 	bl	8000598 <__aeabi_f2d>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	f107 0014 	add.w	r0, r7, #20
 80014ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80014b2:	e9cd 4500 	strd	r4, r5, [sp]
 80014b6:	4642      	mov	r2, r8
 80014b8:	464b      	mov	r3, r9
 80014ba:	4908      	ldr	r1, [pc, #32]	; (80014dc <readBoardRef+0x74>)
 80014bc:	f008 feb4 	bl	800a228 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	4619      	mov	r1, r3
 80014c6:	4806      	ldr	r0, [pc, #24]	; (80014e0 <readBoardRef+0x78>)
 80014c8:	f001 f910 	bl	80026ec <tcDMASendStr>
}
 80014cc:	bf00      	nop
 80014ce:	3778      	adds	r7, #120	; 0x78
 80014d0:	46bd      	mov	sp, r7
 80014d2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80014d6:	bf00      	nop
 80014d8:	20000618 	.word	0x20000618
 80014dc:	0800e680 	.word	0x0800e680
 80014e0:	200003dc 	.word	0x200003dc

080014e4 <readZHeadOff>:

void readZHeadOff(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b09a      	sub	sp, #104	; 0x68
 80014e8:	af00      	add	r7, sp, #0
	char strOut[100];
	sprintf(strOut, "0Z%f\r", hcGetZHeadOffset(&hc));
 80014ea:	480b      	ldr	r0, [pc, #44]	; (8001518 <readZHeadOff+0x34>)
 80014ec:	f001 fd1e 	bl	8002f2c <hcGetZHeadOffset>
 80014f0:	ee10 3a10 	vmov	r3, s0
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff f84f 	bl	8000598 <__aeabi_f2d>
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	1d38      	adds	r0, r7, #4
 8001500:	4906      	ldr	r1, [pc, #24]	; (800151c <readZHeadOff+0x38>)
 8001502:	f008 fe91 	bl	800a228 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	4619      	mov	r1, r3
 800150a:	4805      	ldr	r0, [pc, #20]	; (8001520 <readZHeadOff+0x3c>)
 800150c:	f001 f8ee 	bl	80026ec <tcDMASendStr>
}
 8001510:	bf00      	nop
 8001512:	3768      	adds	r7, #104	; 0x68
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000618 	.word	0x20000618
 800151c:	0800e690 	.word	0x0800e690
 8001520:	200003dc 	.word	0x200003dc

08001524 <sendFeederList>:

void sendFeederList(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b0c6      	sub	sp, #280	; 0x118
 8001528:	af00      	add	r7, sp, #0
	char strOut[256];
	feederScan();
 800152a:	f001 f9cb 	bl	80028c4 <feederScan>
	strOut[0] = '0';
 800152e:	f107 0314 	add.w	r3, r7, #20
 8001532:	2230      	movs	r2, #48	; 0x30
 8001534:	701a      	strb	r2, [r3, #0]
	strOut[1] = 0;
 8001536:	f107 0314 	add.w	r3, r7, #20
 800153a:	2200      	movs	r2, #0
 800153c:	705a      	strb	r2, [r3, #1]

	for(unsigned int i = 0; i<amountFeeder; i++)
 800153e:	2300      	movs	r3, #0
 8001540:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001544:	e016      	b.n	8001574 <sendFeederList+0x50>
	{
		char addrStr[20];
		sprintf(addrStr, "%d ", feederlist[i]);
 8001546:	4a21      	ldr	r2, [pc, #132]	; (80015cc <sendFeederList+0xa8>)
 8001548:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800154c:	4413      	add	r3, r2
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	461a      	mov	r2, r3
 8001552:	463b      	mov	r3, r7
 8001554:	491e      	ldr	r1, [pc, #120]	; (80015d0 <sendFeederList+0xac>)
 8001556:	4618      	mov	r0, r3
 8001558:	f008 fe66 	bl	800a228 <siprintf>
		strcat(strOut,addrStr);
 800155c:	463a      	mov	r2, r7
 800155e:	f107 0314 	add.w	r3, r7, #20
 8001562:	4611      	mov	r1, r2
 8001564:	4618      	mov	r0, r3
 8001566:	f008 fef0 	bl	800a34a <strcat>
	for(unsigned int i = 0; i<amountFeeder; i++)
 800156a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800156e:	3301      	adds	r3, #1
 8001570:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001574:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <sendFeederList+0xb0>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	461a      	mov	r2, r3
 800157a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800157e:	4293      	cmp	r3, r2
 8001580:	d3e1      	bcc.n	8001546 <sendFeederList+0x22>
	}
	strOut[strlen(strOut)-1] = 0; // Escape last space
 8001582:	f107 0314 	add.w	r3, r7, #20
 8001586:	4618      	mov	r0, r3
 8001588:	f7fe fe4a 	bl	8000220 <strlen>
 800158c:	4603      	mov	r3, r0
 800158e:	3b01      	subs	r3, #1
 8001590:	f107 0214 	add.w	r2, r7, #20
 8001594:	2100      	movs	r1, #0
 8001596:	54d1      	strb	r1, [r2, r3]
	strcat(strOut,"\r");
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	4618      	mov	r0, r3
 800159e:	f7fe fe3f 	bl	8000220 <strlen>
 80015a2:	4603      	mov	r3, r0
 80015a4:	461a      	mov	r2, r3
 80015a6:	f107 0314 	add.w	r3, r7, #20
 80015aa:	4413      	add	r3, r2
 80015ac:	490a      	ldr	r1, [pc, #40]	; (80015d8 <sendFeederList+0xb4>)
 80015ae:	461a      	mov	r2, r3
 80015b0:	460b      	mov	r3, r1
 80015b2:	881b      	ldrh	r3, [r3, #0]
 80015b4:	8013      	strh	r3, [r2, #0]
	tcDMASendStr(&tcPc,strOut);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	4807      	ldr	r0, [pc, #28]	; (80015dc <sendFeederList+0xb8>)
 80015be:	f001 f895 	bl	80026ec <tcDMASendStr>
}
 80015c2:	bf00      	nop
 80015c4:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000234 	.word	0x20000234
 80015d0:	0800e698 	.word	0x0800e698
 80015d4:	2000072d 	.word	0x2000072d
 80015d8:	0800e69c 	.word	0x0800e69c
 80015dc:	200003dc 	.word	0x200003dc

080015e0 <getFeederParam>:

void getFeederParam(char *cmd)
{
 80015e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80015e4:	b0db      	sub	sp, #364	; 0x16c
 80015e6:	af08      	add	r7, sp, #32
 80015e8:	1d3b      	adds	r3, r7, #4
 80015ea:	6018      	str	r0, [r3, #0]
	char name[40];
	unsigned int addr;
	vector3d pos;
	unsigned char stepS;
	unsigned char stepCMP;
	sscanf(cmd,"%u",&addr);
 80015ec:	f107 0218 	add.w	r2, r7, #24
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	4932      	ldr	r1, [pc, #200]	; (80016bc <getFeederParam+0xdc>)
 80015f4:	6818      	ldr	r0, [r3, #0]
 80015f6:	f008 fe37 	bl	800a268 <siscanf>

	feederGetName(addr, name);
 80015fa:	f107 0318 	add.w	r3, r7, #24
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	b2db      	uxtb	r3, r3
 8001602:	f107 021c 	add.w	r2, r7, #28
 8001606:	4611      	mov	r1, r2
 8001608:	4618      	mov	r0, r3
 800160a:	f001 fa19 	bl	8002a40 <feederGetName>
	feederGetPos(addr, &pos);
 800160e:	f107 0318 	add.w	r3, r7, #24
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	b2db      	uxtb	r3, r3
 8001616:	f107 020c 	add.w	r2, r7, #12
 800161a:	4611      	mov	r1, r2
 800161c:	4618      	mov	r0, r3
 800161e:	f001 fa69 	bl	8002af4 <feederGetPos>
	stepS = feederGetStepSize(addr);
 8001622:	f107 0318 	add.w	r3, r7, #24
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	b2db      	uxtb	r3, r3
 800162a:	4618      	mov	r0, r3
 800162c:	f001 face 	bl	8002bcc <feederGetStepSize>
 8001630:	4603      	mov	r3, r0
 8001632:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
	stepCMP = feederGetCMPB(addr);
 8001636:	f107 0318 	add.w	r3, r7, #24
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	b2db      	uxtb	r3, r3
 800163e:	4618      	mov	r0, r3
 8001640:	f001 faf0 	bl	8002c24 <feederGetCMPB>
 8001644:	4603      	mov	r3, r0
 8001646:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146

	sprintf(strOut,"0N%s X%f Y%f Z%f S%d C%d\r", name, pos.x, pos.y, pos.z, stepS, stepCMP);
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4618      	mov	r0, r3
 8001652:	f7fe ffa1 	bl	8000598 <__aeabi_f2d>
 8001656:	4604      	mov	r4, r0
 8001658:	460d      	mov	r5, r1
 800165a:	f107 030c 	add.w	r3, r7, #12
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	4618      	mov	r0, r3
 8001662:	f7fe ff99 	bl	8000598 <__aeabi_f2d>
 8001666:	4680      	mov	r8, r0
 8001668:	4689      	mov	r9, r1
 800166a:	f107 030c 	add.w	r3, r7, #12
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	4618      	mov	r0, r3
 8001672:	f7fe ff91 	bl	8000598 <__aeabi_f2d>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	f897 1147 	ldrb.w	r1, [r7, #327]	; 0x147
 800167e:	f897 0146 	ldrb.w	r0, [r7, #326]	; 0x146
 8001682:	f107 0c1c 	add.w	ip, r7, #28
 8001686:	f107 0644 	add.w	r6, r7, #68	; 0x44
 800168a:	9007      	str	r0, [sp, #28]
 800168c:	9106      	str	r1, [sp, #24]
 800168e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001692:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001696:	e9cd 4500 	strd	r4, r5, [sp]
 800169a:	4662      	mov	r2, ip
 800169c:	4908      	ldr	r1, [pc, #32]	; (80016c0 <getFeederParam+0xe0>)
 800169e:	4630      	mov	r0, r6
 80016a0:	f008 fdc2 	bl	800a228 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 80016a4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80016a8:	4619      	mov	r1, r3
 80016aa:	4806      	ldr	r0, [pc, #24]	; (80016c4 <getFeederParam+0xe4>)
 80016ac:	f001 f81e 	bl	80026ec <tcDMASendStr>
}
 80016b0:	bf00      	nop
 80016b2:	f507 77a6 	add.w	r7, r7, #332	; 0x14c
 80016b6:	46bd      	mov	sp, r7
 80016b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80016bc:	0800e6a0 	.word	0x0800e6a0
 80016c0:	0800e6a4 	.word	0x0800e6a4
 80016c4:	200003dc 	.word	0x200003dc

080016c8 <setFeederParam>:

void setFeederParam(char *cmd)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b09c      	sub	sp, #112	; 0x70
 80016cc:	af06      	add	r7, sp, #24
 80016ce:	6078      	str	r0, [r7, #4]
	char name[50];
	unsigned int addr;
	vector3d pos;
	unsigned int stepS;
	unsigned int stepCMP;
	sscanf(cmd,"%u N%s X%f Y%f Z%f S%u C%u", &addr, name, &(pos.x), &(pos.y), &(pos.z), &stepS, &stepCMP);
 80016d0:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80016d4:	f107 0220 	add.w	r2, r7, #32
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	9304      	str	r3, [sp, #16]
 80016de:	f107 0310 	add.w	r3, r7, #16
 80016e2:	9303      	str	r3, [sp, #12]
 80016e4:	f107 0314 	add.w	r3, r7, #20
 80016e8:	3308      	adds	r3, #8
 80016ea:	9302      	str	r3, [sp, #8]
 80016ec:	f107 0314 	add.w	r3, r7, #20
 80016f0:	3304      	adds	r3, #4
 80016f2:	9301      	str	r3, [sp, #4]
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	460b      	mov	r3, r1
 80016fc:	491a      	ldr	r1, [pc, #104]	; (8001768 <setFeederParam+0xa0>)
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f008 fdb2 	bl	800a268 <siscanf>

	feederSetName(addr, name);
 8001704:	6a3b      	ldr	r3, [r7, #32]
 8001706:	b2db      	uxtb	r3, r3
 8001708:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800170c:	4611      	mov	r1, r2
 800170e:	4618      	mov	r0, r3
 8001710:	f001 f9cc 	bl	8002aac <feederSetName>
	feederSetPos(addr, pos);
 8001714:	6a3b      	ldr	r3, [r7, #32]
 8001716:	b2db      	uxtb	r3, r3
 8001718:	edd7 6a05 	vldr	s13, [r7, #20]
 800171c:	ed97 7a06 	vldr	s14, [r7, #24]
 8001720:	edd7 7a07 	vldr	s15, [r7, #28]
 8001724:	eeb0 0a66 	vmov.f32	s0, s13
 8001728:	eef0 0a47 	vmov.f32	s1, s14
 800172c:	eeb0 1a67 	vmov.f32	s2, s15
 8001730:	4618      	mov	r0, r3
 8001732:	f001 f9ff 	bl	8002b34 <feederSetPos>
	feederSetStepSize(addr, stepS);
 8001736:	6a3b      	ldr	r3, [r7, #32]
 8001738:	b2db      	uxtb	r3, r3
 800173a:	693a      	ldr	r2, [r7, #16]
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	4611      	mov	r1, r2
 8001740:	4618      	mov	r0, r3
 8001742:	f001 fa2d 	bl	8002ba0 <feederSetStepSize>
	feederSetCMPB(addr, stepCMP);
 8001746:	6a3b      	ldr	r3, [r7, #32]
 8001748:	b2db      	uxtb	r3, r3
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	b2d2      	uxtb	r2, r2
 800174e:	4611      	mov	r1, r2
 8001750:	4618      	mov	r0, r3
 8001752:	f001 fa51 	bl	8002bf8 <feederSetCMPB>

	tcDMASendStr(&tcPc,"0OK\r");
 8001756:	4905      	ldr	r1, [pc, #20]	; (800176c <setFeederParam+0xa4>)
 8001758:	4805      	ldr	r0, [pc, #20]	; (8001770 <setFeederParam+0xa8>)
 800175a:	f000 ffc7 	bl	80026ec <tcDMASendStr>
}
 800175e:	bf00      	nop
 8001760:	3758      	adds	r7, #88	; 0x58
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	0800e6c0 	.word	0x0800e6c0
 800176c:	0800e664 	.word	0x0800e664
 8001770:	200003dc 	.word	0x200003dc

08001774 <flashSaveFeeder>:

void flashSaveFeeder(char *cmd)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
	unsigned int addr;
	sscanf(cmd,"%u",&addr);
 800177c:	f107 030c 	add.w	r3, r7, #12
 8001780:	461a      	mov	r2, r3
 8001782:	4908      	ldr	r1, [pc, #32]	; (80017a4 <flashSaveFeeder+0x30>)
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f008 fd6f 	bl	800a268 <siscanf>
	feederFlashSave(addr);
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	b2db      	uxtb	r3, r3
 800178e:	4618      	mov	r0, r3
 8001790:	f001 f902 	bl	8002998 <feederFlashSave>
	tcDMASendStr(&tcPc,"0OK\r");
 8001794:	4904      	ldr	r1, [pc, #16]	; (80017a8 <flashSaveFeeder+0x34>)
 8001796:	4805      	ldr	r0, [pc, #20]	; (80017ac <flashSaveFeeder+0x38>)
 8001798:	f000 ffa8 	bl	80026ec <tcDMASendStr>
}
 800179c:	bf00      	nop
 800179e:	3710      	adds	r7, #16
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	0800e6a0 	.word	0x0800e6a0
 80017a8:	0800e664 	.word	0x0800e664
 80017ac:	200003dc 	.word	0x200003dc

080017b0 <feederMove>:

void feederMove(char *cmd)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	unsigned int addr;
	sscanf(cmd,"%u",&addr);
 80017b8:	f107 030c 	add.w	r3, r7, #12
 80017bc:	461a      	mov	r2, r3
 80017be:	4908      	ldr	r1, [pc, #32]	; (80017e0 <feederMove+0x30>)
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f008 fd51 	bl	800a268 <siscanf>
	feederSendStep(addr);
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	4618      	mov	r0, r3
 80017cc:	f001 f90e 	bl	80029ec <feederSendStep>
	tcDMASendStr(&tcPc,"0OK\r");
 80017d0:	4904      	ldr	r1, [pc, #16]	; (80017e4 <feederMove+0x34>)
 80017d2:	4805      	ldr	r0, [pc, #20]	; (80017e8 <feederMove+0x38>)
 80017d4:	f000 ff8a 	bl	80026ec <tcDMASendStr>
}
 80017d8:	bf00      	nop
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	0800e6a0 	.word	0x0800e6a0
 80017e4:	0800e664 	.word	0x0800e664
 80017e8:	200003dc 	.word	0x200003dc

080017ec <readCommand>:

void readCommand(char *cmd)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	if( cmd[0] == '2' && cmd[1] == '0' && cmd[2] == '1')
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b32      	cmp	r3, #50	; 0x32
 80017fa:	d10c      	bne.n	8001816 <readCommand+0x2a>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	3301      	adds	r3, #1
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b30      	cmp	r3, #48	; 0x30
 8001804:	d107      	bne.n	8001816 <readCommand+0x2a>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	3302      	adds	r3, #2
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b31      	cmp	r3, #49	; 0x31
 800180e:	d102      	bne.n	8001816 <readCommand+0x2a>
	{
		readAccel();
 8001810:	f7ff fd1a 	bl	8001248 <readAccel>
 8001814:	e081      	b.n	800191a <readCommand+0x12e>
	}
	else if( cmd[0] == '9' && cmd[1] == '2')
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b39      	cmp	r3, #57	; 0x39
 800181c:	d107      	bne.n	800182e <readCommand+0x42>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3301      	adds	r3, #1
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b32      	cmp	r3, #50	; 0x32
 8001826:	d102      	bne.n	800182e <readCommand+0x42>
	{
		readStepConf();
 8001828:	f7ff fd54 	bl	80012d4 <readStepConf>
 800182c:	e075      	b.n	800191a <readCommand+0x12e>
	}
	else if( cmd[0] == '2' && cmd[1] == '0' && cmd[2] == '3')
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	2b32      	cmp	r3, #50	; 0x32
 8001834:	d10c      	bne.n	8001850 <readCommand+0x64>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	3301      	adds	r3, #1
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b30      	cmp	r3, #48	; 0x30
 800183e:	d107      	bne.n	8001850 <readCommand+0x64>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	3302      	adds	r3, #2
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b33      	cmp	r3, #51	; 0x33
 8001848:	d102      	bne.n	8001850 <readCommand+0x64>
	{
		readSpeed();
 800184a:	f7ff fd89 	bl	8001360 <readSpeed>
 800184e:	e064      	b.n	800191a <readCommand+0x12e>
	}
	else if( cmd[0] == '3' && cmd[1] == '3' && cmd[2] == '0')
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b33      	cmp	r3, #51	; 0x33
 8001856:	d10c      	bne.n	8001872 <readCommand+0x86>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	3301      	adds	r3, #1
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b33      	cmp	r3, #51	; 0x33
 8001860:	d107      	bne.n	8001872 <readCommand+0x86>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	3302      	adds	r3, #2
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	2b30      	cmp	r3, #48	; 0x30
 800186a:	d102      	bne.n	8001872 <readCommand+0x86>
	{
		readScanRef();
 800186c:	f7ff fdbe 	bl	80013ec <readScanRef>
 8001870:	e053      	b.n	800191a <readCommand+0x12e>
	}
	else if( cmd[0] == '3' && cmd[1] == '3' && cmd[2] == '1')
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b33      	cmp	r3, #51	; 0x33
 8001878:	d10c      	bne.n	8001894 <readCommand+0xa8>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	3301      	adds	r3, #1
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	2b33      	cmp	r3, #51	; 0x33
 8001882:	d107      	bne.n	8001894 <readCommand+0xa8>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	3302      	adds	r3, #2
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b31      	cmp	r3, #49	; 0x31
 800188c:	d102      	bne.n	8001894 <readCommand+0xa8>
	{
		readBoardRef();
 800188e:	f7ff fdeb 	bl	8001468 <readBoardRef>
 8001892:	e042      	b.n	800191a <readCommand+0x12e>
	}
	else if( cmd[0] == '3' && cmd[1] == '3' && cmd[2] == '2')
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	2b33      	cmp	r3, #51	; 0x33
 800189a:	d10c      	bne.n	80018b6 <readCommand+0xca>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	3301      	adds	r3, #1
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	2b33      	cmp	r3, #51	; 0x33
 80018a4:	d107      	bne.n	80018b6 <readCommand+0xca>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	3302      	adds	r3, #2
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b32      	cmp	r3, #50	; 0x32
 80018ae:	d102      	bne.n	80018b6 <readCommand+0xca>
	{
		readZHeadOff();
 80018b0:	f7ff fe18 	bl	80014e4 <readZHeadOff>
 80018b4:	e031      	b.n	800191a <readCommand+0x12e>
	}
	else if( cmd[0] == '1' && cmd[1] == '1' && cmd[2] == '4')
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	2b31      	cmp	r3, #49	; 0x31
 80018bc:	d10c      	bne.n	80018d8 <readCommand+0xec>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	3301      	adds	r3, #1
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	2b31      	cmp	r3, #49	; 0x31
 80018c6:	d107      	bne.n	80018d8 <readCommand+0xec>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3302      	adds	r3, #2
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b34      	cmp	r3, #52	; 0x34
 80018d0:	d102      	bne.n	80018d8 <readCommand+0xec>
	{
		sendPos();
 80018d2:	f7ff fb01 	bl	8000ed8 <sendPos>
 80018d6:	e020      	b.n	800191a <readCommand+0x12e>
	}
	else if( cmd[0] == '4' && cmd[1] == '0' && cmd[2] == '0')
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b34      	cmp	r3, #52	; 0x34
 80018de:	d117      	bne.n	8001910 <readCommand+0x124>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	3301      	adds	r3, #1
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	2b30      	cmp	r3, #48	; 0x30
 80018e8:	d112      	bne.n	8001910 <readCommand+0x124>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	3302      	adds	r3, #2
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	2b30      	cmp	r3, #48	; 0x30
 80018f2:	d10d      	bne.n	8001910 <readCommand+0x124>
	{
		if(appState == waiting)// is busy?
 80018f4:	4b0b      	ldr	r3, [pc, #44]	; (8001924 <readCommand+0x138>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d104      	bne.n	8001906 <readCommand+0x11a>
			tcDMASendStr(&tcPc,"00\r");
 80018fc:	490a      	ldr	r1, [pc, #40]	; (8001928 <readCommand+0x13c>)
 80018fe:	480b      	ldr	r0, [pc, #44]	; (800192c <readCommand+0x140>)
 8001900:	f000 fef4 	bl	80026ec <tcDMASendStr>
		if(appState == waiting)// is busy?
 8001904:	e009      	b.n	800191a <readCommand+0x12e>
		else
			tcDMASendStr(&tcPc,"01\r");
 8001906:	490a      	ldr	r1, [pc, #40]	; (8001930 <readCommand+0x144>)
 8001908:	4808      	ldr	r0, [pc, #32]	; (800192c <readCommand+0x140>)
 800190a:	f000 feef 	bl	80026ec <tcDMASendStr>
		if(appState == waiting)// is busy?
 800190e:	e004      	b.n	800191a <readCommand+0x12e>
	}
	else
		tcDMASendStr(&tcPc,"0R Command unknown\r");
 8001910:	4908      	ldr	r1, [pc, #32]	; (8001934 <readCommand+0x148>)
 8001912:	4806      	ldr	r0, [pc, #24]	; (800192c <readCommand+0x140>)
 8001914:	f000 feea 	bl	80026ec <tcDMASendStr>
}
 8001918:	bf00      	nop
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	20000614 	.word	0x20000614
 8001928:	0800e6dc 	.word	0x0800e6dc
 800192c:	200003dc 	.word	0x200003dc
 8001930:	0800e6e0 	.word	0x0800e6e0
 8001934:	0800e6e4 	.word	0x0800e6e4

08001938 <confCommand>:
/*
 * If first char on command line is M.
 * Used for move configuration command.
 */
void confCommand(char *cmd)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
	if( cmd[0] == '2' && cmd[1] == '0' && cmd[2] == '1' && cmd[3] == ' ')
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b32      	cmp	r3, #50	; 0x32
 8001946:	d114      	bne.n	8001972 <confCommand+0x3a>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	3301      	adds	r3, #1
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	2b30      	cmp	r3, #48	; 0x30
 8001950:	d10f      	bne.n	8001972 <confCommand+0x3a>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	3302      	adds	r3, #2
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2b31      	cmp	r3, #49	; 0x31
 800195a:	d10a      	bne.n	8001972 <confCommand+0x3a>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	3303      	adds	r3, #3
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b20      	cmp	r3, #32
 8001964:	d105      	bne.n	8001972 <confCommand+0x3a>
	{
		setAccelCommand(&cmd[4]);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	3304      	adds	r3, #4
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff fb8a 	bl	8001084 <setAccelCommand>
 8001970:	e0c8      	b.n	8001b04 <confCommand+0x1cc>
	}
	else if( cmd[0] == '2' && cmd[1] == '0' && cmd[2] == '3' && cmd[3] == ' ')
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b32      	cmp	r3, #50	; 0x32
 8001978:	d114      	bne.n	80019a4 <confCommand+0x6c>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	3301      	adds	r3, #1
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b30      	cmp	r3, #48	; 0x30
 8001982:	d10f      	bne.n	80019a4 <confCommand+0x6c>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3302      	adds	r3, #2
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	2b33      	cmp	r3, #51	; 0x33
 800198c:	d10a      	bne.n	80019a4 <confCommand+0x6c>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	3303      	adds	r3, #3
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b20      	cmp	r3, #32
 8001996:	d105      	bne.n	80019a4 <confCommand+0x6c>
	{
		setSpeedCommand(&cmd[4]);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3304      	adds	r3, #4
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fb4b 	bl	8001038 <setSpeedCommand>
 80019a2:	e0af      	b.n	8001b04 <confCommand+0x1cc>
	}
	else if( cmd[0] == '3' && cmd[1] == '3' && cmd[2] == '0' && cmd[3] == ' ')
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b33      	cmp	r3, #51	; 0x33
 80019aa:	d114      	bne.n	80019d6 <confCommand+0x9e>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3301      	adds	r3, #1
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	2b33      	cmp	r3, #51	; 0x33
 80019b4:	d10f      	bne.n	80019d6 <confCommand+0x9e>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	3302      	adds	r3, #2
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b30      	cmp	r3, #48	; 0x30
 80019be:	d10a      	bne.n	80019d6 <confCommand+0x9e>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3303      	adds	r3, #3
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	2b20      	cmp	r3, #32
 80019c8:	d105      	bne.n	80019d6 <confCommand+0x9e>
	{
		setScanRefCommad(&cmd[4]);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	3304      	adds	r3, #4
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff fae6 	bl	8000fa0 <setScanRefCommad>
 80019d4:	e096      	b.n	8001b04 <confCommand+0x1cc>
	}
	else if( cmd[0] == '3' && cmd[1] == '3' && cmd[2] == '1' && cmd[3] == ' ')
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	2b33      	cmp	r3, #51	; 0x33
 80019dc:	d114      	bne.n	8001a08 <confCommand+0xd0>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	3301      	adds	r3, #1
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b33      	cmp	r3, #51	; 0x33
 80019e6:	d10f      	bne.n	8001a08 <confCommand+0xd0>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	3302      	adds	r3, #2
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b31      	cmp	r3, #49	; 0x31
 80019f0:	d10a      	bne.n	8001a08 <confCommand+0xd0>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	3303      	adds	r3, #3
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b20      	cmp	r3, #32
 80019fa:	d105      	bne.n	8001a08 <confCommand+0xd0>
	{
		setBoardRefCommad(&cmd[4]);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3304      	adds	r3, #4
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff faf3 	bl	8000fec <setBoardRefCommad>
 8001a06:	e07d      	b.n	8001b04 <confCommand+0x1cc>
	}
	else if( cmd[0] == '3' && cmd[1] == '3' && cmd[2] == '2' && cmd[3] == ' ')
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b33      	cmp	r3, #51	; 0x33
 8001a0e:	d114      	bne.n	8001a3a <confCommand+0x102>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	3301      	adds	r3, #1
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b33      	cmp	r3, #51	; 0x33
 8001a18:	d10f      	bne.n	8001a3a <confCommand+0x102>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3302      	adds	r3, #2
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b32      	cmp	r3, #50	; 0x32
 8001a22:	d10a      	bne.n	8001a3a <confCommand+0x102>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3303      	adds	r3, #3
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b20      	cmp	r3, #32
 8001a2c:	d105      	bne.n	8001a3a <confCommand+0x102>
	{
		setZHeasRefCommad(&cmd[4]);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	3304      	adds	r3, #4
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff fa8e 	bl	8000f54 <setZHeasRefCommad>
 8001a38:	e064      	b.n	8001b04 <confCommand+0x1cc>
	}
	else if( cmd[0] == '5' && cmd[1] == '0' && cmd[2] == '0')
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b35      	cmp	r3, #53	; 0x35
 8001a40:	d111      	bne.n	8001a66 <confCommand+0x12e>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	3301      	adds	r3, #1
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b30      	cmp	r3, #48	; 0x30
 8001a4a:	d10c      	bne.n	8001a66 <confCommand+0x12e>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3302      	adds	r3, #2
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b30      	cmp	r3, #48	; 0x30
 8001a54:	d107      	bne.n	8001a66 <confCommand+0x12e>
	{
		hcFlashSave(&hc);
 8001a56:	482d      	ldr	r0, [pc, #180]	; (8001b0c <confCommand+0x1d4>)
 8001a58:	f001 fa78 	bl	8002f4c <hcFlashSave>
		tcDMASendStr(&tcPc,"0OK\r");
 8001a5c:	492c      	ldr	r1, [pc, #176]	; (8001b10 <confCommand+0x1d8>)
 8001a5e:	482d      	ldr	r0, [pc, #180]	; (8001b14 <confCommand+0x1dc>)
 8001a60:	f000 fe44 	bl	80026ec <tcDMASendStr>
 8001a64:	e04e      	b.n	8001b04 <confCommand+0x1cc>
	}
	else if(cmd[0] == '6'&& cmd[1] == '4' && cmd[2] == ' ')
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	2b36      	cmp	r3, #54	; 0x36
 8001a6c:	d116      	bne.n	8001a9c <confCommand+0x164>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	3301      	adds	r3, #1
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b34      	cmp	r3, #52	; 0x34
 8001a76:	d111      	bne.n	8001a9c <confCommand+0x164>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b20      	cmp	r3, #32
 8001a80:	d10c      	bne.n	8001a9c <confCommand+0x164>
	{
		unsigned int digPin;
		sscanf(&cmd[3], "%u",&digPin);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3303      	adds	r3, #3
 8001a86:	f107 020c 	add.w	r2, r7, #12
 8001a8a:	4923      	ldr	r1, [pc, #140]	; (8001b18 <confCommand+0x1e0>)
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f008 fbeb 	bl	800a268 <siscanf>
		setDigitalOutput(digPin);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f001 fa65 	bl	8002f64 <setDigitalOutput>
	{
 8001a9a:	e033      	b.n	8001b04 <confCommand+0x1cc>
	}
	else if(cmd[0] == '6'&& cmd[1] == '5' && cmd[2] == ' ')
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b36      	cmp	r3, #54	; 0x36
 8001aa2:	d116      	bne.n	8001ad2 <confCommand+0x19a>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	2b35      	cmp	r3, #53	; 0x35
 8001aac:	d111      	bne.n	8001ad2 <confCommand+0x19a>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	3302      	adds	r3, #2
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b20      	cmp	r3, #32
 8001ab6:	d10c      	bne.n	8001ad2 <confCommand+0x19a>
	{
		unsigned int digPin;
		sscanf(&cmd[3], "%u",&digPin);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	3303      	adds	r3, #3
 8001abc:	f107 0208 	add.w	r2, r7, #8
 8001ac0:	4915      	ldr	r1, [pc, #84]	; (8001b18 <confCommand+0x1e0>)
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f008 fbd0 	bl	800a268 <siscanf>
		resetDigitalOutput(digPin);
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	4618      	mov	r0, r3
 8001acc:	f001 fa90 	bl	8002ff0 <resetDigitalOutput>
	{
 8001ad0:	e018      	b.n	8001b04 <confCommand+0x1cc>
	}
	else if(cmd[0] == '9'&& cmd[1] == '2' && cmd[2] == ' ')
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	2b39      	cmp	r3, #57	; 0x39
 8001ad8:	d10f      	bne.n	8001afa <confCommand+0x1c2>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3301      	adds	r3, #1
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b32      	cmp	r3, #50	; 0x32
 8001ae2:	d10a      	bne.n	8001afa <confCommand+0x1c2>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	3302      	adds	r3, #2
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b20      	cmp	r3, #32
 8001aec:	d105      	bne.n	8001afa <confCommand+0x1c2>
	{
		setStepConfCommand(&cmd[3]);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	3303      	adds	r3, #3
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff faec 	bl	80010d0 <setStepConfCommand>
 8001af8:	e004      	b.n	8001b04 <confCommand+0x1cc>
	}
	else
		tcDMASendStr(&tcPc,"0M Command unknown\r");
 8001afa:	4908      	ldr	r1, [pc, #32]	; (8001b1c <confCommand+0x1e4>)
 8001afc:	4805      	ldr	r0, [pc, #20]	; (8001b14 <confCommand+0x1dc>)
 8001afe:	f000 fdf5 	bl	80026ec <tcDMASendStr>
}
 8001b02:	bf00      	nop
 8001b04:	bf00      	nop
 8001b06:	3710      	adds	r7, #16
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	20000618 	.word	0x20000618
 8001b10:	0800e664 	.word	0x0800e664
 8001b14:	200003dc 	.word	0x200003dc
 8001b18:	0800e6a0 	.word	0x0800e6a0
 8001b1c:	0800e6f8 	.word	0x0800e6f8

08001b20 <Gcommand>:
/*
 * If first char on command line is G.
 * Used for move command
 */
void Gcommand(char *cmd)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
	if( (cmd[0] == '0' || cmd[0] == '1') && (cmd[1] == ' '))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b30      	cmp	r3, #48	; 0x30
 8001b2e:	d003      	beq.n	8001b38 <Gcommand+0x18>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b31      	cmp	r3, #49	; 0x31
 8001b36:	d10a      	bne.n	8001b4e <Gcommand+0x2e>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2b20      	cmp	r3, #32
 8001b40:	d105      	bne.n	8001b4e <Gcommand+0x2e>
		moveCommand(&cmd[2]);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	3302      	adds	r3, #2
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fb3c 	bl	80011c4 <moveCommand>
 8001b4c:	e052      	b.n	8001bf4 <Gcommand+0xd4>

	else if(cmd[0] == '9'&& cmd[1] == '0' && cmd[2] == ' ')
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	2b39      	cmp	r3, #57	; 0x39
 8001b54:	d116      	bne.n	8001b84 <Gcommand+0x64>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b30      	cmp	r3, #48	; 0x30
 8001b5e:	d111      	bne.n	8001b84 <Gcommand+0x64>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3302      	adds	r3, #2
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b20      	cmp	r3, #32
 8001b68:	d10c      	bne.n	8001b84 <Gcommand+0x64>
 8001b6a:	4b24      	ldr	r3, [pc, #144]	; (8001bfc <Gcommand+0xdc>)
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	2301      	movs	r3, #1
 8001b70:	74fb      	strb	r3, [r7, #19]


__attribute__((always_inline))
static inline void hcSetCoordMode(volatile hardControl *hc, coordMode cm)
{
	hc->coordMode = cm;
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	7cfa      	ldrb	r2, [r7, #19]
 8001b76:	711a      	strb	r2, [r3, #4]
}
 8001b78:	bf00      	nop
	{
		hcSetCoordMode(&hc, absolute);
		tcDMASendStr(&tcPc,"0OK\r");
 8001b7a:	4921      	ldr	r1, [pc, #132]	; (8001c00 <Gcommand+0xe0>)
 8001b7c:	4821      	ldr	r0, [pc, #132]	; (8001c04 <Gcommand+0xe4>)
 8001b7e:	f000 fdb5 	bl	80026ec <tcDMASendStr>
 8001b82:	e037      	b.n	8001bf4 <Gcommand+0xd4>
	}

	else if(cmd[0] == '9'&& cmd[1] == '1' && cmd[2] == ' ')
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b39      	cmp	r3, #57	; 0x39
 8001b8a:	d116      	bne.n	8001bba <Gcommand+0x9a>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b31      	cmp	r3, #49	; 0x31
 8001b94:	d111      	bne.n	8001bba <Gcommand+0x9a>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	3302      	adds	r3, #2
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	2b20      	cmp	r3, #32
 8001b9e:	d10c      	bne.n	8001bba <Gcommand+0x9a>
 8001ba0:	4b16      	ldr	r3, [pc, #88]	; (8001bfc <Gcommand+0xdc>)
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	72fb      	strb	r3, [r7, #11]
	hc->coordMode = cm;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	7afa      	ldrb	r2, [r7, #11]
 8001bac:	711a      	strb	r2, [r3, #4]
}
 8001bae:	bf00      	nop
	{
		hcSetCoordMode(&hc, relative);
		tcDMASendStr(&tcPc,"0OK\r");
 8001bb0:	4913      	ldr	r1, [pc, #76]	; (8001c00 <Gcommand+0xe0>)
 8001bb2:	4814      	ldr	r0, [pc, #80]	; (8001c04 <Gcommand+0xe4>)
 8001bb4:	f000 fd9a 	bl	80026ec <tcDMASendStr>
 8001bb8:	e01c      	b.n	8001bf4 <Gcommand+0xd4>
	}
	else if(cmd[0] == '2'&& cmd[1] == '8' && cmd[2] == ' ' && appState == waiting)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2b32      	cmp	r3, #50	; 0x32
 8001bc0:	d113      	bne.n	8001bea <Gcommand+0xca>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2b38      	cmp	r3, #56	; 0x38
 8001bca:	d10e      	bne.n	8001bea <Gcommand+0xca>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3302      	adds	r3, #2
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	2b20      	cmp	r3, #32
 8001bd4:	d109      	bne.n	8001bea <Gcommand+0xca>
 8001bd6:	4b0c      	ldr	r3, [pc, #48]	; (8001c08 <Gcommand+0xe8>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d105      	bne.n	8001bea <Gcommand+0xca>
	{
		homeCommand(&cmd[3]);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3303      	adds	r3, #3
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff fa9a 	bl	800111c <homeCommand>
 8001be8:	e004      	b.n	8001bf4 <Gcommand+0xd4>
	}
	else
		tcDMASendStr(&tcPc,"0G Command unknown\r");
 8001bea:	4908      	ldr	r1, [pc, #32]	; (8001c0c <Gcommand+0xec>)
 8001bec:	4805      	ldr	r0, [pc, #20]	; (8001c04 <Gcommand+0xe4>)
 8001bee:	f000 fd7d 	bl	80026ec <tcDMASendStr>
}
 8001bf2:	bf00      	nop
 8001bf4:	bf00      	nop
 8001bf6:	3718      	adds	r7, #24
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000618 	.word	0x20000618
 8001c00:	0800e664 	.word	0x0800e664
 8001c04:	200003dc 	.word	0x200003dc
 8001c08:	20000614 	.word	0x20000614
 8001c0c:	0800e70c 	.word	0x0800e70c

08001c10 <feederCommand>:

void feederCommand(char *cmd)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	if(cmd[0] == 'A')
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b41      	cmp	r3, #65	; 0x41
 8001c1e:	d102      	bne.n	8001c26 <feederCommand+0x16>
	{
		sendFeederList();
 8001c20:	f7ff fc80 	bl	8001524 <sendFeederList>
	}
	else if(cmd[0] == 'M'&& cmd[1] == ' ')
	{
		feederMove(&cmd[2]);
	}
}
 8001c24:	e03b      	b.n	8001c9e <feederCommand+0x8e>
	else if(cmd[0] == 'G'&& cmd[1] == ' ')
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	2b47      	cmp	r3, #71	; 0x47
 8001c2c:	d10a      	bne.n	8001c44 <feederCommand+0x34>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	3301      	adds	r3, #1
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b20      	cmp	r3, #32
 8001c36:	d105      	bne.n	8001c44 <feederCommand+0x34>
		getFeederParam(&cmd[2]);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	3302      	adds	r3, #2
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff fccf 	bl	80015e0 <getFeederParam>
 8001c42:	e02c      	b.n	8001c9e <feederCommand+0x8e>
	else if(cmd[0] == 'S'&& cmd[1] == ' ')
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b53      	cmp	r3, #83	; 0x53
 8001c4a:	d10a      	bne.n	8001c62 <feederCommand+0x52>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b20      	cmp	r3, #32
 8001c54:	d105      	bne.n	8001c62 <feederCommand+0x52>
		setFeederParam(&cmd[2]);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3302      	adds	r3, #2
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff fd34 	bl	80016c8 <setFeederParam>
 8001c60:	e01d      	b.n	8001c9e <feederCommand+0x8e>
	else if(cmd[0] == 'F'&& cmd[1] == ' ')
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	2b46      	cmp	r3, #70	; 0x46
 8001c68:	d10a      	bne.n	8001c80 <feederCommand+0x70>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b20      	cmp	r3, #32
 8001c72:	d105      	bne.n	8001c80 <feederCommand+0x70>
		flashSaveFeeder(&cmd[2]);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3302      	adds	r3, #2
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff fd7b 	bl	8001774 <flashSaveFeeder>
 8001c7e:	e00e      	b.n	8001c9e <feederCommand+0x8e>
	else if(cmd[0] == 'M'&& cmd[1] == ' ')
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b4d      	cmp	r3, #77	; 0x4d
 8001c86:	d10a      	bne.n	8001c9e <feederCommand+0x8e>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	2b20      	cmp	r3, #32
 8001c90:	d105      	bne.n	8001c9e <feederCommand+0x8e>
		feederMove(&cmd[2]);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	3302      	adds	r3, #2
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff fd8a 	bl	80017b0 <feederMove>
}
 8001c9c:	e7ff      	b.n	8001c9e <feederCommand+0x8e>
 8001c9e:	bf00      	nop
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
	...

08001ca8 <specialCommandCommand>:

void specialCommandCommand(char *cmd)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
	if(cmd[0] == '9' && cmd[1] == '9' && cmd[2] == ' ')
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	2b39      	cmp	r3, #57	; 0x39
 8001cb6:	d14c      	bne.n	8001d52 <specialCommandCommand+0xaa>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b39      	cmp	r3, #57	; 0x39
 8001cc0:	d147      	bne.n	8001d52 <specialCommandCommand+0xaa>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	3302      	adds	r3, #2
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	2b20      	cmp	r3, #32
 8001cca:	d142      	bne.n	8001d52 <specialCommandCommand+0xaa>
	{
		unsigned int motorMask= 0;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60fb      	str	r3, [r7, #12]
		if(cmd[3] == 0)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	3303      	adds	r3, #3
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d102      	bne.n	8001ce0 <specialCommandCommand+0x38>
		{
			motorMask = 0x0F;
 8001cda:	230f      	movs	r3, #15
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	e033      	b.n	8001d48 <specialCommandCommand+0xa0>
		}
		else
		{
			if(strchr (&cmd[3],'X'))
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	3303      	adds	r3, #3
 8001ce4:	2158      	movs	r1, #88	; 0x58
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f008 fb3e 	bl	800a368 <strchr>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d003      	beq.n	8001cfa <specialCommandCommand+0x52>
				motorMask |= 0x01;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	f043 0301 	orr.w	r3, r3, #1
 8001cf8:	60fb      	str	r3, [r7, #12]
			if(strchr (&cmd[3],'Y'))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	3303      	adds	r3, #3
 8001cfe:	2159      	movs	r1, #89	; 0x59
 8001d00:	4618      	mov	r0, r3
 8001d02:	f008 fb31 	bl	800a368 <strchr>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d003      	beq.n	8001d14 <specialCommandCommand+0x6c>
				motorMask |= 0x02;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f043 0302 	orr.w	r3, r3, #2
 8001d12:	60fb      	str	r3, [r7, #12]
			if(strchr (&cmd[3],'Z'))
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3303      	adds	r3, #3
 8001d18:	215a      	movs	r1, #90	; 0x5a
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f008 fb24 	bl	800a368 <strchr>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <specialCommandCommand+0x86>
				motorMask |= 0x04;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f043 0304 	orr.w	r3, r3, #4
 8001d2c:	60fb      	str	r3, [r7, #12]
			if(strchr (&cmd[3],'C'))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	3303      	adds	r3, #3
 8001d32:	2143      	movs	r1, #67	; 0x43
 8001d34:	4618      	mov	r0, r3
 8001d36:	f008 fb17 	bl	800a368 <strchr>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d003      	beq.n	8001d48 <specialCommandCommand+0xa0>
				motorMask |= 0x08;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f043 0308 	orr.w	r3, r3, #8
 8001d46:	60fb      	str	r3, [r7, #12]
		}
		hcStop(&hc, motorMask);
 8001d48:	68f9      	ldr	r1, [r7, #12]
 8001d4a:	483b      	ldr	r0, [pc, #236]	; (8001e38 <specialCommandCommand+0x190>)
 8001d4c:	f001 fe8a 	bl	8003a64 <hcStop>
	{
 8001d50:	e06d      	b.n	8001e2e <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '0' && cmd[1] == '0')
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	2b30      	cmp	r3, #48	; 0x30
 8001d58:	d111      	bne.n	8001d7e <specialCommandCommand+0xd6>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b30      	cmp	r3, #48	; 0x30
 8001d62:	d10c      	bne.n	8001d7e <specialCommandCommand+0xd6>
	{
		driverDisable(X);
 8001d64:	2000      	movs	r0, #0
 8001d66:	f002 fb11 	bl	800438c <driverDisable>
		driverDisable(Y);
 8001d6a:	2001      	movs	r0, #1
 8001d6c:	f002 fb0e 	bl	800438c <driverDisable>
		driverDisable(Z);
 8001d70:	2002      	movs	r0, #2
 8001d72:	f002 fb0b 	bl	800438c <driverDisable>
		driverDisable(T);
 8001d76:	2003      	movs	r0, #3
 8001d78:	f002 fb08 	bl	800438c <driverDisable>
 8001d7c:	e057      	b.n	8001e2e <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '1' && cmd[1] == '1' )
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2b31      	cmp	r3, #49	; 0x31
 8001d84:	d111      	bne.n	8001daa <specialCommandCommand+0x102>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	2b31      	cmp	r3, #49	; 0x31
 8001d8e:	d10c      	bne.n	8001daa <specialCommandCommand+0x102>
	{
		driverEnable(X);
 8001d90:	2000      	movs	r0, #0
 8001d92:	f002 faa5 	bl	80042e0 <driverEnable>
		driverEnable(Y);
 8001d96:	2001      	movs	r0, #1
 8001d98:	f002 faa2 	bl	80042e0 <driverEnable>
		driverEnable(Z);
 8001d9c:	2002      	movs	r0, #2
 8001d9e:	f002 fa9f 	bl	80042e0 <driverEnable>
		driverEnable(T);
 8001da2:	2003      	movs	r0, #3
 8001da4:	f002 fa9c 	bl	80042e0 <driverEnable>
 8001da8:	e041      	b.n	8001e2e <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '2' && cmd[1] == '0' )
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	2b32      	cmp	r3, #50	; 0x32
 8001db0:	d108      	bne.n	8001dc4 <specialCommandCommand+0x11c>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3301      	adds	r3, #1
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b30      	cmp	r3, #48	; 0x30
 8001dba:	d103      	bne.n	8001dc4 <specialCommandCommand+0x11c>
	{
		watchdogMode = 0;
 8001dbc:	4b1f      	ldr	r3, [pc, #124]	; (8001e3c <specialCommandCommand+0x194>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	e034      	b.n	8001e2e <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '2' && cmd[1] == '1' )
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	2b32      	cmp	r3, #50	; 0x32
 8001dca:	d108      	bne.n	8001dde <specialCommandCommand+0x136>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3301      	adds	r3, #1
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	2b31      	cmp	r3, #49	; 0x31
 8001dd4:	d103      	bne.n	8001dde <specialCommandCommand+0x136>
	{
		watchdogMode = 1;
 8001dd6:	4b19      	ldr	r3, [pc, #100]	; (8001e3c <specialCommandCommand+0x194>)
 8001dd8:	2201      	movs	r2, #1
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	e027      	b.n	8001e2e <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '2' && cmd[1] == '2' )
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b32      	cmp	r3, #50	; 0x32
 8001de4:	d109      	bne.n	8001dfa <specialCommandCommand+0x152>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	3301      	adds	r3, #1
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	2b32      	cmp	r3, #50	; 0x32
 8001dee:	d104      	bne.n	8001dfa <specialCommandCommand+0x152>
	{
		watchDogTime = userTick;
 8001df0:	4b13      	ldr	r3, [pc, #76]	; (8001e40 <specialCommandCommand+0x198>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a13      	ldr	r2, [pc, #76]	; (8001e44 <specialCommandCommand+0x19c>)
 8001df6:	6013      	str	r3, [r2, #0]
 8001df8:	e019      	b.n	8001e2e <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '3' && cmd[1] == '0' )
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	2b33      	cmp	r3, #51	; 0x33
 8001e00:	d108      	bne.n	8001e14 <specialCommandCommand+0x16c>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	3301      	adds	r3, #1
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b30      	cmp	r3, #48	; 0x30
 8001e0a:	d103      	bne.n	8001e14 <specialCommandCommand+0x16c>
	{
		pipe1StatusMode = 0;
 8001e0c:	4b0e      	ldr	r3, [pc, #56]	; (8001e48 <specialCommandCommand+0x1a0>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	e00c      	b.n	8001e2e <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '3' && cmd[1] == '1' )
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2b33      	cmp	r3, #51	; 0x33
 8001e1a:	d108      	bne.n	8001e2e <specialCommandCommand+0x186>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	2b31      	cmp	r3, #49	; 0x31
 8001e24:	d103      	bne.n	8001e2e <specialCommandCommand+0x186>
	{
		pipe1StatusMode = 1;
 8001e26:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <specialCommandCommand+0x1a0>)
 8001e28:	2201      	movs	r2, #1
 8001e2a:	601a      	str	r2, [r3, #0]
	}
}
 8001e2c:	e7ff      	b.n	8001e2e <specialCommandCommand+0x186>
 8001e2e:	bf00      	nop
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000618 	.word	0x20000618
 8001e3c:	200002c8 	.word	0x200002c8
 8001e40:	200002b8 	.word	0x200002b8
 8001e44:	200002dc 	.word	0x200002dc
 8001e48:	200004f8 	.word	0x200004f8

08001e4c <externalCom>:

/*
 * Check if command is received and execute is.
 */
void externalCom(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
	if(rcGetCommand(&rcPc,bufferRc))
 8001e50:	491a      	ldr	r1, [pc, #104]	; (8001ebc <externalCom+0x70>)
 8001e52:	481b      	ldr	r0, [pc, #108]	; (8001ec0 <externalCom+0x74>)
 8001e54:	f000 fb4a 	bl	80024ec <rcGetCommand>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d02b      	beq.n	8001eb6 <externalCom+0x6a>
	{
		if((bufferRc[0] == 'G'))
 8001e5e:	4b17      	ldr	r3, [pc, #92]	; (8001ebc <externalCom+0x70>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	2b47      	cmp	r3, #71	; 0x47
 8001e64:	d103      	bne.n	8001e6e <externalCom+0x22>
			Gcommand(&bufferRc[1]);
 8001e66:	4817      	ldr	r0, [pc, #92]	; (8001ec4 <externalCom+0x78>)
 8001e68:	f7ff fe5a 	bl	8001b20 <Gcommand>
		else if(bufferRc[0] == 'S')
			specialCommandCommand(&bufferRc[1]);
		else
			tcDMASendStr(&tcPc,"0Command unknown\r");
	}
}
 8001e6c:	e023      	b.n	8001eb6 <externalCom+0x6a>
		else if(bufferRc[0] == 'M')
 8001e6e:	4b13      	ldr	r3, [pc, #76]	; (8001ebc <externalCom+0x70>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	2b4d      	cmp	r3, #77	; 0x4d
 8001e74:	d103      	bne.n	8001e7e <externalCom+0x32>
			confCommand(&bufferRc[1]);
 8001e76:	4813      	ldr	r0, [pc, #76]	; (8001ec4 <externalCom+0x78>)
 8001e78:	f7ff fd5e 	bl	8001938 <confCommand>
}
 8001e7c:	e01b      	b.n	8001eb6 <externalCom+0x6a>
		else if(bufferRc[0] == 'R')
 8001e7e:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <externalCom+0x70>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	2b52      	cmp	r3, #82	; 0x52
 8001e84:	d103      	bne.n	8001e8e <externalCom+0x42>
			readCommand(&bufferRc[1]);
 8001e86:	480f      	ldr	r0, [pc, #60]	; (8001ec4 <externalCom+0x78>)
 8001e88:	f7ff fcb0 	bl	80017ec <readCommand>
}
 8001e8c:	e013      	b.n	8001eb6 <externalCom+0x6a>
		else if(bufferRc[0] == 'F')
 8001e8e:	4b0b      	ldr	r3, [pc, #44]	; (8001ebc <externalCom+0x70>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	2b46      	cmp	r3, #70	; 0x46
 8001e94:	d103      	bne.n	8001e9e <externalCom+0x52>
			feederCommand(&bufferRc[1]);
 8001e96:	480b      	ldr	r0, [pc, #44]	; (8001ec4 <externalCom+0x78>)
 8001e98:	f7ff feba 	bl	8001c10 <feederCommand>
}
 8001e9c:	e00b      	b.n	8001eb6 <externalCom+0x6a>
		else if(bufferRc[0] == 'S')
 8001e9e:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <externalCom+0x70>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b53      	cmp	r3, #83	; 0x53
 8001ea4:	d103      	bne.n	8001eae <externalCom+0x62>
			specialCommandCommand(&bufferRc[1]);
 8001ea6:	4807      	ldr	r0, [pc, #28]	; (8001ec4 <externalCom+0x78>)
 8001ea8:	f7ff fefe 	bl	8001ca8 <specialCommandCommand>
}
 8001eac:	e003      	b.n	8001eb6 <externalCom+0x6a>
			tcDMASendStr(&tcPc,"0Command unknown\r");
 8001eae:	4906      	ldr	r1, [pc, #24]	; (8001ec8 <externalCom+0x7c>)
 8001eb0:	4806      	ldr	r0, [pc, #24]	; (8001ecc <externalCom+0x80>)
 8001eb2:	f000 fc1b 	bl	80026ec <tcDMASendStr>
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	200003fc 	.word	0x200003fc
 8001ec0:	20000500 	.word	0x20000500
 8001ec4:	200003fd 	.word	0x200003fd
 8001ec8:	0800e720 	.word	0x0800e720
 8001ecc:	200003dc 	.word	0x200003dc

08001ed0 <homeFunction>:

void homeFunction(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08c      	sub	sp, #48	; 0x30
 8001ed4:	af00      	add	r7, sp, #0
	static float oldSpeed[4];
	static unsigned int timeTmp;

	if(appHomingState == home_start)
 8001ed6:	4ba1      	ldr	r3, [pc, #644]	; (800215c <homeFunction+0x28c>)
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d177      	bne.n	8001fce <homeFunction+0xfe>
	{
		for(unsigned int i = 0; i<4; i++)
 8001ede:	2300      	movs	r3, #0
 8001ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ee2:	e019      	b.n	8001f18 <homeFunction+0x48>
			oldSpeed[i] = PAPgetSpeed(&(hc.motorPap[i]));
 8001ee4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	011b      	lsls	r3, r3, #4
 8001eea:	1a9b      	subs	r3, r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	3308      	adds	r3, #8
 8001ef0:	4a9b      	ldr	r2, [pc, #620]	; (8002160 <homeFunction+0x290>)
 8001ef2:	4413      	add	r3, r2
 8001ef4:	61fb      	str	r3, [r7, #28]
 * return speed is in mm/s
 */
__attribute__((always_inline))
static inline float PAPgetSpeed(volatile PAPController *pap)
{
	return pap->maxSpeedTarget / pap->stepBymm;
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	edd3 6a03 	vldr	s13, [r3, #12]
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	ed93 7a00 	vldr	s14, [r3]
 8001f02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f06:	4a97      	ldr	r2, [pc, #604]	; (8002164 <homeFunction+0x294>)
 8001f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	4413      	add	r3, r2
 8001f0e:	edc3 7a00 	vstr	s15, [r3]
		for(unsigned int i = 0; i<4; i++)
 8001f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f14:	3301      	adds	r3, #1
 8001f16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f1a:	2b03      	cmp	r3, #3
 8001f1c:	d9e2      	bls.n	8001ee4 <homeFunction+0x14>
		// Move to switch
		for(unsigned int i = 0 ; i < 2; i++)
 8001f1e:	2300      	movs	r3, #0
 8001f20:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f22:	e031      	b.n	8001f88 <homeFunction+0xb8>
		{
			if(axisEenableRequest & (0x01 << i))
 8001f24:	2201      	movs	r2, #1
 8001f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	4b8e      	ldr	r3, [pc, #568]	; (8002168 <homeFunction+0x298>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4013      	ands	r3, r2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d024      	beq.n	8001f82 <homeFunction+0xb2>
			{
				PAPsetSpeed(&(hc.motorPap[i]),10.0f);
 8001f38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	011b      	lsls	r3, r3, #4
 8001f3e:	1a9b      	subs	r3, r3, r2
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	3308      	adds	r3, #8
 8001f44:	4a86      	ldr	r2, [pc, #536]	; (8002160 <homeFunction+0x290>)
 8001f46:	4413      	add	r3, r2
 8001f48:	61bb      	str	r3, [r7, #24]
 8001f4a:	4b88      	ldr	r3, [pc, #544]	; (800216c <homeFunction+0x29c>)
 8001f4c:	617b      	str	r3, [r7, #20]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	ed93 7a00 	vldr	s14, [r3]
 8001f54:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001f62:	bf00      	nop
				PAPmoveRequest(&(hc.motorPap[i]),-200000,1.0f);
 8001f64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f66:	4613      	mov	r3, r2
 8001f68:	011b      	lsls	r3, r3, #4
 8001f6a:	1a9b      	subs	r3, r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	3308      	adds	r3, #8
 8001f70:	4a7b      	ldr	r2, [pc, #492]	; (8002160 <homeFunction+0x290>)
 8001f72:	4413      	add	r3, r2
 8001f74:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001f78:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8002170 <homeFunction+0x2a0>
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f002 ff01 	bl	8004d84 <PAPmoveRequest>
		for(unsigned int i = 0 ; i < 2; i++)
 8001f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f84:	3301      	adds	r3, #1
 8001f86:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d9ca      	bls.n	8001f24 <homeFunction+0x54>
			}
		}
		if(axisEenableRequest & (0x01 << 3))
 8001f8e:	4b76      	ldr	r3, [pc, #472]	; (8002168 <homeFunction+0x298>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0308 	and.w	r3, r3, #8
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d015      	beq.n	8001fc6 <homeFunction+0xf6>
 8001f9a:	4b76      	ldr	r3, [pc, #472]	; (8002174 <homeFunction+0x2a4>)
 8001f9c:	613b      	str	r3, [r7, #16]
 8001f9e:	4b73      	ldr	r3, [pc, #460]	; (800216c <homeFunction+0x29c>)
 8001fa0:	60fb      	str	r3, [r7, #12]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	ed93 7a00 	vldr	s14, [r3]
 8001fa8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001fb6:	bf00      	nop
		{
			PAPsetSpeed(&(hc.motorPap[Z]),10.0f);
			PAPmoveRequest(&(hc.motorPap[Z]),200000,1.0f);
 8001fb8:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001fbc:	ed9f 0a6e 	vldr	s0, [pc, #440]	; 8002178 <homeFunction+0x2a8>
 8001fc0:	486c      	ldr	r0, [pc, #432]	; (8002174 <homeFunction+0x2a4>)
 8001fc2:	f002 fedf 	bl	8004d84 <PAPmoveRequest>
		}
		appHomingState = home_waitMoving;
 8001fc6:	4b65      	ldr	r3, [pc, #404]	; (800215c <homeFunction+0x28c>)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	701a      	strb	r2, [r3, #0]
		{
			PAPsetSpeed(&(hc.motorPap[i]),oldSpeed[i]);
		}
		appHomingState = home_end;
	}
}
 8001fcc:	e0c1      	b.n	8002152 <homeFunction+0x282>
	else if(appHomingState == home_waitMoving)
 8001fce:	4b63      	ldr	r3, [pc, #396]	; (800215c <homeFunction+0x28c>)
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d10a      	bne.n	8001fec <homeFunction+0x11c>
		if(!hcIsMoving(&hc))
 8001fd6:	4862      	ldr	r0, [pc, #392]	; (8002160 <homeFunction+0x290>)
 8001fd8:	f001 f92a 	bl	8003230 <hcIsMoving>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f040 80b7 	bne.w	8002152 <homeFunction+0x282>
			appHomingState = home_switchEscape;
 8001fe4:	4b5d      	ldr	r3, [pc, #372]	; (800215c <homeFunction+0x28c>)
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	701a      	strb	r2, [r3, #0]
}
 8001fea:	e0b2      	b.n	8002152 <homeFunction+0x282>
	else if(appHomingState == home_switchEscape)
 8001fec:	4b5b      	ldr	r3, [pc, #364]	; (800215c <homeFunction+0x28c>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d175      	bne.n	80020e0 <homeFunction+0x210>
		if(axisIsEna(X) || axisIsEna(Y) || axisIsEna(Z))
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	f7fe fea5 	bl	8000d44 <axisIsEna>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d10b      	bne.n	8002018 <homeFunction+0x148>
 8002000:	2001      	movs	r0, #1
 8002002:	f7fe fe9f 	bl	8000d44 <axisIsEna>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d105      	bne.n	8002018 <homeFunction+0x148>
 800200c:	2002      	movs	r0, #2
 800200e:	f7fe fe99 	bl	8000d44 <axisIsEna>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d05f      	beq.n	80020d8 <homeFunction+0x208>
			for(unsigned int i = 0 ; i < 3; i++)
 8002018:	2300      	movs	r3, #0
 800201a:	627b      	str	r3, [r7, #36]	; 0x24
 800201c:	e051      	b.n	80020c2 <homeFunction+0x1f2>
				if(axisIsEna(i))
 800201e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002020:	b2db      	uxtb	r3, r3
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe fe8e 	bl	8000d44 <axisIsEna>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d046      	beq.n	80020bc <homeFunction+0x1ec>
					if(!hc.motorPap[i].pfHome())
 800202e:	494c      	ldr	r1, [pc, #304]	; (8002160 <homeFunction+0x290>)
 8002030:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002032:	4613      	mov	r3, r2
 8002034:	011b      	lsls	r3, r3, #4
 8002036:	1a9b      	subs	r3, r3, r2
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	440b      	add	r3, r1
 800203c:	333c      	adds	r3, #60	; 0x3c
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4798      	blx	r3
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d117      	bne.n	8002078 <homeFunction+0x1a8>
						axisEenableRequest &= ~((0x01<<i)&0x07);
 8002048:	2201      	movs	r2, #1
 800204a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	f003 0307 	and.w	r3, r3, #7
 8002054:	43db      	mvns	r3, r3
 8002056:	461a      	mov	r2, r3
 8002058:	4b43      	ldr	r3, [pc, #268]	; (8002168 <homeFunction+0x298>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4013      	ands	r3, r2
 800205e:	4a42      	ldr	r2, [pc, #264]	; (8002168 <homeFunction+0x298>)
 8002060:	6013      	str	r3, [r2, #0]
						hc.motorPap[i].stepPos = 0;
 8002062:	493f      	ldr	r1, [pc, #252]	; (8002160 <homeFunction+0x290>)
 8002064:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002066:	4613      	mov	r3, r2
 8002068:	011b      	lsls	r3, r3, #4
 800206a:	1a9b      	subs	r3, r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	440b      	add	r3, r1
 8002070:	331c      	adds	r3, #28
 8002072:	2200      	movs	r2, #0
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	e021      	b.n	80020bc <homeFunction+0x1ec>
						if(i == Z)
 8002078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800207a:	2b02      	cmp	r3, #2
 800207c:	d10f      	bne.n	800209e <homeFunction+0x1ce>
							PAPmoveRequest(&(hc.motorPap[i]),-1,0.2f);
 800207e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002080:	4613      	mov	r3, r2
 8002082:	011b      	lsls	r3, r3, #4
 8002084:	1a9b      	subs	r3, r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	3308      	adds	r3, #8
 800208a:	4a35      	ldr	r2, [pc, #212]	; (8002160 <homeFunction+0x290>)
 800208c:	4413      	add	r3, r2
 800208e:	eddf 0a3b 	vldr	s1, [pc, #236]	; 800217c <homeFunction+0x2ac>
 8002092:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8002096:	4618      	mov	r0, r3
 8002098:	f002 fe74 	bl	8004d84 <PAPmoveRequest>
 800209c:	e00e      	b.n	80020bc <homeFunction+0x1ec>
							PAPmoveRequest(&(hc.motorPap[i]),1,0.2f);
 800209e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020a0:	4613      	mov	r3, r2
 80020a2:	011b      	lsls	r3, r3, #4
 80020a4:	1a9b      	subs	r3, r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	3308      	adds	r3, #8
 80020aa:	4a2d      	ldr	r2, [pc, #180]	; (8002160 <homeFunction+0x290>)
 80020ac:	4413      	add	r3, r2
 80020ae:	eddf 0a33 	vldr	s1, [pc, #204]	; 800217c <homeFunction+0x2ac>
 80020b2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80020b6:	4618      	mov	r0, r3
 80020b8:	f002 fe64 	bl	8004d84 <PAPmoveRequest>
			for(unsigned int i = 0 ; i < 3; i++)
 80020bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020be:	3301      	adds	r3, #1
 80020c0:	627b      	str	r3, [r7, #36]	; 0x24
 80020c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d9aa      	bls.n	800201e <homeFunction+0x14e>
			timeTmp = userTick;
 80020c8:	4b2d      	ldr	r3, [pc, #180]	; (8002180 <homeFunction+0x2b0>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a2d      	ldr	r2, [pc, #180]	; (8002184 <homeFunction+0x2b4>)
 80020ce:	6013      	str	r3, [r2, #0]
			appHomingState = home_delay;
 80020d0:	4b22      	ldr	r3, [pc, #136]	; (800215c <homeFunction+0x28c>)
 80020d2:	2203      	movs	r2, #3
 80020d4:	701a      	strb	r2, [r3, #0]
}
 80020d6:	e03c      	b.n	8002152 <homeFunction+0x282>
			appHomingState = home_speedReconfigure;
 80020d8:	4b20      	ldr	r3, [pc, #128]	; (800215c <homeFunction+0x28c>)
 80020da:	2204      	movs	r2, #4
 80020dc:	701a      	strb	r2, [r3, #0]
}
 80020de:	e038      	b.n	8002152 <homeFunction+0x282>
	else if(appHomingState == home_delay)
 80020e0:	4b1e      	ldr	r3, [pc, #120]	; (800215c <homeFunction+0x28c>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2b03      	cmp	r3, #3
 80020e6:	d10a      	bne.n	80020fe <homeFunction+0x22e>
		if( (userTick - timeTmp) > 1)
 80020e8:	4b25      	ldr	r3, [pc, #148]	; (8002180 <homeFunction+0x2b0>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	4b25      	ldr	r3, [pc, #148]	; (8002184 <homeFunction+0x2b4>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d92d      	bls.n	8002152 <homeFunction+0x282>
			appHomingState = home_switchEscape;
 80020f6:	4b19      	ldr	r3, [pc, #100]	; (800215c <homeFunction+0x28c>)
 80020f8:	2202      	movs	r2, #2
 80020fa:	701a      	strb	r2, [r3, #0]
}
 80020fc:	e029      	b.n	8002152 <homeFunction+0x282>
	else if(appHomingState == home_speedReconfigure)
 80020fe:	4b17      	ldr	r3, [pc, #92]	; (800215c <homeFunction+0x28c>)
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	2b04      	cmp	r3, #4
 8002104:	d125      	bne.n	8002152 <homeFunction+0x282>
		for(unsigned int i = 0 ; i < 4; i++)
 8002106:	2300      	movs	r3, #0
 8002108:	623b      	str	r3, [r7, #32]
 800210a:	e01c      	b.n	8002146 <homeFunction+0x276>
			PAPsetSpeed(&(hc.motorPap[i]),oldSpeed[i]);
 800210c:	6a3a      	ldr	r2, [r7, #32]
 800210e:	4613      	mov	r3, r2
 8002110:	011b      	lsls	r3, r3, #4
 8002112:	1a9b      	subs	r3, r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	3308      	adds	r3, #8
 8002118:	4a11      	ldr	r2, [pc, #68]	; (8002160 <homeFunction+0x290>)
 800211a:	441a      	add	r2, r3
 800211c:	4911      	ldr	r1, [pc, #68]	; (8002164 <homeFunction+0x294>)
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	440b      	add	r3, r1
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	60ba      	str	r2, [r7, #8]
 8002128:	607b      	str	r3, [r7, #4]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	ed93 7a00 	vldr	s14, [r3]
 8002130:	edd7 7a01 	vldr	s15, [r7, #4]
 8002134:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800213e:	bf00      	nop
		for(unsigned int i = 0 ; i < 4; i++)
 8002140:	6a3b      	ldr	r3, [r7, #32]
 8002142:	3301      	adds	r3, #1
 8002144:	623b      	str	r3, [r7, #32]
 8002146:	6a3b      	ldr	r3, [r7, #32]
 8002148:	2b03      	cmp	r3, #3
 800214a:	d9df      	bls.n	800210c <homeFunction+0x23c>
		appHomingState = home_end;
 800214c:	4b03      	ldr	r3, [pc, #12]	; (800215c <homeFunction+0x28c>)
 800214e:	2205      	movs	r2, #5
 8002150:	701a      	strb	r2, [r3, #0]
}
 8002152:	bf00      	nop
 8002154:	3730      	adds	r7, #48	; 0x30
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	2000072c 	.word	0x2000072c
 8002160:	20000618 	.word	0x20000618
 8002164:	20000220 	.word	0x20000220
 8002168:	20000610 	.word	0x20000610
 800216c:	41200000 	.word	0x41200000
 8002170:	c8435000 	.word	0xc8435000
 8002174:	20000698 	.word	0x20000698
 8002178:	48435000 	.word	0x48435000
 800217c:	3e4ccccd 	.word	0x3e4ccccd
 8002180:	200002b8 	.word	0x200002b8
 8002184:	20000230 	.word	0x20000230

08002188 <printStatus>:



void printStatus(void)
{
 8002188:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800218c:	b0a4      	sub	sp, #144	; 0x90
 800218e:	af06      	add	r7, sp, #24
	char statBuffTmp[100];
	float pos[4];
	hcGetPos(&hc,pos);
 8002190:	1d3b      	adds	r3, r7, #4
 8002192:	4619      	mov	r1, r3
 8002194:	4819      	ldr	r0, [pc, #100]	; (80021fc <printStatus+0x74>)
 8002196:	f001 f879 	bl	800328c <hcGetPos>

	sprintf(statBuffTmp,"1X:%.4f Y:%.4f Z:%.4f C:%.4f\r",pos[X],pos[Y],pos[Z],pos[T]);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe f9fb 	bl	8000598 <__aeabi_f2d>
 80021a2:	4682      	mov	sl, r0
 80021a4:	468b      	mov	fp, r1
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7fe f9f5 	bl	8000598 <__aeabi_f2d>
 80021ae:	4604      	mov	r4, r0
 80021b0:	460d      	mov	r5, r1
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7fe f9ef 	bl	8000598 <__aeabi_f2d>
 80021ba:	4680      	mov	r8, r0
 80021bc:	4689      	mov	r9, r1
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fe f9e9 	bl	8000598 <__aeabi_f2d>
 80021c6:	4602      	mov	r2, r0
 80021c8:	460b      	mov	r3, r1
 80021ca:	f107 0014 	add.w	r0, r7, #20
 80021ce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80021d2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80021d6:	e9cd 4500 	strd	r4, r5, [sp]
 80021da:	4652      	mov	r2, sl
 80021dc:	465b      	mov	r3, fp
 80021de:	4908      	ldr	r1, [pc, #32]	; (8002200 <printStatus+0x78>)
 80021e0:	f008 f822 	bl	800a228 <siprintf>
	tcDMASendStr(&tcPc,statBuffTmp);
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	4619      	mov	r1, r3
 80021ea:	4806      	ldr	r0, [pc, #24]	; (8002204 <printStatus+0x7c>)
 80021ec:	f000 fa7e 	bl	80026ec <tcDMASendStr>
}
 80021f0:	bf00      	nop
 80021f2:	3778      	adds	r7, #120	; 0x78
 80021f4:	46bd      	mov	sp, r7
 80021f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021fa:	bf00      	nop
 80021fc:	20000618 	.word	0x20000618
 8002200:	0800e734 	.word	0x0800e734
 8002204:	200003dc 	.word	0x200003dc

08002208 <appLoop>:

void appLoop(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
	externalCom();
 800220c:	f7ff fe1e 	bl	8001e4c <externalCom>
	if(appState == moveRequest)
 8002210:	4b28      	ldr	r3, [pc, #160]	; (80022b4 <appLoop+0xac>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d10e      	bne.n	8002236 <appLoop+0x2e>
	{
		hcMove(&hc, moveRequestArr, axisEenableRequest);
 8002218:	4b27      	ldr	r3, [pc, #156]	; (80022b8 <appLoop+0xb0>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	461a      	mov	r2, r3
 800221e:	4927      	ldr	r1, [pc, #156]	; (80022bc <appLoop+0xb4>)
 8002220:	4827      	ldr	r0, [pc, #156]	; (80022c0 <appLoop+0xb8>)
 8002222:	f001 f9f9 	bl	8003618 <hcMove>
		watchDogTime = userTick;
 8002226:	4b27      	ldr	r3, [pc, #156]	; (80022c4 <appLoop+0xbc>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a27      	ldr	r2, [pc, #156]	; (80022c8 <appLoop+0xc0>)
 800222c:	6013      	str	r3, [r2, #0]
		appState = moving;
 800222e:	4b21      	ldr	r3, [pc, #132]	; (80022b4 <appLoop+0xac>)
 8002230:	2202      	movs	r2, #2
 8002232:	701a      	strb	r2, [r3, #0]
 8002234:	e02a      	b.n	800228c <appLoop+0x84>
	}
	else if(appState == moving)
 8002236:	4b1f      	ldr	r3, [pc, #124]	; (80022b4 <appLoop+0xac>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	2b02      	cmp	r3, #2
 800223c:	d119      	bne.n	8002272 <appLoop+0x6a>
	{
		if(!hcIsMoving(&hc))
 800223e:	4820      	ldr	r0, [pc, #128]	; (80022c0 <appLoop+0xb8>)
 8002240:	f000 fff6 	bl	8003230 <hcIsMoving>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d102      	bne.n	8002250 <appLoop+0x48>
		{
			appState = waiting;
 800224a:	4b1a      	ldr	r3, [pc, #104]	; (80022b4 <appLoop+0xac>)
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]
		}
		if(watchdogMode && ((userTick - watchDogTime)>WATCHDOG_TIMEOUT))
 8002250:	4b1e      	ldr	r3, [pc, #120]	; (80022cc <appLoop+0xc4>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d019      	beq.n	800228c <appLoop+0x84>
 8002258:	4b1a      	ldr	r3, [pc, #104]	; (80022c4 <appLoop+0xbc>)
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	4b1a      	ldr	r3, [pc, #104]	; (80022c8 <appLoop+0xc0>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002266:	d911      	bls.n	800228c <appLoop+0x84>
		{
			hcStop(&hc,0x0F); // Stop all motors
 8002268:	210f      	movs	r1, #15
 800226a:	4815      	ldr	r0, [pc, #84]	; (80022c0 <appLoop+0xb8>)
 800226c:	f001 fbfa 	bl	8003a64 <hcStop>
 8002270:	e00c      	b.n	800228c <appLoop+0x84>
		}
	}
	else if(appState == homing)
 8002272:	4b10      	ldr	r3, [pc, #64]	; (80022b4 <appLoop+0xac>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	2b03      	cmp	r3, #3
 8002278:	d108      	bne.n	800228c <appLoop+0x84>
	{
		homeFunction();
 800227a:	f7ff fe29 	bl	8001ed0 <homeFunction>
		if(appHomingState == home_end)
 800227e:	4b14      	ldr	r3, [pc, #80]	; (80022d0 <appLoop+0xc8>)
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b05      	cmp	r3, #5
 8002284:	d102      	bne.n	800228c <appLoop+0x84>
			appState = waiting;
 8002286:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <appLoop+0xac>)
 8002288:	2200      	movs	r2, #0
 800228a:	701a      	strb	r2, [r3, #0]
	}

	if(pipe1StatusMode && ((userTick-statusTime)>STATUS_SEND_DELAY))
 800228c:	4b11      	ldr	r3, [pc, #68]	; (80022d4 <appLoop+0xcc>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00d      	beq.n	80022b0 <appLoop+0xa8>
 8002294:	4b0b      	ldr	r3, [pc, #44]	; (80022c4 <appLoop+0xbc>)
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	4b0f      	ldr	r3, [pc, #60]	; (80022d8 <appLoop+0xd0>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80022a2:	d905      	bls.n	80022b0 <appLoop+0xa8>
	{
		printStatus();
 80022a4:	f7ff ff70 	bl	8002188 <printStatus>
		statusTime = userTick;
 80022a8:	4b06      	ldr	r3, [pc, #24]	; (80022c4 <appLoop+0xbc>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a0a      	ldr	r2, [pc, #40]	; (80022d8 <appLoop+0xd0>)
 80022ae:	6013      	str	r3, [r2, #0]
	}
}
 80022b0:	bf00      	nop
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	20000614 	.word	0x20000614
 80022b8:	20000610 	.word	0x20000610
 80022bc:	200002cc 	.word	0x200002cc
 80022c0:	20000618 	.word	0x20000618
 80022c4:	200002b8 	.word	0x200002b8
 80022c8:	200002dc 	.word	0x200002dc
 80022cc:	200002c8 	.word	0x200002c8
 80022d0:	2000072c 	.word	0x2000072c
 80022d4:	200004f8 	.word	0x200004f8
 80022d8:	200004fc 	.word	0x200004fc

080022dc <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80022ea:	4a0c      	ldr	r2, [pc, #48]	; (800231c <LL_DMA_EnableChannel+0x40>)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	4413      	add	r3, r2
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	461a      	mov	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	4413      	add	r3, r2
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4908      	ldr	r1, [pc, #32]	; (800231c <LL_DMA_EnableChannel+0x40>)
 80022fc:	683a      	ldr	r2, [r7, #0]
 80022fe:	440a      	add	r2, r1
 8002300:	7812      	ldrb	r2, [r2, #0]
 8002302:	4611      	mov	r1, r2
 8002304:	68fa      	ldr	r2, [r7, #12]
 8002306:	440a      	add	r2, r1
 8002308:	f043 0301 	orr.w	r3, r3, #1
 800230c:	6013      	str	r3, [r2, #0]
}
 800230e:	bf00      	nop
 8002310:	3714      	adds	r7, #20
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	0800e760 	.word	0x0800e760

08002320 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800232e:	4a0c      	ldr	r2, [pc, #48]	; (8002360 <LL_DMA_DisableChannel+0x40>)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	4413      	add	r3, r2
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	461a      	mov	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	4413      	add	r3, r2
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4908      	ldr	r1, [pc, #32]	; (8002360 <LL_DMA_DisableChannel+0x40>)
 8002340:	683a      	ldr	r2, [r7, #0]
 8002342:	440a      	add	r2, r1
 8002344:	7812      	ldrb	r2, [r2, #0]
 8002346:	4611      	mov	r1, r2
 8002348:	68fa      	ldr	r2, [r7, #12]
 800234a:	440a      	add	r2, r1
 800234c:	f023 0301 	bic.w	r3, r3, #1
 8002350:	6013      	str	r3, [r2, #0]
}
 8002352:	bf00      	nop
 8002354:	3714      	adds	r7, #20
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	0800e760 	.word	0x0800e760

08002364 <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8002364:	b480      	push	{r7}
 8002366:	b087      	sub	sp, #28
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8002374:	4a0d      	ldr	r2, [pc, #52]	; (80023ac <LL_DMA_SetDataLength+0x48>)
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	4413      	add	r3, r2
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	461a      	mov	r2, r3
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	4413      	add	r3, r2
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	0c1b      	lsrs	r3, r3, #16
 8002386:	041b      	lsls	r3, r3, #16
 8002388:	4908      	ldr	r1, [pc, #32]	; (80023ac <LL_DMA_SetDataLength+0x48>)
 800238a:	68ba      	ldr	r2, [r7, #8]
 800238c:	440a      	add	r2, r1
 800238e:	7812      	ldrb	r2, [r2, #0]
 8002390:	4611      	mov	r1, r2
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	440a      	add	r2, r1
 8002396:	4611      	mov	r1, r2
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	4313      	orrs	r3, r2
 800239c:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 800239e:	bf00      	nop
 80023a0:	371c      	adds	r7, #28
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	0800e760 	.word	0x0800e760

080023b0 <LL_DMA_SetMemoryAddress>:
  *         (*) Not on all G4 devices
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b087      	sub	sp, #28
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 80023c0:	4a07      	ldr	r2, [pc, #28]	; (80023e0 <LL_DMA_SetMemoryAddress+0x30>)
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	4413      	add	r3, r2
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	461a      	mov	r2, r3
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	4413      	add	r3, r2
 80023ce:	461a      	mov	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	60d3      	str	r3, [r2, #12]
}
 80023d4:	bf00      	nop
 80023d6:	371c      	adds	r7, #28
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr
 80023e0:	0800e760 	.word	0x0800e760

080023e4 <LL_DMA_SetPeriphAddress>:
  *         (*) Not on all G4 devices
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b087      	sub	sp, #28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 80023f4:	4a07      	ldr	r2, [pc, #28]	; (8002414 <LL_DMA_SetPeriphAddress+0x30>)
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	4413      	add	r3, r2
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	461a      	mov	r2, r3
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	4413      	add	r3, r2
 8002402:	461a      	mov	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6093      	str	r3, [r2, #8]
}
 8002408:	bf00      	nop
 800240a:	371c      	adds	r7, #28
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	0800e760 	.word	0x0800e760

08002418 <LL_DMA_ClearFlag_TC1>:
  * @rmtoll IFCR         CTCIF1        LL_DMA_ClearFlag_TC1
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2202      	movs	r2, #2
 8002424:	605a      	str	r2, [r3, #4]
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8002432:	b480      	push	{r7}
 8002434:	b083      	sub	sp, #12
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002442:	2b40      	cmp	r3, #64	; 0x40
 8002444:	d101      	bne.n	800244a <LL_USART_IsActiveFlag_TC+0x18>
 8002446:	2301      	movs	r3, #1
 8002448:	e000      	b.n	800244c <LL_USART_IsActiveFlag_TC+0x1a>
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	609a      	str	r2, [r3, #8]
}
 800246c:	bf00      	nop
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <rcClearBuffer>:
#include "stm32g4xx_ll_dma.h"



void rcClearBuffer(volatile receptionController *rc)
{
 8002478:	b480      	push	{r7}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
	for(unsigned int i = 0; i<MAX_BYTERECEP ; i++)
 8002480:	2300      	movs	r3, #0
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	e007      	b.n	8002496 <rcClearBuffer+0x1e>
	{
		rc->buffRecep[i] = 0;
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	4413      	add	r3, r2
 800248c:	2200      	movs	r2, #0
 800248e:	701a      	strb	r2, [r3, #0]
	for(unsigned int i = 0; i<MAX_BYTERECEP ; i++)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	3301      	adds	r3, #1
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2bf9      	cmp	r3, #249	; 0xf9
 800249a:	d9f4      	bls.n	8002486 <rcClearBuffer+0xe>
	}

	rc->ptrByteToWrite =  0;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	rc->ptrByteToRead =  0;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	rc->bytePending = 0;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	rc->cmdPending = 0;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	#ifdef COM_USE_RTS
	USART_READY
	#endif
}
 80024bc:	bf00      	nop
 80024be:	3714      	adds	r7, #20
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <rcInit>:

/*
 * Init buffer reception.
 */
void rcInit(volatile receptionController *rc,char endL)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	460b      	mov	r3, r1
 80024d2:	70fb      	strb	r3, [r7, #3]
	rc->endCmd = endL;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	78fa      	ldrb	r2, [r7, #3]
 80024d8:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
	rcClearBuffer(rc);
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f7ff ffcb 	bl	8002478 <rcClearBuffer>
}
 80024e2:	bf00      	nop
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
	...

080024ec <rcGetCommand>:
 * Function copy first command received in bufferCmd.
 * Make sure bufferCmd have free memory for command, max is defined by MAX_BYTERECEP.
 * Return 1 if command available, otherwise return 0;
 */
unsigned char rcGetCommand(volatile receptionController *rc, char *bufferCmd)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b087      	sub	sp, #28
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
	if(rc->cmdPending)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d05a      	beq.n	80025b6 <rcGetCommand+0xca>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	617b      	str	r3, [r7, #20]
 * User must NEVER use this function, it's called only by rcGetCommand().
 */
__attribute__((always_inline))
static inline unsigned char rcGetFirstChar(volatile receptionController *rc)
{
	char dataOut = rc->endCmd;
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800250a:	74fb      	strb	r3, [r7, #19]
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	60fb      	str	r3, [r7, #12]
	if(rc->bytePending)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <rcGetCommand+0x32>
		return 0;
 800251a:	2300      	movs	r3, #0
 800251c:	e000      	b.n	8002520 <rcGetCommand+0x34>
		return 1;
 800251e:	2301      	movs	r3, #1
	if(!rcIsVoid(rc))
 8002520:	2b00      	cmp	r3, #0
 8002522:	d129      	bne.n	8002578 <rcGetCommand+0x8c>
	{

		USART1->CR1 &= (~USART_CR1_RXNEIE);
 8002524:	4b27      	ldr	r3, [pc, #156]	; (80025c4 <rcGetCommand+0xd8>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a26      	ldr	r2, [pc, #152]	; (80025c4 <rcGetCommand+0xd8>)
 800252a:	f023 0320 	bic.w	r3, r3, #32
 800252e:	6013      	str	r3, [r2, #0]

		dataOut = rc->buffRecep[rc->ptrByteToRead];
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002536:	697a      	ldr	r2, [r7, #20]
 8002538:	5cd3      	ldrb	r3, [r2, r3]
 800253a:	74fb      	strb	r3, [r7, #19]
		rc->bytePending--;
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002542:	1e5a      	subs	r2, r3, #1
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

		USART1->CR1 |= USART_CR1_RXNEIE;
 800254a:	4b1e      	ldr	r3, [pc, #120]	; (80025c4 <rcGetCommand+0xd8>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1d      	ldr	r2, [pc, #116]	; (80025c4 <rcGetCommand+0xd8>)
 8002550:	f043 0320 	orr.w	r3, r3, #32
 8002554:	6013      	str	r3, [r2, #0]
		if(rc->ptrByteToRead == MAX_BYTERECEP-1)
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800255c:	2bf9      	cmp	r3, #249	; 0xf9
 800255e:	d104      	bne.n	800256a <rcGetCommand+0x7e>
			rc->ptrByteToRead = 0;
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	2200      	movs	r2, #0
 8002564:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8002568:	e006      	b.n	8002578 <rcGetCommand+0x8c>
		else
			rc->ptrByteToRead++;
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002570:	1c5a      	adds	r2, r3, #1
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
#ifdef COM_USE_RTS
		if(!rcIsFull(rc))
			USART_READY
#endif
	}
	return dataOut;
 8002578:	7cfa      	ldrb	r2, [r7, #19]
	{
		do
		{
			*bufferCmd = rcGetFirstChar(rc);
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	701a      	strb	r2, [r3, #0]
			bufferCmd++;
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	3301      	adds	r3, #1
 8002582:	603b      	str	r3, [r7, #0]
		}while(*(bufferCmd-1) != rc->endCmd);
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	3b01      	subs	r3, #1
 8002588:	781a      	ldrb	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8002590:	b2db      	uxtb	r3, r3
 8002592:	429a      	cmp	r2, r3
 8002594:	d1b4      	bne.n	8002500 <rcGetCommand+0x14>
		*(bufferCmd-1) = 0; //string terminator
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	3b01      	subs	r3, #1
 800259a:	2200      	movs	r2, #0
 800259c:	701a      	strb	r2, [r3, #0]
		*bufferCmd = 0; //string terminator
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	2200      	movs	r2, #0
 80025a2:	701a      	strb	r2, [r3, #0]
		rc->cmdPending--;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80025aa:	1e5a      	subs	r2, r3, #1
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		return 1;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e000      	b.n	80025b8 <rcGetCommand+0xcc>
	}
	else
	{
		return 0;
 80025b6:	2300      	movs	r3, #0
	}
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	371c      	adds	r7, #28
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	40013800 	.word	0x40013800

080025c8 <tcClearBuffer>:
/***********************************************************************************************************/
/************************************************TRANSMITION CONTROLER****************************************/
/***********************************************************************************************************/

void tcClearBuffer(volatile transmitterController *tc)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
	for(unsigned int i = 0; i<tc->size ; i++)
 80025d0:	2300      	movs	r3, #0
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	e008      	b.n	80025e8 <tcClearBuffer+0x20>
	{
		tc->buffEmit[i] = 0;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	4413      	add	r3, r2
 80025de:	2200      	movs	r2, #0
 80025e0:	701a      	strb	r2, [r3, #0]
	for(unsigned int i = 0; i<tc->size ; i++)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	3301      	adds	r3, #1
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	68fa      	ldr	r2, [r7, #12]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d3f1      	bcc.n	80025d6 <tcClearBuffer+0xe>
	}
	tc->byteToSend = 0;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	609a      	str	r2, [r3, #8]
	tc->byteToAdd = 0;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	60da      	str	r2, [r3, #12]
	tc->bytePending = 0;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	611a      	str	r2, [r3, #16]
}
 8002604:	bf00      	nop
 8002606:	3714      	adds	r7, #20
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <tcInit>:

void tcInit(volatile transmitterController *tc, USART_TypeDef *us, volatile char *buffAdr, unsigned int siz)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	607a      	str	r2, [r7, #4]
 800261c:	603b      	str	r3, [r7, #0]
	//tc->pfCmdSend = pf;
	tc->buffEmit = buffAdr;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	601a      	str	r2, [r3, #0]
	tc->size = siz;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	683a      	ldr	r2, [r7, #0]
 8002628:	605a      	str	r2, [r3, #4]
	tc->myUsart = us;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	68ba      	ldr	r2, [r7, #8]
 800262e:	615a      	str	r2, [r3, #20]
	tcClearBuffer(tc);
 8002630:	68f8      	ldr	r0, [r7, #12]
 8002632:	f7ff ffc9 	bl	80025c8 <tcClearBuffer>
}
 8002636:	bf00      	nop
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <tcDMAconfigure>:

void tcDMAconfigure(volatile transmitterController *tc, DMA_TypeDef *DMAid, uint32_t Channelid)
{
 800263e:	b580      	push	{r7, lr}
 8002640:	b084      	sub	sp, #16
 8002642:	af00      	add	r7, sp, #0
 8002644:	60f8      	str	r0, [r7, #12]
 8002646:	60b9      	str	r1, [r7, #8]
 8002648:	607a      	str	r2, [r7, #4]
	tc->DMAx = DMAid;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	68ba      	ldr	r2, [r7, #8]
 800264e:	619a      	str	r2, [r3, #24]
	tc->DMAChannel = Channelid;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	61da      	str	r2, [r3, #28]
	LL_USART_EnableDMAReq_TX(tc->myUsart);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff fefc 	bl	8002458 <LL_USART_EnableDMAReq_TX>

}
 8002660:	bf00      	nop
 8002662:	3710      	adds	r7, #16
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <tcDMASend>:



void tcDMASend(volatile transmitterController *tc, unsigned int size)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]

	//while(!LL_USART_IsActiveFlag_TC(tc->myUsart));
	//tc->DMAx->IFCR = (LL_DMA_ISR_TCIF1 << ((tc->DMAChannel-1) * 4));
	while(!LL_USART_IsActiveFlag_TC(tc->myUsart));
 8002672:	bf00      	nop
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff feda 	bl	8002432 <LL_USART_IsActiveFlag_TC>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d0f7      	beq.n	8002674 <tcDMASend+0xc>
	LL_DMA_ClearFlag_TC1(tc->DMAx);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff fec5 	bl	8002418 <LL_DMA_ClearFlag_TC1>

	LL_DMA_DisableChannel(tc->DMAx, tc->DMAChannel);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	699a      	ldr	r2, [r3, #24]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	69db      	ldr	r3, [r3, #28]
 8002696:	4619      	mov	r1, r3
 8002698:	4610      	mov	r0, r2
 800269a:	f7ff fe41 	bl	8002320 <LL_DMA_DisableChannel>
	//LL_DMA_DisableStream(tc->DMAx, tc->DMAChannel);
	LL_DMA_SetMemoryAddress(tc->DMAx, tc->DMAChannel, (unsigned int)tc->buffEmit);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6998      	ldr	r0, [r3, #24]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	69d9      	ldr	r1, [r3, #28]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	461a      	mov	r2, r3
 80026ac:	f7ff fe80 	bl	80023b0 <LL_DMA_SetMemoryAddress>
	LL_DMA_SetPeriphAddress(tc->DMAx, tc->DMAChannel, (unsigned int)(&tc->myUsart->TDR));
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6998      	ldr	r0, [r3, #24]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	69d9      	ldr	r1, [r3, #28]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	695b      	ldr	r3, [r3, #20]
 80026bc:	3328      	adds	r3, #40	; 0x28
 80026be:	461a      	mov	r2, r3
 80026c0:	f7ff fe90 	bl	80023e4 <LL_DMA_SetPeriphAddress>
	LL_DMA_SetDataLength(tc->DMAx, tc->DMAChannel, size);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6998      	ldr	r0, [r3, #24]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	69db      	ldr	r3, [r3, #28]
 80026cc:	683a      	ldr	r2, [r7, #0]
 80026ce:	4619      	mov	r1, r3
 80026d0:	f7ff fe48 	bl	8002364 <LL_DMA_SetDataLength>
	//LL_USART_ClearFlag_TC(tc->myUsart);
	//LL_DMA_EnableStream(tc->DMAx, tc->DMAChannel);
	LL_DMA_EnableChannel(tc->DMAx, tc->DMAChannel);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	699a      	ldr	r2, [r3, #24]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	69db      	ldr	r3, [r3, #28]
 80026dc:	4619      	mov	r1, r3
 80026de:	4610      	mov	r0, r2
 80026e0:	f7ff fdfc 	bl	80022dc <LL_DMA_EnableChannel>
	//LL_DMA_ClearFlag_TC3(tc->DMAx);
	//tc->DMAx->IFCR = (LL_DMA_ISR_TCIF1 << ((tc->DMAChannel-1) * 4));

}
 80026e4:	bf00      	nop
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <tcDMASendStr>:

void tcDMASendStr(volatile transmitterController *tc, char *str)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
	while(!LL_USART_IsActiveFlag_TC(tc->myUsart));
 80026f6:	bf00      	nop
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	695b      	ldr	r3, [r3, #20]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7ff fe98 	bl	8002432 <LL_USART_IsActiveFlag_TC>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d0f7      	beq.n	80026f8 <tcDMASendStr+0xc>
	for(unsigned int i = 0; str[i]; i++)
 8002708:	2300      	movs	r3, #0
 800270a:	60fb      	str	r3, [r7, #12]
 800270c:	e00b      	b.n	8002726 <tcDMASendStr+0x3a>
	{
		tc->buffEmit[i] = str[i];
 800270e:	683a      	ldr	r2, [r7, #0]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	441a      	add	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6819      	ldr	r1, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	440b      	add	r3, r1
 800271c:	7812      	ldrb	r2, [r2, #0]
 800271e:	701a      	strb	r2, [r3, #0]
	for(unsigned int i = 0; str[i]; i++)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	3301      	adds	r3, #1
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	4413      	add	r3, r2
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1ed      	bne.n	800270e <tcDMASendStr+0x22>
	}
	tcDMASend(tc,strlen(str));
 8002732:	6838      	ldr	r0, [r7, #0]
 8002734:	f7fd fd74 	bl	8000220 <strlen>
 8002738:	4603      	mov	r3, r0
 800273a:	4619      	mov	r1, r3
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f7ff ff93 	bl	8002668 <tcDMASend>
}
 8002742:	bf00      	nop
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
	...

0800274c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002750:	4b04      	ldr	r3, [pc, #16]	; (8002764 <__NVIC_GetPriorityGrouping+0x18>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	0a1b      	lsrs	r3, r3, #8
 8002756:	f003 0307 	and.w	r3, r3, #7
}
 800275a:	4618      	mov	r0, r3
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr
 8002764:	e000ed00 	.word	0xe000ed00

08002768 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002776:	2b00      	cmp	r3, #0
 8002778:	db0b      	blt.n	8002792 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	f003 021f 	and.w	r2, r3, #31
 8002780:	4907      	ldr	r1, [pc, #28]	; (80027a0 <__NVIC_EnableIRQ+0x38>)
 8002782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002786:	095b      	lsrs	r3, r3, #5
 8002788:	2001      	movs	r0, #1
 800278a:	fa00 f202 	lsl.w	r2, r0, r2
 800278e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002792:	bf00      	nop
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	e000e100 	.word	0xe000e100

080027a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	4603      	mov	r3, r0
 80027ac:	6039      	str	r1, [r7, #0]
 80027ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	db0a      	blt.n	80027ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	490c      	ldr	r1, [pc, #48]	; (80027f0 <__NVIC_SetPriority+0x4c>)
 80027be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c2:	0112      	lsls	r2, r2, #4
 80027c4:	b2d2      	uxtb	r2, r2
 80027c6:	440b      	add	r3, r1
 80027c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027cc:	e00a      	b.n	80027e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	4908      	ldr	r1, [pc, #32]	; (80027f4 <__NVIC_SetPriority+0x50>)
 80027d4:	79fb      	ldrb	r3, [r7, #7]
 80027d6:	f003 030f 	and.w	r3, r3, #15
 80027da:	3b04      	subs	r3, #4
 80027dc:	0112      	lsls	r2, r2, #4
 80027de:	b2d2      	uxtb	r2, r2
 80027e0:	440b      	add	r3, r1
 80027e2:	761a      	strb	r2, [r3, #24]
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	e000e100 	.word	0xe000e100
 80027f4:	e000ed00 	.word	0xe000ed00

080027f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b089      	sub	sp, #36	; 0x24
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f003 0307 	and.w	r3, r3, #7
 800280a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f1c3 0307 	rsb	r3, r3, #7
 8002812:	2b04      	cmp	r3, #4
 8002814:	bf28      	it	cs
 8002816:	2304      	movcs	r3, #4
 8002818:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	3304      	adds	r3, #4
 800281e:	2b06      	cmp	r3, #6
 8002820:	d902      	bls.n	8002828 <NVIC_EncodePriority+0x30>
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	3b03      	subs	r3, #3
 8002826:	e000      	b.n	800282a <NVIC_EncodePriority+0x32>
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800282c:	f04f 32ff 	mov.w	r2, #4294967295
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	43da      	mvns	r2, r3
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	401a      	ands	r2, r3
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002840:	f04f 31ff 	mov.w	r1, #4294967295
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	fa01 f303 	lsl.w	r3, r1, r3
 800284a:	43d9      	mvns	r1, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002850:	4313      	orrs	r3, r2
         );
}
 8002852:	4618      	mov	r0, r3
 8002854:	3724      	adds	r7, #36	; 0x24
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
	...

08002860 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002868:	4b08      	ldr	r3, [pc, #32]	; (800288c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800286a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800286c:	4907      	ldr	r1, [pc, #28]	; (800288c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4313      	orrs	r3, r2
 8002872:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002874:	4b05      	ldr	r3, [pc, #20]	; (800288c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002876:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4013      	ands	r3, r2
 800287c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800287e:	68fb      	ldr	r3, [r7, #12]
}
 8002880:	bf00      	nop
 8002882:	3714      	adds	r7, #20
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	40021000 	.word	0x40021000

08002890 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 8002894:	2004      	movs	r0, #4
 8002896:	f7ff ffe3 	bl	8002860 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800289a:	2001      	movs	r0, #1
 800289c:	f7ff ffe0 	bl	8002860 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80028a0:	f7ff ff54 	bl	800274c <__NVIC_GetPriorityGrouping>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2200      	movs	r2, #0
 80028a8:	2100      	movs	r1, #0
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7ff ffa4 	bl	80027f8 <NVIC_EncodePriority>
 80028b0:	4603      	mov	r3, r0
 80028b2:	4619      	mov	r1, r3
 80028b4:	200b      	movs	r0, #11
 80028b6:	f7ff ff75 	bl	80027a4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80028ba:	200b      	movs	r0, #11
 80028bc:	f7ff ff54 	bl	8002768 <__NVIC_EnableIRQ>

}
 80028c0:	bf00      	nop
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <feederScan>:

/*
 * Scan all address for find connected feeder.
 */
void feederScan(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af02      	add	r7, sp, #8
	amountFeeder = 0;
 80028ca:	4b19      	ldr	r3, [pc, #100]	; (8002930 <feederScan+0x6c>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	701a      	strb	r2, [r3, #0]
	for(unsigned int i = 1; i<127; i++)
 80028d0:	2301      	movs	r3, #1
 80028d2:	607b      	str	r3, [r7, #4]
 80028d4:	e023      	b.n	800291e <feederScan+0x5a>
	{
		unsigned char val;
		feederlist[i] = 0;
 80028d6:	4a17      	ldr	r2, [pc, #92]	; (8002934 <feederScan+0x70>)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4413      	add	r3, r2
 80028dc:	2200      	movs	r2, #0
 80028de:	701a      	strb	r2, [r3, #0]
		if(I2CRead(I2C_FEEDER, i << 1, FEEDER_STATUS, 1, &val))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	b2d9      	uxtb	r1, r3
 80028e8:	1cfb      	adds	r3, r7, #3
 80028ea:	9300      	str	r3, [sp, #0]
 80028ec:	2301      	movs	r3, #1
 80028ee:	2201      	movs	r2, #1
 80028f0:	4811      	ldr	r0, [pc, #68]	; (8002938 <feederScan+0x74>)
 80028f2:	f001 fa99 	bl	8003e28 <I2CRead>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d00d      	beq.n	8002918 <feederScan+0x54>
		{
			feederlist[amountFeeder] = i << 1;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	4a0b      	ldr	r2, [pc, #44]	; (8002930 <feederScan+0x6c>)
 8002902:	7812      	ldrb	r2, [r2, #0]
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	b2d9      	uxtb	r1, r3
 8002908:	4b0a      	ldr	r3, [pc, #40]	; (8002934 <feederScan+0x70>)
 800290a:	5499      	strb	r1, [r3, r2]
			amountFeeder++;
 800290c:	4b08      	ldr	r3, [pc, #32]	; (8002930 <feederScan+0x6c>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	3301      	adds	r3, #1
 8002912:	b2da      	uxtb	r2, r3
 8002914:	4b06      	ldr	r3, [pc, #24]	; (8002930 <feederScan+0x6c>)
 8002916:	701a      	strb	r2, [r3, #0]
	for(unsigned int i = 1; i<127; i++)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	3301      	adds	r3, #1
 800291c:	607b      	str	r3, [r7, #4]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b7e      	cmp	r3, #126	; 0x7e
 8002922:	d9d8      	bls.n	80028d6 <feederScan+0x12>
		}
	}
}
 8002924:	bf00      	nop
 8002926:	bf00      	nop
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	2000072d 	.word	0x2000072d
 8002934:	20000234 	.word	0x20000234
 8002938:	40007800 	.word	0x40007800

0800293c <feederGetStatus>:
}



unsigned char feederGetStatus(unsigned char addrF)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af02      	add	r7, sp, #8
 8002942:	4603      	mov	r3, r0
 8002944:	71fb      	strb	r3, [r7, #7]
	unsigned char stat = 0;
 8002946:	2300      	movs	r3, #0
 8002948:	73fb      	strb	r3, [r7, #15]
	I2CRead(I2C_FEEDER, addrF, FEEDER_STATUS, 1, &stat);
 800294a:	79f9      	ldrb	r1, [r7, #7]
 800294c:	f107 030f 	add.w	r3, r7, #15
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	2301      	movs	r3, #1
 8002954:	2201      	movs	r2, #1
 8002956:	4804      	ldr	r0, [pc, #16]	; (8002968 <feederGetStatus+0x2c>)
 8002958:	f001 fa66 	bl	8003e28 <I2CRead>
	return stat;
 800295c:	7bfb      	ldrb	r3, [r7, #15]
}
 800295e:	4618      	mov	r0, r3
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40007800 	.word	0x40007800

0800296c <feederIsBusy>:

unsigned char feederIsBusy(unsigned char addrF)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	4603      	mov	r3, r0
 8002974:	71fb      	strb	r3, [r7, #7]
	if(feederGetStatus(addrF) & BUSY_BIT)
 8002976:	79fb      	ldrb	r3, [r7, #7]
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff ffdf 	bl	800293c <feederGetStatus>
 800297e:	4603      	mov	r3, r0
 8002980:	f003 0301 	and.w	r3, r3, #1
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <feederIsBusy+0x20>
		return 1;
 8002988:	2301      	movs	r3, #1
 800298a:	e000      	b.n	800298e <feederIsBusy+0x22>
	else
		return 0;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3708      	adds	r7, #8
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
	...

08002998 <feederFlashSave>:

void feederFlashSave(unsigned char addrF)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af02      	add	r7, sp, #8
 800299e:	4603      	mov	r3, r0
 80029a0:	71fb      	strb	r3, [r7, #7]
	while(feederIsBusy(addrF));
 80029a2:	bf00      	nop
 80029a4:	79fb      	ldrb	r3, [r7, #7]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff ffe0 	bl	800296c <feederIsBusy>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f8      	bne.n	80029a4 <feederFlashSave+0xc>
	unsigned char ctrlValue;
	I2CRead(I2C_FEEDER, addrF, FEEDER_CTRL, 1, &ctrlValue);
 80029b2:	79f9      	ldrb	r1, [r7, #7]
 80029b4:	f107 030f 	add.w	r3, r7, #15
 80029b8:	9300      	str	r3, [sp, #0]
 80029ba:	2301      	movs	r3, #1
 80029bc:	2200      	movs	r2, #0
 80029be:	480a      	ldr	r0, [pc, #40]	; (80029e8 <feederFlashSave+0x50>)
 80029c0:	f001 fa32 	bl	8003e28 <I2CRead>
	ctrlValue |= FLASH_BIT;
 80029c4:	7bfb      	ldrb	r3, [r7, #15]
 80029c6:	f043 0304 	orr.w	r3, r3, #4
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	73fb      	strb	r3, [r7, #15]
	I2CWrite(I2C_FEEDER, addrF, FEEDER_CTRL, 1, &ctrlValue);
 80029ce:	79f9      	ldrb	r1, [r7, #7]
 80029d0:	f107 030f 	add.w	r3, r7, #15
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	2301      	movs	r3, #1
 80029d8:	2200      	movs	r2, #0
 80029da:	4803      	ldr	r0, [pc, #12]	; (80029e8 <feederFlashSave+0x50>)
 80029dc:	f001 f9ca 	bl	8003d74 <I2CWrite>
}
 80029e0:	bf00      	nop
 80029e2:	3710      	adds	r7, #16
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	40007800 	.word	0x40007800

080029ec <feederSendStep>:

void feederSendStep(unsigned char addrF)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af02      	add	r7, sp, #8
 80029f2:	4603      	mov	r3, r0
 80029f4:	71fb      	strb	r3, [r7, #7]
	while(feederIsBusy(addrF));
 80029f6:	bf00      	nop
 80029f8:	79fb      	ldrb	r3, [r7, #7]
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff ffb6 	bl	800296c <feederIsBusy>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1f8      	bne.n	80029f8 <feederSendStep+0xc>
	unsigned char ctrlValue;
	I2CRead(I2C_FEEDER, addrF, FEEDER_CTRL, 1, &ctrlValue);
 8002a06:	79f9      	ldrb	r1, [r7, #7]
 8002a08:	f107 030f 	add.w	r3, r7, #15
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	2301      	movs	r3, #1
 8002a10:	2200      	movs	r2, #0
 8002a12:	480a      	ldr	r0, [pc, #40]	; (8002a3c <feederSendStep+0x50>)
 8002a14:	f001 fa08 	bl	8003e28 <I2CRead>
	ctrlValue |= STEP_BIT;
 8002a18:	7bfb      	ldrb	r3, [r7, #15]
 8002a1a:	f043 0302 	orr.w	r3, r3, #2
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	73fb      	strb	r3, [r7, #15]
	I2CWrite(I2C_FEEDER, addrF, FEEDER_CTRL, 1, &ctrlValue);
 8002a22:	79f9      	ldrb	r1, [r7, #7]
 8002a24:	f107 030f 	add.w	r3, r7, #15
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	4803      	ldr	r0, [pc, #12]	; (8002a3c <feederSendStep+0x50>)
 8002a30:	f001 f9a0 	bl	8003d74 <I2CWrite>
}
 8002a34:	bf00      	nop
 8002a36:	3710      	adds	r7, #16
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40007800 	.word	0x40007800

08002a40 <feederGetName>:

void feederGetName(unsigned char addrF, char *buffer)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	4603      	mov	r3, r0
 8002a48:	6039      	str	r1, [r7, #0]
 8002a4a:	71fb      	strb	r3, [r7, #7]
	unsigned char sizeName = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	73fb      	strb	r3, [r7, #15]
	*buffer = 0;
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	2200      	movs	r2, #0
 8002a54:	701a      	strb	r2, [r3, #0]
	if(I2CRead(I2C_FEEDER, addrF, FEEDER_SIZENAME, 1, &sizeName))
 8002a56:	79f9      	ldrb	r1, [r7, #7]
 8002a58:	f107 030f 	add.w	r3, r7, #15
 8002a5c:	9300      	str	r3, [sp, #0]
 8002a5e:	2301      	movs	r3, #1
 8002a60:	2202      	movs	r2, #2
 8002a62:	4811      	ldr	r0, [pc, #68]	; (8002aa8 <feederGetName+0x68>)
 8002a64:	f001 f9e0 	bl	8003e28 <I2CRead>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d017      	beq.n	8002a9e <feederGetName+0x5e>
	{
		if(sizeName)
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d010      	beq.n	8002a96 <feederGetName+0x56>
		{
			I2CRead(I2C_FEEDER, addrF, FEEDER_NAME, sizeName, (unsigned char*)buffer);
 8002a74:	7bfb      	ldrb	r3, [r7, #15]
 8002a76:	461a      	mov	r2, r3
 8002a78:	79f9      	ldrb	r1, [r7, #7]
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	9300      	str	r3, [sp, #0]
 8002a7e:	4613      	mov	r3, r2
 8002a80:	2208      	movs	r2, #8
 8002a82:	4809      	ldr	r0, [pc, #36]	; (8002aa8 <feederGetName+0x68>)
 8002a84:	f001 f9d0 	bl	8003e28 <I2CRead>
			buffer[sizeName] = 0;
 8002a88:	7bfb      	ldrb	r3, [r7, #15]
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	4413      	add	r3, r2
 8002a90:	2200      	movs	r2, #0
 8002a92:	701a      	strb	r2, [r3, #0]
		}


	}

}
 8002a94:	e003      	b.n	8002a9e <feederGetName+0x5e>
			buffer[1] = 0;
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	3301      	adds	r3, #1
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	701a      	strb	r2, [r3, #0]
}
 8002a9e:	bf00      	nop
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40007800 	.word	0x40007800

08002aac <feederSetName>:

void feederSetName(unsigned char addrF, char *buffer)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af02      	add	r7, sp, #8
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	6039      	str	r1, [r7, #0]
 8002ab6:	71fb      	strb	r3, [r7, #7]
	unsigned char sizeName = 0;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	73fb      	strb	r3, [r7, #15]
	sizeName = strlen(buffer);
 8002abc:	6838      	ldr	r0, [r7, #0]
 8002abe:	f7fd fbaf 	bl	8000220 <strlen>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	73fb      	strb	r3, [r7, #15]
	buffer[sizeName] = 0;
 8002ac6:	7bfb      	ldrb	r3, [r7, #15]
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	4413      	add	r3, r2
 8002acc:	2200      	movs	r2, #0
 8002ace:	701a      	strb	r2, [r3, #0]
	I2CWrite(I2C_FEEDER, addrF, FEEDER_NAME, sizeName+1, (unsigned char*)buffer);
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	79f9      	ldrb	r1, [r7, #7]
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	4613      	mov	r3, r2
 8002ade:	2208      	movs	r2, #8
 8002ae0:	4803      	ldr	r0, [pc, #12]	; (8002af0 <feederSetName+0x44>)
 8002ae2:	f001 f947 	bl	8003d74 <I2CWrite>
}
 8002ae6:	bf00      	nop
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	40007800 	.word	0x40007800

08002af4 <feederGetPos>:



void feederGetPos(unsigned char addrF, vector3d *pos)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	6039      	str	r1, [r7, #0]
 8002afe:	71fb      	strb	r3, [r7, #7]
	I2CReadF(I2C_FEEDER, addrF, FEEDER_POSX, &pos->x);
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	79f9      	ldrb	r1, [r7, #7]
 8002b04:	2203      	movs	r2, #3
 8002b06:	480a      	ldr	r0, [pc, #40]	; (8002b30 <feederGetPos+0x3c>)
 8002b08:	f001 f9ec 	bl	8003ee4 <I2CReadF>
	I2CReadF(I2C_FEEDER, addrF, FEEDER_POSY, &pos->y);
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	3304      	adds	r3, #4
 8002b10:	79f9      	ldrb	r1, [r7, #7]
 8002b12:	2204      	movs	r2, #4
 8002b14:	4806      	ldr	r0, [pc, #24]	; (8002b30 <feederGetPos+0x3c>)
 8002b16:	f001 f9e5 	bl	8003ee4 <I2CReadF>
	I2CReadF(I2C_FEEDER, addrF, FEEDER_POSZ, &pos->z);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	3308      	adds	r3, #8
 8002b1e:	79f9      	ldrb	r1, [r7, #7]
 8002b20:	2205      	movs	r2, #5
 8002b22:	4803      	ldr	r0, [pc, #12]	; (8002b30 <feederGetPos+0x3c>)
 8002b24:	f001 f9de 	bl	8003ee4 <I2CReadF>
}
 8002b28:	bf00      	nop
 8002b2a:	3708      	adds	r7, #8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	40007800 	.word	0x40007800

08002b34 <feederSetPos>:

void feederSetPos(unsigned char addrF, vector3d pos)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	eef0 6a40 	vmov.f32	s13, s0
 8002b40:	eeb0 7a60 	vmov.f32	s14, s1
 8002b44:	eef0 7a41 	vmov.f32	s15, s2
 8002b48:	73fb      	strb	r3, [r7, #15]
 8002b4a:	edc7 6a00 	vstr	s13, [r7]
 8002b4e:	ed87 7a01 	vstr	s14, [r7, #4]
 8002b52:	edc7 7a02 	vstr	s15, [r7, #8]
	I2CWriteF(I2C_FEEDER, addrF, FEEDER_POSX, pos.x);
 8002b56:	edd7 7a00 	vldr	s15, [r7]
 8002b5a:	7bfb      	ldrb	r3, [r7, #15]
 8002b5c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b60:	2203      	movs	r2, #3
 8002b62:	4619      	mov	r1, r3
 8002b64:	480d      	ldr	r0, [pc, #52]	; (8002b9c <feederSetPos+0x68>)
 8002b66:	f001 f9d3 	bl	8003f10 <I2CWriteF>
	I2CWriteF(I2C_FEEDER, addrF, FEEDER_POSY, pos.y);
 8002b6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b6e:	7bfb      	ldrb	r3, [r7, #15]
 8002b70:	eeb0 0a67 	vmov.f32	s0, s15
 8002b74:	2204      	movs	r2, #4
 8002b76:	4619      	mov	r1, r3
 8002b78:	4808      	ldr	r0, [pc, #32]	; (8002b9c <feederSetPos+0x68>)
 8002b7a:	f001 f9c9 	bl	8003f10 <I2CWriteF>
	I2CWriteF(I2C_FEEDER, addrF, FEEDER_POSZ, pos.z);
 8002b7e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b82:	7bfb      	ldrb	r3, [r7, #15]
 8002b84:	eeb0 0a67 	vmov.f32	s0, s15
 8002b88:	2205      	movs	r2, #5
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4803      	ldr	r0, [pc, #12]	; (8002b9c <feederSetPos+0x68>)
 8002b8e:	f001 f9bf 	bl	8003f10 <I2CWriteF>
}
 8002b92:	bf00      	nop
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40007800 	.word	0x40007800

08002ba0 <feederSetStepSize>:

void feederSetStepSize(unsigned char addrF, unsigned char val)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af02      	add	r7, sp, #8
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	460a      	mov	r2, r1
 8002baa:	71fb      	strb	r3, [r7, #7]
 8002bac:	4613      	mov	r3, r2
 8002bae:	71bb      	strb	r3, [r7, #6]
	I2CWrite(I2C_FEEDER, addrF, FEEDER_STPSIZE, 1, &val);
 8002bb0:	79f9      	ldrb	r1, [r7, #7]
 8002bb2:	1dbb      	adds	r3, r7, #6
 8002bb4:	9300      	str	r3, [sp, #0]
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	2206      	movs	r2, #6
 8002bba:	4803      	ldr	r0, [pc, #12]	; (8002bc8 <feederSetStepSize+0x28>)
 8002bbc:	f001 f8da 	bl	8003d74 <I2CWrite>
}
 8002bc0:	bf00      	nop
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40007800 	.word	0x40007800

08002bcc <feederGetStepSize>:

unsigned char feederGetStepSize(unsigned char addrF)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af02      	add	r7, sp, #8
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	71fb      	strb	r3, [r7, #7]
	unsigned char val;
	I2CRead(I2C_FEEDER, addrF, FEEDER_STPSIZE, 1, &val);
 8002bd6:	79f9      	ldrb	r1, [r7, #7]
 8002bd8:	f107 030f 	add.w	r3, r7, #15
 8002bdc:	9300      	str	r3, [sp, #0]
 8002bde:	2301      	movs	r3, #1
 8002be0:	2206      	movs	r2, #6
 8002be2:	4804      	ldr	r0, [pc, #16]	; (8002bf4 <feederGetStepSize+0x28>)
 8002be4:	f001 f920 	bl	8003e28 <I2CRead>
	return val;
 8002be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3710      	adds	r7, #16
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40007800 	.word	0x40007800

08002bf8 <feederSetCMPB>:

void feederSetCMPB(unsigned char addrF, unsigned char val)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af02      	add	r7, sp, #8
 8002bfe:	4603      	mov	r3, r0
 8002c00:	460a      	mov	r2, r1
 8002c02:	71fb      	strb	r3, [r7, #7]
 8002c04:	4613      	mov	r3, r2
 8002c06:	71bb      	strb	r3, [r7, #6]
	I2CWrite(I2C_FEEDER, addrF, FEEDER_CMPBS, 1, &val);
 8002c08:	79f9      	ldrb	r1, [r7, #7]
 8002c0a:	1dbb      	adds	r3, r7, #6
 8002c0c:	9300      	str	r3, [sp, #0]
 8002c0e:	2301      	movs	r3, #1
 8002c10:	2207      	movs	r2, #7
 8002c12:	4803      	ldr	r0, [pc, #12]	; (8002c20 <feederSetCMPB+0x28>)
 8002c14:	f001 f8ae 	bl	8003d74 <I2CWrite>
}
 8002c18:	bf00      	nop
 8002c1a:	3708      	adds	r7, #8
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	40007800 	.word	0x40007800

08002c24 <feederGetCMPB>:

unsigned char feederGetCMPB(unsigned char addrF)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b086      	sub	sp, #24
 8002c28:	af02      	add	r7, sp, #8
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	71fb      	strb	r3, [r7, #7]
	unsigned char val;
	I2CRead(I2C_FEEDER, addrF, FEEDER_CMPBS, 1, &val);
 8002c2e:	79f9      	ldrb	r1, [r7, #7]
 8002c30:	f107 030f 	add.w	r3, r7, #15
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	2301      	movs	r3, #1
 8002c38:	2207      	movs	r2, #7
 8002c3a:	4804      	ldr	r0, [pc, #16]	; (8002c4c <feederGetCMPB+0x28>)
 8002c3c:	f001 f8f4 	bl	8003e28 <I2CRead>
	return val;
 8002c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40007800 	.word	0x40007800

08002c50 <MX_GPIO_Init>:

/** Configure pins
     PF0-OSC_IN   ------> ADC1_IN10
*/
void MX_GPIO_Init(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b08a      	sub	sp, #40	; 0x28
 8002c54:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c56:	f107 0314 	add.w	r3, r7, #20
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	605a      	str	r2, [r3, #4]
 8002c60:	609a      	str	r2, [r3, #8]
 8002c62:	60da      	str	r2, [r3, #12]
 8002c64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c66:	4b54      	ldr	r3, [pc, #336]	; (8002db8 <MX_GPIO_Init+0x168>)
 8002c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c6a:	4a53      	ldr	r2, [pc, #332]	; (8002db8 <MX_GPIO_Init+0x168>)
 8002c6c:	f043 0304 	orr.w	r3, r3, #4
 8002c70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c72:	4b51      	ldr	r3, [pc, #324]	; (8002db8 <MX_GPIO_Init+0x168>)
 8002c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c76:	f003 0304 	and.w	r3, r3, #4
 8002c7a:	613b      	str	r3, [r7, #16]
 8002c7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c7e:	4b4e      	ldr	r3, [pc, #312]	; (8002db8 <MX_GPIO_Init+0x168>)
 8002c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c82:	4a4d      	ldr	r2, [pc, #308]	; (8002db8 <MX_GPIO_Init+0x168>)
 8002c84:	f043 0320 	orr.w	r3, r3, #32
 8002c88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c8a:	4b4b      	ldr	r3, [pc, #300]	; (8002db8 <MX_GPIO_Init+0x168>)
 8002c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c8e:	f003 0320 	and.w	r3, r3, #32
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c96:	4b48      	ldr	r3, [pc, #288]	; (8002db8 <MX_GPIO_Init+0x168>)
 8002c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c9a:	4a47      	ldr	r2, [pc, #284]	; (8002db8 <MX_GPIO_Init+0x168>)
 8002c9c:	f043 0301 	orr.w	r3, r3, #1
 8002ca0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ca2:	4b45      	ldr	r3, [pc, #276]	; (8002db8 <MX_GPIO_Init+0x168>)
 8002ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	60bb      	str	r3, [r7, #8]
 8002cac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cae:	4b42      	ldr	r3, [pc, #264]	; (8002db8 <MX_GPIO_Init+0x168>)
 8002cb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb2:	4a41      	ldr	r2, [pc, #260]	; (8002db8 <MX_GPIO_Init+0x168>)
 8002cb4:	f043 0302 	orr.w	r3, r3, #2
 8002cb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cba:	4b3f      	ldr	r3, [pc, #252]	; (8002db8 <MX_GPIO_Init+0x168>)
 8002cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	607b      	str	r3, [r7, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DECAY_T_Pin|GPIO_PIN_6|GPIO_PIN_7|DECAY_X_Pin
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f44f 5173 	mov.w	r1, #15552	; 0x3cc0
 8002ccc:	483b      	ldr	r0, [pc, #236]	; (8002dbc <MX_GPIO_Init+0x16c>)
 8002cce:	f004 feb3 	bl	8007a38 <HAL_GPIO_WritePin>
                          |DECAY_Y_Pin|DECAY_Z_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_X_Pin|DIR_Y_Pin|DIR_Z_Pin|DIR_T_Pin
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f241 011e 	movw	r1, #4126	; 0x101e
 8002cd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cdc:	f004 feac 	bl	8007a38 <HAL_GPIO_WritePin>
                          |IO_LATCH_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|TP_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f240 1103 	movw	r1, #259	; 0x103
 8002ce6:	4836      	ldr	r0, [pc, #216]	; (8002dc0 <MX_GPIO_Init+0x170>)
 8002ce8:	f004 fea6 	bl	8007a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PC6 PC7 PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = DECAY_T_Pin|GPIO_PIN_6|GPIO_PIN_7|DECAY_X_Pin
 8002cec:	f44f 5373 	mov.w	r3, #15552	; 0x3cc0
 8002cf0:	617b      	str	r3, [r7, #20]
                          |DECAY_Y_Pin|DECAY_Z_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cfe:	f107 0314 	add.w	r3, r7, #20
 8002d02:	4619      	mov	r1, r3
 8002d04:	482d      	ldr	r0, [pc, #180]	; (8002dbc <MX_GPIO_Init+0x16c>)
 8002d06:	f004 fd15 	bl	8007734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d12:	2300      	movs	r3, #0
 8002d14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002d16:	f107 0314 	add.w	r3, r7, #20
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	4829      	ldr	r0, [pc, #164]	; (8002dc4 <MX_GPIO_Init+0x174>)
 8002d1e:	f004 fd09 	bl	8007734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = FAULT_X_Pin|FAULT_Y_Pin|FAULT_Z_Pin|FAULT_T_Pin;
 8002d22:	230f      	movs	r3, #15
 8002d24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d26:	2300      	movs	r3, #0
 8002d28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d2e:	f107 0314 	add.w	r3, r7, #20
 8002d32:	4619      	mov	r1, r3
 8002d34:	4821      	ldr	r0, [pc, #132]	; (8002dbc <MX_GPIO_Init+0x16c>)
 8002d36:	f004 fcfd 	bl	8007734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = DIR_X_Pin|DIR_Y_Pin|DIR_Z_Pin|DIR_T_Pin
 8002d3a:	f241 031e 	movw	r3, #4126	; 0x101e
 8002d3e:	617b      	str	r3, [r7, #20]
                          |IO_LATCH_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d40:	2301      	movs	r3, #1
 8002d42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d44:	2300      	movs	r3, #0
 8002d46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d4c:	f107 0314 	add.w	r3, r7, #20
 8002d50:	4619      	mov	r1, r3
 8002d52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d56:	f004 fced 	bl	8007734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_Pin|TP_Pin;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d62:	2300      	movs	r3, #0
 8002d64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d66:	2303      	movs	r3, #3
 8002d68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d6a:	f107 0314 	add.w	r3, r7, #20
 8002d6e:	4619      	mov	r1, r3
 8002d70:	4813      	ldr	r0, [pc, #76]	; (8002dc0 <MX_GPIO_Init+0x170>)
 8002d72:	f004 fcdf 	bl	8007734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LIMIT_X_Pin|LIMIT_Y_Pin|LIMIT_Z_Pin|LIMIT_T_Pin
 8002d76:	f643 63e0 	movw	r3, #16096	; 0x3ee0
 8002d7a:	617b      	str	r3, [r7, #20]
                          |HOME_T_Pin|HOME_Z_Pin|HOME_Y_Pin|HOME_X_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d80:	2300      	movs	r3, #0
 8002d82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d84:	f107 0314 	add.w	r3, r7, #20
 8002d88:	4619      	mov	r1, r3
 8002d8a:	480d      	ldr	r0, [pc, #52]	; (8002dc0 <MX_GPIO_Init+0x170>)
 8002d8c:	f004 fcd2 	bl	8007734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002d90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d96:	2301      	movs	r3, #1
 8002d98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002da2:	f107 0314 	add.w	r3, r7, #20
 8002da6:	4619      	mov	r1, r3
 8002da8:	4805      	ldr	r0, [pc, #20]	; (8002dc0 <MX_GPIO_Init+0x170>)
 8002daa:	f004 fcc3 	bl	8007734 <HAL_GPIO_Init>

}
 8002dae:	bf00      	nop
 8002db0:	3728      	adds	r7, #40	; 0x28
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	48000800 	.word	0x48000800
 8002dc0:	48000400 	.word	0x48000400
 8002dc4:	48001400 	.word	0x48001400

08002dc8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	619a      	str	r2, [r3, #24]
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <homeXisOn>:
	LL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
}

__attribute__((always_inline))
static inline unsigned char homeXisOn(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
	if(HOME_X_GPIO_Port->IDR & HOME_X_Pin)
 8002e04:	4b06      	ldr	r3, [pc, #24]	; (8002e20 <homeXisOn+0x20>)
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <homeXisOn+0x14>
		return 1;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e000      	b.n	8002e16 <homeXisOn+0x16>
	else
		return 0;
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr
 8002e20:	48000400 	.word	0x48000400

08002e24 <homeYisOn>:

__attribute__((always_inline))
static inline unsigned char homeYisOn(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
	if(HOME_Y_GPIO_Port->IDR & HOME_Y_Pin)
 8002e28:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <homeYisOn+0x20>)
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <homeYisOn+0x14>
		return 1;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e000      	b.n	8002e3a <homeYisOn+0x16>
	else
		return 0;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	48000400 	.word	0x48000400

08002e48 <homeZisOn>:

__attribute__((always_inline))
static inline unsigned char homeZisOn(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
	if(HOME_Z_GPIO_Port->IDR & HOME_Z_Pin)
 8002e4c:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <homeZisOn+0x20>)
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <homeZisOn+0x14>
		return 1;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <homeZisOn+0x16>
	else
		return 0;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	48000400 	.word	0x48000400

08002e6c <homeTisOn>:

__attribute__((always_inline))
static inline unsigned char homeTisOn(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
	if(HOME_T_GPIO_Port->IDR & HOME_T_Pin)
 8002e70:	4b06      	ldr	r3, [pc, #24]	; (8002e8c <homeTisOn+0x20>)
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	f003 0320 	and.w	r3, r3, #32
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <homeTisOn+0x14>
		return 0;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	e000      	b.n	8002e82 <homeTisOn+0x16>
	else
		return 1;
 8002e80:	2301      	movs	r3, #1
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	48000400 	.word	0x48000400

08002e90 <hcInit>:
#include "gpio.h"
#include "tim.h"
#include "option.h"

void hcInit(volatile hardControl *hc)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
	hc->coordMode = absolute;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	711a      	strb	r2, [r3, #4]
	PAPinit(&(hc->motorPap[X]), TIM2, X, homeXisOn);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f103 0008 	add.w	r0, r3, #8
 8002ea4:	4b12      	ldr	r3, [pc, #72]	; (8002ef0 <hcInit+0x60>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002eac:	f001 fe4c 	bl	8004b48 <PAPinit>
	PAPinit(&(hc->motorPap[Y]), TIM3, Y, homeYisOn);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f103 0044 	add.w	r0, r3, #68	; 0x44
 8002eb6:	4b0f      	ldr	r3, [pc, #60]	; (8002ef4 <hcInit+0x64>)
 8002eb8:	2201      	movs	r2, #1
 8002eba:	490f      	ldr	r1, [pc, #60]	; (8002ef8 <hcInit+0x68>)
 8002ebc:	f001 fe44 	bl	8004b48 <PAPinit>
	PAPinit(&(hc->motorPap[Z]), TIM4, Z, homeZisOn);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f103 0080 	add.w	r0, r3, #128	; 0x80
 8002ec6:	4b0d      	ldr	r3, [pc, #52]	; (8002efc <hcInit+0x6c>)
 8002ec8:	2202      	movs	r2, #2
 8002eca:	490d      	ldr	r1, [pc, #52]	; (8002f00 <hcInit+0x70>)
 8002ecc:	f001 fe3c 	bl	8004b48 <PAPinit>
	PAPinit(&(hc->motorPap[T]), TIM5, T, homeTisOn);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 8002ed6:	4b0b      	ldr	r3, [pc, #44]	; (8002f04 <hcInit+0x74>)
 8002ed8:	2203      	movs	r2, #3
 8002eda:	490b      	ldr	r1, [pc, #44]	; (8002f08 <hcInit+0x78>)
 8002edc:	f001 fe34 	bl	8004b48 <PAPinit>
	optReadFlash(hc);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f002 f997 	bl	8005214 <optReadFlash>
}
 8002ee6:	bf00      	nop
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	08002e01 	.word	0x08002e01
 8002ef4:	08002e25 	.word	0x08002e25
 8002ef8:	40000400 	.word	0x40000400
 8002efc:	08002e49 	.word	0x08002e49
 8002f00:	40000800 	.word	0x40000800
 8002f04:	08002e6d 	.word	0x08002e6d
 8002f08:	40000c00 	.word	0x40000c00

08002f0c <hcSetZHeadOffset>:




void hcSetZHeadOffset(volatile hardControl *hc, float off)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	ed87 0a00 	vstr	s0, [r7]
	hc->zHeadOffset = off;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <hcGetZHeadOffset>:
float hcGetZHeadOffset(volatile hardControl *hc)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
	return hc->zHeadOffset;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8002f3a:	ee07 3a90 	vmov	s15, r3
}
 8002f3e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <hcFlashSave>:

/*
 * Save parameter in flash/
 */
void hcFlashSave(volatile hardControl *hc)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
	optWriteFlash(hc);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f002 f821 	bl	8004f9c <optWriteFlash>
}
 8002f5a:	bf00      	nop
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
	...

08002f64 <setDigitalOutput>:


void setDigitalOutput(unsigned int digPin)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
	switch(digPin)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d024      	beq.n	8002fbc <setDigitalOutput+0x58>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d832      	bhi.n	8002fde <setDigitalOutput+0x7a>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d003      	beq.n	8002f86 <setDigitalOutput+0x22>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d00a      	beq.n	8002f9a <setDigitalOutput+0x36>
		case 2:
			EXTenable();
		break;

		default:
		break;
 8002f84:	e02b      	b.n	8002fde <setDigitalOutput+0x7a>

__attribute__((always_inline))
static inline void pumpOn(void)
{
	LL_GPIO_ResetOutputPin(GPIOC,LL_GPIO_PIN_7);
 8002f86:	2180      	movs	r1, #128	; 0x80
 8002f88:	4817      	ldr	r0, [pc, #92]	; (8002fe8 <setDigitalOutput+0x84>)
 8002f8a:	f7ff ff2b 	bl	8002de4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(GPIOC,LL_GPIO_PIN_6);
 8002f8e:	2140      	movs	r1, #64	; 0x40
 8002f90:	4815      	ldr	r0, [pc, #84]	; (8002fe8 <setDigitalOutput+0x84>)
 8002f92:	f7ff ff19 	bl	8002dc8 <LL_GPIO_SetOutputPin>
}
 8002f96:	bf00      	nop
		break;
 8002f98:	e022      	b.n	8002fe0 <setDigitalOutput+0x7c>
 8002f9a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002f9e:	60fb      	str	r3, [r7, #12]
}

__attribute__((always_inline))
static inline void setIo(unsigned int mask)
{
	updateIo(actualState |= mask);
 8002fa0:	4b12      	ldr	r3, [pc, #72]	; (8002fec <setDigitalOutput+0x88>)
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	4a10      	ldr	r2, [pc, #64]	; (8002fec <setDigitalOutput+0x88>)
 8002faa:	6013      	str	r3, [r2, #0]
 8002fac:	4b0f      	ldr	r3, [pc, #60]	; (8002fec <setDigitalOutput+0x88>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f001 f915 	bl	80041e0 <updateIo>
}
 8002fb6:	bf00      	nop

__attribute__((always_inline))
static inline void EVenable(void)
{
	setIo(EV);
}
 8002fb8:	bf00      	nop
		break;
 8002fba:	e011      	b.n	8002fe0 <setDigitalOutput+0x7c>
 8002fbc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002fc0:	60bb      	str	r3, [r7, #8]
	updateIo(actualState |= mask);
 8002fc2:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <setDigitalOutput+0x88>)
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	4a08      	ldr	r2, [pc, #32]	; (8002fec <setDigitalOutput+0x88>)
 8002fcc:	6013      	str	r3, [r2, #0]
 8002fce:	4b07      	ldr	r3, [pc, #28]	; (8002fec <setDigitalOutput+0x88>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f001 f904 	bl	80041e0 <updateIo>
}
 8002fd8:	bf00      	nop

__attribute__((always_inline))
static inline void EXTenable(void)
{
	setIo(EXT);
}
 8002fda:	bf00      	nop
		break;
 8002fdc:	e000      	b.n	8002fe0 <setDigitalOutput+0x7c>
		break;
 8002fde:	bf00      	nop
	}
}
 8002fe0:	bf00      	nop
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	48000800 	.word	0x48000800
 8002fec:	20000730 	.word	0x20000730

08002ff0 <resetDigitalOutput>:


void resetDigitalOutput(unsigned int digPin)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
	switch(digPin)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d025      	beq.n	800304a <resetDigitalOutput+0x5a>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2b02      	cmp	r3, #2
 8003002:	d834      	bhi.n	800306e <resetDigitalOutput+0x7e>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d003      	beq.n	8003012 <resetDigitalOutput+0x22>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d00a      	beq.n	8003026 <resetDigitalOutput+0x36>
		case 2:
			EXTdisable();
		break;

		default:
		break;
 8003010:	e02d      	b.n	800306e <resetDigitalOutput+0x7e>

__attribute__((always_inline))
static inline void pumpOff(void)
{
	LL_GPIO_ResetOutputPin(GPIOC,LL_GPIO_PIN_7);
 8003012:	2180      	movs	r1, #128	; 0x80
 8003014:	4818      	ldr	r0, [pc, #96]	; (8003078 <resetDigitalOutput+0x88>)
 8003016:	f7ff fee5 	bl	8002de4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOC,LL_GPIO_PIN_6);
 800301a:	2140      	movs	r1, #64	; 0x40
 800301c:	4816      	ldr	r0, [pc, #88]	; (8003078 <resetDigitalOutput+0x88>)
 800301e:	f7ff fee1 	bl	8002de4 <LL_GPIO_ResetOutputPin>
}
 8003022:	bf00      	nop
		break;
 8003024:	e024      	b.n	8003070 <resetDigitalOutput+0x80>
 8003026:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800302a:	60fb      	str	r3, [r7, #12]
	updateIo(actualState &= (~mask));
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	43da      	mvns	r2, r3
 8003030:	4b12      	ldr	r3, [pc, #72]	; (800307c <resetDigitalOutput+0x8c>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4013      	ands	r3, r2
 8003036:	4a11      	ldr	r2, [pc, #68]	; (800307c <resetDigitalOutput+0x8c>)
 8003038:	6013      	str	r3, [r2, #0]
 800303a:	4b10      	ldr	r3, [pc, #64]	; (800307c <resetDigitalOutput+0x8c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4618      	mov	r0, r3
 8003040:	f001 f8ce 	bl	80041e0 <updateIo>
}
 8003044:	bf00      	nop
}
 8003046:	bf00      	nop
		break;
 8003048:	e012      	b.n	8003070 <resetDigitalOutput+0x80>
 800304a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800304e:	60bb      	str	r3, [r7, #8]
	updateIo(actualState &= (~mask));
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	43da      	mvns	r2, r3
 8003054:	4b09      	ldr	r3, [pc, #36]	; (800307c <resetDigitalOutput+0x8c>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4013      	ands	r3, r2
 800305a:	4a08      	ldr	r2, [pc, #32]	; (800307c <resetDigitalOutput+0x8c>)
 800305c:	6013      	str	r3, [r2, #0]
 800305e:	4b07      	ldr	r3, [pc, #28]	; (800307c <resetDigitalOutput+0x8c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f001 f8bc 	bl	80041e0 <updateIo>
}
 8003068:	bf00      	nop

__attribute__((always_inline))
static inline void EXTdisable(void)
{
	resetIo(EXT);
}
 800306a:	bf00      	nop
		break;
 800306c:	e000      	b.n	8003070 <resetDigitalOutput+0x80>
		break;
 800306e:	bf00      	nop
	}
}
 8003070:	bf00      	nop
 8003072:	3710      	adds	r7, #16
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	48000800 	.word	0x48000800
 800307c:	20000730 	.word	0x20000730

08003080 <hcSetBoardPos>:

void hcSetBoardPos(volatile hardControl *hc, float *pos)
{
 8003080:	b480      	push	{r7}
 8003082:	b087      	sub	sp, #28
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
	v3SetPos(&(hc->boardPos),pos[X], pos[Y], pos[Z]);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f503 7084 	add.w	r0, r3, #264	; 0x108
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	6819      	ldr	r1, [r3, #0]
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	3304      	adds	r3, #4
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	3308      	adds	r3, #8
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6178      	str	r0, [r7, #20]
 80030a2:	6139      	str	r1, [r7, #16]
 80030a4:	60fa      	str	r2, [r7, #12]
 80030a6:	60bb      	str	r3, [r7, #8]
	v3->x = x;
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	693a      	ldr	r2, [r7, #16]
 80030ac:	601a      	str	r2, [r3, #0]
	v3->y = y;
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	68fa      	ldr	r2, [r7, #12]
 80030b2:	605a      	str	r2, [r3, #4]
	v3->z = z;
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	68ba      	ldr	r2, [r7, #8]
 80030b8:	609a      	str	r2, [r3, #8]
}
 80030ba:	bf00      	nop
}
 80030bc:	bf00      	nop
 80030be:	371c      	adds	r7, #28
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <hcGetBoardPos>:

void hcGetBoardPos(volatile hardControl *hc, float *pos)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
	pos[X] = hc->boardPos.x;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	601a      	str	r2, [r3, #0]
	pos[Y] = hc->boardPos.y;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	3304      	adds	r3, #4
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80030e6:	601a      	str	r2, [r3, #0]
	pos[Z] = hc->boardPos.z;
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	3308      	adds	r3, #8
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
 80030f2:	601a      	str	r2, [r3, #0]
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <hcSetScanPos>:

void hcSetScanPos(volatile hardControl *hc, float *pos)
{
 8003100:	b480      	push	{r7}
 8003102:	b087      	sub	sp, #28
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
	v3SetPos(&(hc->scanPos),pos[X], pos[Y], pos[Z]);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f103 00fc 	add.w	r0, r3, #252	; 0xfc
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	6819      	ldr	r1, [r3, #0]
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	3304      	adds	r3, #4
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	3308      	adds	r3, #8
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6178      	str	r0, [r7, #20]
 8003122:	6139      	str	r1, [r7, #16]
 8003124:	60fa      	str	r2, [r7, #12]
 8003126:	60bb      	str	r3, [r7, #8]
	v3->x = x;
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	601a      	str	r2, [r3, #0]
	v3->y = y;
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	605a      	str	r2, [r3, #4]
	v3->z = z;
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	68ba      	ldr	r2, [r7, #8]
 8003138:	609a      	str	r2, [r3, #8]
}
 800313a:	bf00      	nop
}
 800313c:	bf00      	nop
 800313e:	371c      	adds	r7, #28
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <hcGetScanPos>:

void hcGetScanPos(volatile hardControl *hc, float *pos)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
	pos[X] = hc->scanPos.x;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	601a      	str	r2, [r3, #0]
	pos[Y] = hc->scanPos.y;
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	3304      	adds	r3, #4
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
 8003166:	601a      	str	r2, [r3, #0]
	pos[Z] = hc->scanPos.z;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	3308      	adds	r3, #8
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
 8003172:	601a      	str	r2, [r3, #0]
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <hcSetLinearSpeed>:

void hcSetLinearSpeed(volatile hardControl *hc, float speed)
{
 8003180:	b480      	push	{r7}
 8003182:	b089      	sub	sp, #36	; 0x24
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	ed87 0a00 	vstr	s0, [r7]
	PAPsetSpeed(&(hc->motorPap[X]),speed);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	3308      	adds	r3, #8
 8003190:	60fb      	str	r3, [r7, #12]
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	60bb      	str	r3, [r7, #8]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	ed93 7a00 	vldr	s14, [r3]
 800319c:	edd7 7a02 	vldr	s15, [r7, #8]
 80031a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80031aa:	bf00      	nop
	PAPsetSpeed(&(hc->motorPap[Y]),speed);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3344      	adds	r3, #68	; 0x44
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	613b      	str	r3, [r7, #16]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	ed93 7a00 	vldr	s14, [r3]
 80031bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80031c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80031ca:	bf00      	nop
	PAPsetSpeed(&(hc->motorPap[Z]),speed);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	3380      	adds	r3, #128	; 0x80
 80031d0:	61fb      	str	r3, [r7, #28]
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	61bb      	str	r3, [r7, #24]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	ed93 7a00 	vldr	s14, [r3]
 80031dc:	edd7 7a06 	vldr	s15, [r7, #24]
 80031e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80031ea:	bf00      	nop
}
 80031ec:	bf00      	nop
 80031ee:	3724      	adds	r7, #36	; 0x24
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <hcSetRotationSpeed>:

void hcSetRotationSpeed(volatile hardControl *hc, float speed)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	ed87 0a00 	vstr	s0, [r7]
	PAPsetSpeed(&(hc->motorPap[T]),speed);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	33bc      	adds	r3, #188	; 0xbc
 8003208:	60fb      	str	r3, [r7, #12]
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	60bb      	str	r3, [r7, #8]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	ed93 7a00 	vldr	s14, [r3]
 8003214:	edd7 7a02 	vldr	s15, [r7, #8]
 8003218:	ee67 7a27 	vmul.f32	s15, s14, s15
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8003222:	bf00      	nop
}
 8003224:	bf00      	nop
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <hcIsMoving>:

/*
 * Return 1 if any motor is moving, optherwise return 0.
 */
unsigned char hcIsMoving(volatile hardControl *hc)
{
 8003230:	b480      	push	{r7}
 8003232:	b085      	sub	sp, #20
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]

	for(unsigned int i = 0; i < 4 ; i++)
 8003238:	2300      	movs	r3, #0
 800323a:	60fb      	str	r3, [r7, #12]
 800323c:	e01c      	b.n	8003278 <hcIsMoving+0x48>
	{
		if(PAPisMoving(&(hc->motorPap[i])))
 800323e:	68fa      	ldr	r2, [r7, #12]
 8003240:	4613      	mov	r3, r2
 8003242:	011b      	lsls	r3, r3, #4
 8003244:	1a9b      	subs	r3, r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	3308      	adds	r3, #8
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	4413      	add	r3, r2
 800324e:	60bb      	str	r3, [r7, #8]
	return pap->stepNeeded || pap->onePulseTIM->CNT;
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d104      	bne.n	8003262 <hcIsMoving+0x32>
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800325c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <hcIsMoving+0x36>
 8003262:	2301      	movs	r3, #1
 8003264:	e000      	b.n	8003268 <hcIsMoving+0x38>
 8003266:	2300      	movs	r3, #0
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <hcIsMoving+0x42>
			return 1;
 800326e:	2301      	movs	r3, #1
 8003270:	e006      	b.n	8003280 <hcIsMoving+0x50>
	for(unsigned int i = 0; i < 4 ; i++)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	3301      	adds	r3, #1
 8003276:	60fb      	str	r3, [r7, #12]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2b03      	cmp	r3, #3
 800327c:	d9df      	bls.n	800323e <hcIsMoving+0xe>
	}
	return 0;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3714      	adds	r7, #20
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <hcGetPos>:
/*
 * Write in pos the position of all axis.
 * pos must be allocated with size = 4
 */
void hcGetPos(volatile hardControl *hc, float *pos)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0; i < 4 ; i++)
 8003296:	2300      	movs	r3, #0
 8003298:	60fb      	str	r3, [r7, #12]
 800329a:	e01c      	b.n	80032d6 <hcGetPos+0x4a>
	{
		pos[i] = PAPgetPos(&(hc->motorPap[i]));
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	4613      	mov	r3, r2
 80032a0:	011b      	lsls	r3, r3, #4
 80032a2:	1a9b      	subs	r3, r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	3308      	adds	r3, #8
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	441a      	add	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	6839      	ldr	r1, [r7, #0]
 80032b2:	440b      	add	r3, r1
 80032b4:	60ba      	str	r2, [r7, #8]
 * Return position in mm.
 */
__attribute__((always_inline))
static inline float PAPgetPos(volatile PAPController *pap)
{
	return (float)pap->stepPos / pap->stepBymm;
 80032b6:	68ba      	ldr	r2, [r7, #8]
 80032b8:	6952      	ldr	r2, [r2, #20]
 80032ba:	ee07 2a90 	vmov	s15, r2
 80032be:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80032c2:	68ba      	ldr	r2, [r7, #8]
 80032c4:	ed92 7a00 	vldr	s14, [r2]
 80032c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032cc:	edc3 7a00 	vstr	s15, [r3]
	for(unsigned int i = 0; i < 4 ; i++)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	3301      	adds	r3, #1
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2b03      	cmp	r3, #3
 80032da:	d9df      	bls.n	800329c <hcGetPos+0x10>
	}
}
 80032dc:	bf00      	nop
 80032de:	bf00      	nop
 80032e0:	3714      	adds	r7, #20
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
	...

080032ec <hcSetAccel>:

/*
 * Set acceleration of channel if valui is not zero.
 */
void hcSetAccel(volatile hardControl *hc, float *accelTab)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b087      	sub	sp, #28
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 80032f6:	2300      	movs	r3, #0
 80032f8:	617b      	str	r3, [r7, #20]
 80032fa:	e048      	b.n	800338e <hcSetAccel+0xa2>
	{
		if(fpclassify(accelTab[i]) != FP_ZERO)
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	4413      	add	r3, r2
 8003304:	edd3 7a00 	vldr	s15, [r3]
 8003308:	eef0 7ae7 	vabs.f32	s15, s15
 800330c:	eef4 7a67 	vcmp.f32	s15, s15
 8003310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003314:	d61b      	bvs.n	800334e <hcSetAccel+0x62>
 8003316:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80033a4 <hcSetAccel+0xb8>
 800331a:	eef4 7a47 	vcmp.f32	s15, s14
 800331e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003322:	dc12      	bgt.n	800334a <hcSetAccel+0x5e>
 8003324:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80033a8 <hcSetAccel+0xbc>
 8003328:	eef4 7ac7 	vcmpe.f32	s15, s14
 800332c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003330:	da04      	bge.n	800333c <hcSetAccel+0x50>
 8003332:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333a:	d001      	beq.n	8003340 <hcSetAccel+0x54>
 800333c:	2301      	movs	r3, #1
 800333e:	e000      	b.n	8003342 <hcSetAccel+0x56>
 8003340:	2300      	movs	r3, #0
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	b2db      	uxtb	r3, r3
 8003348:	e002      	b.n	8003350 <hcSetAccel+0x64>
 800334a:	2301      	movs	r3, #1
 800334c:	e000      	b.n	8003350 <hcSetAccel+0x64>
 800334e:	2301      	movs	r3, #1
 8003350:	2b00      	cmp	r3, #0
 8003352:	d019      	beq.n	8003388 <hcSetAccel+0x9c>
			PAPsetAccel(&(hc->motorPap[i]),accelTab[i]);
 8003354:	697a      	ldr	r2, [r7, #20]
 8003356:	4613      	mov	r3, r2
 8003358:	011b      	lsls	r3, r3, #4
 800335a:	1a9b      	subs	r3, r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	3308      	adds	r3, #8
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	441a      	add	r2, r3
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	6839      	ldr	r1, [r7, #0]
 800336a:	440b      	add	r3, r1
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	613a      	str	r2, [r7, #16]
 8003370:	60fb      	str	r3, [r7, #12]
	pap->maxAccel = acc * pap->stepBymm;
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	ed93 7a00 	vldr	s14, [r3]
 8003378:	edd7 7a03 	vldr	s15, [r7, #12]
 800337c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8003386:	bf00      	nop
	for(unsigned int i = 0 ; i < 4; i++)
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	3301      	adds	r3, #1
 800338c:	617b      	str	r3, [r7, #20]
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	2b03      	cmp	r3, #3
 8003392:	d9b3      	bls.n	80032fc <hcSetAccel+0x10>
	}
}
 8003394:	bf00      	nop
 8003396:	bf00      	nop
 8003398:	371c      	adds	r7, #28
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	7f7fffff 	.word	0x7f7fffff
 80033a8:	00800000 	.word	0x00800000

080033ac <hcGetAccel>:

/*
 * Set acceleration of channel if valui is not zero.
 */
void hcGetAccel(volatile hardControl *hc, float *accelTab)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 80033b6:	2300      	movs	r3, #0
 80033b8:	60fb      	str	r3, [r7, #12]
 80033ba:	e019      	b.n	80033f0 <hcGetAccel+0x44>
	{
		accelTab[i] = PAPgetAccel(&(hc->motorPap[i]));
 80033bc:	68fa      	ldr	r2, [r7, #12]
 80033be:	4613      	mov	r3, r2
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	1a9b      	subs	r3, r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	3308      	adds	r3, #8
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	441a      	add	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	6839      	ldr	r1, [r7, #0]
 80033d2:	440b      	add	r3, r1
 80033d4:	60ba      	str	r2, [r7, #8]
	return pap->maxAccel / pap->stepBymm;
 80033d6:	68ba      	ldr	r2, [r7, #8]
 80033d8:	edd2 6a01 	vldr	s13, [r2, #4]
 80033dc:	68ba      	ldr	r2, [r7, #8]
 80033de:	ed92 7a00 	vldr	s14, [r2]
 80033e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033e6:	edc3 7a00 	vstr	s15, [r3]
	for(unsigned int i = 0 ; i < 4; i++)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	3301      	adds	r3, #1
 80033ee:	60fb      	str	r3, [r7, #12]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2b03      	cmp	r3, #3
 80033f4:	d9e2      	bls.n	80033bc <hcGetAccel+0x10>

	}
}
 80033f6:	bf00      	nop
 80033f8:	bf00      	nop
 80033fa:	3714      	adds	r7, #20
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <hcSetSpeed>:
/*
 * Set speed of channel if valui is not zero.
 */
void hcSetSpeed(volatile hardControl *hc, float *speedTab)
{
 8003404:	b480      	push	{r7}
 8003406:	b087      	sub	sp, #28
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 800340e:	2300      	movs	r3, #0
 8003410:	617b      	str	r3, [r7, #20]
 8003412:	e048      	b.n	80034a6 <hcSetSpeed+0xa2>
	{
		if(fpclassify(speedTab[i]) != FP_ZERO)
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	683a      	ldr	r2, [r7, #0]
 800341a:	4413      	add	r3, r2
 800341c:	edd3 7a00 	vldr	s15, [r3]
 8003420:	eef0 7ae7 	vabs.f32	s15, s15
 8003424:	eef4 7a67 	vcmp.f32	s15, s15
 8003428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800342c:	d61b      	bvs.n	8003466 <hcSetSpeed+0x62>
 800342e:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80034bc <hcSetSpeed+0xb8>
 8003432:	eef4 7a47 	vcmp.f32	s15, s14
 8003436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800343a:	dc12      	bgt.n	8003462 <hcSetSpeed+0x5e>
 800343c:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80034c0 <hcSetSpeed+0xbc>
 8003440:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003448:	da04      	bge.n	8003454 <hcSetSpeed+0x50>
 800344a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800344e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003452:	d001      	beq.n	8003458 <hcSetSpeed+0x54>
 8003454:	2301      	movs	r3, #1
 8003456:	e000      	b.n	800345a <hcSetSpeed+0x56>
 8003458:	2300      	movs	r3, #0
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	b2db      	uxtb	r3, r3
 8003460:	e002      	b.n	8003468 <hcSetSpeed+0x64>
 8003462:	2301      	movs	r3, #1
 8003464:	e000      	b.n	8003468 <hcSetSpeed+0x64>
 8003466:	2301      	movs	r3, #1
 8003468:	2b00      	cmp	r3, #0
 800346a:	d019      	beq.n	80034a0 <hcSetSpeed+0x9c>
			PAPsetSpeed(&(hc->motorPap[i]),speedTab[i]);
 800346c:	697a      	ldr	r2, [r7, #20]
 800346e:	4613      	mov	r3, r2
 8003470:	011b      	lsls	r3, r3, #4
 8003472:	1a9b      	subs	r3, r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	3308      	adds	r3, #8
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	441a      	add	r2, r3
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	6839      	ldr	r1, [r7, #0]
 8003482:	440b      	add	r3, r1
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	613a      	str	r2, [r7, #16]
 8003488:	60fb      	str	r3, [r7, #12]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	ed93 7a00 	vldr	s14, [r3]
 8003490:	edd7 7a03 	vldr	s15, [r7, #12]
 8003494:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800349e:	bf00      	nop
	for(unsigned int i = 0 ; i < 4; i++)
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	3301      	adds	r3, #1
 80034a4:	617b      	str	r3, [r7, #20]
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	2b03      	cmp	r3, #3
 80034aa:	d9b3      	bls.n	8003414 <hcSetSpeed+0x10>
	}
}
 80034ac:	bf00      	nop
 80034ae:	bf00      	nop
 80034b0:	371c      	adds	r7, #28
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	7f7fffff 	.word	0x7f7fffff
 80034c0:	00800000 	.word	0x00800000

080034c4 <hcGetSpeed>:

void hcGetSpeed(volatile hardControl *hc, float *speedTab)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b085      	sub	sp, #20
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 80034ce:	2300      	movs	r3, #0
 80034d0:	60fb      	str	r3, [r7, #12]
 80034d2:	e019      	b.n	8003508 <hcGetSpeed+0x44>
	{
		speedTab[i] = PAPgetSpeed(&(hc->motorPap[i]));
 80034d4:	68fa      	ldr	r2, [r7, #12]
 80034d6:	4613      	mov	r3, r2
 80034d8:	011b      	lsls	r3, r3, #4
 80034da:	1a9b      	subs	r3, r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	3308      	adds	r3, #8
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	441a      	add	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	6839      	ldr	r1, [r7, #0]
 80034ea:	440b      	add	r3, r1
 80034ec:	60ba      	str	r2, [r7, #8]
	return pap->maxSpeedTarget / pap->stepBymm;
 80034ee:	68ba      	ldr	r2, [r7, #8]
 80034f0:	edd2 6a03 	vldr	s13, [r2, #12]
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	ed92 7a00 	vldr	s14, [r2]
 80034fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034fe:	edc3 7a00 	vstr	s15, [r3]
	for(unsigned int i = 0 ; i < 4; i++)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	3301      	adds	r3, #1
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2b03      	cmp	r3, #3
 800350c:	d9e2      	bls.n	80034d4 <hcGetSpeed+0x10>
	}
}
 800350e:	bf00      	nop
 8003510:	bf00      	nop
 8003512:	3714      	adds	r7, #20
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <hcSetStepmm>:

/*
 * Set stepConf.
 */
void hcSetStepmm(volatile hardControl *hc, float *stepTab)
{
 800351c:	b480      	push	{r7}
 800351e:	b087      	sub	sp, #28
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 8003526:	2300      	movs	r3, #0
 8003528:	617b      	str	r3, [r7, #20]
 800352a:	e041      	b.n	80035b0 <hcSetStepmm+0x94>
	{
		if(fpclassify(stepTab[i]) != FP_ZERO)
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	4413      	add	r3, r2
 8003534:	edd3 7a00 	vldr	s15, [r3]
 8003538:	eef0 7ae7 	vabs.f32	s15, s15
 800353c:	eef4 7a67 	vcmp.f32	s15, s15
 8003540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003544:	d61b      	bvs.n	800357e <hcSetStepmm+0x62>
 8003546:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80035c4 <hcSetStepmm+0xa8>
 800354a:	eef4 7a47 	vcmp.f32	s15, s14
 800354e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003552:	dc12      	bgt.n	800357a <hcSetStepmm+0x5e>
 8003554:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80035c8 <hcSetStepmm+0xac>
 8003558:	eef4 7ac7 	vcmpe.f32	s15, s14
 800355c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003560:	da04      	bge.n	800356c <hcSetStepmm+0x50>
 8003562:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800356a:	d001      	beq.n	8003570 <hcSetStepmm+0x54>
 800356c:	2301      	movs	r3, #1
 800356e:	e000      	b.n	8003572 <hcSetStepmm+0x56>
 8003570:	2300      	movs	r3, #0
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	b2db      	uxtb	r3, r3
 8003578:	e002      	b.n	8003580 <hcSetStepmm+0x64>
 800357a:	2301      	movs	r3, #1
 800357c:	e000      	b.n	8003580 <hcSetStepmm+0x64>
 800357e:	2301      	movs	r3, #1
 8003580:	2b00      	cmp	r3, #0
 8003582:	d012      	beq.n	80035aa <hcSetStepmm+0x8e>
			PAPsetStepBymm(&(hc->motorPap[i]),stepTab[i]);
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	4613      	mov	r3, r2
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	1a9b      	subs	r3, r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	3308      	adds	r3, #8
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	441a      	add	r2, r3
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	6839      	ldr	r1, [r7, #0]
 800359a:	440b      	add	r3, r1
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	613a      	str	r2, [r7, #16]
 80035a0:	60fb      	str	r3, [r7, #12]
	pap->stepBymm = val;
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	601a      	str	r2, [r3, #0]
}
 80035a8:	bf00      	nop
	for(unsigned int i = 0 ; i < 4; i++)
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	3301      	adds	r3, #1
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	2b03      	cmp	r3, #3
 80035b4:	d9ba      	bls.n	800352c <hcSetStepmm+0x10>
	}
}
 80035b6:	bf00      	nop
 80035b8:	bf00      	nop
 80035ba:	371c      	adds	r7, #28
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr
 80035c4:	7f7fffff 	.word	0x7f7fffff
 80035c8:	00800000 	.word	0x00800000

080035cc <hcGetStepmm>:

void hcGetStepmm(volatile hardControl *hc, float *stepTab)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 80035d6:	2300      	movs	r3, #0
 80035d8:	60fb      	str	r3, [r7, #12]
 80035da:	e012      	b.n	8003602 <hcGetStepmm+0x36>
	{
		stepTab[i] = PAPgetStepBymm(&(hc->motorPap[i]));
 80035dc:	68fa      	ldr	r2, [r7, #12]
 80035de:	4613      	mov	r3, r2
 80035e0:	011b      	lsls	r3, r3, #4
 80035e2:	1a9b      	subs	r3, r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	3308      	adds	r3, #8
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	441a      	add	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	6839      	ldr	r1, [r7, #0]
 80035f2:	440b      	add	r3, r1
 80035f4:	60ba      	str	r2, [r7, #8]
	return pap->stepBymm;
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	6812      	ldr	r2, [r2, #0]
 80035fa:	601a      	str	r2, [r3, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	3301      	adds	r3, #1
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2b03      	cmp	r3, #3
 8003606:	d9e9      	bls.n	80035dc <hcGetStepmm+0x10>
	}
}
 8003608:	bf00      	nop
 800360a:	bf00      	nop
 800360c:	3714      	adds	r7, #20
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
	...

08003618 <hcMove>:
/*
 * Launch move to each motor.
 * moveTab must be a float[4] wich contain all movement.
 */
void hcMove(volatile hardControl *hc,float *moveTab, unsigned int axisEnable)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b094      	sub	sp, #80	; 0x50
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
	float dist[4];
	float speedCoef[4];

	// Compute absolute distance to move
	if(hc->coordMode == absolute)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	791b      	ldrb	r3, [r3, #4]
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b01      	cmp	r3, #1
 800362c:	d142      	bne.n	80036b4 <hcMove+0x9c>
	{
		for(unsigned int i = 0 ; i < 4; i++)
 800362e:	2300      	movs	r3, #0
 8003630:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003632:	e03b      	b.n	80036ac <hcMove+0x94>
		{
			if(axisEnable & (0x01 << i))
 8003634:	2201      	movs	r2, #1
 8003636:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003638:	fa02 f303 	lsl.w	r3, r2, r3
 800363c:	461a      	mov	r2, r3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4013      	ands	r3, r2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d026      	beq.n	8003694 <hcMove+0x7c>
				dist[i] = fabsf(PAPgetPos(&(hc->motorPap[i])) - moveTab[i]);
 8003646:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003648:	4613      	mov	r3, r2
 800364a:	011b      	lsls	r3, r3, #4
 800364c:	1a9b      	subs	r3, r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	3308      	adds	r3, #8
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	4413      	add	r3, r2
 8003656:	63bb      	str	r3, [r7, #56]	; 0x38
	return (float)pap->stepPos / pap->stepBymm;
 8003658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800365a:	695b      	ldr	r3, [r3, #20]
 800365c:	ee07 3a90 	vmov	s15, r3
 8003660:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003666:	edd3 7a00 	vldr	s15, [r3]
 800366a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800366e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	4413      	add	r3, r2
 8003676:	edd3 7a00 	vldr	s15, [r3]
 800367a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800367e:	eef0 7ae7 	vabs.f32	s15, s15
 8003682:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800368a:	4413      	add	r3, r2
 800368c:	3b30      	subs	r3, #48	; 0x30
 800368e:	edc3 7a00 	vstr	s15, [r3]
 8003692:	e008      	b.n	80036a6 <hcMove+0x8e>
			else
				dist[i] = 0.0f;
 8003694:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800369c:	4413      	add	r3, r2
 800369e:	3b30      	subs	r3, #48	; 0x30
 80036a0:	f04f 0200 	mov.w	r2, #0
 80036a4:	601a      	str	r2, [r3, #0]
		for(unsigned int i = 0 ; i < 4; i++)
 80036a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036a8:	3301      	adds	r3, #1
 80036aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036ae:	2b03      	cmp	r3, #3
 80036b0:	d9c0      	bls.n	8003634 <hcMove+0x1c>
 80036b2:	e02b      	b.n	800370c <hcMove+0xf4>
		}
	}
	else
	{
		for(unsigned int i = 0 ; i < 4; i++)
 80036b4:	2300      	movs	r3, #0
 80036b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80036b8:	e025      	b.n	8003706 <hcMove+0xee>
		{
			if (axisEnable & (0x01 << i))
 80036ba:	2201      	movs	r2, #1
 80036bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036be:	fa02 f303 	lsl.w	r3, r2, r3
 80036c2:	461a      	mov	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	4013      	ands	r3, r2
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d010      	beq.n	80036ee <hcMove+0xd6>
				dist[i] = fabsf(moveTab[i]);
 80036cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	68ba      	ldr	r2, [r7, #8]
 80036d2:	4413      	add	r3, r2
 80036d4:	edd3 7a00 	vldr	s15, [r3]
 80036d8:	eef0 7ae7 	vabs.f32	s15, s15
 80036dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80036e4:	4413      	add	r3, r2
 80036e6:	3b30      	subs	r3, #48	; 0x30
 80036e8:	edc3 7a00 	vstr	s15, [r3]
 80036ec:	e008      	b.n	8003700 <hcMove+0xe8>
			else
				dist[i] = 0.0f;
 80036ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80036f6:	4413      	add	r3, r2
 80036f8:	3b30      	subs	r3, #48	; 0x30
 80036fa:	f04f 0200 	mov.w	r2, #0
 80036fe:	601a      	str	r2, [r3, #0]
		for(unsigned int i = 0 ; i < 4; i++)
 8003700:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003702:	3301      	adds	r3, #1
 8003704:	64bb      	str	r3, [r7, #72]	; 0x48
 8003706:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003708:	2b03      	cmp	r3, #3
 800370a:	d9d6      	bls.n	80036ba <hcMove+0xa2>
		}

	}

	//X is the biggest distance.
	if( (dist[X] >= dist[Y]) && (dist[X] >= dist[Z]) && (fpclassify(dist[X]) != FP_ZERO) )
 800370c:	ed97 7a08 	vldr	s14, [r7, #32]
 8003710:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003714:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800371c:	db43      	blt.n	80037a6 <hcMove+0x18e>
 800371e:	ed97 7a08 	vldr	s14, [r7, #32]
 8003722:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003726:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800372a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800372e:	db3a      	blt.n	80037a6 <hcMove+0x18e>
 8003730:	edd7 7a08 	vldr	s15, [r7, #32]
 8003734:	eef0 7ae7 	vabs.f32	s15, s15
 8003738:	eef4 7a67 	vcmp.f32	s15, s15
 800373c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003740:	d61a      	bvs.n	8003778 <hcMove+0x160>
 8003742:	ed9f 7ac6 	vldr	s14, [pc, #792]	; 8003a5c <hcMove+0x444>
 8003746:	eef4 7a47 	vcmp.f32	s15, s14
 800374a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800374e:	dc13      	bgt.n	8003778 <hcMove+0x160>
 8003750:	ed9f 7ac3 	vldr	s14, [pc, #780]	; 8003a60 <hcMove+0x448>
 8003754:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800375c:	da04      	bge.n	8003768 <hcMove+0x150>
 800375e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003766:	d001      	beq.n	800376c <hcMove+0x154>
 8003768:	2301      	movs	r3, #1
 800376a:	e000      	b.n	800376e <hcMove+0x156>
 800376c:	2300      	movs	r3, #0
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b00      	cmp	r3, #0
 8003776:	d016      	beq.n	80037a6 <hcMove+0x18e>
	{
		speedCoef[X] = 1.0f;
 8003778:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800377c:	613b      	str	r3, [r7, #16]
		speedCoef[Y] = dist[Y] / dist[X];
 800377e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8003782:	ed97 7a08 	vldr	s14, [r7, #32]
 8003786:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800378a:	edc7 7a05 	vstr	s15, [r7, #20]
		speedCoef[Z] = dist[Z] / dist[X];
 800378e:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8003792:	ed97 7a08 	vldr	s14, [r7, #32]
 8003796:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800379a:	edc7 7a06 	vstr	s15, [r7, #24]
		speedCoef[T] = 1.0f;
 800379e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80037a2:	61fb      	str	r3, [r7, #28]
 80037a4:	e078      	b.n	8003898 <hcMove+0x280>
	}
	//Y is the biggest distance.
	else if( (dist[Y] >= dist[X]) && (dist[Y] >= dist[Z]) && (fpclassify(dist[Y]) != FP_ZERO) )
 80037a6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80037aa:	edd7 7a08 	vldr	s15, [r7, #32]
 80037ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037b6:	db43      	blt.n	8003840 <hcMove+0x228>
 80037b8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80037bc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80037c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037c8:	db3a      	blt.n	8003840 <hcMove+0x228>
 80037ca:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80037ce:	eef0 7ae7 	vabs.f32	s15, s15
 80037d2:	eef4 7a67 	vcmp.f32	s15, s15
 80037d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037da:	d61a      	bvs.n	8003812 <hcMove+0x1fa>
 80037dc:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 8003a5c <hcMove+0x444>
 80037e0:	eef4 7a47 	vcmp.f32	s15, s14
 80037e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037e8:	dc13      	bgt.n	8003812 <hcMove+0x1fa>
 80037ea:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 8003a60 <hcMove+0x448>
 80037ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037f6:	da04      	bge.n	8003802 <hcMove+0x1ea>
 80037f8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80037fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003800:	d001      	beq.n	8003806 <hcMove+0x1ee>
 8003802:	2301      	movs	r3, #1
 8003804:	e000      	b.n	8003808 <hcMove+0x1f0>
 8003806:	2300      	movs	r3, #0
 8003808:	f003 0301 	and.w	r3, r3, #1
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d016      	beq.n	8003840 <hcMove+0x228>
	{
		speedCoef[X] = dist[X] / dist[Y];
 8003812:	edd7 6a08 	vldr	s13, [r7, #32]
 8003816:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800381a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800381e:	edc7 7a04 	vstr	s15, [r7, #16]
		speedCoef[Y] = 1.0f;
 8003822:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003826:	617b      	str	r3, [r7, #20]
		speedCoef[Z] = dist[Z] / dist[Y];
 8003828:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800382c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003830:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003834:	edc7 7a06 	vstr	s15, [r7, #24]
		speedCoef[T] = 1.0f;
 8003838:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800383c:	61fb      	str	r3, [r7, #28]
 800383e:	e02b      	b.n	8003898 <hcMove+0x280>
	}
	//Z is the biggest distance.
	else if (dist[Z] != FP_ZERO)
 8003840:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003844:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8003848:	eef4 7a47 	vcmp.f32	s15, s14
 800384c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003850:	d016      	beq.n	8003880 <hcMove+0x268>
	{
		speedCoef[X] = dist[X] / dist[Z];
 8003852:	edd7 6a08 	vldr	s13, [r7, #32]
 8003856:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800385a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800385e:	edc7 7a04 	vstr	s15, [r7, #16]
		speedCoef[Y] = dist[Y] / dist[Z];
 8003862:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8003866:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800386a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800386e:	edc7 7a05 	vstr	s15, [r7, #20]
		speedCoef[Z] = 1.0f;
 8003872:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003876:	61bb      	str	r3, [r7, #24]
		speedCoef[T] = 1.0f;
 8003878:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800387c:	61fb      	str	r3, [r7, #28]
 800387e:	e00b      	b.n	8003898 <hcMove+0x280>
	}
	else
	{
		speedCoef[X] = 1.0f;
 8003880:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003884:	613b      	str	r3, [r7, #16]
		speedCoef[Y] = 1.0f;
 8003886:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800388a:	617b      	str	r3, [r7, #20]
		speedCoef[Z] = 1.0f;
 800388c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003890:	61bb      	str	r3, [r7, #24]
		speedCoef[T] = 1.0f;
 8003892:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003896:	61fb      	str	r3, [r7, #28]
	}

	// Compute distance to move
	if(hc->coordMode == absolute)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	791b      	ldrb	r3, [r3, #4]
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d140      	bne.n	8003924 <hcMove+0x30c>
	{
		for(unsigned int i = 0 ; i < 4; i++)
 80038a2:	2300      	movs	r3, #0
 80038a4:	647b      	str	r3, [r7, #68]	; 0x44
 80038a6:	e039      	b.n	800391c <hcMove+0x304>
		{
			if (axisEnable & (0x01 << i))
 80038a8:	2201      	movs	r2, #1
 80038aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038ac:	fa02 f303 	lsl.w	r3, r2, r3
 80038b0:	461a      	mov	r2, r3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4013      	ands	r3, r2
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d024      	beq.n	8003904 <hcMove+0x2ec>
				dist[i] = moveTab[i] - PAPgetPos(&(hc->motorPap[i]));
 80038ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	68ba      	ldr	r2, [r7, #8]
 80038c0:	4413      	add	r3, r2
 80038c2:	ed93 7a00 	vldr	s14, [r3]
 80038c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80038c8:	4613      	mov	r3, r2
 80038ca:	011b      	lsls	r3, r3, #4
 80038cc:	1a9b      	subs	r3, r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	3308      	adds	r3, #8
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	4413      	add	r3, r2
 80038d6:	637b      	str	r3, [r7, #52]	; 0x34
 80038d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	ee07 3a90 	vmov	s15, r3
 80038e0:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80038e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038e6:	edd3 6a00 	vldr	s13, [r3]
 80038ea:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80038ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80038fa:	4413      	add	r3, r2
 80038fc:	3b30      	subs	r3, #48	; 0x30
 80038fe:	edc3 7a00 	vstr	s15, [r3]
 8003902:	e008      	b.n	8003916 <hcMove+0x2fe>
			else
				dist[i] = 0.0f;
 8003904:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800390c:	4413      	add	r3, r2
 800390e:	3b30      	subs	r3, #48	; 0x30
 8003910:	f04f 0200 	mov.w	r2, #0
 8003914:	601a      	str	r2, [r3, #0]
		for(unsigned int i = 0 ; i < 4; i++)
 8003916:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003918:	3301      	adds	r3, #1
 800391a:	647b      	str	r3, [r7, #68]	; 0x44
 800391c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800391e:	2b03      	cmp	r3, #3
 8003920:	d9c2      	bls.n	80038a8 <hcMove+0x290>
 8003922:	e027      	b.n	8003974 <hcMove+0x35c>
		}

	}
	else
	{
		for(unsigned int i = 0 ; i < 4; i++)
 8003924:	2300      	movs	r3, #0
 8003926:	643b      	str	r3, [r7, #64]	; 0x40
 8003928:	e021      	b.n	800396e <hcMove+0x356>
		{
			if (axisEnable & (0x01 << i))
 800392a:	2201      	movs	r2, #1
 800392c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800392e:	fa02 f303 	lsl.w	r3, r2, r3
 8003932:	461a      	mov	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4013      	ands	r3, r2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00c      	beq.n	8003956 <hcMove+0x33e>
				dist[i] = moveTab[i];
 800393c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	68ba      	ldr	r2, [r7, #8]
 8003942:	4413      	add	r3, r2
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800394e:	440b      	add	r3, r1
 8003950:	3b30      	subs	r3, #48	; 0x30
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	e008      	b.n	8003968 <hcMove+0x350>
			else
				dist[i] = 0.0f;
 8003956:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800395e:	4413      	add	r3, r2
 8003960:	3b30      	subs	r3, #48	; 0x30
 8003962:	f04f 0200 	mov.w	r2, #0
 8003966:	601a      	str	r2, [r3, #0]
		for(unsigned int i = 0 ; i < 4; i++)
 8003968:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800396a:	3301      	adds	r3, #1
 800396c:	643b      	str	r3, [r7, #64]	; 0x40
 800396e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003970:	2b03      	cmp	r3, #3
 8003972:	d9da      	bls.n	800392a <hcMove+0x312>
		}
	}

	for(unsigned int i = 0 ; i < 4; i++)
 8003974:	2300      	movs	r3, #0
 8003976:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003978:	e067      	b.n	8003a4a <hcMove+0x432>
	{
		if( (fpclassify(dist[i]) != FP_ZERO) && (!PAPisMoving(&hc->motorPap[i])) )
 800397a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003982:	4413      	add	r3, r2
 8003984:	3b30      	subs	r3, #48	; 0x30
 8003986:	edd3 7a00 	vldr	s15, [r3]
 800398a:	eef0 7ae7 	vabs.f32	s15, s15
 800398e:	eef4 7a67 	vcmp.f32	s15, s15
 8003992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003996:	d61b      	bvs.n	80039d0 <hcMove+0x3b8>
 8003998:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8003a5c <hcMove+0x444>
 800399c:	eef4 7a47 	vcmp.f32	s15, s14
 80039a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039a4:	dc12      	bgt.n	80039cc <hcMove+0x3b4>
 80039a6:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8003a60 <hcMove+0x448>
 80039aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b2:	da04      	bge.n	80039be <hcMove+0x3a6>
 80039b4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80039b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039bc:	d001      	beq.n	80039c2 <hcMove+0x3aa>
 80039be:	2301      	movs	r3, #1
 80039c0:	e000      	b.n	80039c4 <hcMove+0x3ac>
 80039c2:	2300      	movs	r3, #0
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	e002      	b.n	80039d2 <hcMove+0x3ba>
 80039cc:	2301      	movs	r3, #1
 80039ce:	e000      	b.n	80039d2 <hcMove+0x3ba>
 80039d0:	2301      	movs	r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d036      	beq.n	8003a44 <hcMove+0x42c>
 80039d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039d8:	4613      	mov	r3, r2
 80039da:	011b      	lsls	r3, r3, #4
 80039dc:	1a9b      	subs	r3, r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	3308      	adds	r3, #8
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	4413      	add	r3, r2
 80039e6:	633b      	str	r3, [r7, #48]	; 0x30
	return pap->stepNeeded || pap->onePulseTIM->CNT;
 80039e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d104      	bne.n	80039fa <hcMove+0x3e2>
 80039f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <hcMove+0x3e6>
 80039fa:	2301      	movs	r3, #1
 80039fc:	e000      	b.n	8003a00 <hcMove+0x3e8>
 80039fe:	2300      	movs	r3, #0
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d11e      	bne.n	8003a44 <hcMove+0x42c>
			PAPmoveRequest(&(hc->motorPap[i]), dist[i], speedCoef[i]);
 8003a06:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a08:	4613      	mov	r3, r2
 8003a0a:	011b      	lsls	r3, r3, #4
 8003a0c:	1a9b      	subs	r3, r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	3308      	adds	r3, #8
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	441a      	add	r2, r3
 8003a16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003a1e:	440b      	add	r3, r1
 8003a20:	3b30      	subs	r3, #48	; 0x30
 8003a22:	edd3 7a00 	vldr	s15, [r3]
 8003a26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003a2e:	440b      	add	r3, r1
 8003a30:	3b40      	subs	r3, #64	; 0x40
 8003a32:	ed93 7a00 	vldr	s14, [r3]
 8003a36:	eef0 0a47 	vmov.f32	s1, s14
 8003a3a:	eeb0 0a67 	vmov.f32	s0, s15
 8003a3e:	4610      	mov	r0, r2
 8003a40:	f001 f9a0 	bl	8004d84 <PAPmoveRequest>
	for(unsigned int i = 0 ; i < 4; i++)
 8003a44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a46:	3301      	adds	r3, #1
 8003a48:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a4c:	2b03      	cmp	r3, #3
 8003a4e:	d994      	bls.n	800397a <hcMove+0x362>
	}
}
 8003a50:	bf00      	nop
 8003a52:	bf00      	nop
 8003a54:	3750      	adds	r7, #80	; 0x50
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	7f7fffff 	.word	0x7f7fffff
 8003a60:	00800000 	.word	0x00800000

08003a64 <hcStop>:

void hcStop(volatile hardControl *hc, unsigned int motorMask)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b085      	sub	sp, #20
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 8003a6e:	2300      	movs	r3, #0
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	e017      	b.n	8003aa4 <hcStop+0x40>
	{
		if(motorMask & (0x01<<i))
 8003a74:	2201      	movs	r2, #1
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	4013      	ands	r3, r2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00b      	beq.n	8003a9e <hcStop+0x3a>
			PAPstop(&hc->motorPap[i]);
 8003a86:	68fa      	ldr	r2, [r7, #12]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	3308      	adds	r3, #8
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	4413      	add	r3, r2
 8003a96:	60bb      	str	r3, [r7, #8]
	return pap->stop = 1;
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	639a      	str	r2, [r3, #56]	; 0x38
	for(unsigned int i = 0 ; i < 4; i++)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	60fb      	str	r3, [r7, #12]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2b03      	cmp	r3, #3
 8003aa8:	d9e4      	bls.n	8003a74 <hcStop+0x10>
	}
}
 8003aaa:	bf00      	nop
 8003aac:	bf00      	nop
 8003aae:	3714      	adds	r7, #20
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f043 0201 	orr.w	r2, r3, #1
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	601a      	str	r2, [r3, #0]
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f023 0201 	bic.w	r2, r3, #1
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	601a      	str	r2, [r3, #0]
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	601a      	str	r2, [r3, #0]
}
 8003b0c:	bf00      	nop
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	601a      	str	r2, [r3, #0]
}
 8003b2c:	bf00      	nop
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b085      	sub	sp, #20
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003b4c:	f023 0306 	bic.w	r3, r3, #6
 8003b50:	68b9      	ldr	r1, [r7, #8]
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	430a      	orrs	r2, r1
 8003b56:	431a      	orrs	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	60da      	str	r2, [r3, #12]
}
 8003b5c:	bf00      	nop
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	60da      	str	r2, [r3, #12]
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <LL_I2C_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_I2C_IsActiveFlag_TXE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE)) ? 1UL : 0UL);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d101      	bne.n	8003ba0 <LL_I2C_IsActiveFlag_TXE+0x18>
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e000      	b.n	8003ba2 <LL_I2C_IsActiveFlag_TXE+0x1a>
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	370c      	adds	r7, #12
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr

08003bae <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx)
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b083      	sub	sp, #12
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	699b      	ldr	r3, [r3, #24]
 8003bba:	f003 0302 	and.w	r3, r3, #2
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d101      	bne.n	8003bc6 <LL_I2C_IsActiveFlag_TXIS+0x18>
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e000      	b.n	8003bc8 <LL_I2C_IsActiveFlag_TXIS+0x1a>
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	f003 0304 	and.w	r3, r3, #4
 8003be4:	2b04      	cmp	r3, #4
 8003be6:	d101      	bne.n	8003bec <LL_I2C_IsActiveFlag_RXNE+0x18>
 8003be8:	2301      	movs	r3, #1
 8003bea:	e000      	b.n	8003bee <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	370c      	adds	r7, #12
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr

08003bfa <LL_I2C_IsActiveFlag_BUSY>:
  * @rmtoll ISR          BUSY          LL_I2C_IsActiveFlag_BUSY
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(I2C_TypeDef *I2Cx)
{
 8003bfa:	b480      	push	{r7}
 8003bfc:	b083      	sub	sp, #12
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_BUSY) == (I2C_ISR_BUSY)) ? 1UL : 0UL);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c0e:	d101      	bne.n	8003c14 <LL_I2C_IsActiveFlag_BUSY+0x1a>
 8003c10:	2301      	movs	r3, #1
 8003c12:	e000      	b.n	8003c16 <LL_I2C_IsActiveFlag_BUSY+0x1c>
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	370c      	adds	r7, #12
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr

08003c22 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 8003c22:	b480      	push	{r7}
 8003c24:	b083      	sub	sp, #12
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	605a      	str	r2, [r3, #4]
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr

08003c42 <LL_I2C_SetTransferSize>:
  * @param  I2Cx I2C Instance.
  * @param  TransferSize This parameter must be a value between Min_Data=0x00 and Max_Data=0xFF.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize)
{
 8003c42:	b480      	push	{r7}
 8003c44:	b083      	sub	sp, #12
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
 8003c4a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	041b      	lsls	r3, r3, #16
 8003c58:	431a      	orrs	r2, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	605a      	str	r2, [r3, #4]
}
 8003c5e:	bf00      	nop
 8003c60:	370c      	adds	r7, #12
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr

08003c6a <LL_I2C_GenerateStartCondition>:
  * @rmtoll CR2          START           LL_I2C_GenerateStartCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
{
 8003c6a:	b480      	push	{r7}
 8003c6c:	b083      	sub	sp, #12
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_START);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	605a      	str	r2, [r3, #4]
}
 8003c7e:	bf00      	nop
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr

08003c8a <LL_I2C_SetTransferRequest>:
  *         @arg @ref LL_I2C_REQUEST_WRITE
  *         @arg @ref LL_I2C_REQUEST_READ
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)
{
 8003c8a:	b480      	push	{r7}
 8003c8c:	b083      	sub	sp, #12
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
 8003c92:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	431a      	orrs	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	605a      	str	r2, [r3, #4]
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <LL_I2C_SetSlaveAddr>:
  * @param  I2Cx I2C Instance.
  * @param  SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003cc2:	f023 0303 	bic.w	r3, r3, #3
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	431a      	orrs	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	605a      	str	r2, [r3, #4]
}
 8003cce:	bf00      	nop
 8003cd0:	370c      	adds	r7, #12
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr

08003cda <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	b083      	sub	sp, #12
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce6:	b2db      	uxtb	r3, r3
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	370c      	adds	r7, #12
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8003d00:	78fa      	ldrb	r2, [r7, #3]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d06:	bf00      	nop
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
	...

08003d14 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b085      	sub	sp, #20
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003d1c:	4b08      	ldr	r3, [pc, #32]	; (8003d40 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003d1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d20:	4907      	ldr	r1, [pc, #28]	; (8003d40 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003d28:	4b05      	ldr	r3, [pc, #20]	; (8003d40 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003d2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4013      	ands	r3, r2
 8003d30:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003d32:	68fb      	ldr	r3, [r7, #12]
}
 8003d34:	bf00      	nop
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	40021000 	.word	0x40021000

08003d44 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003d4c:	4b08      	ldr	r3, [pc, #32]	; (8003d70 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003d4e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003d50:	4907      	ldr	r1, [pc, #28]	; (8003d70 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003d58:	4b05      	ldr	r3, [pc, #20]	; (8003d70 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003d5a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4013      	ands	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003d62:	68fb      	ldr	r3, [r7, #12]
}
 8003d64:	bf00      	nop
 8003d66:	3714      	adds	r7, #20
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr
 8003d70:	40021000 	.word	0x40021000

08003d74 <I2CWrite>:

#define DELAYMS_TIMEOUT 2
volatile unsigned int I2C_timeout = 0;

unsigned char I2CWrite(I2C_TypeDef *I2Cx,unsigned char slaveAddr, unsigned char addrReg, unsigned int size, unsigned char *data)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	607b      	str	r3, [r7, #4]
 8003d7e:	460b      	mov	r3, r1
 8003d80:	72fb      	strb	r3, [r7, #11]
 8003d82:	4613      	mov	r3, r2
 8003d84:	72bb      	strb	r3, [r7, #10]
	LL_I2C_SetSlaveAddr(I2Cx, slaveAddr);
 8003d86:	7afb      	ldrb	r3, [r7, #11]
 8003d88:	4619      	mov	r1, r3
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f7ff ff90 	bl	8003cb0 <LL_I2C_SetSlaveAddr>

	LL_I2C_SetTransferSize(I2Cx, size+1);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	3301      	adds	r3, #1
 8003d94:	4619      	mov	r1, r3
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f7ff ff53 	bl	8003c42 <LL_I2C_SetTransferSize>
	LL_I2C_SetTransferRequest(I2Cx,LL_I2C_REQUEST_WRITE);
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	f7ff ff73 	bl	8003c8a <LL_I2C_SetTransferRequest>

	LL_I2C_GenerateStartCondition(I2Cx);
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f7ff ff60 	bl	8003c6a <LL_I2C_GenerateStartCondition>

	I2C_timeout = DELAYMS_TIMEOUT;
 8003daa:	4b1e      	ldr	r3, [pc, #120]	; (8003e24 <I2CWrite+0xb0>)
 8003dac:	2202      	movs	r2, #2
 8003dae:	601a      	str	r2, [r3, #0]
	while(!LL_I2C_IsActiveFlag_TXIS(I2Cx))
 8003db0:	e005      	b.n	8003dbe <I2CWrite+0x4a>
	{
		if(!I2C_timeout)
 8003db2:	4b1c      	ldr	r3, [pc, #112]	; (8003e24 <I2CWrite+0xb0>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <I2CWrite+0x4a>
			return 0;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	e02d      	b.n	8003e1a <I2CWrite+0xa6>
	while(!LL_I2C_IsActiveFlag_TXIS(I2Cx))
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f7ff fef5 	bl	8003bae <LL_I2C_IsActiveFlag_TXIS>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d0f3      	beq.n	8003db2 <I2CWrite+0x3e>
	}
	LL_I2C_TransmitData8(I2Cx, addrReg);
 8003dca:	7abb      	ldrb	r3, [r7, #10]
 8003dcc:	4619      	mov	r1, r3
 8003dce:	68f8      	ldr	r0, [r7, #12]
 8003dd0:	f7ff ff90 	bl	8003cf4 <LL_I2C_TransmitData8>

	for(unsigned int i = 0; i<size; i++)
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	617b      	str	r3, [r7, #20]
 8003dd8:	e01a      	b.n	8003e10 <I2CWrite+0x9c>
	{
		I2C_timeout = DELAYMS_TIMEOUT;
 8003dda:	4b12      	ldr	r3, [pc, #72]	; (8003e24 <I2CWrite+0xb0>)
 8003ddc:	2202      	movs	r2, #2
 8003dde:	601a      	str	r2, [r3, #0]
		while(!LL_I2C_IsActiveFlag_TXE(I2Cx))
 8003de0:	e005      	b.n	8003dee <I2CWrite+0x7a>
		{
			if(!I2C_timeout)
 8003de2:	4b10      	ldr	r3, [pc, #64]	; (8003e24 <I2CWrite+0xb0>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d101      	bne.n	8003dee <I2CWrite+0x7a>
				return 0;
 8003dea:	2300      	movs	r3, #0
 8003dec:	e015      	b.n	8003e1a <I2CWrite+0xa6>
		while(!LL_I2C_IsActiveFlag_TXE(I2Cx))
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f7ff feca 	bl	8003b88 <LL_I2C_IsActiveFlag_TXE>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d0f3      	beq.n	8003de2 <I2CWrite+0x6e>
		}
		LL_I2C_TransmitData8(I2Cx, data[i]);
 8003dfa:	6a3a      	ldr	r2, [r7, #32]
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	4413      	add	r3, r2
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	4619      	mov	r1, r3
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f7ff ff75 	bl	8003cf4 <LL_I2C_TransmitData8>
	for(unsigned int i = 0; i<size; i++)
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	617b      	str	r3, [r7, #20]
 8003e10:	697a      	ldr	r2, [r7, #20]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d3e0      	bcc.n	8003dda <I2CWrite+0x66>
	}
	//delay_us(200);
	return 1;
 8003e18:	2301      	movs	r3, #1

}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3718      	adds	r7, #24
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	200002b4 	.word	0x200002b4

08003e28 <I2CRead>:

unsigned char I2CRead(I2C_TypeDef *I2Cx,unsigned char slaveAddr, unsigned char addrReg, unsigned int size, unsigned char *data)
{
 8003e28:	b590      	push	{r4, r7, lr}
 8003e2a:	b089      	sub	sp, #36	; 0x24
 8003e2c:	af02      	add	r7, sp, #8
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	607b      	str	r3, [r7, #4]
 8003e32:	460b      	mov	r3, r1
 8003e34:	72fb      	strb	r3, [r7, #11]
 8003e36:	4613      	mov	r3, r2
 8003e38:	72bb      	strb	r3, [r7, #10]
	unsigned char ghost;
	I2CWrite(I2Cx,slaveAddr,addrReg,0, &ghost);
 8003e3a:	7aba      	ldrb	r2, [r7, #10]
 8003e3c:	7af9      	ldrb	r1, [r7, #11]
 8003e3e:	f107 0313 	add.w	r3, r7, #19
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	2300      	movs	r3, #0
 8003e46:	68f8      	ldr	r0, [r7, #12]
 8003e48:	f7ff ff94 	bl	8003d74 <I2CWrite>
	I2C_timeout = DELAYMS_TIMEOUT;
 8003e4c:	4b24      	ldr	r3, [pc, #144]	; (8003ee0 <I2CRead+0xb8>)
 8003e4e:	2202      	movs	r2, #2
 8003e50:	601a      	str	r2, [r3, #0]
	while(LL_I2C_IsActiveFlag_BUSY(I2Cx))
 8003e52:	e005      	b.n	8003e60 <I2CRead+0x38>
	{
		if(!I2C_timeout)
 8003e54:	4b22      	ldr	r3, [pc, #136]	; (8003ee0 <I2CRead+0xb8>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d101      	bne.n	8003e60 <I2CRead+0x38>
			return 0;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	e03b      	b.n	8003ed8 <I2CRead+0xb0>
	while(LL_I2C_IsActiveFlag_BUSY(I2Cx))
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f7ff feca 	bl	8003bfa <LL_I2C_IsActiveFlag_BUSY>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1f3      	bne.n	8003e54 <I2CRead+0x2c>
	}
	LL_I2C_SetTransferSize(I2Cx, size);
 8003e6c:	6879      	ldr	r1, [r7, #4]
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f7ff fee7 	bl	8003c42 <LL_I2C_SetTransferSize>
	LL_I2C_SetTransferRequest(I2Cx,LL_I2C_REQUEST_READ);
 8003e74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f7ff ff06 	bl	8003c8a <LL_I2C_SetTransferRequest>
	LL_I2C_GenerateStartCondition(I2Cx);
 8003e7e:	68f8      	ldr	r0, [r7, #12]
 8003e80:	f7ff fef3 	bl	8003c6a <LL_I2C_GenerateStartCondition>

	for(unsigned int i = 0; i<size; i++)
 8003e84:	2300      	movs	r3, #0
 8003e86:	617b      	str	r3, [r7, #20]
 8003e88:	e01a      	b.n	8003ec0 <I2CRead+0x98>
	{
		I2C_timeout = DELAYMS_TIMEOUT;
 8003e8a:	4b15      	ldr	r3, [pc, #84]	; (8003ee0 <I2CRead+0xb8>)
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	601a      	str	r2, [r3, #0]
		while(!LL_I2C_IsActiveFlag_RXNE(I2Cx))
 8003e90:	e005      	b.n	8003e9e <I2CRead+0x76>
		{
			if(!I2C_timeout)
 8003e92:	4b13      	ldr	r3, [pc, #76]	; (8003ee0 <I2CRead+0xb8>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d101      	bne.n	8003e9e <I2CRead+0x76>
				return 0;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	e01c      	b.n	8003ed8 <I2CRead+0xb0>
		while(!LL_I2C_IsActiveFlag_RXNE(I2Cx))
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f7ff fe98 	bl	8003bd4 <LL_I2C_IsActiveFlag_RXNE>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d0f3      	beq.n	8003e92 <I2CRead+0x6a>
		}
		data[i] = LL_I2C_ReceiveData8(I2Cx);
 8003eaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	18d4      	adds	r4, r2, r3
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f7ff ff12 	bl	8003cda <LL_I2C_ReceiveData8>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	7023      	strb	r3, [r4, #0]
	for(unsigned int i = 0; i<size; i++)
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	617b      	str	r3, [r7, #20]
 8003ec0:	697a      	ldr	r2, [r7, #20]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d3e0      	bcc.n	8003e8a <I2CRead+0x62>
	}
	while(LL_I2C_IsActiveFlag_BUSY(I2Cx))
 8003ec8:	bf00      	nop
 8003eca:	68f8      	ldr	r0, [r7, #12]
 8003ecc:	f7ff fe95 	bl	8003bfa <LL_I2C_IsActiveFlag_BUSY>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1f9      	bne.n	8003eca <I2CRead+0xa2>
	{
		/*if(!I2C_timeout)
			return 0;*/
	}
	//delay_us(100);
	return 1;
 8003ed6:	2301      	movs	r3, #1
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	371c      	adds	r7, #28
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd90      	pop	{r4, r7, pc}
 8003ee0:	200002b4 	.word	0x200002b4

08003ee4 <I2CReadF>:

/*
 * return 0 if timeout occur.
 */
unsigned char I2CReadF(I2C_TypeDef *I2Cx,unsigned char slaveAddr, unsigned char addrReg, float *val)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af02      	add	r7, sp, #8
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	607b      	str	r3, [r7, #4]
 8003eee:	460b      	mov	r3, r1
 8003ef0:	72fb      	strb	r3, [r7, #11]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	72bb      	strb	r3, [r7, #10]
	return I2CRead(I2Cx, slaveAddr, addrReg, 4, (unsigned char *)val);
 8003ef6:	7aba      	ldrb	r2, [r7, #10]
 8003ef8:	7af9      	ldrb	r1, [r7, #11]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	9300      	str	r3, [sp, #0]
 8003efe:	2304      	movs	r3, #4
 8003f00:	68f8      	ldr	r0, [r7, #12]
 8003f02:	f7ff ff91 	bl	8003e28 <I2CRead>
 8003f06:	4603      	mov	r3, r0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <I2CWriteF>:

/*
 * return 0 if timeout occur.
 */
unsigned char I2CWriteF(I2C_TypeDef *I2Cx,unsigned char slaveAddr, unsigned char addrReg, float val)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b086      	sub	sp, #24
 8003f14:	af02      	add	r7, sp, #8
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	ed87 0a01 	vstr	s0, [r7, #4]
 8003f1e:	72fb      	strb	r3, [r7, #11]
 8003f20:	4613      	mov	r3, r2
 8003f22:	72bb      	strb	r3, [r7, #10]
	return I2CWrite(I2Cx, slaveAddr, addrReg, 4, (unsigned char *)&val);
 8003f24:	7aba      	ldrb	r2, [r7, #10]
 8003f26:	7af9      	ldrb	r1, [r7, #11]
 8003f28:	1d3b      	adds	r3, r7, #4
 8003f2a:	9300      	str	r3, [sp, #0]
 8003f2c:	2304      	movs	r3, #4
 8003f2e:	68f8      	ldr	r0, [r7, #12]
 8003f30:	f7ff ff20 	bl	8003d74 <I2CWrite>
 8003f34:	4603      	mov	r3, r0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
	...

08003f40 <myI2Cinit>:



void myI2Cinit(void)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	af00      	add	r7, sp, #0
	LL_I2C_Disable(I2C3);
 8003f44:	4805      	ldr	r0, [pc, #20]	; (8003f5c <myI2Cinit+0x1c>)
 8003f46:	f7ff fdc7 	bl	8003ad8 <LL_I2C_Disable>
	LL_I2C_EnableAutoEndMode(I2C3);
 8003f4a:	4804      	ldr	r0, [pc, #16]	; (8003f5c <myI2Cinit+0x1c>)
 8003f4c:	f7ff fe69 	bl	8003c22 <LL_I2C_EnableAutoEndMode>
	LL_I2C_Enable(I2C3);
 8003f50:	4802      	ldr	r0, [pc, #8]	; (8003f5c <myI2Cinit+0x1c>)
 8003f52:	f7ff fdb1 	bl	8003ab8 <LL_I2C_Enable>
}
 8003f56:	bf00      	nop
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	40007800 	.word	0x40007800

08003f60 <MX_I2C2_Init>:

/* USER CODE END 0 */

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b08e      	sub	sp, #56	; 0x38
 8003f64:	af00      	add	r7, sp, #0
  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8003f66:	f107 031c 	add.w	r3, r7, #28
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	601a      	str	r2, [r3, #0]
 8003f6e:	605a      	str	r2, [r3, #4]
 8003f70:	609a      	str	r2, [r3, #8]
 8003f72:	60da      	str	r2, [r3, #12]
 8003f74:	611a      	str	r2, [r3, #16]
 8003f76:	615a      	str	r2, [r3, #20]
 8003f78:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f7a:	1d3b      	adds	r3, r7, #4
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	601a      	str	r2, [r3, #0]
 8003f80:	605a      	str	r2, [r3, #4]
 8003f82:	609a      	str	r2, [r3, #8]
 8003f84:	60da      	str	r2, [r3, #12]
 8003f86:	611a      	str	r2, [r3, #16]
 8003f88:	615a      	str	r2, [r3, #20]

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8003f8a:	2004      	movs	r0, #4
 8003f8c:	f7ff fec2 	bl	8003d14 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8003f90:	2001      	movs	r0, #1
 8003f92:	f7ff febf 	bl	8003d14 <LL_AHB2_GRP1_EnableClock>
  /**I2C2 GPIO Configuration
  PC4   ------> I2C2_SCL
  PA8   ------> I2C2_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8003f96:	2310      	movs	r3, #16
 8003f98:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8003faa:	2304      	movs	r3, #4
 8003fac:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fae:	1d3b      	adds	r3, r7, #4
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	4821      	ldr	r0, [pc, #132]	; (8004038 <MX_I2C2_Init+0xd8>)
 8003fb4:	f004 f84d 	bl	8008052 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8003fb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fbc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003fbe:	2302      	movs	r3, #2
 8003fc0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8003fce:	2304      	movs	r3, #4
 8003fd0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fd2:	1d3b      	adds	r3, r7, #4
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fda:	f004 f83a 	bl	8008052 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 8003fde:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003fe2:	f7ff feaf 	bl	8003d44 <LL_APB1_GRP1_EnableClock>

  /** I2C Initialization
  */
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x30A0A7FB;
 8003fea:	4b14      	ldr	r3, [pc, #80]	; (800403c <MX_I2C2_Init+0xdc>)
 8003fec:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8003ffe:	2300      	movs	r3, #0
 8004000:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C2, &I2C_InitStruct);
 8004002:	f107 031c 	add.w	r3, r7, #28
 8004006:	4619      	mov	r1, r3
 8004008:	480d      	ldr	r0, [pc, #52]	; (8004040 <MX_I2C2_Init+0xe0>)
 800400a:	f004 f934 	bl	8008276 <LL_I2C_Init>
  LL_I2C_EnableAutoEndMode(I2C2);
 800400e:	480c      	ldr	r0, [pc, #48]	; (8004040 <MX_I2C2_Init+0xe0>)
 8004010:	f7ff fe07 	bl	8003c22 <LL_I2C_EnableAutoEndMode>
  LL_I2C_SetOwnAddress2(I2C2, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8004014:	2200      	movs	r2, #0
 8004016:	2100      	movs	r1, #0
 8004018:	4809      	ldr	r0, [pc, #36]	; (8004040 <MX_I2C2_Init+0xe0>)
 800401a:	f7ff fd8d 	bl	8003b38 <LL_I2C_SetOwnAddress2>
  LL_I2C_DisableOwnAddress2(I2C2);
 800401e:	4808      	ldr	r0, [pc, #32]	; (8004040 <MX_I2C2_Init+0xe0>)
 8004020:	f7ff fda2 	bl	8003b68 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C2);
 8004024:	4806      	ldr	r0, [pc, #24]	; (8004040 <MX_I2C2_Init+0xe0>)
 8004026:	f7ff fd77 	bl	8003b18 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C2);
 800402a:	4805      	ldr	r0, [pc, #20]	; (8004040 <MX_I2C2_Init+0xe0>)
 800402c:	f7ff fd64 	bl	8003af8 <LL_I2C_EnableClockStretching>

}
 8004030:	bf00      	nop
 8004032:	3738      	adds	r7, #56	; 0x38
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	48000800 	.word	0x48000800
 800403c:	30a0a7fb 	.word	0x30a0a7fb
 8004040:	40005800 	.word	0x40005800

08004044 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b08e      	sub	sp, #56	; 0x38
 8004048:	af00      	add	r7, sp, #0
  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 800404a:	f107 031c 	add.w	r3, r7, #28
 800404e:	2200      	movs	r2, #0
 8004050:	601a      	str	r2, [r3, #0]
 8004052:	605a      	str	r2, [r3, #4]
 8004054:	609a      	str	r2, [r3, #8]
 8004056:	60da      	str	r2, [r3, #12]
 8004058:	611a      	str	r2, [r3, #16]
 800405a:	615a      	str	r2, [r3, #20]
 800405c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800405e:	1d3b      	adds	r3, r7, #4
 8004060:	2200      	movs	r2, #0
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	605a      	str	r2, [r3, #4]
 8004066:	609a      	str	r2, [r3, #8]
 8004068:	60da      	str	r2, [r3, #12]
 800406a:	611a      	str	r2, [r3, #16]
 800406c:	615a      	str	r2, [r3, #20]

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800406e:	2004      	movs	r0, #4
 8004070:	f7ff fe50 	bl	8003d14 <LL_AHB2_GRP1_EnableClock>
  /**I2C3 GPIO Configuration
  PC8   ------> I2C3_SCL
  PC9   ------> I2C3_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8004074:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004078:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800407a:	2302      	movs	r3, #2
 800407c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800407e:	2300      	movs	r3, #0
 8004080:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8004082:	2301      	movs	r3, #1
 8004084:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004086:	2301      	movs	r3, #1
 8004088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800408a:	2308      	movs	r3, #8
 800408c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800408e:	1d3b      	adds	r3, r7, #4
 8004090:	4619      	mov	r1, r3
 8004092:	4821      	ldr	r0, [pc, #132]	; (8004118 <MX_I2C3_Init+0xd4>)
 8004094:	f003 ffdd 	bl	8008052 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8004098:	f44f 7300 	mov.w	r3, #512	; 0x200
 800409c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800409e:	2302      	movs	r3, #2
 80040a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80040a2:	2300      	movs	r3, #0
 80040a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80040a6:	2301      	movs	r3, #1
 80040a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80040aa:	2301      	movs	r3, #1
 80040ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80040ae:	2308      	movs	r3, #8
 80040b0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040b2:	1d3b      	adds	r3, r7, #4
 80040b4:	4619      	mov	r1, r3
 80040b6:	4818      	ldr	r0, [pc, #96]	; (8004118 <MX_I2C3_Init+0xd4>)
 80040b8:	f003 ffcb 	bl	8008052 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C3);
 80040bc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80040c0:	f7ff fe40 	bl	8003d44 <LL_APB1_GRP1_EnableClock>

  /** I2C Initialization
  */
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 80040c4:	2300      	movs	r3, #0
 80040c6:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x30A0A7FB;
 80040c8:	4b14      	ldr	r3, [pc, #80]	; (800411c <MX_I2C3_Init+0xd8>)
 80040ca:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 80040cc:	2300      	movs	r3, #0
 80040ce:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 80040d0:	2300      	movs	r3, #0
 80040d2:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 80040d4:	2300      	movs	r3, #0
 80040d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 80040d8:	2300      	movs	r3, #0
 80040da:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 80040dc:	2300      	movs	r3, #0
 80040de:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C3, &I2C_InitStruct);
 80040e0:	f107 031c 	add.w	r3, r7, #28
 80040e4:	4619      	mov	r1, r3
 80040e6:	480e      	ldr	r0, [pc, #56]	; (8004120 <MX_I2C3_Init+0xdc>)
 80040e8:	f004 f8c5 	bl	8008276 <LL_I2C_Init>
  LL_I2C_EnableAutoEndMode(I2C3);
 80040ec:	480c      	ldr	r0, [pc, #48]	; (8004120 <MX_I2C3_Init+0xdc>)
 80040ee:	f7ff fd98 	bl	8003c22 <LL_I2C_EnableAutoEndMode>
  LL_I2C_SetOwnAddress2(I2C3, 0, LL_I2C_OWNADDRESS2_NOMASK);
 80040f2:	2200      	movs	r2, #0
 80040f4:	2100      	movs	r1, #0
 80040f6:	480a      	ldr	r0, [pc, #40]	; (8004120 <MX_I2C3_Init+0xdc>)
 80040f8:	f7ff fd1e 	bl	8003b38 <LL_I2C_SetOwnAddress2>
  LL_I2C_DisableOwnAddress2(I2C3);
 80040fc:	4808      	ldr	r0, [pc, #32]	; (8004120 <MX_I2C3_Init+0xdc>)
 80040fe:	f7ff fd33 	bl	8003b68 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C3);
 8004102:	4807      	ldr	r0, [pc, #28]	; (8004120 <MX_I2C3_Init+0xdc>)
 8004104:	f7ff fd08 	bl	8003b18 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C3);
 8004108:	4805      	ldr	r0, [pc, #20]	; (8004120 <MX_I2C3_Init+0xdc>)
 800410a:	f7ff fcf5 	bl	8003af8 <LL_I2C_EnableClockStretching>

}
 800410e:	bf00      	nop
 8004110:	3738      	adds	r7, #56	; 0x38
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	48000800 	.word	0x48000800
 800411c:	30a0a7fb 	.word	0x30a0a7fb
 8004120:	40007800 	.word	0x40007800

08004124 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	460b      	mov	r3, r1
 800412e:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	330c      	adds	r3, #12
 8004134:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	78fa      	ldrb	r2, [r7, #3]
 800413a:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 800413c:	bf00      	nop
 800413e:	3714      	adds	r7, #20
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <LL_GPIO_SetPinMode>:
{
 8004148:	b480      	push	{r7}
 800414a:	b089      	sub	sp, #36	; 0x24
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	fa93 f3a3 	rbit	r3, r3
 8004162:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	fab3 f383 	clz	r3, r3
 800416a:	b2db      	uxtb	r3, r3
 800416c:	005b      	lsls	r3, r3, #1
 800416e:	2103      	movs	r1, #3
 8004170:	fa01 f303 	lsl.w	r3, r1, r3
 8004174:	43db      	mvns	r3, r3
 8004176:	401a      	ands	r2, r3
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	fa93 f3a3 	rbit	r3, r3
 8004182:	61bb      	str	r3, [r7, #24]
  return result;
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	fab3 f383 	clz	r3, r3
 800418a:	b2db      	uxtb	r3, r3
 800418c:	005b      	lsls	r3, r3, #1
 800418e:	6879      	ldr	r1, [r7, #4]
 8004190:	fa01 f303 	lsl.w	r3, r1, r3
 8004194:	431a      	orrs	r2, r3
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	601a      	str	r2, [r3, #0]
}
 800419a:	bf00      	nop
 800419c:	3724      	adds	r7, #36	; 0x24
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr

080041a6 <LL_GPIO_SetOutputPin>:
{
 80041a6:	b480      	push	{r7}
 80041a8:	b083      	sub	sp, #12
 80041aa:	af00      	add	r7, sp, #0
 80041ac:	6078      	str	r0, [r7, #4]
 80041ae:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	683a      	ldr	r2, [r7, #0]
 80041b4:	619a      	str	r2, [r3, #24]
}
 80041b6:	bf00      	nop
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr

080041c2 <LL_GPIO_ResetOutputPin>:
{
 80041c2:	b480      	push	{r7}
 80041c4:	b083      	sub	sp, #12
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
 80041ca:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	683a      	ldr	r2, [r7, #0]
 80041d0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80041d2:	bf00      	nop
 80041d4:	370c      	adds	r7, #12
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
	...

080041e0 <updateIo>:




void updateIo(unsigned int value)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
	LL_GPIO_ResetOutputPin(IO_LATCH_GPIO_Port,IO_LATCH_Pin);
 80041e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80041ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80041f0:	f7ff ffe7 	bl	80041c2 <LL_GPIO_ResetOutputPin>
}
 80041f4:	bf00      	nop
	ioExtLatchOff();
	delay_us(1);
 80041f6:	2001      	movs	r0, #1
 80041f8:	f001 ff02 	bl	8006000 <delay_us>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	60fb      	str	r3, [r7, #12]
void mySpiInit(void);

__attribute__((always_inline))
static inline void spiIOSend(unsigned int data)
{
	while(!(SPI1->SR & SPI_SR_TXE));
 8004200:	bf00      	nop
 8004202:	4b26      	ldr	r3, [pc, #152]	; (800429c <updateIo+0xbc>)
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d0f9      	beq.n	8004202 <updateIo+0x22>
	LL_SPI_TransmitData8(SPI1, (data & 0x00FF0000) >> 16);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	0c1b      	lsrs	r3, r3, #16
 8004212:	b2db      	uxtb	r3, r3
 8004214:	4619      	mov	r1, r3
 8004216:	4821      	ldr	r0, [pc, #132]	; (800429c <updateIo+0xbc>)
 8004218:	f7ff ff84 	bl	8004124 <LL_SPI_TransmitData8>
	while(!(SPI1->SR & SPI_SR_TXE));
 800421c:	bf00      	nop
 800421e:	4b1f      	ldr	r3, [pc, #124]	; (800429c <updateIo+0xbc>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 0302 	and.w	r3, r3, #2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d0f9      	beq.n	800421e <updateIo+0x3e>
	LL_SPI_TransmitData8(SPI1, (data & 0x0000FF00) >> 8);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	0a1b      	lsrs	r3, r3, #8
 800422e:	b2db      	uxtb	r3, r3
 8004230:	4619      	mov	r1, r3
 8004232:	481a      	ldr	r0, [pc, #104]	; (800429c <updateIo+0xbc>)
 8004234:	f7ff ff76 	bl	8004124 <LL_SPI_TransmitData8>
	while(!(SPI1->SR & SPI_SR_TXE));
 8004238:	bf00      	nop
 800423a:	4b18      	ldr	r3, [pc, #96]	; (800429c <updateIo+0xbc>)
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d0f9      	beq.n	800423a <updateIo+0x5a>
	LL_SPI_TransmitData8(SPI1, data & 0x000000FF);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	b2db      	uxtb	r3, r3
 800424a:	4619      	mov	r1, r3
 800424c:	4813      	ldr	r0, [pc, #76]	; (800429c <updateIo+0xbc>)
 800424e:	f7ff ff69 	bl	8004124 <LL_SPI_TransmitData8>
}
 8004252:	bf00      	nop
	spiIOSend(value);
	actualState = value;
 8004254:	4a12      	ldr	r2, [pc, #72]	; (80042a0 <updateIo+0xc0>)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6013      	str	r3, [r2, #0]
	while(spiIoIsBusy());
 800425a:	bf00      	nop


__attribute__((always_inline))
static inline unsigned char spiIoIsBusy(void)
{
	if(SPI1->SR & SPI_SR_BSY)
 800425c:	4b0f      	ldr	r3, [pc, #60]	; (800429c <updateIo+0xbc>)
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004264:	2b00      	cmp	r3, #0
 8004266:	d001      	beq.n	800426c <updateIo+0x8c>
		return 1;
 8004268:	2301      	movs	r3, #1
 800426a:	e000      	b.n	800426e <updateIo+0x8e>
	else
		return 0;
 800426c:	2300      	movs	r3, #0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1f4      	bne.n	800425c <updateIo+0x7c>
	LL_GPIO_SetOutputPin(IO_LATCH_GPIO_Port,IO_LATCH_Pin);
 8004272:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004276:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800427a:	f7ff ff94 	bl	80041a6 <LL_GPIO_SetOutputPin>
}
 800427e:	bf00      	nop
	ioExtLatchOn();
	delay_us(10);
 8004280:	200a      	movs	r0, #10
 8004282:	f001 febd 	bl	8006000 <delay_us>
	LL_GPIO_ResetOutputPin(IO_LATCH_GPIO_Port,IO_LATCH_Pin);
 8004286:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800428a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800428e:	f7ff ff98 	bl	80041c2 <LL_GPIO_ResetOutputPin>
}
 8004292:	bf00      	nop
	ioExtLatchOff();
}
 8004294:	bf00      	nop
 8004296:	3710      	adds	r7, #16
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	40013000 	.word	0x40013000
 80042a0:	20000730 	.word	0x20000730

080042a4 <initExtIo>:

void initExtIo(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	af00      	add	r7, sp, #0
	actualState = 0x00000000;
 80042a8:	4b0c      	ldr	r3, [pc, #48]	; (80042dc <initExtIo+0x38>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	601a      	str	r2, [r3, #0]
	actualState |= (EN_X|EN_Y|EN_Z|EN_T);
 80042ae:	4b0b      	ldr	r3, [pc, #44]	; (80042dc <initExtIo+0x38>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f443 2384 	orr.w	r3, r3, #270336	; 0x42000
 80042b6:	f443 7384 	orr.w	r3, r3, #264	; 0x108
 80042ba:	4a08      	ldr	r2, [pc, #32]	; (80042dc <initExtIo+0x38>)
 80042bc:	6013      	str	r3, [r2, #0]
	LL_GPIO_ResetOutputPin(IO_LATCH_GPIO_Port,IO_LATCH_Pin);
 80042be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80042c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80042c6:	f7ff ff7c 	bl	80041c2 <LL_GPIO_ResetOutputPin>
}
 80042ca:	bf00      	nop
	ioExtLatchOff();
	updateIo(actualState);
 80042cc:	4b03      	ldr	r3, [pc, #12]	; (80042dc <initExtIo+0x38>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7ff ff85 	bl	80041e0 <updateIo>
}
 80042d6:	bf00      	nop
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	20000730 	.word	0x20000730

080042e0 <driverEnable>:

void driverEnable(drvChan drv)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	4603      	mov	r3, r0
 80042e8:	71fb      	strb	r3, [r7, #7]
	if(drv == X)
 80042ea:	79fb      	ldrb	r3, [r7, #7]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d10e      	bne.n	800430e <driverEnable+0x2e>
 80042f0:	2308      	movs	r3, #8
 80042f2:	617b      	str	r3, [r7, #20]
	updateIo(actualState &= (~mask));
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	43da      	mvns	r2, r3
 80042f8:	4b23      	ldr	r3, [pc, #140]	; (8004388 <driverEnable+0xa8>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4013      	ands	r3, r2
 80042fe:	4a22      	ldr	r2, [pc, #136]	; (8004388 <driverEnable+0xa8>)
 8004300:	6013      	str	r3, [r2, #0]
 8004302:	4b21      	ldr	r3, [pc, #132]	; (8004388 <driverEnable+0xa8>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4618      	mov	r0, r3
 8004308:	f7ff ff6a 	bl	80041e0 <updateIo>
}
 800430c:	e038      	b.n	8004380 <driverEnable+0xa0>
		resetIo(EN_X);
	else if(drv == Y)
 800430e:	79fb      	ldrb	r3, [r7, #7]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d10f      	bne.n	8004334 <driverEnable+0x54>
 8004314:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004318:	613b      	str	r3, [r7, #16]
	updateIo(actualState &= (~mask));
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	43da      	mvns	r2, r3
 800431e:	4b1a      	ldr	r3, [pc, #104]	; (8004388 <driverEnable+0xa8>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4013      	ands	r3, r2
 8004324:	4a18      	ldr	r2, [pc, #96]	; (8004388 <driverEnable+0xa8>)
 8004326:	6013      	str	r3, [r2, #0]
 8004328:	4b17      	ldr	r3, [pc, #92]	; (8004388 <driverEnable+0xa8>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4618      	mov	r0, r3
 800432e:	f7ff ff57 	bl	80041e0 <updateIo>
}
 8004332:	e025      	b.n	8004380 <driverEnable+0xa0>
		resetIo(EN_Y);
	else if(drv == Z)
 8004334:	79fb      	ldrb	r3, [r7, #7]
 8004336:	2b02      	cmp	r3, #2
 8004338:	d10f      	bne.n	800435a <driverEnable+0x7a>
 800433a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800433e:	60fb      	str	r3, [r7, #12]
	updateIo(actualState &= (~mask));
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	43da      	mvns	r2, r3
 8004344:	4b10      	ldr	r3, [pc, #64]	; (8004388 <driverEnable+0xa8>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4013      	ands	r3, r2
 800434a:	4a0f      	ldr	r2, [pc, #60]	; (8004388 <driverEnable+0xa8>)
 800434c:	6013      	str	r3, [r2, #0]
 800434e:	4b0e      	ldr	r3, [pc, #56]	; (8004388 <driverEnable+0xa8>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4618      	mov	r0, r3
 8004354:	f7ff ff44 	bl	80041e0 <updateIo>
}
 8004358:	e012      	b.n	8004380 <driverEnable+0xa0>
		resetIo(EN_Z);
	else if(drv == T)
 800435a:	79fb      	ldrb	r3, [r7, #7]
 800435c:	2b03      	cmp	r3, #3
 800435e:	d10f      	bne.n	8004380 <driverEnable+0xa0>
 8004360:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004364:	60bb      	str	r3, [r7, #8]
	updateIo(actualState &= (~mask));
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	43da      	mvns	r2, r3
 800436a:	4b07      	ldr	r3, [pc, #28]	; (8004388 <driverEnable+0xa8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4013      	ands	r3, r2
 8004370:	4a05      	ldr	r2, [pc, #20]	; (8004388 <driverEnable+0xa8>)
 8004372:	6013      	str	r3, [r2, #0]
 8004374:	4b04      	ldr	r3, [pc, #16]	; (8004388 <driverEnable+0xa8>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4618      	mov	r0, r3
 800437a:	f7ff ff31 	bl	80041e0 <updateIo>
}
 800437e:	bf00      	nop
		resetIo(EN_T);
}
 8004380:	bf00      	nop
 8004382:	3718      	adds	r7, #24
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	20000730 	.word	0x20000730

0800438c <driverDisable>:

void driverDisable(drvChan drv)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	4603      	mov	r3, r0
 8004394:	71fb      	strb	r3, [r7, #7]
	if(drv == X)
 8004396:	79fb      	ldrb	r3, [r7, #7]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d10d      	bne.n	80043b8 <driverDisable+0x2c>
 800439c:	2308      	movs	r3, #8
 800439e:	617b      	str	r3, [r7, #20]
	updateIo(actualState |= mask);
 80043a0:	4b22      	ldr	r3, [pc, #136]	; (800442c <driverDisable+0xa0>)
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	4a20      	ldr	r2, [pc, #128]	; (800442c <driverDisable+0xa0>)
 80043aa:	6013      	str	r3, [r2, #0]
 80043ac:	4b1f      	ldr	r3, [pc, #124]	; (800442c <driverDisable+0xa0>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7ff ff15 	bl	80041e0 <updateIo>
}
 80043b6:	e035      	b.n	8004424 <driverDisable+0x98>
		setIo(EN_X);
	else if(drv == Y)
 80043b8:	79fb      	ldrb	r3, [r7, #7]
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d10e      	bne.n	80043dc <driverDisable+0x50>
 80043be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80043c2:	613b      	str	r3, [r7, #16]
	updateIo(actualState |= mask);
 80043c4:	4b19      	ldr	r3, [pc, #100]	; (800442c <driverDisable+0xa0>)
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	4a17      	ldr	r2, [pc, #92]	; (800442c <driverDisable+0xa0>)
 80043ce:	6013      	str	r3, [r2, #0]
 80043d0:	4b16      	ldr	r3, [pc, #88]	; (800442c <driverDisable+0xa0>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7ff ff03 	bl	80041e0 <updateIo>
}
 80043da:	e023      	b.n	8004424 <driverDisable+0x98>
		setIo(EN_Y);
	else if(drv == Z)
 80043dc:	79fb      	ldrb	r3, [r7, #7]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d10e      	bne.n	8004400 <driverDisable+0x74>
 80043e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80043e6:	60fb      	str	r3, [r7, #12]
	updateIo(actualState |= mask);
 80043e8:	4b10      	ldr	r3, [pc, #64]	; (800442c <driverDisable+0xa0>)
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	4a0e      	ldr	r2, [pc, #56]	; (800442c <driverDisable+0xa0>)
 80043f2:	6013      	str	r3, [r2, #0]
 80043f4:	4b0d      	ldr	r3, [pc, #52]	; (800442c <driverDisable+0xa0>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7ff fef1 	bl	80041e0 <updateIo>
}
 80043fe:	e011      	b.n	8004424 <driverDisable+0x98>
		setIo(EN_Z);
	else if(drv == T)
 8004400:	79fb      	ldrb	r3, [r7, #7]
 8004402:	2b03      	cmp	r3, #3
 8004404:	d10e      	bne.n	8004424 <driverDisable+0x98>
 8004406:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800440a:	60bb      	str	r3, [r7, #8]
	updateIo(actualState |= mask);
 800440c:	4b07      	ldr	r3, [pc, #28]	; (800442c <driverDisable+0xa0>)
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	4313      	orrs	r3, r2
 8004414:	4a05      	ldr	r2, [pc, #20]	; (800442c <driverDisable+0xa0>)
 8004416:	6013      	str	r3, [r2, #0]
 8004418:	4b04      	ldr	r3, [pc, #16]	; (800442c <driverDisable+0xa0>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4618      	mov	r0, r3
 800441e:	f7ff fedf 	bl	80041e0 <updateIo>
}
 8004422:	bf00      	nop
		setIo(EN_T);
}
 8004424:	bf00      	nop
 8004426:	3718      	adds	r7, #24
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	20000730 	.word	0x20000730

08004430 <driverResetOff>:
	else if(drv == T)
		resetIo(RST_T);
}

void driverResetOff(drvChan drv)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b086      	sub	sp, #24
 8004434:	af00      	add	r7, sp, #0
 8004436:	4603      	mov	r3, r0
 8004438:	71fb      	strb	r3, [r7, #7]
	if(drv == X)
 800443a:	79fb      	ldrb	r3, [r7, #7]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10d      	bne.n	800445c <driverResetOff+0x2c>
 8004440:	2310      	movs	r3, #16
 8004442:	617b      	str	r3, [r7, #20]
	updateIo(actualState |= mask);
 8004444:	4b22      	ldr	r3, [pc, #136]	; (80044d0 <driverResetOff+0xa0>)
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	4313      	orrs	r3, r2
 800444c:	4a20      	ldr	r2, [pc, #128]	; (80044d0 <driverResetOff+0xa0>)
 800444e:	6013      	str	r3, [r2, #0]
 8004450:	4b1f      	ldr	r3, [pc, #124]	; (80044d0 <driverResetOff+0xa0>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4618      	mov	r0, r3
 8004456:	f7ff fec3 	bl	80041e0 <updateIo>
}
 800445a:	e035      	b.n	80044c8 <driverResetOff+0x98>
		setIo(RST_X);
	else if(drv == Y)
 800445c:	79fb      	ldrb	r3, [r7, #7]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d10e      	bne.n	8004480 <driverResetOff+0x50>
 8004462:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004466:	613b      	str	r3, [r7, #16]
	updateIo(actualState |= mask);
 8004468:	4b19      	ldr	r3, [pc, #100]	; (80044d0 <driverResetOff+0xa0>)
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	4313      	orrs	r3, r2
 8004470:	4a17      	ldr	r2, [pc, #92]	; (80044d0 <driverResetOff+0xa0>)
 8004472:	6013      	str	r3, [r2, #0]
 8004474:	4b16      	ldr	r3, [pc, #88]	; (80044d0 <driverResetOff+0xa0>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4618      	mov	r0, r3
 800447a:	f7ff feb1 	bl	80041e0 <updateIo>
}
 800447e:	e023      	b.n	80044c8 <driverResetOff+0x98>
		setIo(RST_Y);
	else if(drv == Z)
 8004480:	79fb      	ldrb	r3, [r7, #7]
 8004482:	2b02      	cmp	r3, #2
 8004484:	d10e      	bne.n	80044a4 <driverResetOff+0x74>
 8004486:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800448a:	60fb      	str	r3, [r7, #12]
	updateIo(actualState |= mask);
 800448c:	4b10      	ldr	r3, [pc, #64]	; (80044d0 <driverResetOff+0xa0>)
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4313      	orrs	r3, r2
 8004494:	4a0e      	ldr	r2, [pc, #56]	; (80044d0 <driverResetOff+0xa0>)
 8004496:	6013      	str	r3, [r2, #0]
 8004498:	4b0d      	ldr	r3, [pc, #52]	; (80044d0 <driverResetOff+0xa0>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4618      	mov	r0, r3
 800449e:	f7ff fe9f 	bl	80041e0 <updateIo>
}
 80044a2:	e011      	b.n	80044c8 <driverResetOff+0x98>
		setIo(RST_Z);
	else if(drv == T)
 80044a4:	79fb      	ldrb	r3, [r7, #7]
 80044a6:	2b03      	cmp	r3, #3
 80044a8:	d10e      	bne.n	80044c8 <driverResetOff+0x98>
 80044aa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80044ae:	60bb      	str	r3, [r7, #8]
	updateIo(actualState |= mask);
 80044b0:	4b07      	ldr	r3, [pc, #28]	; (80044d0 <driverResetOff+0xa0>)
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	4a05      	ldr	r2, [pc, #20]	; (80044d0 <driverResetOff+0xa0>)
 80044ba:	6013      	str	r3, [r2, #0]
 80044bc:	4b04      	ldr	r3, [pc, #16]	; (80044d0 <driverResetOff+0xa0>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4618      	mov	r0, r3
 80044c2:	f7ff fe8d 	bl	80041e0 <updateIo>
}
 80044c6:	bf00      	nop
		setIo(RST_T);
}
 80044c8:	bf00      	nop
 80044ca:	3718      	adds	r7, #24
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	20000730 	.word	0x20000730

080044d4 <setStepDiv>:



void setStepDiv(drvChan drv, stepDiv div)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	4603      	mov	r3, r0
 80044dc:	460a      	mov	r2, r1
 80044de:	71fb      	strb	r3, [r7, #7]
 80044e0:	4613      	mov	r3, r2
 80044e2:	71bb      	strb	r3, [r7, #6]
	unsigned int mask;
	unsigned int rolValue;

	if(drv == X)
 80044e4:	79fb      	ldrb	r3, [r7, #7]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d104      	bne.n	80044f4 <setStepDiv+0x20>
	{
		mask = 	MOD0_X + MOD1_X + MOD2_X;
 80044ea:	2307      	movs	r3, #7
 80044ec:	60fb      	str	r3, [r7, #12]
		rolValue = 0;
 80044ee:	2300      	movs	r3, #0
 80044f0:	60bb      	str	r3, [r7, #8]
 80044f2:	e018      	b.n	8004526 <setStepDiv+0x52>
	}
	else if(drv == Y)
 80044f4:	79fb      	ldrb	r3, [r7, #7]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d104      	bne.n	8004504 <setStepDiv+0x30>
	{
		mask = 	MOD0_Y + MOD1_Y + MOD2_Y;
 80044fa:	23e0      	movs	r3, #224	; 0xe0
 80044fc:	60fb      	str	r3, [r7, #12]
		rolValue = 5;
 80044fe:	2305      	movs	r3, #5
 8004500:	60bb      	str	r3, [r7, #8]
 8004502:	e010      	b.n	8004526 <setStepDiv+0x52>
	}
	else if(drv == Z)
 8004504:	79fb      	ldrb	r3, [r7, #7]
 8004506:	2b02      	cmp	r3, #2
 8004508:	d105      	bne.n	8004516 <setStepDiv+0x42>
	{
		mask = 	MOD0_Z + MOD1_Z + MOD2_Z;
 800450a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800450e:	60fb      	str	r3, [r7, #12]
		rolValue = 10;
 8004510:	230a      	movs	r3, #10
 8004512:	60bb      	str	r3, [r7, #8]
 8004514:	e007      	b.n	8004526 <setStepDiv+0x52>
	}
	else if(drv == T)
 8004516:	79fb      	ldrb	r3, [r7, #7]
 8004518:	2b03      	cmp	r3, #3
 800451a:	d104      	bne.n	8004526 <setStepDiv+0x52>
	{
		mask = 	MOD0_T + MOD1_T + MOD2_T;
 800451c:	f44f 3360 	mov.w	r3, #229376	; 0x38000
 8004520:	60fb      	str	r3, [r7, #12]
		rolValue = 15;
 8004522:	230f      	movs	r3, #15
 8004524:	60bb      	str	r3, [r7, #8]
	}

	actualState &= (~mask);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	43da      	mvns	r2, r3
 800452a:	4b0c      	ldr	r3, [pc, #48]	; (800455c <setStepDiv+0x88>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4013      	ands	r3, r2
 8004530:	4a0a      	ldr	r2, [pc, #40]	; (800455c <setStepDiv+0x88>)
 8004532:	6013      	str	r3, [r2, #0]
	actualState |= (div << rolValue);
 8004534:	79ba      	ldrb	r2, [r7, #6]
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	fa02 f303 	lsl.w	r3, r2, r3
 800453c:	461a      	mov	r2, r3
 800453e:	4b07      	ldr	r3, [pc, #28]	; (800455c <setStepDiv+0x88>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4313      	orrs	r3, r2
 8004544:	4a05      	ldr	r2, [pc, #20]	; (800455c <setStepDiv+0x88>)
 8004546:	6013      	str	r3, [r2, #0]

	updateIo(actualState);
 8004548:	4b04      	ldr	r3, [pc, #16]	; (800455c <setStepDiv+0x88>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4618      	mov	r0, r3
 800454e:	f7ff fe47 	bl	80041e0 <updateIo>
}
 8004552:	bf00      	nop
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	20000730 	.word	0x20000730

08004560 <driverDir>:

void driverDir(drvChan drv, int dir)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	4603      	mov	r3, r0
 8004568:	6039      	str	r1, [r7, #0]
 800456a:	71fb      	strb	r3, [r7, #7]
	if(drv == X)
 800456c:	79fb      	ldrb	r3, [r7, #7]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d115      	bne.n	800459e <driverDir+0x3e>
	{
		if(dir == -1)
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004578:	d108      	bne.n	800458c <driverDir+0x2c>
			DIR_X_GPIO_Port->ODR |= DIR_X_Pin;
 800457a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800457e:	695b      	ldr	r3, [r3, #20]
 8004580:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8004584:	f043 0302 	orr.w	r3, r3, #2
 8004588:	6153      	str	r3, [r2, #20]
			DIR_T_GPIO_Port->ODR |= DIR_T_Pin;
		else
			DIR_T_GPIO_Port->ODR &= (~DIR_T_Pin);
	}

}
 800458a:	e052      	b.n	8004632 <driverDir+0xd2>
			DIR_X_GPIO_Port->ODR &= (~DIR_X_Pin);
 800458c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004590:	695b      	ldr	r3, [r3, #20]
 8004592:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8004596:	f023 0302 	bic.w	r3, r3, #2
 800459a:	6153      	str	r3, [r2, #20]
}
 800459c:	e049      	b.n	8004632 <driverDir+0xd2>
	else if(drv == Y)
 800459e:	79fb      	ldrb	r3, [r7, #7]
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d115      	bne.n	80045d0 <driverDir+0x70>
		if(dir == -1)
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045aa:	d108      	bne.n	80045be <driverDir+0x5e>
			DIR_Y_GPIO_Port->ODR |= DIR_Y_Pin;
 80045ac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80045b6:	f043 0304 	orr.w	r3, r3, #4
 80045ba:	6153      	str	r3, [r2, #20]
}
 80045bc:	e039      	b.n	8004632 <driverDir+0xd2>
			DIR_Y_GPIO_Port->ODR &= (~DIR_Y_Pin);
 80045be:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80045c8:	f023 0304 	bic.w	r3, r3, #4
 80045cc:	6153      	str	r3, [r2, #20]
}
 80045ce:	e030      	b.n	8004632 <driverDir+0xd2>
	else if(drv == Z)
 80045d0:	79fb      	ldrb	r3, [r7, #7]
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d115      	bne.n	8004602 <driverDir+0xa2>
		if(dir == -1)
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045dc:	d108      	bne.n	80045f0 <driverDir+0x90>
			DIR_Z_GPIO_Port->ODR |= DIR_Z_Pin;
 80045de:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80045e8:	f043 0308 	orr.w	r3, r3, #8
 80045ec:	6153      	str	r3, [r2, #20]
}
 80045ee:	e020      	b.n	8004632 <driverDir+0xd2>
			DIR_Z_GPIO_Port->ODR &= (~DIR_Z_Pin);
 80045f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80045fa:	f023 0308 	bic.w	r3, r3, #8
 80045fe:	6153      	str	r3, [r2, #20]
}
 8004600:	e017      	b.n	8004632 <driverDir+0xd2>
	else if(drv == T)
 8004602:	79fb      	ldrb	r3, [r7, #7]
 8004604:	2b03      	cmp	r3, #3
 8004606:	d114      	bne.n	8004632 <driverDir+0xd2>
		if(dir == -1)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800460e:	d108      	bne.n	8004622 <driverDir+0xc2>
			DIR_T_GPIO_Port->ODR |= DIR_T_Pin;
 8004610:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800461a:	f043 0310 	orr.w	r3, r3, #16
 800461e:	6153      	str	r3, [r2, #20]
}
 8004620:	e007      	b.n	8004632 <driverDir+0xd2>
			DIR_T_GPIO_Port->ODR &= (~DIR_T_Pin);
 8004622:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004626:	695b      	ldr	r3, [r3, #20]
 8004628:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800462c:	f023 0310 	bic.w	r3, r3, #16
 8004630:	6153      	str	r3, [r2, #20]
}
 8004632:	bf00      	nop
 8004634:	370c      	adds	r7, #12
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
	...

08004640 <setDecayMode>:
/*
 * Set Decay mode of PinSel.
 * Slow = 0, Fast = 1, Mixed = Hi.
 */
void setDecayMode(drvChan drv,decayMode mode)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	4603      	mov	r3, r0
 8004648:	460a      	mov	r2, r1
 800464a:	71fb      	strb	r3, [r7, #7]
 800464c:	4613      	mov	r3, r2
 800464e:	71bb      	strb	r3, [r7, #6]
	GPIO_TypeDef *portSel;
	uint32_t pinSel;

	if(drv == X)
 8004650:	79fb      	ldrb	r3, [r7, #7]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d105      	bne.n	8004662 <setDecayMode+0x22>
	{
		pinSel = DECAY_X_Pin;
 8004656:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800465a:	60bb      	str	r3, [r7, #8]
		portSel = DECAY_X_GPIO_Port;
 800465c:	4b21      	ldr	r3, [pc, #132]	; (80046e4 <setDecayMode+0xa4>)
 800465e:	60fb      	str	r3, [r7, #12]
 8004660:	e019      	b.n	8004696 <setDecayMode+0x56>
	}
	else if(drv == Y)
 8004662:	79fb      	ldrb	r3, [r7, #7]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d105      	bne.n	8004674 <setDecayMode+0x34>
	{
		pinSel = DECAY_Y_Pin;
 8004668:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800466c:	60bb      	str	r3, [r7, #8]
		portSel = DECAY_Y_GPIO_Port;
 800466e:	4b1d      	ldr	r3, [pc, #116]	; (80046e4 <setDecayMode+0xa4>)
 8004670:	60fb      	str	r3, [r7, #12]
 8004672:	e010      	b.n	8004696 <setDecayMode+0x56>
	}
	else if(drv == Z)
 8004674:	79fb      	ldrb	r3, [r7, #7]
 8004676:	2b02      	cmp	r3, #2
 8004678:	d105      	bne.n	8004686 <setDecayMode+0x46>
	{
		pinSel = DECAY_Z_Pin;
 800467a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800467e:	60bb      	str	r3, [r7, #8]
		portSel = DECAY_Z_GPIO_Port;
 8004680:	4b18      	ldr	r3, [pc, #96]	; (80046e4 <setDecayMode+0xa4>)
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	e007      	b.n	8004696 <setDecayMode+0x56>
	}
	else if(drv == T)
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	2b03      	cmp	r3, #3
 800468a:	d104      	bne.n	8004696 <setDecayMode+0x56>
	{
		pinSel = DECAY_T_Pin;
 800468c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004690:	60bb      	str	r3, [r7, #8]
		portSel = DECAY_T_GPIO_Port;
 8004692:	4b14      	ldr	r3, [pc, #80]	; (80046e4 <setDecayMode+0xa4>)
 8004694:	60fb      	str	r3, [r7, #12]
	}

	if(mode == slow)
 8004696:	79bb      	ldrb	r3, [r7, #6]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d109      	bne.n	80046b0 <setDecayMode+0x70>
	{
		LL_GPIO_SetPinMode(portSel, pinSel, LL_GPIO_MODE_OUTPUT);
 800469c:	2201      	movs	r2, #1
 800469e:	68b9      	ldr	r1, [r7, #8]
 80046a0:	68f8      	ldr	r0, [r7, #12]
 80046a2:	f7ff fd51 	bl	8004148 <LL_GPIO_SetPinMode>
		LL_GPIO_ResetOutputPin(portSel, pinSel);
 80046a6:	68b9      	ldr	r1, [r7, #8]
 80046a8:	68f8      	ldr	r0, [r7, #12]
 80046aa:	f7ff fd8a 	bl	80041c2 <LL_GPIO_ResetOutputPin>
	else if(mode == mixed)
	{
		LL_GPIO_SetPinMode(portSel, pinSel, LL_GPIO_MODE_INPUT);
	}

}
 80046ae:	e014      	b.n	80046da <setDecayMode+0x9a>
	else if(mode == fast)
 80046b0:	79bb      	ldrb	r3, [r7, #6]
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	d109      	bne.n	80046ca <setDecayMode+0x8a>
		LL_GPIO_SetPinMode(portSel, pinSel, LL_GPIO_MODE_OUTPUT);
 80046b6:	2201      	movs	r2, #1
 80046b8:	68b9      	ldr	r1, [r7, #8]
 80046ba:	68f8      	ldr	r0, [r7, #12]
 80046bc:	f7ff fd44 	bl	8004148 <LL_GPIO_SetPinMode>
		LL_GPIO_SetOutputPin(portSel, pinSel);
 80046c0:	68b9      	ldr	r1, [r7, #8]
 80046c2:	68f8      	ldr	r0, [r7, #12]
 80046c4:	f7ff fd6f 	bl	80041a6 <LL_GPIO_SetOutputPin>
}
 80046c8:	e007      	b.n	80046da <setDecayMode+0x9a>
	else if(mode == mixed)
 80046ca:	79bb      	ldrb	r3, [r7, #6]
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d104      	bne.n	80046da <setDecayMode+0x9a>
		LL_GPIO_SetPinMode(portSel, pinSel, LL_GPIO_MODE_INPUT);
 80046d0:	2200      	movs	r2, #0
 80046d2:	68b9      	ldr	r1, [r7, #8]
 80046d4:	68f8      	ldr	r0, [r7, #12]
 80046d6:	f7ff fd37 	bl	8004148 <LL_GPIO_SetPinMode>
}
 80046da:	bf00      	nop
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	48000800 	.word	0x48000800

080046e8 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80046e8:	b480      	push	{r7}
 80046ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80046ec:	4b05      	ldr	r3, [pc, #20]	; (8004704 <LL_RCC_HSI_Enable+0x1c>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a04      	ldr	r2, [pc, #16]	; (8004704 <LL_RCC_HSI_Enable+0x1c>)
 80046f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046f6:	6013      	str	r3, [r2, #0]
}
 80046f8:	bf00      	nop
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40021000 	.word	0x40021000

08004708 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8004708:	b480      	push	{r7}
 800470a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800470c:	4b07      	ldr	r3, [pc, #28]	; (800472c <LL_RCC_HSI_IsReady+0x24>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004714:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004718:	d101      	bne.n	800471e <LL_RCC_HSI_IsReady+0x16>
 800471a:	2301      	movs	r3, #1
 800471c:	e000      	b.n	8004720 <LL_RCC_HSI_IsReady+0x18>
 800471e:	2300      	movs	r3, #0
}
 8004720:	4618      	mov	r0, r3
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	40021000 	.word	0x40021000

08004730 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004738:	4b07      	ldr	r3, [pc, #28]	; (8004758 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	061b      	lsls	r3, r3, #24
 8004744:	4904      	ldr	r1, [pc, #16]	; (8004758 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8004746:	4313      	orrs	r3, r2
 8004748:	604b      	str	r3, [r1, #4]
}
 800474a:	bf00      	nop
 800474c:	370c      	adds	r7, #12
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	40021000 	.word	0x40021000

0800475c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004764:	4b06      	ldr	r3, [pc, #24]	; (8004780 <LL_RCC_SetSysClkSource+0x24>)
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f023 0203 	bic.w	r2, r3, #3
 800476c:	4904      	ldr	r1, [pc, #16]	; (8004780 <LL_RCC_SetSysClkSource+0x24>)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4313      	orrs	r3, r2
 8004772:	608b      	str	r3, [r1, #8]
}
 8004774:	bf00      	nop
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr
 8004780:	40021000 	.word	0x40021000

08004784 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004788:	4b04      	ldr	r3, [pc, #16]	; (800479c <LL_RCC_GetSysClkSource+0x18>)
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	f003 030c 	and.w	r3, r3, #12
}
 8004790:	4618      	mov	r0, r3
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	40021000 	.word	0x40021000

080047a0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80047a8:	4b06      	ldr	r3, [pc, #24]	; (80047c4 <LL_RCC_SetAHBPrescaler+0x24>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047b0:	4904      	ldr	r1, [pc, #16]	; (80047c4 <LL_RCC_SetAHBPrescaler+0x24>)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	608b      	str	r3, [r1, #8]
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr
 80047c4:	40021000 	.word	0x40021000

080047c8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80047d0:	4b06      	ldr	r3, [pc, #24]	; (80047ec <LL_RCC_SetAPB1Prescaler+0x24>)
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80047d8:	4904      	ldr	r1, [pc, #16]	; (80047ec <LL_RCC_SetAPB1Prescaler+0x24>)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4313      	orrs	r3, r2
 80047de:	608b      	str	r3, [r1, #8]
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr
 80047ec:	40021000 	.word	0x40021000

080047f0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80047f8:	4b06      	ldr	r3, [pc, #24]	; (8004814 <LL_RCC_SetAPB2Prescaler+0x24>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004800:	4904      	ldr	r1, [pc, #16]	; (8004814 <LL_RCC_SetAPB2Prescaler+0x24>)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4313      	orrs	r3, r2
 8004806:	608b      	str	r3, [r1, #8]
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	40021000 	.word	0x40021000

08004818 <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8004820:	4b09      	ldr	r3, [pc, #36]	; (8004848 <LL_RCC_SetUSARTClockSource+0x30>)
 8004822:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	0c1b      	lsrs	r3, r3, #16
 800482a:	43db      	mvns	r3, r3
 800482c:	401a      	ands	r2, r3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	b29b      	uxth	r3, r3
 8004832:	4905      	ldr	r1, [pc, #20]	; (8004848 <LL_RCC_SetUSARTClockSource+0x30>)
 8004834:	4313      	orrs	r3, r2
 8004836:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800483a:	bf00      	nop
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	40021000 	.word	0x40021000

0800484c <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 800484c:	b480      	push	{r7}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U));
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	0e1a      	lsrs	r2, r3, #24
 8004858:	4b0f      	ldr	r3, [pc, #60]	; (8004898 <LL_RCC_SetI2CClockSource+0x4c>)
 800485a:	4413      	add	r3, r2
 800485c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*reg, 3UL << ((I2CxSource & 0x001F0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x001F0000U) >> 16U)));
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	0c1b      	lsrs	r3, r3, #16
 8004866:	f003 031f 	and.w	r3, r3, #31
 800486a:	2103      	movs	r1, #3
 800486c:	fa01 f303 	lsl.w	r3, r1, r3
 8004870:	43db      	mvns	r3, r3
 8004872:	401a      	ands	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	b2d9      	uxtb	r1, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	0c1b      	lsrs	r3, r3, #16
 800487c:	f003 031f 	and.w	r3, r3, #31
 8004880:	fa01 f303 	lsl.w	r3, r1, r3
 8004884:	431a      	orrs	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	601a      	str	r2, [r3, #0]
}
 800488a:	bf00      	nop
 800488c:	3714      	adds	r7, #20
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
 8004896:	bf00      	nop
 8004898:	40021088 	.word	0x40021088

0800489c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800489c:	b480      	push	{r7}
 800489e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80048a0:	4b05      	ldr	r3, [pc, #20]	; (80048b8 <LL_RCC_PLL_Enable+0x1c>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a04      	ldr	r2, [pc, #16]	; (80048b8 <LL_RCC_PLL_Enable+0x1c>)
 80048a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048aa:	6013      	str	r3, [r2, #0]
}
 80048ac:	bf00      	nop
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop
 80048b8:	40021000 	.word	0x40021000

080048bc <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80048bc:	b480      	push	{r7}
 80048be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80048c0:	4b07      	ldr	r3, [pc, #28]	; (80048e0 <LL_RCC_PLL_IsReady+0x24>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80048cc:	d101      	bne.n	80048d2 <LL_RCC_PLL_IsReady+0x16>
 80048ce:	2301      	movs	r3, #1
 80048d0:	e000      	b.n	80048d4 <LL_RCC_PLL_IsReady+0x18>
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	40021000 	.word	0x40021000

080048e4 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	607a      	str	r2, [r7, #4]
 80048f0:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80048f2:	4b0a      	ldr	r3, [pc, #40]	; (800491c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80048f4:	68da      	ldr	r2, [r3, #12]
 80048f6:	4b0a      	ldr	r3, [pc, #40]	; (8004920 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80048f8:	4013      	ands	r3, r2
 80048fa:	68f9      	ldr	r1, [r7, #12]
 80048fc:	68ba      	ldr	r2, [r7, #8]
 80048fe:	4311      	orrs	r1, r2
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	0212      	lsls	r2, r2, #8
 8004904:	4311      	orrs	r1, r2
 8004906:	683a      	ldr	r2, [r7, #0]
 8004908:	430a      	orrs	r2, r1
 800490a:	4904      	ldr	r1, [pc, #16]	; (800491c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800490c:	4313      	orrs	r3, r2
 800490e:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8004910:	bf00      	nop
 8004912:	3714      	adds	r7, #20
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr
 800491c:	40021000 	.word	0x40021000
 8004920:	f9ff800c 	.word	0xf9ff800c

08004924 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8004924:	b480      	push	{r7}
 8004926:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8004928:	4b05      	ldr	r3, [pc, #20]	; (8004940 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	4a04      	ldr	r2, [pc, #16]	; (8004940 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800492e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004932:	60d3      	str	r3, [r2, #12]
}
 8004934:	bf00      	nop
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	40021000 	.word	0x40021000

08004944 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800494c:	4b06      	ldr	r3, [pc, #24]	; (8004968 <LL_FLASH_SetLatency+0x24>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f023 020f 	bic.w	r2, r3, #15
 8004954:	4904      	ldr	r1, [pc, #16]	; (8004968 <LL_FLASH_SetLatency+0x24>)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4313      	orrs	r3, r2
 800495a:	600b      	str	r3, [r1, #0]
}
 800495c:	bf00      	nop
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr
 8004968:	40022000 	.word	0x40022000

0800496c <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 800496c:	b480      	push	{r7}
 800496e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004970:	4b06      	ldr	r3, [pc, #24]	; (800498c <LL_PWR_EnableRange1BoostMode+0x20>)
 8004972:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004976:	4a05      	ldr	r2, [pc, #20]	; (800498c <LL_PWR_EnableRange1BoostMode+0x20>)
 8004978:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800497c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8004980:	bf00      	nop
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	40007000 	.word	0x40007000

08004990 <LL_GPIO_SetOutputPin>:
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	683a      	ldr	r2, [r7, #0]
 800499e:	619a      	str	r2, [r3, #24]
}
 80049a0:	bf00      	nop
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80049b0:	f002 fac7 	bl	8006f42 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80049b4:	f000 f82e 	bl	8004a14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80049b8:	f7fe f94a 	bl	8002c50 <MX_GPIO_Init>
  MX_I2C2_Init();
 80049bc:	f7ff fad0 	bl	8003f60 <MX_I2C2_Init>
  MX_I2C3_Init();
 80049c0:	f7ff fb40 	bl	8004044 <MX_I2C3_Init>
  MX_SPI1_Init();
 80049c4:	f000 fd72 	bl	80054ac <MX_SPI1_Init>
  MX_TIM2_Init();
 80049c8:	f001 fc4e 	bl	8006268 <MX_TIM2_Init>
  MX_TIM3_Init();
 80049cc:	f001 fce2 	bl	8006394 <MX_TIM3_Init>
  MX_TIM4_Init();
 80049d0:	f001 fd6c 	bl	80064ac <MX_TIM4_Init>
  MX_TIM5_Init();
 80049d4:	f001 fdf8 	bl	80065c8 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 80049d8:	f002 f9d4 	bl	8006d84 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80049dc:	f001 fe82 	bl	80066e4 <MX_TIM6_Init>
  MX_DMA_Init();
 80049e0:	f7fd ff56 	bl	8002890 <MX_DMA_Init>
  MX_TIM7_Init();
 80049e4:	f001 feb8 	bl	8006758 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  myInitTIM();
 80049e8:	f001 fb70 	bl	80060cc <myInitTIM>
  mySpiInit();
 80049ec:	f000 fd4e 	bl	800548c <mySpiInit>
  myUsartInit();
 80049f0:	f002 f986 	bl	8006d00 <myUsartInit>
  myI2Cinit();
 80049f4:	f7ff faa4 	bl	8003f40 <myI2Cinit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  initExtIo();
 80049f8:	f7ff fc54 	bl	80042a4 <initExtIo>
  LL_GPIO_SetOutputPin(DECAY_X_GPIO_Port, DECAY_X_Pin);
 80049fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004a00:	4803      	ldr	r0, [pc, #12]	; (8004a10 <main+0x64>)
 8004a02:	f7ff ffc5 	bl	8004990 <LL_GPIO_SetOutputPin>
  IHMctrlInit();
 8004a06:	f7fc f9b3 	bl	8000d70 <IHMctrlInit>
 // unsigned char valOut = 10;
  //I2CWrite(I2C3,0x02, 0x01,1, &valOut);

  while (1)
  {
	  appLoop();
 8004a0a:	f7fd fbfd 	bl	8002208 <appLoop>
 8004a0e:	e7fc      	b.n	8004a0a <main+0x5e>
 8004a10:	48000800 	.word	0x48000800

08004a14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_8);
 8004a18:	2008      	movs	r0, #8
 8004a1a:	f7ff ff93 	bl	8004944 <LL_FLASH_SetLatency>
  LL_PWR_EnableRange1BoostMode();
 8004a1e:	f7ff ffa5 	bl	800496c <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSI_Enable();
 8004a22:	f7ff fe61 	bl	80046e8 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8004a26:	bf00      	nop
 8004a28:	f7ff fe6e 	bl	8004708 <LL_RCC_HSI_IsReady>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d1fa      	bne.n	8004a28 <SystemClock_Config+0x14>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(64);
 8004a32:	2040      	movs	r0, #64	; 0x40
 8004a34:	f7ff fe7c 	bl	8004730 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 85, LL_RCC_PLLR_DIV_2);
 8004a38:	2300      	movs	r3, #0
 8004a3a:	2255      	movs	r2, #85	; 0x55
 8004a3c:	2130      	movs	r1, #48	; 0x30
 8004a3e:	2002      	movs	r0, #2
 8004a40:	f7ff ff50 	bl	80048e4 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8004a44:	f7ff ff6e 	bl	8004924 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8004a48:	f7ff ff28 	bl	800489c <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8004a4c:	bf00      	nop
 8004a4e:	f7ff ff35 	bl	80048bc <LL_RCC_PLL_IsReady>
 8004a52:	4603      	mov	r3, r0
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d1fa      	bne.n	8004a4e <SystemClock_Config+0x3a>
  {

  }
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8004a58:	2003      	movs	r0, #3
 8004a5a:	f7ff fe7f 	bl	800475c <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8004a5e:	2080      	movs	r0, #128	; 0x80
 8004a60:	f7ff fe9e 	bl	80047a0 <LL_RCC_SetAHBPrescaler>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8004a64:	bf00      	nop
 8004a66:	f7ff fe8d 	bl	8004784 <LL_RCC_GetSysClkSource>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b0c      	cmp	r3, #12
 8004a6e:	d1fa      	bne.n	8004a66 <SystemClock_Config+0x52>
  {

  }
  /* Insure 1s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004a70:	4b1a      	ldr	r3, [pc, #104]	; (8004adc <SystemClock_Config+0xc8>)
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	4a19      	ldr	r2, [pc, #100]	; (8004adc <SystemClock_Config+0xc8>)
 8004a76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a7a:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8004a7c:	4b18      	ldr	r3, [pc, #96]	; (8004ae0 <SystemClock_Config+0xcc>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a17      	ldr	r2, [pc, #92]	; (8004ae0 <SystemClock_Config+0xcc>)
 8004a82:	f043 0301 	orr.w	r3, r3, #1
 8004a86:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 8004a88:	4b15      	ldr	r3, [pc, #84]	; (8004ae0 <SystemClock_Config+0xcc>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT < 100);
 8004a8e:	bf00      	nop
 8004a90:	4b13      	ldr	r3, [pc, #76]	; (8004ae0 <SystemClock_Config+0xcc>)
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	2b63      	cmp	r3, #99	; 0x63
 8004a96:	d9fb      	bls.n	8004a90 <SystemClock_Config+0x7c>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8004a98:	2000      	movs	r0, #0
 8004a9a:	f7ff fe81 	bl	80047a0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8004a9e:	2000      	movs	r0, #0
 8004aa0:	f7ff fe92 	bl	80047c8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8004aa4:	2000      	movs	r0, #0
 8004aa6:	f7ff fea3 	bl	80047f0 <LL_RCC_SetAPB2Prescaler>
  LL_SetSystemCoreClock(170000000);
 8004aaa:	480e      	ldr	r0, [pc, #56]	; (8004ae4 <SystemClock_Config+0xd0>)
 8004aac:	f004 fcec 	bl	8009488 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8004ab0:	2000      	movs	r0, #0
 8004ab2:	f002 fa5f 	bl	8006f74 <HAL_InitTick>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8004abc:	f000 f814 	bl	8004ae8 <Error_Handler>
  };
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 8004ac0:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8004ac4:	f7ff fea8 	bl	8004818 <LL_RCC_SetUSARTClockSource>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C2_CLKSOURCE_PCLK1);
 8004ac8:	f44f 2060 	mov.w	r0, #917504	; 0xe0000
 8004acc:	f7ff febe 	bl	800484c <LL_RCC_SetI2CClockSource>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C3_CLKSOURCE_PCLK1);
 8004ad0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004ad4:	f7ff feba 	bl	800484c <LL_RCC_SetI2CClockSource>
}
 8004ad8:	bf00      	nop
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	e000edf0 	.word	0xe000edf0
 8004ae0:	e0001000 	.word	0xe0001000
 8004ae4:	0a21fe80 	.word	0x0a21fe80

08004ae8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004aec:	bf00      	nop
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
	...

08004af8 <PAPcomputeTIMvalue>:

/*
 * Update stepWidth with the new speed requested.
 */
void PAPcomputeTIMvalue(volatile PAPController *pap)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
	pap->stepWidth = (unsigned int)(F_STEP_MAX / pap->speed);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	ed93 7a08 	vldr	s14, [r3, #32]
 8004b06:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8004b44 <PAPcomputeTIMvalue+0x4c>
 8004b0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b12:	ee17 3a90 	vmov	r3, s15
 8004b16:	b29a      	uxth	r2, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	861a      	strh	r2, [r3, #48]	; 0x30
	pap->onePulseTIM->CCR1 = pap->stepWidth;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b26:	635a      	str	r2, [r3, #52]	; 0x34
	pap->onePulseTIM->ARR = pap->stepWidth << 1;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	005a      	lsls	r2, r3, #1
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b34:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004b36:	bf00      	nop
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	4ca21fe8 	.word	0x4ca21fe8

08004b48 <PAPinit>:


void PAPinit(volatile PAPController *pap,TIM_TypeDef* tim, drvChan ch, unsigned char (*pf)(void))
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	60b9      	str	r1, [r7, #8]
 8004b52:	603b      	str	r3, [r7, #0]
 8004b54:	4613      	mov	r3, r2
 8004b56:	71fb      	strb	r3, [r7, #7]
	pap->stepPos = 0;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	615a      	str	r2, [r3, #20]
	pap->stepNeeded = 0;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2200      	movs	r2, #0
 8004b62:	619a      	str	r2, [r3, #24]
	pap->speed = MIN_SPEED;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	4a17      	ldr	r2, [pc, #92]	; (8004bc4 <PAPinit+0x7c>)
 8004b68:	621a      	str	r2, [r3, #32]
	pap->direction = 1;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	625a      	str	r2, [r3, #36]	; 0x24

	pap->channel = ch;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	79fa      	ldrb	r2, [r7, #7]
 8004b74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pap->onePulseTIM = tim;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	68ba      	ldr	r2, [r7, #8]
 8004b7c:	62da      	str	r2, [r3, #44]	; 0x2c

	pap->pfHome = pf;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	683a      	ldr	r2, [r7, #0]
 8004b82:	635a      	str	r2, [r3, #52]	; 0x34

	setStepDiv(ch, DIV16);
 8004b84:	79fb      	ldrb	r3, [r7, #7]
 8004b86:	2104      	movs	r1, #4
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f7ff fca3 	bl	80044d4 <setStepDiv>

	setDecayMode(ch,fast);
 8004b8e:	79fb      	ldrb	r3, [r7, #7]
 8004b90:	2101      	movs	r1, #1
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7ff fd54 	bl	8004640 <setDecayMode>

	driverResetOff(ch);
 8004b98:	79fb      	ldrb	r3, [r7, #7]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f7ff fc48 	bl	8004430 <driverResetOff>
	driverDisable(ch);
 8004ba0:	79fb      	ldrb	r3, [r7, #7]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f7ff fbf2 	bl	800438c <driverDisable>
	driverDir(pap->channel,pap->direction);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004bae:	b2da      	uxtb	r2, r3
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	4610      	mov	r0, r2
 8004bb8:	f7ff fcd2 	bl	8004560 <driverDir>
}
 8004bbc:	bf00      	nop
 8004bbe:	3710      	adds	r7, #16
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	4528c000 	.word	0x4528c000

08004bc8 <PAPaccelControl>:

/*
 * Call this all ms for manage acceleration control.
 */
void PAPaccelControl(volatile PAPController *pap)
{
 8004bc8:	b5b0      	push	{r4, r5, r7, lr}
 8004bca:	b082      	sub	sp, #8
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]

	if(pap->stepNeeded < pap->stepAccel)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	699a      	ldr	r2, [r3, #24]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	69db      	ldr	r3, [r3, #28]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d23b      	bcs.n	8004c54 <PAPaccelControl+0x8c>
	{
		//Deceleration
		if(pap->speed > MIN_SPEED)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	edd3 7a08 	vldr	s15, [r3, #32]
 8004be2:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8004cdc <PAPaccelControl+0x114>
 8004be6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bee:	dc00      	bgt.n	8004bf2 <PAPaccelControl+0x2a>
				pap->speed = pap->speedTarget;
			PAPcomputeTIMvalue(pap);
		}
	}

}
 8004bf0:	e070      	b.n	8004cd4 <PAPaccelControl+0x10c>
			pap->speed -= (pap->accel/1000.0);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f7fb fcce 	bl	8000598 <__aeabi_f2d>
 8004bfc:	f04f 0200 	mov.w	r2, #0
 8004c00:	4b37      	ldr	r3, [pc, #220]	; (8004ce0 <PAPaccelControl+0x118>)
 8004c02:	f7fb fe4b 	bl	800089c <__aeabi_ddiv>
 8004c06:	4602      	mov	r2, r0
 8004c08:	460b      	mov	r3, r1
 8004c0a:	4614      	mov	r4, r2
 8004c0c:	461d      	mov	r5, r3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7fb fcc0 	bl	8000598 <__aeabi_f2d>
 8004c18:	4622      	mov	r2, r4
 8004c1a:	462b      	mov	r3, r5
 8004c1c:	f7fb fb5c 	bl	80002d8 <__aeabi_dsub>
 8004c20:	4602      	mov	r2, r0
 8004c22:	460b      	mov	r3, r1
 8004c24:	4610      	mov	r0, r2
 8004c26:	4619      	mov	r1, r3
 8004c28:	f7fc f806 	bl	8000c38 <__aeabi_d2f>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	621a      	str	r2, [r3, #32]
			if(pap->speed < MIN_SPEED)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	edd3 7a08 	vldr	s15, [r3, #32]
 8004c38:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8004cdc <PAPaccelControl+0x114>
 8004c3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c44:	d502      	bpl.n	8004c4c <PAPaccelControl+0x84>
				pap->speed = MIN_SPEED;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a26      	ldr	r2, [pc, #152]	; (8004ce4 <PAPaccelControl+0x11c>)
 8004c4a:	621a      	str	r2, [r3, #32]
			PAPcomputeTIMvalue(pap);
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f7ff ff53 	bl	8004af8 <PAPcomputeTIMvalue>
}
 8004c52:	e03f      	b.n	8004cd4 <PAPaccelControl+0x10c>
		if(pap->speed < pap->speedTarget)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	ed93 7a08 	vldr	s14, [r3, #32]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	edd3 7a04 	vldr	s15, [r3, #16]
 8004c60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c68:	d400      	bmi.n	8004c6c <PAPaccelControl+0xa4>
}
 8004c6a:	e033      	b.n	8004cd4 <PAPaccelControl+0x10c>
			pap->speed += (pap->accel/1000.0);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	4618      	mov	r0, r3
 8004c72:	f7fb fc91 	bl	8000598 <__aeabi_f2d>
 8004c76:	f04f 0200 	mov.w	r2, #0
 8004c7a:	4b19      	ldr	r3, [pc, #100]	; (8004ce0 <PAPaccelControl+0x118>)
 8004c7c:	f7fb fe0e 	bl	800089c <__aeabi_ddiv>
 8004c80:	4602      	mov	r2, r0
 8004c82:	460b      	mov	r3, r1
 8004c84:	4614      	mov	r4, r2
 8004c86:	461d      	mov	r5, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7fb fc83 	bl	8000598 <__aeabi_f2d>
 8004c92:	4602      	mov	r2, r0
 8004c94:	460b      	mov	r3, r1
 8004c96:	4620      	mov	r0, r4
 8004c98:	4629      	mov	r1, r5
 8004c9a:	f7fb fb1f 	bl	80002dc <__adddf3>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	4610      	mov	r0, r2
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	f7fb ffc7 	bl	8000c38 <__aeabi_d2f>
 8004caa:	4602      	mov	r2, r0
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	621a      	str	r2, [r3, #32]
			if(pap->speed > pap->speedTarget)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	ed93 7a08 	vldr	s14, [r3, #32]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	edd3 7a04 	vldr	s15, [r3, #16]
 8004cbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cc4:	dd03      	ble.n	8004cce <PAPaccelControl+0x106>
				pap->speed = pap->speedTarget;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	691a      	ldr	r2, [r3, #16]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	621a      	str	r2, [r3, #32]
			PAPcomputeTIMvalue(pap);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f7ff ff12 	bl	8004af8 <PAPcomputeTIMvalue>
}
 8004cd4:	bf00      	nop
 8004cd6:	3708      	adds	r7, #8
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bdb0      	pop	{r4, r5, r7, pc}
 8004cdc:	4528c000 	.word	0x4528c000
 8004ce0:	408f4000 	.word	0x408f4000
 8004ce4:	4528c000 	.word	0x4528c000

08004ce8 <PAPaccelRampCalc>:

/*
 * Update stepAccel param.
 */
void PAPaccelRampCalc(volatile PAPController *pap)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
	float tRamp = (pap->speedTarget - MIN_SPEED)/pap->accel;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	edd3 7a04 	vldr	s15, [r3, #16]
 8004cf6:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004d54 <PAPaccelRampCalc+0x6c>
 8004cfa:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	ed93 7a02 	vldr	s14, [r3, #8]
 8004d04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d08:	edc7 7a03 	vstr	s15, [r7, #12]
	pap->stepAccel = (MIN_SPEED * tRamp) + (0.5f*pap->accel*tRamp*tRamp);
 8004d0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004d10:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8004d54 <PAPaccelRampCalc+0x6c>
 8004d14:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	edd3 7a02 	vldr	s15, [r3, #8]
 8004d1e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8004d22:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8004d26:	edd7 7a03 	vldr	s15, [r7, #12]
 8004d2a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004d2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004d32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d3e:	ee17 2a90 	vmov	r2, s15
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	61da      	str	r2, [r3, #28]
}
 8004d46:	bf00      	nop
 8004d48:	3714      	adds	r7, #20
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	4528c000 	.word	0x4528c000

08004d58 <PAPsetDir>:
/*
 * Set direction of PAP driver.
 * dir must be -1 or 1.
 */
void PAPsetDir(volatile PAPController *pap, int dir)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	6039      	str	r1, [r7, #0]
	pap->direction = dir;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	683a      	ldr	r2, [r7, #0]
 8004d66:	625a      	str	r2, [r3, #36]	; 0x24
	driverDir(pap->channel,pap->direction);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d6e:	b2da      	uxtb	r2, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d74:	4619      	mov	r1, r3
 8004d76:	4610      	mov	r0, r2
 8004d78:	f7ff fbf2 	bl	8004560 <driverDir>
}
 8004d7c:	bf00      	nop
 8004d7e:	3708      	adds	r7, #8
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <PAPmoveRequest>:
 * Function start a move of axis.
 * Function block the program while precedent move is ongoing.
 * stepBymm is the distance in mm. (must be negative)
 */
void PAPmoveRequest(volatile PAPController *pap, float distance, float multSpeed)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	ed87 0a02 	vstr	s0, [r7, #8]
 8004d90:	edc7 0a01 	vstr	s1, [r7, #4]
	pap->speedTarget = multSpeed * pap->maxSpeedTarget;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	ed93 7a03 	vldr	s14, [r3, #12]
 8004d9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	edc3 7a04 	vstr	s15, [r3, #16]
	pap->accel = multSpeed * pap->maxAccel;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	ed93 7a01 	vldr	s14, [r3, #4]
 8004dae:	edd7 7a01 	vldr	s15, [r7, #4]
 8004db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	edc3 7a02 	vstr	s15, [r3, #8]
	pap->stop = 0;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	639a      	str	r2, [r3, #56]	; 0x38

	while(PAPisMoving(pap));
 8004dc2:	bf00      	nop
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	617b      	str	r3, [r7, #20]
	return pap->stepNeeded || pap->onePulseTIM->CNT;
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d104      	bne.n	8004dda <PAPmoveRequest+0x56>
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d001      	beq.n	8004dde <PAPmoveRequest+0x5a>
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e000      	b.n	8004de0 <PAPmoveRequest+0x5c>
 8004dde:	2300      	movs	r3, #0
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1ee      	bne.n	8004dc4 <PAPmoveRequest+0x40>

	if(distance >= 0.0f)
 8004de6:	edd7 7a02 	vldr	s15, [r7, #8]
 8004dea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004df2:	db04      	blt.n	8004dfe <PAPmoveRequest+0x7a>
		PAPsetDir(pap,1);
 8004df4:	2101      	movs	r1, #1
 8004df6:	68f8      	ldr	r0, [r7, #12]
 8004df8:	f7ff ffae 	bl	8004d58 <PAPsetDir>
 8004dfc:	e004      	b.n	8004e08 <PAPmoveRequest+0x84>
	else
		PAPsetDir(pap,-1);
 8004dfe:	f04f 31ff 	mov.w	r1, #4294967295
 8004e02:	68f8      	ldr	r0, [r7, #12]
 8004e04:	f7ff ffa8 	bl	8004d58 <PAPsetDir>

	pap->stepNeeded = (unsigned int)(pap->stepBymm * fabsf(distance));
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	ed93 7a00 	vldr	s14, [r3]
 8004e0e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e12:	eef0 7ae7 	vabs.f32	s15, s15
 8004e16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e1e:	ee17 2a90 	vmov	r2, s15
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	619a      	str	r2, [r3, #24]
	PAPaccelRampCalc(pap);
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f7ff ff5e 	bl	8004ce8 <PAPaccelRampCalc>
	if(pap->stepAccel > (pap->stepNeeded/2))
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	69da      	ldr	r2, [r3, #28]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	699b      	ldr	r3, [r3, #24]
 8004e34:	085b      	lsrs	r3, r3, #1
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d904      	bls.n	8004e44 <PAPmoveRequest+0xc0>
		pap->stepAccel = pap->stepNeeded/2;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	085a      	lsrs	r2, r3, #1
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	61da      	str	r2, [r3, #28]

	pap->speed = MIN_SPEED;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	4a0c      	ldr	r2, [pc, #48]	; (8004e78 <PAPmoveRequest+0xf4>)
 8004e48:	621a      	str	r2, [r3, #32]
	PAPcomputeTIMvalue(pap);
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f7ff fe54 	bl	8004af8 <PAPcomputeTIMvalue>
	pap->onePulseTIM->CNT = 0;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e54:	2200      	movs	r2, #0
 8004e56:	625a      	str	r2, [r3, #36]	; 0x24
	pap->onePulseTIM->EGR |= TIM_EGR_UG; // force Update event and take account of PSC.
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e5c:	695a      	ldr	r2, [r3, #20]
 8004e5e:	f042 0201 	orr.w	r2, r2, #1
 8004e62:	615a      	str	r2, [r3, #20]
	pap->onePulseTIM->CR1 |= TIM_CR1_CEN;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	f042 0201 	orr.w	r2, r2, #1
 8004e6e:	601a      	str	r2, [r3, #0]
	//PAPstepManage(pap); // launch step burst.
}
 8004e70:	bf00      	nop
 8004e72:	3718      	adds	r7, #24
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	4528c000 	.word	0x4528c000

08004e7c <LL_GPIO_SetOutputPin>:
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	683a      	ldr	r2, [r7, #0]
 8004e8a:	619a      	str	r2, [r3, #24]
}
 8004e8c:	bf00      	nop
 8004e8e:	370c      	adds	r7, #12
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <LL_GPIO_ResetOutputPin>:
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	683a      	ldr	r2, [r7, #0]
 8004ea6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004ea8:	bf00      	nop
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <flashWriteQ31>:
 * Write data pointed by pData(32-bit width).
 * page: page of flash 0 to 127 for 256k of flash.
 * size : 1 to 512.
 */
void flashWriteQ31(unsigned int page, unsigned int *pData, unsigned int size)
{
 8004eb4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004eb8:	b08e      	sub	sp, #56	; 0x38
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	60f8      	str	r0, [r7, #12]
 8004ebe:	60b9      	str	r1, [r7, #8]
 8004ec0:	607a      	str	r2, [r7, #4]
	FLASH_EraseInitTypeDef ERInit;
	uint32_t add = FLASH_BASE + (page * FLASH_PAGE_SIZE);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8004ec8:	02db      	lsls	r3, r3, #11
 8004eca:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t err;

	ERInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	61bb      	str	r3, [r7, #24]
	ERInit.Page = page ;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	623b      	str	r3, [r7, #32]
	ERInit.Banks = FLASH_BANK_1;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	61fb      	str	r3, [r7, #28]
	ERInit.NbPages = 1;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_FLASH_Unlock();
 8004edc:	f002 f9dc 	bl	8007298 <HAL_FLASH_Unlock>

	HAL_FLASHEx_Erase(&ERInit,&err);
 8004ee0:	f107 0214 	add.w	r2, r7, #20
 8004ee4:	f107 0318 	add.w	r3, r7, #24
 8004ee8:	4611      	mov	r1, r2
 8004eea:	4618      	mov	r0, r3
 8004eec:	f002 fac0 	bl	8007470 <HAL_FLASHEx_Erase>

	//uint64_t *valWrite = (uint64_t*) pData;
	for(unsigned short i = 0; i<size; i+=2)
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	867b      	strh	r3, [r7, #50]	; 0x32
 8004ef4:	e027      	b.n	8004f46 <flashWriteQ31+0x92>
	{

		uint64_t valWrite = (uint64_t) pData[i] + (((uint64_t)pData[i+1])<<32);
 8004ef6:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	68ba      	ldr	r2, [r7, #8]
 8004efc:	4413      	add	r3, r2
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4618      	mov	r0, r3
 8004f02:	f04f 0100 	mov.w	r1, #0
 8004f06:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004f08:	3301      	adds	r3, #1
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	68ba      	ldr	r2, [r7, #8]
 8004f0e:	4413      	add	r3, r2
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4698      	mov	r8, r3
 8004f14:	f04f 0900 	mov.w	r9, #0
 8004f18:	f04f 0200 	mov.w	r2, #0
 8004f1c:	f04f 0300 	mov.w	r3, #0
 8004f20:	4643      	mov	r3, r8
 8004f22:	2200      	movs	r2, #0
 8004f24:	1884      	adds	r4, r0, r2
 8004f26:	eb41 0503 	adc.w	r5, r1, r3
 8004f2a:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,add,valWrite);
 8004f2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f32:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004f34:	2000      	movs	r0, #0
 8004f36:	f002 f959 	bl	80071ec <HAL_FLASH_Program>
		add +=8;
 8004f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f3c:	3308      	adds	r3, #8
 8004f3e:	637b      	str	r3, [r7, #52]	; 0x34
	for(unsigned short i = 0; i<size; i+=2)
 8004f40:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004f42:	3302      	adds	r3, #2
 8004f44:	867b      	strh	r3, [r7, #50]	; 0x32
 8004f46:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d8d3      	bhi.n	8004ef6 <flashWriteQ31+0x42>
	}

	HAL_FLASH_Lock();
 8004f4e:	f002 f9c5 	bl	80072dc <HAL_FLASH_Lock>
}
 8004f52:	bf00      	nop
 8004f54:	3738      	adds	r7, #56	; 0x38
 8004f56:	46bd      	mov	sp, r7
 8004f58:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08004f5c <chkSumCalc>:

/*
 * Compute chkSum of buffer.
 */
unsigned int chkSumCalc(unsigned int *buff,unsigned int sizeBuff)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b085      	sub	sp, #20
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
	unsigned int chkSum = 0;
 8004f66:	2300      	movs	r3, #0
 8004f68:	60fb      	str	r3, [r7, #12]
	for(unsigned int i = 0; i < sizeBuff; i++)
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	60bb      	str	r3, [r7, #8]
 8004f6e:	e00a      	b.n	8004f86 <chkSumCalc+0x2a>
	{
		chkSum += buff[i];
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	4413      	add	r3, r2
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	60fb      	str	r3, [r7, #12]
	for(unsigned int i = 0; i < sizeBuff; i++)
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	3301      	adds	r3, #1
 8004f84:	60bb      	str	r3, [r7, #8]
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d3f0      	bcc.n	8004f70 <chkSumCalc+0x14>
	}
	return chkSum;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3714      	adds	r7, #20
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <optWriteFlash>:

/*
 * Write the content of opt in flash.
 */
void  optWriteFlash(volatile hardControl *hc)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b0ac      	sub	sp, #176	; 0xb0
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
	unsigned int tabOut[TOTAL_SIZE + 1];

	tabOut[MOTOR_X_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[X].maxSpeedTarget);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	695b      	ldr	r3, [r3, #20]
 8004fa8:	657b      	str	r3, [r7, #84]	; 0x54
	return *((unsigned int*)&val);
 8004faa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004fae:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_X_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[X].maxSpeedTarget);
 8004fb0:	65bb      	str	r3, [r7, #88]	; 0x58
	tabOut[MOTOR_Y_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[Y].maxSpeedTarget);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fb6:	653b      	str	r3, [r7, #80]	; 0x50
	return *((unsigned int*)&val);
 8004fb8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004fbc:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_Y_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[Y].maxSpeedTarget);
 8004fbe:	667b      	str	r3, [r7, #100]	; 0x64
	tabOut[MOTOR_Z_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[Z].maxSpeedTarget);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fc6:	64fb      	str	r3, [r7, #76]	; 0x4c
	return *((unsigned int*)&val);
 8004fc8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004fcc:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_Z_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[Z].maxSpeedTarget);
 8004fce:	673b      	str	r3, [r7, #112]	; 0x70
	tabOut[MOTOR_T_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[T].maxSpeedTarget);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8004fd6:	64bb      	str	r3, [r7, #72]	; 0x48
	return *((unsigned int*)&val);
 8004fd8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004fdc:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_T_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[T].maxSpeedTarget);
 8004fde:	67fb      	str	r3, [r7, #124]	; 0x7c

	tabOut[MOTOR_X_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[X].maxAccel);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	647b      	str	r3, [r7, #68]	; 0x44
	return *((unsigned int*)&val);
 8004fe6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004fea:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_X_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[X].maxAccel);
 8004fec:	65fb      	str	r3, [r7, #92]	; 0x5c
	tabOut[MOTOR_Y_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[Y].maxAccel);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ff2:	643b      	str	r3, [r7, #64]	; 0x40
	return *((unsigned int*)&val);
 8004ff4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004ff8:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_Y_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[Y].maxAccel);
 8004ffa:	66bb      	str	r3, [r7, #104]	; 0x68
	tabOut[MOTOR_Z_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[Z].maxAccel);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005002:	63fb      	str	r3, [r7, #60]	; 0x3c
	return *((unsigned int*)&val);
 8005004:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005008:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_Z_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[Z].maxAccel);
 800500a:	677b      	str	r3, [r7, #116]	; 0x74
	tabOut[MOTOR_T_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[T].maxAccel);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005012:	63bb      	str	r3, [r7, #56]	; 0x38
	return *((unsigned int*)&val);
 8005014:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005018:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_T_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[T].maxAccel);
 800501a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

	tabOut[MOTOR_X_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[X].stepBymm);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	637b      	str	r3, [r7, #52]	; 0x34
	return *((unsigned int*)&val);
 8005024:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005028:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_X_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[X].stepBymm);
 800502a:	663b      	str	r3, [r7, #96]	; 0x60
	tabOut[MOTOR_Y_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[Y].stepBymm);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005030:	633b      	str	r3, [r7, #48]	; 0x30
	return *((unsigned int*)&val);
 8005032:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005036:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_Y_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[Y].stepBymm);
 8005038:	66fb      	str	r3, [r7, #108]	; 0x6c
	tabOut[MOTOR_Z_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[Z].stepBymm);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005040:	62fb      	str	r3, [r7, #44]	; 0x2c
	return *((unsigned int*)&val);
 8005042:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005046:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_Z_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[Z].stepBymm);
 8005048:	67bb      	str	r3, [r7, #120]	; 0x78
	tabOut[MOTOR_T_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[T].stepBymm);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8005050:	62bb      	str	r3, [r7, #40]	; 0x28
	return *((unsigned int*)&val);
 8005052:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005056:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_T_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[T].stepBymm);
 8005058:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

	tabOut[SCAN_POS + X_OFF] = floatToUintNC(hc->scanPos.x);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005062:	627b      	str	r3, [r7, #36]	; 0x24
	return *((unsigned int*)&val);
 8005064:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005068:	681b      	ldr	r3, [r3, #0]
	tabOut[SCAN_POS + X_OFF] = floatToUintNC(hc->scanPos.x);
 800506a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	tabOut[SCAN_POS + Y_OFF] = floatToUintNC(hc->scanPos.y);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8005074:	623b      	str	r3, [r7, #32]
	return *((unsigned int*)&val);
 8005076:	f107 0320 	add.w	r3, r7, #32
 800507a:	681b      	ldr	r3, [r3, #0]
	tabOut[SCAN_POS + Y_OFF] = floatToUintNC(hc->scanPos.y);
 800507c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	tabOut[SCAN_POS + Z_OFF] = floatToUintNC(hc->scanPos.z);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8005086:	61fb      	str	r3, [r7, #28]
	return *((unsigned int*)&val);
 8005088:	f107 031c 	add.w	r3, r7, #28
 800508c:	681b      	ldr	r3, [r3, #0]
	tabOut[SCAN_POS + Z_OFF] = floatToUintNC(hc->scanPos.z);
 800508e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	tabOut[BOARD_POS + X_OFF] = floatToUintNC(hc->boardPos.x);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005098:	61bb      	str	r3, [r7, #24]
	return *((unsigned int*)&val);
 800509a:	f107 0318 	add.w	r3, r7, #24
 800509e:	681b      	ldr	r3, [r3, #0]
	tabOut[BOARD_POS + X_OFF] = floatToUintNC(hc->boardPos.x);
 80050a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	tabOut[BOARD_POS + Y_OFF] = floatToUintNC(hc->boardPos.y);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80050aa:	617b      	str	r3, [r7, #20]
	return *((unsigned int*)&val);
 80050ac:	f107 0314 	add.w	r3, r7, #20
 80050b0:	681b      	ldr	r3, [r3, #0]
	tabOut[BOARD_POS + Y_OFF] = floatToUintNC(hc->boardPos.y);
 80050b2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	tabOut[BOARD_POS + Z_OFF] = floatToUintNC(hc->boardPos.z);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80050bc:	613b      	str	r3, [r7, #16]
	return *((unsigned int*)&val);
 80050be:	f107 0310 	add.w	r3, r7, #16
 80050c2:	681b      	ldr	r3, [r3, #0]
	tabOut[BOARD_POS + Z_OFF] = floatToUintNC(hc->boardPos.z);
 80050c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	tabOut[HEAD_POS + X_OFF] = 0;
 80050c8:	2300      	movs	r3, #0
 80050ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	tabOut[HEAD_POS + Y_OFF] = 0;
 80050ce:	2300      	movs	r3, #0
 80050d0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	tabOut[HEAD_POS + Z_OFF] = floatToUintNC(hc->zHeadOffset);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80050da:	60fb      	str	r3, [r7, #12]
	return *((unsigned int*)&val);
 80050dc:	f107 030c 	add.w	r3, r7, #12
 80050e0:	681b      	ldr	r3, [r3, #0]
	tabOut[HEAD_POS + Z_OFF] = floatToUintNC(hc->zHeadOffset);
 80050e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	tabOut[TOTAL_SIZE] = chkSumCalc(tabOut,TOTAL_SIZE);
 80050e6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80050ea:	2115      	movs	r1, #21
 80050ec:	4618      	mov	r0, r3
 80050ee:	f7ff ff35 	bl	8004f5c <chkSumCalc>
 80050f2:	4603      	mov	r3, r0
 80050f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac


	if(memcmp(tabOut,adrUserPage,TOTAL_SIZE+1)) // Write if we have change for save flash.
 80050f8:	4b11      	ldr	r3, [pc, #68]	; (8005140 <optWriteFlash+0x1a4>)
 80050fa:	6819      	ldr	r1, [r3, #0]
 80050fc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005100:	2216      	movs	r2, #22
 8005102:	4618      	mov	r0, r3
 8005104:	f004 f9fa 	bl	80094fc <memcmp>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d013      	beq.n	8005136 <optWriteFlash+0x19a>
	LL_GPIO_SetOutputPin(LED_GPIO_Port,LED_Pin);
 800510e:	2101      	movs	r1, #1
 8005110:	480c      	ldr	r0, [pc, #48]	; (8005144 <optWriteFlash+0x1a8>)
 8005112:	f7ff feb3 	bl	8004e7c <LL_GPIO_SetOutputPin>
}
 8005116:	bf00      	nop
	{
		ledOn();
		delay_ms(100);
 8005118:	2064      	movs	r0, #100	; 0x64
 800511a:	f000 ffa3 	bl	8006064 <delay_ms>
	LL_GPIO_ResetOutputPin(LED_GPIO_Port,LED_Pin);
 800511e:	2101      	movs	r1, #1
 8005120:	4808      	ldr	r0, [pc, #32]	; (8005144 <optWriteFlash+0x1a8>)
 8005122:	f7ff feb9 	bl	8004e98 <LL_GPIO_ResetOutputPin>
}
 8005126:	bf00      	nop
		ledOff();
		flashWriteQ31(USER_PAGE,tabOut,TOTAL_SIZE+1);
 8005128:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800512c:	2216      	movs	r2, #22
 800512e:	4619      	mov	r1, r3
 8005130:	203f      	movs	r0, #63	; 0x3f
 8005132:	f7ff febf 	bl	8004eb4 <flashWriteQ31>
	}

}
 8005136:	bf00      	nop
 8005138:	37b0      	adds	r7, #176	; 0xb0
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	20000000 	.word	0x20000000
 8005144:	48000400 	.word	0x48000400

08005148 <optWriteDefalut>:
/*
 * Function called when data is invalid.
 * Write default option on flash.
 */
void optWriteDefalut(volatile hardControl *hc)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
	hc->motorPap[X].maxSpeedTarget = 160000.0f;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a26      	ldr	r2, [pc, #152]	; (80051ec <optWriteDefalut+0xa4>)
 8005154:	615a      	str	r2, [r3, #20]
	hc->motorPap[Y].maxSpeedTarget = 160000.0f;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a24      	ldr	r2, [pc, #144]	; (80051ec <optWriteDefalut+0xa4>)
 800515a:	651a      	str	r2, [r3, #80]	; 0x50
	hc->motorPap[Z].maxSpeedTarget = 160000.0f;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4a23      	ldr	r2, [pc, #140]	; (80051ec <optWriteDefalut+0xa4>)
 8005160:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	hc->motorPap[T].maxSpeedTarget = 160000.0f;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a21      	ldr	r2, [pc, #132]	; (80051ec <optWriteDefalut+0xa4>)
 8005168:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

	hc->motorPap[X].maxAccel = 30000.0f;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a20      	ldr	r2, [pc, #128]	; (80051f0 <optWriteDefalut+0xa8>)
 8005170:	60da      	str	r2, [r3, #12]
	hc->motorPap[Y].maxAccel = 30000.0f;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a1e      	ldr	r2, [pc, #120]	; (80051f0 <optWriteDefalut+0xa8>)
 8005176:	649a      	str	r2, [r3, #72]	; 0x48
	hc->motorPap[Z].maxAccel = 30000.0f;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a1d      	ldr	r2, [pc, #116]	; (80051f0 <optWriteDefalut+0xa8>)
 800517c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	hc->motorPap[T].maxAccel = 30000.0f;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a1b      	ldr	r2, [pc, #108]	; (80051f0 <optWriteDefalut+0xa8>)
 8005184:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	hc->motorPap[X].stepBymm = 3200.0f;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a1a      	ldr	r2, [pc, #104]	; (80051f4 <optWriteDefalut+0xac>)
 800518c:	609a      	str	r2, [r3, #8]
	hc->motorPap[Y].stepBymm = 3200.0f;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a18      	ldr	r2, [pc, #96]	; (80051f4 <optWriteDefalut+0xac>)
 8005192:	645a      	str	r2, [r3, #68]	; 0x44
	hc->motorPap[Z].stepBymm = 3200.0f;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a17      	ldr	r2, [pc, #92]	; (80051f4 <optWriteDefalut+0xac>)
 8005198:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	hc->motorPap[T].stepBymm = 3200.0f;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a15      	ldr	r2, [pc, #84]	; (80051f4 <optWriteDefalut+0xac>)
 80051a0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

	hc->scanPos.x = 10.2f;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a14      	ldr	r2, [pc, #80]	; (80051f8 <optWriteDefalut+0xb0>)
 80051a8:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	hc->scanPos.y = 5.2f;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a13      	ldr	r2, [pc, #76]	; (80051fc <optWriteDefalut+0xb4>)
 80051b0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	hc->scanPos.z = 18.2f;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a12      	ldr	r2, [pc, #72]	; (8005200 <optWriteDefalut+0xb8>)
 80051b8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

	hc->boardPos.x = 22.2f;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a11      	ldr	r2, [pc, #68]	; (8005204 <optWriteDefalut+0xbc>)
 80051c0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	hc->boardPos.y = 15.2f;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a10      	ldr	r2, [pc, #64]	; (8005208 <optWriteDefalut+0xc0>)
 80051c8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	hc->boardPos.z = 25.2f;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a0f      	ldr	r2, [pc, #60]	; (800520c <optWriteDefalut+0xc4>)
 80051d0:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110

	hc->zHeadOffset = 7.4f;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a0e      	ldr	r2, [pc, #56]	; (8005210 <optWriteDefalut+0xc8>)
 80051d8:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8

	optWriteFlash(hc);
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f7ff fedd 	bl	8004f9c <optWriteFlash>
}
 80051e2:	bf00      	nop
 80051e4:	3708      	adds	r7, #8
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	481c4000 	.word	0x481c4000
 80051f0:	46ea6000 	.word	0x46ea6000
 80051f4:	45480000 	.word	0x45480000
 80051f8:	41233333 	.word	0x41233333
 80051fc:	40a66666 	.word	0x40a66666
 8005200:	4191999a 	.word	0x4191999a
 8005204:	41b1999a 	.word	0x41b1999a
 8005208:	41733333 	.word	0x41733333
 800520c:	41c9999a 	.word	0x41c9999a
 8005210:	40eccccd 	.word	0x40eccccd

08005214 <optReadFlash>:
/*
 * Read data in flash and put this in option.
 * If chkSum is not valid, we write default data in flash and into option.
 */
unsigned char optReadFlash(volatile hardControl *hc)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b096      	sub	sp, #88	; 0x58
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
	if(chkSumCalc(adrUserPage,TOTAL_SIZE) == adrUserPage[TOTAL_SIZE])
 800521c:	4b70      	ldr	r3, [pc, #448]	; (80053e0 <optReadFlash+0x1cc>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2115      	movs	r1, #21
 8005222:	4618      	mov	r0, r3
 8005224:	f7ff fe9a 	bl	8004f5c <chkSumCalc>
 8005228:	4602      	mov	r2, r0
 800522a:	4b6d      	ldr	r3, [pc, #436]	; (80053e0 <optReadFlash+0x1cc>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	3354      	adds	r3, #84	; 0x54
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	429a      	cmp	r2, r3
 8005234:	f040 80cc 	bne.w	80053d0 <optReadFlash+0x1bc>
	{
		hc->motorPap[X].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_X_POS + MOTOR_SPEED_OFF]);
 8005238:	4b69      	ldr	r3, [pc, #420]	; (80053e0 <optReadFlash+0x1cc>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	657b      	str	r3, [r7, #84]	; 0x54
	return *((float*)&val);
 8005240:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005244:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[X].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_X_POS + MOTOR_SPEED_OFF]);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	615a      	str	r2, [r3, #20]
		hc->motorPap[Y].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_Y_POS + MOTOR_SPEED_OFF]);
 800524a:	4b65      	ldr	r3, [pc, #404]	; (80053e0 <optReadFlash+0x1cc>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	330c      	adds	r3, #12
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	653b      	str	r3, [r7, #80]	; 0x50
	return *((float*)&val);
 8005254:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005258:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[Y].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_Y_POS + MOTOR_SPEED_OFF]);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	651a      	str	r2, [r3, #80]	; 0x50
		hc->motorPap[Z].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_Z_POS + MOTOR_SPEED_OFF]);
 800525e:	4b60      	ldr	r3, [pc, #384]	; (80053e0 <optReadFlash+0x1cc>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	3318      	adds	r3, #24
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	64fb      	str	r3, [r7, #76]	; 0x4c
	return *((float*)&val);
 8005268:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800526c:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[Z].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_Z_POS + MOTOR_SPEED_OFF]);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
		hc->motorPap[T].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_T_POS + MOTOR_SPEED_OFF]);
 8005274:	4b5a      	ldr	r3, [pc, #360]	; (80053e0 <optReadFlash+0x1cc>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	3324      	adds	r3, #36	; 0x24
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	64bb      	str	r3, [r7, #72]	; 0x48
	return *((float*)&val);
 800527e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005282:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[T].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_T_POS + MOTOR_SPEED_OFF]);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

		hc->motorPap[X].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_X_POS + MOTOR_ACCEL_OFF]);
 800528a:	4b55      	ldr	r3, [pc, #340]	; (80053e0 <optReadFlash+0x1cc>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	3304      	adds	r3, #4
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	647b      	str	r3, [r7, #68]	; 0x44
	return *((float*)&val);
 8005294:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005298:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[X].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_X_POS + MOTOR_ACCEL_OFF]);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	60da      	str	r2, [r3, #12]
		hc->motorPap[Y].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_Y_POS + MOTOR_ACCEL_OFF]);
 800529e:	4b50      	ldr	r3, [pc, #320]	; (80053e0 <optReadFlash+0x1cc>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	3310      	adds	r3, #16
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	643b      	str	r3, [r7, #64]	; 0x40
	return *((float*)&val);
 80052a8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80052ac:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[Y].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_Y_POS + MOTOR_ACCEL_OFF]);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	649a      	str	r2, [r3, #72]	; 0x48
		hc->motorPap[Z].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_Z_POS + MOTOR_ACCEL_OFF]);
 80052b2:	4b4b      	ldr	r3, [pc, #300]	; (80053e0 <optReadFlash+0x1cc>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	331c      	adds	r3, #28
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	63fb      	str	r3, [r7, #60]	; 0x3c
	return *((float*)&val);
 80052bc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80052c0:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[Z].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_Z_POS + MOTOR_ACCEL_OFF]);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		hc->motorPap[T].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_T_POS + MOTOR_ACCEL_OFF]);
 80052c8:	4b45      	ldr	r3, [pc, #276]	; (80053e0 <optReadFlash+0x1cc>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	3328      	adds	r3, #40	; 0x28
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	63bb      	str	r3, [r7, #56]	; 0x38
	return *((float*)&val);
 80052d2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80052d6:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[T].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_T_POS + MOTOR_ACCEL_OFF]);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

		hc->motorPap[X].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_X_POS + MOTOR_STEPMM_OFF]);
 80052de:	4b40      	ldr	r3, [pc, #256]	; (80053e0 <optReadFlash+0x1cc>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	3308      	adds	r3, #8
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	637b      	str	r3, [r7, #52]	; 0x34
	return *((float*)&val);
 80052e8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80052ec:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[X].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_X_POS + MOTOR_STEPMM_OFF]);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	609a      	str	r2, [r3, #8]
		hc->motorPap[Y].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_Y_POS + MOTOR_STEPMM_OFF]);
 80052f2:	4b3b      	ldr	r3, [pc, #236]	; (80053e0 <optReadFlash+0x1cc>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	3314      	adds	r3, #20
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	633b      	str	r3, [r7, #48]	; 0x30
	return *((float*)&val);
 80052fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005300:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[Y].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_Y_POS + MOTOR_STEPMM_OFF]);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	645a      	str	r2, [r3, #68]	; 0x44
		hc->motorPap[Z].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_Z_POS + MOTOR_STEPMM_OFF]);
 8005306:	4b36      	ldr	r3, [pc, #216]	; (80053e0 <optReadFlash+0x1cc>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	3320      	adds	r3, #32
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	62fb      	str	r3, [r7, #44]	; 0x2c
	return *((float*)&val);
 8005310:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005314:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[Z].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_Z_POS + MOTOR_STEPMM_OFF]);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		hc->motorPap[T].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_T_POS + MOTOR_STEPMM_OFF]);
 800531c:	4b30      	ldr	r3, [pc, #192]	; (80053e0 <optReadFlash+0x1cc>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	332c      	adds	r3, #44	; 0x2c
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	62bb      	str	r3, [r7, #40]	; 0x28
	return *((float*)&val);
 8005326:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800532a:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[T].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_T_POS + MOTOR_STEPMM_OFF]);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

		hc->scanPos.x = uIntToFloatNC(adrUserPage[SCAN_POS + X_OFF]);
 8005332:	4b2b      	ldr	r3, [pc, #172]	; (80053e0 <optReadFlash+0x1cc>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	3330      	adds	r3, #48	; 0x30
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	627b      	str	r3, [r7, #36]	; 0x24
	return *((float*)&val);
 800533c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005340:	681a      	ldr	r2, [r3, #0]
		hc->scanPos.x = uIntToFloatNC(adrUserPage[SCAN_POS + X_OFF]);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
		hc->scanPos.y = uIntToFloatNC(adrUserPage[SCAN_POS + Y_OFF]);
 8005348:	4b25      	ldr	r3, [pc, #148]	; (80053e0 <optReadFlash+0x1cc>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	3334      	adds	r3, #52	; 0x34
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	623b      	str	r3, [r7, #32]
	return *((float*)&val);
 8005352:	f107 0320 	add.w	r3, r7, #32
 8005356:	681a      	ldr	r2, [r3, #0]
		hc->scanPos.y = uIntToFloatNC(adrUserPage[SCAN_POS + Y_OFF]);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		hc->scanPos.z = uIntToFloatNC(adrUserPage[SCAN_POS + Z_OFF]);
 800535e:	4b20      	ldr	r3, [pc, #128]	; (80053e0 <optReadFlash+0x1cc>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	3338      	adds	r3, #56	; 0x38
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	61fb      	str	r3, [r7, #28]
	return *((float*)&val);
 8005368:	f107 031c 	add.w	r3, r7, #28
 800536c:	681a      	ldr	r2, [r3, #0]
		hc->scanPos.z = uIntToFloatNC(adrUserPage[SCAN_POS + Z_OFF]);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

		hc->boardPos.x = uIntToFloatNC(adrUserPage[BOARD_POS + X_OFF]);
 8005374:	4b1a      	ldr	r3, [pc, #104]	; (80053e0 <optReadFlash+0x1cc>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	333c      	adds	r3, #60	; 0x3c
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	61bb      	str	r3, [r7, #24]
	return *((float*)&val);
 800537e:	f107 0318 	add.w	r3, r7, #24
 8005382:	681a      	ldr	r2, [r3, #0]
		hc->boardPos.x = uIntToFloatNC(adrUserPage[BOARD_POS + X_OFF]);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		hc->boardPos.y = uIntToFloatNC(adrUserPage[BOARD_POS + Y_OFF]);
 800538a:	4b15      	ldr	r3, [pc, #84]	; (80053e0 <optReadFlash+0x1cc>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	3340      	adds	r3, #64	; 0x40
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	617b      	str	r3, [r7, #20]
	return *((float*)&val);
 8005394:	f107 0314 	add.w	r3, r7, #20
 8005398:	681a      	ldr	r2, [r3, #0]
		hc->boardPos.y = uIntToFloatNC(adrUserPage[BOARD_POS + Y_OFF]);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
		hc->boardPos.z = uIntToFloatNC(adrUserPage[BOARD_POS + Z_OFF]);
 80053a0:	4b0f      	ldr	r3, [pc, #60]	; (80053e0 <optReadFlash+0x1cc>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	3344      	adds	r3, #68	; 0x44
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	613b      	str	r3, [r7, #16]
	return *((float*)&val);
 80053aa:	f107 0310 	add.w	r3, r7, #16
 80053ae:	681a      	ldr	r2, [r3, #0]
		hc->boardPos.z = uIntToFloatNC(adrUserPage[BOARD_POS + Z_OFF]);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110

		hc->zHeadOffset = uIntToFloatNC(adrUserPage[HEAD_POS + Z_OFF]);
 80053b6:	4b0a      	ldr	r3, [pc, #40]	; (80053e0 <optReadFlash+0x1cc>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	3350      	adds	r3, #80	; 0x50
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	60fb      	str	r3, [r7, #12]
	return *((float*)&val);
 80053c0:	f107 030c 	add.w	r3, r7, #12
 80053c4:	681a      	ldr	r2, [r3, #0]
		hc->zHeadOffset = uIntToFloatNC(adrUserPage[HEAD_POS + Z_OFF]);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8

		return 1;
 80053cc:	2301      	movs	r3, #1
 80053ce:	e003      	b.n	80053d8 <optReadFlash+0x1c4>

	}
	else
	{
		optWriteDefalut(hc);
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f7ff feb9 	bl	8005148 <optWriteDefalut>
		return 0;
 80053d6:	2300      	movs	r3, #0
	}
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3758      	adds	r7, #88	; 0x58
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	20000000 	.word	0x20000000

080053e4 <LL_AHB2_GRP1_EnableClock>:
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80053ec:	4b08      	ldr	r3, [pc, #32]	; (8005410 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80053ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80053f0:	4907      	ldr	r1, [pc, #28]	; (8005410 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80053f8:	4b05      	ldr	r3, [pc, #20]	; (8005410 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80053fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4013      	ands	r3, r2
 8005400:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005402:	68fb      	ldr	r3, [r7, #12]
}
 8005404:	bf00      	nop
 8005406:	3714      	adds	r7, #20
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr
 8005410:	40021000 	.word	0x40021000

08005414 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8005414:	b480      	push	{r7}
 8005416:	b085      	sub	sp, #20
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800541c:	4b08      	ldr	r3, [pc, #32]	; (8005440 <LL_APB2_GRP1_EnableClock+0x2c>)
 800541e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005420:	4907      	ldr	r1, [pc, #28]	; (8005440 <LL_APB2_GRP1_EnableClock+0x2c>)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4313      	orrs	r3, r2
 8005426:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005428:	4b05      	ldr	r3, [pc, #20]	; (8005440 <LL_APB2_GRP1_EnableClock+0x2c>)
 800542a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4013      	ands	r3, r2
 8005430:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005432:	68fb      	ldr	r3, [r7, #12]
}
 8005434:	bf00      	nop
 8005436:	3714      	adds	r7, #20
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr
 8005440:	40021000 	.word	0x40021000

08005444 <LL_SPI_SetStandard>:
{
 8005444:	b480      	push	{r7}
 8005446:	b083      	sub	sp, #12
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	f023 0210 	bic.w	r2, r3, #16
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	431a      	orrs	r2, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	605a      	str	r2, [r3, #4]
}
 800545e:	bf00      	nop
 8005460:	370c      	adds	r7, #12
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr

0800546a <LL_SPI_DisableNSSPulseMgt>:
{
 800546a:	b480      	push	{r7}
 800546c:	b083      	sub	sp, #12
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f023 0208 	bic.w	r2, r3, #8
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	605a      	str	r2, [r3, #4]
}
 800547e:	bf00      	nop
 8005480:	370c      	adds	r7, #12
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr
	...

0800548c <mySpiInit>:
/* Includes ------------------------------------------------------------------*/
#include "spi.h"

/* USER CODE BEGIN 0 */
void mySpiInit(void)
{
 800548c:	b480      	push	{r7}
 800548e:	af00      	add	r7, sp, #0
	SPI1->CR1 |= SPI_CR1_SPE;
 8005490:	4b05      	ldr	r3, [pc, #20]	; (80054a8 <mySpiInit+0x1c>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a04      	ldr	r2, [pc, #16]	; (80054a8 <mySpiInit+0x1c>)
 8005496:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800549a:	6013      	str	r3, [r2, #0]
}
 800549c:	bf00      	nop
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
 80054a6:	bf00      	nop
 80054a8:	40013000 	.word	0x40013000

080054ac <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b090      	sub	sp, #64	; 0x40
 80054b0:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80054b2:	f107 0318 	add.w	r3, r7, #24
 80054b6:	2228      	movs	r2, #40	; 0x28
 80054b8:	2100      	movs	r1, #0
 80054ba:	4618      	mov	r0, r3
 80054bc:	f004 f82c 	bl	8009518 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054c0:	463b      	mov	r3, r7
 80054c2:	2200      	movs	r2, #0
 80054c4:	601a      	str	r2, [r3, #0]
 80054c6:	605a      	str	r2, [r3, #4]
 80054c8:	609a      	str	r2, [r3, #8]
 80054ca:	60da      	str	r2, [r3, #12]
 80054cc:	611a      	str	r2, [r3, #16]
 80054ce:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 80054d0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80054d4:	f7ff ff9e 	bl	8005414 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80054d8:	2001      	movs	r0, #1
 80054da:	f7ff ff83 	bl	80053e4 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 80054de:	2320      	movs	r3, #32
 80054e0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80054e2:	2302      	movs	r3, #2
 80054e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80054e6:	2300      	movs	r3, #0
 80054e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80054ea:	2300      	movs	r3, #0
 80054ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80054ee:	2300      	movs	r3, #0
 80054f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80054f2:	2305      	movs	r3, #5
 80054f4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054f6:	463b      	mov	r3, r7
 80054f8:	4619      	mov	r1, r3
 80054fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80054fe:	f002 fda8 	bl	8008052 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8005502:	2380      	movs	r3, #128	; 0x80
 8005504:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005506:	2302      	movs	r3, #2
 8005508:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800550a:	2300      	movs	r3, #0
 800550c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800550e:	2300      	movs	r3, #0
 8005510:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005512:	2300      	movs	r3, #0
 8005514:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8005516:	2305      	movs	r3, #5
 8005518:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800551a:	463b      	mov	r3, r7
 800551c:	4619      	mov	r1, r3
 800551e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005522:	f002 fd96 	bl	8008052 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8005526:	2300      	movs	r3, #0
 8005528:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800552a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800552e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8005530:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8005534:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8005536:	2300      	movs	r3, #0
 8005538:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 800553a:	2300      	movs	r3, #0
 800553c:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800553e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005542:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV128;
 8005544:	2330      	movs	r3, #48	; 0x30
 8005546:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8005548:	2300      	movs	r3, #0
 800554a:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800554c:	2300      	movs	r3, #0
 800554e:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8005550:	2307      	movs	r3, #7
 8005552:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8005554:	f107 0318 	add.w	r3, r7, #24
 8005558:	4619      	mov	r1, r3
 800555a:	4807      	ldr	r0, [pc, #28]	; (8005578 <MX_SPI1_Init+0xcc>)
 800555c:	f003 f999 	bl	8008892 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8005560:	2100      	movs	r1, #0
 8005562:	4805      	ldr	r0, [pc, #20]	; (8005578 <MX_SPI1_Init+0xcc>)
 8005564:	f7ff ff6e 	bl	8005444 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8005568:	4803      	ldr	r0, [pc, #12]	; (8005578 <MX_SPI1_Init+0xcc>)
 800556a:	f7ff ff7e 	bl	800546a <LL_SPI_DisableNSSPulseMgt>

}
 800556e:	bf00      	nop
 8005570:	3740      	adds	r7, #64	; 0x40
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	40013000 	.word	0x40013000

0800557c <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 800557c:	b480      	push	{r7}
 800557e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005580:	4b05      	ldr	r3, [pc, #20]	; (8005598 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	4a04      	ldr	r2, [pc, #16]	; (8005598 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8005586:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800558a:	6093      	str	r3, [r2, #8]
}
 800558c:	bf00      	nop
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	40007000 	.word	0x40007000

0800559c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055a2:	4b0f      	ldr	r3, [pc, #60]	; (80055e0 <HAL_MspInit+0x44>)
 80055a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055a6:	4a0e      	ldr	r2, [pc, #56]	; (80055e0 <HAL_MspInit+0x44>)
 80055a8:	f043 0301 	orr.w	r3, r3, #1
 80055ac:	6613      	str	r3, [r2, #96]	; 0x60
 80055ae:	4b0c      	ldr	r3, [pc, #48]	; (80055e0 <HAL_MspInit+0x44>)
 80055b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055b2:	f003 0301 	and.w	r3, r3, #1
 80055b6:	607b      	str	r3, [r7, #4]
 80055b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80055ba:	4b09      	ldr	r3, [pc, #36]	; (80055e0 <HAL_MspInit+0x44>)
 80055bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055be:	4a08      	ldr	r2, [pc, #32]	; (80055e0 <HAL_MspInit+0x44>)
 80055c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055c4:	6593      	str	r3, [r2, #88]	; 0x58
 80055c6:	4b06      	ldr	r3, [pc, #24]	; (80055e0 <HAL_MspInit+0x44>)
 80055c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055ce:	603b      	str	r3, [r7, #0]
 80055d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableDeadBatteryPD();
 80055d2:	f7ff ffd3 	bl	800557c <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80055d6:	bf00      	nop
 80055d8:	3708      	adds	r7, #8
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	40021000 	.word	0x40021000

080055e4 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f06f 0201 	mvn.w	r2, #1
 80055f2:	611a      	str	r2, [r3, #16]
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <LL_GPIO_SetOutputPin>:
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	683a      	ldr	r2, [r7, #0]
 800560e:	619a      	str	r2, [r3, #24]
}
 8005610:	bf00      	nop
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <LL_GPIO_ResetOutputPin>:
{
 800561c:	b480      	push	{r7}
 800561e:	b083      	sub	sp, #12
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	683a      	ldr	r2, [r7, #0]
 800562a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005638:	b480      	push	{r7}
 800563a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800563c:	bf00      	nop
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr

08005646 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005646:	b480      	push	{r7}
 8005648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800564a:	e7fe      	b.n	800564a <HardFault_Handler+0x4>

0800564c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800564c:	b480      	push	{r7}
 800564e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005650:	e7fe      	b.n	8005650 <MemManage_Handler+0x4>

08005652 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005652:	b480      	push	{r7}
 8005654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005656:	e7fe      	b.n	8005656 <BusFault_Handler+0x4>

08005658 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005658:	b480      	push	{r7}
 800565a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800565c:	e7fe      	b.n	800565c <UsageFault_Handler+0x4>

0800565e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800565e:	b480      	push	{r7}
 8005660:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005662:	bf00      	nop
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr

0800566c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800566c:	b480      	push	{r7}
 800566e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005670:	bf00      	nop
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr

0800567a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800567a:	b480      	push	{r7}
 800567c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800567e:	bf00      	nop
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800568c:	f001 fcac 	bl	8006fe8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005690:	bf00      	nop
 8005692:	bd80      	pop	{r7, pc}

08005694 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005694:	b480      	push	{r7}
 8005696:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005698:	bf00      	nop
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr
	...

080056a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM2);
 80056aa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80056ae:	f7ff ff99 	bl	80055e4 <LL_TIM_ClearFlag_UPDATE>
	LL_GPIO_SetOutputPin(TP_GPIO_Port,TP_Pin);
 80056b2:	2102      	movs	r1, #2
 80056b4:	481b      	ldr	r0, [pc, #108]	; (8005724 <TIM2_IRQHandler+0x80>)
 80056b6:	f7ff ffa3 	bl	8005600 <LL_GPIO_SetOutputPin>
}
 80056ba:	bf00      	nop
 80056bc:	4b1a      	ldr	r3, [pc, #104]	; (8005728 <TIM2_IRQHandler+0x84>)
 80056be:	607b      	str	r3, [r7, #4]
	if(pap->pfHome() || pap->stop)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056c4:	4798      	blx	r3
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d103      	bne.n	80056d4 <TIM2_IRQHandler+0x30>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d002      	beq.n	80056da <TIM2_IRQHandler+0x36>
		pap->stepNeeded = 0;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	619a      	str	r2, [r3, #24]
	if(pap->stepNeeded)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	699b      	ldr	r3, [r3, #24]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00c      	beq.n	80056fc <TIM2_IRQHandler+0x58>
		pap->stepNeeded--;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	1e5a      	subs	r2, r3, #1
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	619a      	str	r2, [r3, #24]
		pap->stepPos += pap->direction;// Update position
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	695b      	ldr	r3, [r3, #20]
 80056f4:	441a      	add	r2, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	615a      	str	r2, [r3, #20]
}
 80056fa:	e009      	b.n	8005710 <TIM2_IRQHandler+0x6c>
		pap->onePulseTIM->CR1 &= (~TIM_CR1_CEN);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	f022 0201 	bic.w	r2, r2, #1
 8005706:	601a      	str	r2, [r3, #0]
		pap->onePulseTIM->CNT = 0;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800570c:	2200      	movs	r2, #0
 800570e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005710:	bf00      	nop
	LL_GPIO_ResetOutputPin(TP_GPIO_Port,TP_Pin);
 8005712:	2102      	movs	r1, #2
 8005714:	4803      	ldr	r0, [pc, #12]	; (8005724 <TIM2_IRQHandler+0x80>)
 8005716:	f7ff ff81 	bl	800561c <LL_GPIO_ResetOutputPin>
}
 800571a:	bf00      	nop
	tpOn();
	PAPstepManage(&(hc.motorPap[0]));
	tpOff();

  /* USER CODE END TIM2_IRQn 1 */
}
 800571c:	bf00      	nop
 800571e:	3708      	adds	r7, #8
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	48000400 	.word	0x48000400
 8005728:	20000620 	.word	0x20000620

0800572c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b082      	sub	sp, #8
 8005730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 8005732:	481e      	ldr	r0, [pc, #120]	; (80057ac <TIM3_IRQHandler+0x80>)
 8005734:	f7ff ff56 	bl	80055e4 <LL_TIM_ClearFlag_UPDATE>
	LL_GPIO_SetOutputPin(TP_GPIO_Port,TP_Pin);
 8005738:	2102      	movs	r1, #2
 800573a:	481d      	ldr	r0, [pc, #116]	; (80057b0 <TIM3_IRQHandler+0x84>)
 800573c:	f7ff ff60 	bl	8005600 <LL_GPIO_SetOutputPin>
}
 8005740:	bf00      	nop
 8005742:	4b1c      	ldr	r3, [pc, #112]	; (80057b4 <TIM3_IRQHandler+0x88>)
 8005744:	607b      	str	r3, [r7, #4]
	if(pap->pfHome() || pap->stop)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800574a:	4798      	blx	r3
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d103      	bne.n	800575a <TIM3_IRQHandler+0x2e>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005756:	2b00      	cmp	r3, #0
 8005758:	d002      	beq.n	8005760 <TIM3_IRQHandler+0x34>
		pap->stepNeeded = 0;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2200      	movs	r2, #0
 800575e:	619a      	str	r2, [r3, #24]
	if(pap->stepNeeded)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d00c      	beq.n	8005782 <TIM3_IRQHandler+0x56>
		pap->stepNeeded--;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	699b      	ldr	r3, [r3, #24]
 800576c:	1e5a      	subs	r2, r3, #1
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	619a      	str	r2, [r3, #24]
		pap->stepPos += pap->direction;// Update position
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	695b      	ldr	r3, [r3, #20]
 800577a:	441a      	add	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	615a      	str	r2, [r3, #20]
}
 8005780:	e009      	b.n	8005796 <TIM3_IRQHandler+0x6a>
		pap->onePulseTIM->CR1 &= (~TIM_CR1_CEN);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	f022 0201 	bic.w	r2, r2, #1
 800578c:	601a      	str	r2, [r3, #0]
		pap->onePulseTIM->CNT = 0;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005792:	2200      	movs	r2, #0
 8005794:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005796:	bf00      	nop
	LL_GPIO_ResetOutputPin(TP_GPIO_Port,TP_Pin);
 8005798:	2102      	movs	r1, #2
 800579a:	4805      	ldr	r0, [pc, #20]	; (80057b0 <TIM3_IRQHandler+0x84>)
 800579c:	f7ff ff3e 	bl	800561c <LL_GPIO_ResetOutputPin>
}
 80057a0:	bf00      	nop
  /* USER CODE BEGIN TIM3_IRQn 1 */
	tpOn();
	PAPstepManage(&(hc.motorPap[1]));
	tpOff();
  /* USER CODE END TIM3_IRQn 1 */
}
 80057a2:	bf00      	nop
 80057a4:	3708      	adds	r7, #8
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	40000400 	.word	0x40000400
 80057b0:	48000400 	.word	0x48000400
 80057b4:	2000065c 	.word	0x2000065c

080057b8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM4);
 80057be:	481e      	ldr	r0, [pc, #120]	; (8005838 <TIM4_IRQHandler+0x80>)
 80057c0:	f7ff ff10 	bl	80055e4 <LL_TIM_ClearFlag_UPDATE>
	LL_GPIO_SetOutputPin(TP_GPIO_Port,TP_Pin);
 80057c4:	2102      	movs	r1, #2
 80057c6:	481d      	ldr	r0, [pc, #116]	; (800583c <TIM4_IRQHandler+0x84>)
 80057c8:	f7ff ff1a 	bl	8005600 <LL_GPIO_SetOutputPin>
}
 80057cc:	bf00      	nop
 80057ce:	4b1c      	ldr	r3, [pc, #112]	; (8005840 <TIM4_IRQHandler+0x88>)
 80057d0:	607b      	str	r3, [r7, #4]
	if(pap->pfHome() || pap->stop)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057d6:	4798      	blx	r3
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d103      	bne.n	80057e6 <TIM4_IRQHandler+0x2e>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d002      	beq.n	80057ec <TIM4_IRQHandler+0x34>
		pap->stepNeeded = 0;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	619a      	str	r2, [r3, #24]
	if(pap->stepNeeded)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	699b      	ldr	r3, [r3, #24]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00c      	beq.n	800580e <TIM4_IRQHandler+0x56>
		pap->stepNeeded--;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	699b      	ldr	r3, [r3, #24]
 80057f8:	1e5a      	subs	r2, r3, #1
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	619a      	str	r2, [r3, #24]
		pap->stepPos += pap->direction;// Update position
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	441a      	add	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	615a      	str	r2, [r3, #20]
}
 800580c:	e009      	b.n	8005822 <TIM4_IRQHandler+0x6a>
		pap->onePulseTIM->CR1 &= (~TIM_CR1_CEN);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	f022 0201 	bic.w	r2, r2, #1
 8005818:	601a      	str	r2, [r3, #0]
		pap->onePulseTIM->CNT = 0;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800581e:	2200      	movs	r2, #0
 8005820:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005822:	bf00      	nop
	LL_GPIO_ResetOutputPin(TP_GPIO_Port,TP_Pin);
 8005824:	2102      	movs	r1, #2
 8005826:	4805      	ldr	r0, [pc, #20]	; (800583c <TIM4_IRQHandler+0x84>)
 8005828:	f7ff fef8 	bl	800561c <LL_GPIO_ResetOutputPin>
}
 800582c:	bf00      	nop
  /* USER CODE BEGIN TIM4_IRQn 1 */
	tpOn();
	PAPstepManage(&(hc.motorPap[2]));
	tpOff();
  /* USER CODE END TIM4_IRQn 1 */
}
 800582e:	bf00      	nop
 8005830:	3708      	adds	r7, #8
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
 8005836:	bf00      	nop
 8005838:	40000800 	.word	0x40000800
 800583c:	48000400 	.word	0x48000400
 8005840:	20000698 	.word	0x20000698

08005844 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8005844:	b480      	push	{r7}
 8005846:	b085      	sub	sp, #20
 8005848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(USART1->ISR & USART_ISR_RXNE)
 800584a:	4b3c      	ldr	r3, [pc, #240]	; (800593c <USART1_IRQHandler+0xf8>)
 800584c:	69db      	ldr	r3, [r3, #28]
 800584e:	f003 0320 	and.w	r3, r3, #32
 8005852:	2b00      	cmp	r3, #0
 8005854:	d033      	beq.n	80058be <USART1_IRQHandler+0x7a>
	{
		rcAddCharToCmd(&rcPc,USART1->RDR);
 8005856:	4b39      	ldr	r3, [pc, #228]	; (800593c <USART1_IRQHandler+0xf8>)
 8005858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585a:	b2da      	uxtb	r2, r3
 800585c:	4b38      	ldr	r3, [pc, #224]	; (8005940 <USART1_IRQHandler+0xfc>)
 800585e:	60fb      	str	r3, [r7, #12]
 8005860:	4613      	mov	r3, r2
 8005862:	72fb      	strb	r3, [r7, #11]
	rc->buffRecep[rc->ptrByteToWrite] = data;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	7af9      	ldrb	r1, [r7, #11]
 800586e:	54d1      	strb	r1, [r2, r3]
	rc->bytePending++;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8005876:	1c5a      	adds	r2, r3, #1
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if(rc->ptrByteToWrite == MAX_BYTERECEP-1)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005884:	2bf9      	cmp	r3, #249	; 0xf9
 8005886:	d104      	bne.n	8005892 <USART1_IRQHandler+0x4e>
		rc->ptrByteToWrite = 0;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2200      	movs	r2, #0
 800588c:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 8005890:	e006      	b.n	80058a0 <USART1_IRQHandler+0x5c>
		rc->ptrByteToWrite++;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005898:	1c5a      	adds	r2, r3, #1
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	if(data == rc->endCmd)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	7afa      	ldrb	r2, [r7, #11]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d106      	bne.n	80058bc <USART1_IRQHandler+0x78>
		rc->cmdPending++;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80058b4:	1c5a      	adds	r2, r3, #1
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 80058bc:	bf00      	nop
	}
	if(USART1->ISR & USART_ISR_TXE)
 80058be:	4b1f      	ldr	r3, [pc, #124]	; (800593c <USART1_IRQHandler+0xf8>)
 80058c0:	69db      	ldr	r3, [r3, #28]
 80058c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d031      	beq.n	800592e <USART1_IRQHandler+0xea>
 80058ca:	4b1e      	ldr	r3, [pc, #120]	; (8005944 <USART1_IRQHandler+0x100>)
 80058cc:	607b      	str	r3, [r7, #4]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	603b      	str	r3, [r7, #0]
 * Return 1 if buffer is void;
 */
__attribute__((always_inline))
inline unsigned char tcIsVoid(volatile transmitterController *tc)
{
	if(tc->bytePending)
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d001      	beq.n	80058de <USART1_IRQHandler+0x9a>
		return 0;
 80058da:	2300      	movs	r3, #0
 80058dc:	e000      	b.n	80058e0 <USART1_IRQHandler+0x9c>
	else
		return 1;
 80058de:	2301      	movs	r3, #1
 * Function called by interruption when char send is complete.
 */
__attribute__((always_inline))
static inline void tcInteruptManagement(volatile transmitterController *tc)
{
	if(!tcIsVoid(tc))  // si il reste a transmetre
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d11d      	bne.n	8005920 <USART1_IRQHandler+0xdc>
	{
		//tc->pfCmdSend(*(tc->ptrFifoOut));
		tc->myUsart->TDR = tc->buffEmit[tc->byteToSend];
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	4413      	add	r3, r2
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	b2da      	uxtb	r2, r3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	629a      	str	r2, [r3, #40]	; 0x28
		tc->byteToSend++;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	1c5a      	adds	r2, r3, #1
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	609a      	str	r2, [r3, #8]
		if(tc->byteToSend == tc->size) tc->byteToSend = 0; //prottction contre l'overflow
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	689a      	ldr	r2, [r3, #8]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	429a      	cmp	r2, r3
 800590c:	d102      	bne.n	8005914 <USART1_IRQHandler+0xd0>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	609a      	str	r2, [r3, #8]
		tc->bytePending--;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	1e5a      	subs	r2, r3, #1
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	611a      	str	r2, [r3, #16]
	}
	else
	{
		tc->myUsart->CR1 &= (~USART_CR1_TXEIE); // disable interrupt.
	}
}
 800591e:	e005      	b.n	800592c <USART1_IRQHandler+0xe8>
		tc->myUsart->CR1 &= (~USART_CR1_TXEIE); // disable interrupt.
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	695b      	ldr	r3, [r3, #20]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800592a:	601a      	str	r2, [r3, #0]
}
 800592c:	bf00      	nop
	}
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800592e:	bf00      	nop
 8005930:	3714      	adds	r7, #20
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop
 800593c:	40013800 	.word	0x40013800
 8005940:	20000500 	.word	0x20000500
 8005944:	200003dc 	.word	0x200003dc

08005948 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM5);
 800594e:	481e      	ldr	r0, [pc, #120]	; (80059c8 <TIM5_IRQHandler+0x80>)
 8005950:	f7ff fe48 	bl	80055e4 <LL_TIM_ClearFlag_UPDATE>
	LL_GPIO_SetOutputPin(TP_GPIO_Port,TP_Pin);
 8005954:	2102      	movs	r1, #2
 8005956:	481d      	ldr	r0, [pc, #116]	; (80059cc <TIM5_IRQHandler+0x84>)
 8005958:	f7ff fe52 	bl	8005600 <LL_GPIO_SetOutputPin>
}
 800595c:	bf00      	nop
 800595e:	4b1c      	ldr	r3, [pc, #112]	; (80059d0 <TIM5_IRQHandler+0x88>)
 8005960:	607b      	str	r3, [r7, #4]
	if(pap->pfHome() || pap->stop)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005966:	4798      	blx	r3
 8005968:	4603      	mov	r3, r0
 800596a:	2b00      	cmp	r3, #0
 800596c:	d103      	bne.n	8005976 <TIM5_IRQHandler+0x2e>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005972:	2b00      	cmp	r3, #0
 8005974:	d002      	beq.n	800597c <TIM5_IRQHandler+0x34>
		pap->stepNeeded = 0;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	619a      	str	r2, [r3, #24]
	if(pap->stepNeeded)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	699b      	ldr	r3, [r3, #24]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d00c      	beq.n	800599e <TIM5_IRQHandler+0x56>
		pap->stepNeeded--;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	699b      	ldr	r3, [r3, #24]
 8005988:	1e5a      	subs	r2, r3, #1
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	619a      	str	r2, [r3, #24]
		pap->stepPos += pap->direction;// Update position
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	695b      	ldr	r3, [r3, #20]
 8005996:	441a      	add	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	615a      	str	r2, [r3, #20]
}
 800599c:	e009      	b.n	80059b2 <TIM5_IRQHandler+0x6a>
		pap->onePulseTIM->CR1 &= (~TIM_CR1_CEN);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	f022 0201 	bic.w	r2, r2, #1
 80059a8:	601a      	str	r2, [r3, #0]
		pap->onePulseTIM->CNT = 0;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ae:	2200      	movs	r2, #0
 80059b0:	625a      	str	r2, [r3, #36]	; 0x24
}
 80059b2:	bf00      	nop
	LL_GPIO_ResetOutputPin(LED_GPIO_Port,LED_Pin);
 80059b4:	2101      	movs	r1, #1
 80059b6:	4805      	ldr	r0, [pc, #20]	; (80059cc <TIM5_IRQHandler+0x84>)
 80059b8:	f7ff fe30 	bl	800561c <LL_GPIO_ResetOutputPin>
}
 80059bc:	bf00      	nop
  /* USER CODE BEGIN TIM5_IRQn 1 */
	tpOn();
	PAPstepManage(&(hc.motorPap[3]));
	ledOff();
  /* USER CODE END TIM5_IRQn 1 */
}
 80059be:	bf00      	nop
 80059c0:	3708      	adds	r7, #8
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	40000c00 	.word	0x40000c00
 80059cc:	48000400 	.word	0x48000400
 80059d0:	200006d4 	.word	0x200006d4

080059d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM6);
 80059da:	4822      	ldr	r0, [pc, #136]	; (8005a64 <TIM6_DAC_IRQHandler+0x90>)
 80059dc:	f7ff fe02 	bl	80055e4 <LL_TIM_ClearFlag_UPDATE>
 80059e0:	4b21      	ldr	r3, [pc, #132]	; (8005a68 <TIM6_DAC_IRQHandler+0x94>)
 80059e2:	60fb      	str	r3, [r7, #12]
}
*/
__attribute__((always_inline))
static inline void  hcAccelControl(volatile hardControl *hc)
{
	for(unsigned int i = 0 ; i< 4 ; i++)
 80059e4:	2300      	movs	r3, #0
 80059e6:	60bb      	str	r3, [r7, #8]
 80059e8:	e025      	b.n	8005a36 <TIM6_DAC_IRQHandler+0x62>
	{
		if(PAPisMoving(&(hc->motorPap[i])))
 80059ea:	68ba      	ldr	r2, [r7, #8]
 80059ec:	4613      	mov	r3, r2
 80059ee:	011b      	lsls	r3, r3, #4
 80059f0:	1a9b      	subs	r3, r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	3308      	adds	r3, #8
 80059f6:	68fa      	ldr	r2, [r7, #12]
 80059f8:	4413      	add	r3, r2
 80059fa:	607b      	str	r3, [r7, #4]
	return pap->stepNeeded || pap->onePulseTIM->CNT;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d104      	bne.n	8005a0e <TIM6_DAC_IRQHandler+0x3a>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <TIM6_DAC_IRQHandler+0x3e>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e000      	b.n	8005a14 <TIM6_DAC_IRQHandler+0x40>
 8005a12:	2300      	movs	r3, #0
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00a      	beq.n	8005a30 <TIM6_DAC_IRQHandler+0x5c>
			PAPaccelControl(&(hc->motorPap[i]));
 8005a1a:	68ba      	ldr	r2, [r7, #8]
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	011b      	lsls	r3, r3, #4
 8005a20:	1a9b      	subs	r3, r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	3308      	adds	r3, #8
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	4413      	add	r3, r2
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f7ff f8cc 	bl	8004bc8 <PAPaccelControl>
	for(unsigned int i = 0 ; i< 4 ; i++)
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	3301      	adds	r3, #1
 8005a34:	60bb      	str	r3, [r7, #8]
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	2b03      	cmp	r3, #3
 8005a3a:	d9d6      	bls.n	80059ea <TIM6_DAC_IRQHandler+0x16>
	}
}
 8005a3c:	bf00      	nop

	hcAccelControl(&hc);

	userTick++;
 8005a3e:	4b0b      	ldr	r3, [pc, #44]	; (8005a6c <TIM6_DAC_IRQHandler+0x98>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	3301      	adds	r3, #1
 8005a44:	4a09      	ldr	r2, [pc, #36]	; (8005a6c <TIM6_DAC_IRQHandler+0x98>)
 8005a46:	6013      	str	r3, [r2, #0]
	if(I2C_timeout)
 8005a48:	4b09      	ldr	r3, [pc, #36]	; (8005a70 <TIM6_DAC_IRQHandler+0x9c>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d004      	beq.n	8005a5a <TIM6_DAC_IRQHandler+0x86>
		I2C_timeout--;
 8005a50:	4b07      	ldr	r3, [pc, #28]	; (8005a70 <TIM6_DAC_IRQHandler+0x9c>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	3b01      	subs	r3, #1
 8005a56:	4a06      	ldr	r2, [pc, #24]	; (8005a70 <TIM6_DAC_IRQHandler+0x9c>)
 8005a58:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
	//ledToogle();
	//tpToogle();
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005a5a:	bf00      	nop
 8005a5c:	3710      	adds	r7, #16
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
 8005a62:	bf00      	nop
 8005a64:	40001000 	.word	0x40001000
 8005a68:	20000618 	.word	0x20000618
 8005a6c:	200002b8 	.word	0x200002b8
 8005a70:	200002b4 	.word	0x200002b4

08005a74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005a74:	b480      	push	{r7}
 8005a76:	af00      	add	r7, sp, #0
	return 1;
 8005a78:	2301      	movs	r3, #1
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <_kill>:

int _kill(int pid, int sig)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b082      	sub	sp, #8
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
 8005a8c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005a8e:	f003 fd0b 	bl	80094a8 <__errno>
 8005a92:	4603      	mov	r3, r0
 8005a94:	2216      	movs	r2, #22
 8005a96:	601a      	str	r2, [r3, #0]
	return -1;
 8005a98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3708      	adds	r7, #8
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}

08005aa4 <_exit>:

void _exit (int status)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b082      	sub	sp, #8
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005aac:	f04f 31ff 	mov.w	r1, #4294967295
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f7ff ffe7 	bl	8005a84 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005ab6:	e7fe      	b.n	8005ab6 <_exit+0x12>

08005ab8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b086      	sub	sp, #24
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	617b      	str	r3, [r7, #20]
 8005ac8:	e00a      	b.n	8005ae0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005aca:	f3af 8000 	nop.w
 8005ace:	4601      	mov	r1, r0
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	1c5a      	adds	r2, r3, #1
 8005ad4:	60ba      	str	r2, [r7, #8]
 8005ad6:	b2ca      	uxtb	r2, r1
 8005ad8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	3301      	adds	r3, #1
 8005ade:	617b      	str	r3, [r7, #20]
 8005ae0:	697a      	ldr	r2, [r7, #20]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	dbf0      	blt.n	8005aca <_read+0x12>
	}

return len;
 8005ae8:	687b      	ldr	r3, [r7, #4]
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3718      	adds	r7, #24
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}

08005af2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005af2:	b580      	push	{r7, lr}
 8005af4:	b086      	sub	sp, #24
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	60f8      	str	r0, [r7, #12]
 8005afa:	60b9      	str	r1, [r7, #8]
 8005afc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005afe:	2300      	movs	r3, #0
 8005b00:	617b      	str	r3, [r7, #20]
 8005b02:	e009      	b.n	8005b18 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	1c5a      	adds	r2, r3, #1
 8005b08:	60ba      	str	r2, [r7, #8]
 8005b0a:	781b      	ldrb	r3, [r3, #0]
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	3301      	adds	r3, #1
 8005b16:	617b      	str	r3, [r7, #20]
 8005b18:	697a      	ldr	r2, [r7, #20]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	dbf1      	blt.n	8005b04 <_write+0x12>
	}
	return len;
 8005b20:	687b      	ldr	r3, [r7, #4]
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3718      	adds	r7, #24
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}

08005b2a <_close>:

int _close(int file)
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	b083      	sub	sp, #12
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
	return -1;
 8005b32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	370c      	adds	r7, #12
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr

08005b42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005b42:	b480      	push	{r7}
 8005b44:	b083      	sub	sp, #12
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
 8005b4a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005b52:	605a      	str	r2, [r3, #4]
	return 0;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	370c      	adds	r7, #12
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr

08005b62 <_isatty>:

int _isatty(int file)
{
 8005b62:	b480      	push	{r7}
 8005b64:	b083      	sub	sp, #12
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
	return 1;
 8005b6a:	2301      	movs	r3, #1
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
	return 0;
 8005b84:	2300      	movs	r3, #0
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3714      	adds	r7, #20
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr
	...

08005b94 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005b9c:	4b11      	ldr	r3, [pc, #68]	; (8005be4 <_sbrk+0x50>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d102      	bne.n	8005baa <_sbrk+0x16>
		heap_end = &end;
 8005ba4:	4b0f      	ldr	r3, [pc, #60]	; (8005be4 <_sbrk+0x50>)
 8005ba6:	4a10      	ldr	r2, [pc, #64]	; (8005be8 <_sbrk+0x54>)
 8005ba8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005baa:	4b0e      	ldr	r3, [pc, #56]	; (8005be4 <_sbrk+0x50>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005bb0:	4b0c      	ldr	r3, [pc, #48]	; (8005be4 <_sbrk+0x50>)
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4413      	add	r3, r2
 8005bb8:	466a      	mov	r2, sp
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d907      	bls.n	8005bce <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005bbe:	f003 fc73 	bl	80094a8 <__errno>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	220c      	movs	r2, #12
 8005bc6:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8005bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8005bcc:	e006      	b.n	8005bdc <_sbrk+0x48>
	}

	heap_end += incr;
 8005bce:	4b05      	ldr	r3, [pc, #20]	; (8005be4 <_sbrk+0x50>)
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	4a03      	ldr	r2, [pc, #12]	; (8005be4 <_sbrk+0x50>)
 8005bd8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005bda:	68fb      	ldr	r3, [r7, #12]
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3710      	adds	r7, #16
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}
 8005be4:	200002bc 	.word	0x200002bc
 8005be8:	20000798 	.word	0x20000798

08005bec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005bec:	b480      	push	{r7}
 8005bee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005bf0:	4b08      	ldr	r3, [pc, #32]	; (8005c14 <SystemInit+0x28>)
 8005bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bf6:	4a07      	ldr	r2, [pc, #28]	; (8005c14 <SystemInit+0x28>)
 8005bf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005bfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005c00:	4b04      	ldr	r3, [pc, #16]	; (8005c14 <SystemInit+0x28>)
 8005c02:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005c06:	609a      	str	r2, [r3, #8]
#endif
}
 8005c08:	bf00      	nop
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	e000ed00 	.word	0xe000ed00

08005c18 <__NVIC_GetPriorityGrouping>:
{
 8005c18:	b480      	push	{r7}
 8005c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c1c:	4b04      	ldr	r3, [pc, #16]	; (8005c30 <__NVIC_GetPriorityGrouping+0x18>)
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	0a1b      	lsrs	r3, r3, #8
 8005c22:	f003 0307 	and.w	r3, r3, #7
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr
 8005c30:	e000ed00 	.word	0xe000ed00

08005c34 <__NVIC_EnableIRQ>:
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	db0b      	blt.n	8005c5e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c46:	79fb      	ldrb	r3, [r7, #7]
 8005c48:	f003 021f 	and.w	r2, r3, #31
 8005c4c:	4907      	ldr	r1, [pc, #28]	; (8005c6c <__NVIC_EnableIRQ+0x38>)
 8005c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c52:	095b      	lsrs	r3, r3, #5
 8005c54:	2001      	movs	r0, #1
 8005c56:	fa00 f202 	lsl.w	r2, r0, r2
 8005c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005c5e:	bf00      	nop
 8005c60:	370c      	adds	r7, #12
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
 8005c6a:	bf00      	nop
 8005c6c:	e000e100 	.word	0xe000e100

08005c70 <__NVIC_SetPriority>:
{
 8005c70:	b480      	push	{r7}
 8005c72:	b083      	sub	sp, #12
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	4603      	mov	r3, r0
 8005c78:	6039      	str	r1, [r7, #0]
 8005c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	db0a      	blt.n	8005c9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	b2da      	uxtb	r2, r3
 8005c88:	490c      	ldr	r1, [pc, #48]	; (8005cbc <__NVIC_SetPriority+0x4c>)
 8005c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c8e:	0112      	lsls	r2, r2, #4
 8005c90:	b2d2      	uxtb	r2, r2
 8005c92:	440b      	add	r3, r1
 8005c94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005c98:	e00a      	b.n	8005cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	b2da      	uxtb	r2, r3
 8005c9e:	4908      	ldr	r1, [pc, #32]	; (8005cc0 <__NVIC_SetPriority+0x50>)
 8005ca0:	79fb      	ldrb	r3, [r7, #7]
 8005ca2:	f003 030f 	and.w	r3, r3, #15
 8005ca6:	3b04      	subs	r3, #4
 8005ca8:	0112      	lsls	r2, r2, #4
 8005caa:	b2d2      	uxtb	r2, r2
 8005cac:	440b      	add	r3, r1
 8005cae:	761a      	strb	r2, [r3, #24]
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr
 8005cbc:	e000e100 	.word	0xe000e100
 8005cc0:	e000ed00 	.word	0xe000ed00

08005cc4 <NVIC_EncodePriority>:
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b089      	sub	sp, #36	; 0x24
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f003 0307 	and.w	r3, r3, #7
 8005cd6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	f1c3 0307 	rsb	r3, r3, #7
 8005cde:	2b04      	cmp	r3, #4
 8005ce0:	bf28      	it	cs
 8005ce2:	2304      	movcs	r3, #4
 8005ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ce6:	69fb      	ldr	r3, [r7, #28]
 8005ce8:	3304      	adds	r3, #4
 8005cea:	2b06      	cmp	r3, #6
 8005cec:	d902      	bls.n	8005cf4 <NVIC_EncodePriority+0x30>
 8005cee:	69fb      	ldr	r3, [r7, #28]
 8005cf0:	3b03      	subs	r3, #3
 8005cf2:	e000      	b.n	8005cf6 <NVIC_EncodePriority+0x32>
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005d02:	43da      	mvns	r2, r3
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	401a      	ands	r2, r3
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	fa01 f303 	lsl.w	r3, r1, r3
 8005d16:	43d9      	mvns	r1, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d1c:	4313      	orrs	r3, r2
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3724      	adds	r7, #36	; 0x24
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr
	...

08005d2c <LL_AHB2_GRP1_EnableClock>:
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005d34:	4b08      	ldr	r3, [pc, #32]	; (8005d58 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005d36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d38:	4907      	ldr	r1, [pc, #28]	; (8005d58 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005d40:	4b05      	ldr	r3, [pc, #20]	; (8005d58 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005d42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4013      	ands	r3, r2
 8005d48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
}
 8005d4c:	bf00      	nop
 8005d4e:	3714      	adds	r7, #20
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr
 8005d58:	40021000 	.word	0x40021000

08005d5c <LL_APB1_GRP1_EnableClock>:
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b085      	sub	sp, #20
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8005d64:	4b08      	ldr	r3, [pc, #32]	; (8005d88 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005d66:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005d68:	4907      	ldr	r1, [pc, #28]	; (8005d88 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8005d70:	4b05      	ldr	r3, [pc, #20]	; (8005d88 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005d72:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	4013      	ands	r3, r2
 8005d78:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
}
 8005d7c:	bf00      	nop
 8005d7e:	3714      	adds	r7, #20
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr
 8005d88:	40021000 	.word	0x40021000

08005d8c <LL_TIM_EnableARRPreload>:
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	601a      	str	r2, [r3, #0]
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <LL_TIM_OC_EnableFast>:
{
 8005dac:	b4b0      	push	{r4, r5, r7}
 8005dae:	b083      	sub	sp, #12
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d02e      	beq.n	8005e1a <LL_TIM_OC_EnableFast+0x6e>
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	2b04      	cmp	r3, #4
 8005dc0:	d029      	beq.n	8005e16 <LL_TIM_OC_EnableFast+0x6a>
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	2b10      	cmp	r3, #16
 8005dc6:	d024      	beq.n	8005e12 <LL_TIM_OC_EnableFast+0x66>
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	2b40      	cmp	r3, #64	; 0x40
 8005dcc:	d01f      	beq.n	8005e0e <LL_TIM_OC_EnableFast+0x62>
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005dd4:	d019      	beq.n	8005e0a <LL_TIM_OC_EnableFast+0x5e>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ddc:	d013      	beq.n	8005e06 <LL_TIM_OC_EnableFast+0x5a>
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005de4:	d00d      	beq.n	8005e02 <LL_TIM_OC_EnableFast+0x56>
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005dec:	d007      	beq.n	8005dfe <LL_TIM_OC_EnableFast+0x52>
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005df4:	d101      	bne.n	8005dfa <LL_TIM_OC_EnableFast+0x4e>
 8005df6:	2308      	movs	r3, #8
 8005df8:	e010      	b.n	8005e1c <LL_TIM_OC_EnableFast+0x70>
 8005dfa:	2309      	movs	r3, #9
 8005dfc:	e00e      	b.n	8005e1c <LL_TIM_OC_EnableFast+0x70>
 8005dfe:	2307      	movs	r3, #7
 8005e00:	e00c      	b.n	8005e1c <LL_TIM_OC_EnableFast+0x70>
 8005e02:	2306      	movs	r3, #6
 8005e04:	e00a      	b.n	8005e1c <LL_TIM_OC_EnableFast+0x70>
 8005e06:	2305      	movs	r3, #5
 8005e08:	e008      	b.n	8005e1c <LL_TIM_OC_EnableFast+0x70>
 8005e0a:	2304      	movs	r3, #4
 8005e0c:	e006      	b.n	8005e1c <LL_TIM_OC_EnableFast+0x70>
 8005e0e:	2303      	movs	r3, #3
 8005e10:	e004      	b.n	8005e1c <LL_TIM_OC_EnableFast+0x70>
 8005e12:	2302      	movs	r3, #2
 8005e14:	e002      	b.n	8005e1c <LL_TIM_OC_EnableFast+0x70>
 8005e16:	2301      	movs	r3, #1
 8005e18:	e000      	b.n	8005e1c <LL_TIM_OC_EnableFast+0x70>
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	3318      	adds	r3, #24
 8005e22:	461a      	mov	r2, r3
 8005e24:	4629      	mov	r1, r5
 8005e26:	4b09      	ldr	r3, [pc, #36]	; (8005e4c <LL_TIM_OC_EnableFast+0xa0>)
 8005e28:	5c5b      	ldrb	r3, [r3, r1]
 8005e2a:	4413      	add	r3, r2
 8005e2c:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8005e2e:	6822      	ldr	r2, [r4, #0]
 8005e30:	4629      	mov	r1, r5
 8005e32:	4b07      	ldr	r3, [pc, #28]	; (8005e50 <LL_TIM_OC_EnableFast+0xa4>)
 8005e34:	5c5b      	ldrb	r3, [r3, r1]
 8005e36:	4619      	mov	r1, r3
 8005e38:	2304      	movs	r3, #4
 8005e3a:	408b      	lsls	r3, r1
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	6023      	str	r3, [r4, #0]
}
 8005e40:	bf00      	nop
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bcb0      	pop	{r4, r5, r7}
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	0800e780 	.word	0x0800e780
 8005e50:	0800e78c 	.word	0x0800e78c

08005e54 <LL_TIM_OC_EnablePreload>:
{
 8005e54:	b4b0      	push	{r4, r5, r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d02e      	beq.n	8005ec2 <LL_TIM_OC_EnablePreload+0x6e>
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	2b04      	cmp	r3, #4
 8005e68:	d029      	beq.n	8005ebe <LL_TIM_OC_EnablePreload+0x6a>
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	2b10      	cmp	r3, #16
 8005e6e:	d024      	beq.n	8005eba <LL_TIM_OC_EnablePreload+0x66>
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	2b40      	cmp	r3, #64	; 0x40
 8005e74:	d01f      	beq.n	8005eb6 <LL_TIM_OC_EnablePreload+0x62>
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e7c:	d019      	beq.n	8005eb2 <LL_TIM_OC_EnablePreload+0x5e>
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e84:	d013      	beq.n	8005eae <LL_TIM_OC_EnablePreload+0x5a>
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e8c:	d00d      	beq.n	8005eaa <LL_TIM_OC_EnablePreload+0x56>
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005e94:	d007      	beq.n	8005ea6 <LL_TIM_OC_EnablePreload+0x52>
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e9c:	d101      	bne.n	8005ea2 <LL_TIM_OC_EnablePreload+0x4e>
 8005e9e:	2308      	movs	r3, #8
 8005ea0:	e010      	b.n	8005ec4 <LL_TIM_OC_EnablePreload+0x70>
 8005ea2:	2309      	movs	r3, #9
 8005ea4:	e00e      	b.n	8005ec4 <LL_TIM_OC_EnablePreload+0x70>
 8005ea6:	2307      	movs	r3, #7
 8005ea8:	e00c      	b.n	8005ec4 <LL_TIM_OC_EnablePreload+0x70>
 8005eaa:	2306      	movs	r3, #6
 8005eac:	e00a      	b.n	8005ec4 <LL_TIM_OC_EnablePreload+0x70>
 8005eae:	2305      	movs	r3, #5
 8005eb0:	e008      	b.n	8005ec4 <LL_TIM_OC_EnablePreload+0x70>
 8005eb2:	2304      	movs	r3, #4
 8005eb4:	e006      	b.n	8005ec4 <LL_TIM_OC_EnablePreload+0x70>
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e004      	b.n	8005ec4 <LL_TIM_OC_EnablePreload+0x70>
 8005eba:	2302      	movs	r3, #2
 8005ebc:	e002      	b.n	8005ec4 <LL_TIM_OC_EnablePreload+0x70>
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e000      	b.n	8005ec4 <LL_TIM_OC_EnablePreload+0x70>
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	3318      	adds	r3, #24
 8005eca:	461a      	mov	r2, r3
 8005ecc:	4629      	mov	r1, r5
 8005ece:	4b09      	ldr	r3, [pc, #36]	; (8005ef4 <LL_TIM_OC_EnablePreload+0xa0>)
 8005ed0:	5c5b      	ldrb	r3, [r3, r1]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8005ed6:	6822      	ldr	r2, [r4, #0]
 8005ed8:	4629      	mov	r1, r5
 8005eda:	4b07      	ldr	r3, [pc, #28]	; (8005ef8 <LL_TIM_OC_EnablePreload+0xa4>)
 8005edc:	5c5b      	ldrb	r3, [r3, r1]
 8005ede:	4619      	mov	r1, r3
 8005ee0:	2308      	movs	r3, #8
 8005ee2:	408b      	lsls	r3, r1
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	6023      	str	r3, [r4, #0]
}
 8005ee8:	bf00      	nop
 8005eea:	370c      	adds	r7, #12
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bcb0      	pop	{r4, r5, r7}
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
 8005ef4:	0800e780 	.word	0x0800e780
 8005ef8:	0800e78c 	.word	0x0800e78c

08005efc <LL_TIM_DisableExternalClock>:
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	609a      	str	r2, [r3, #8]
}
 8005f10:	bf00      	nop
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <LL_TIM_SetClockSource>:
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005f2e:	f023 0307 	bic.w	r3, r3, #7
 8005f32:	683a      	ldr	r2, [r7, #0]
 8005f34:	431a      	orrs	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	609a      	str	r2, [r3, #8]
}
 8005f3a:	bf00      	nop
 8005f3c:	370c      	adds	r7, #12
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr

08005f46 <LL_TIM_SetTriggerOutput>:
{
 8005f46:	b480      	push	{r7}
 8005f48:	b083      	sub	sp, #12
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]
 8005f4e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005f58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f5c:	683a      	ldr	r2, [r7, #0]
 8005f5e:	431a      	orrs	r2, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	605a      	str	r2, [r3, #4]
}
 8005f64:	bf00      	nop
 8005f66:	370c      	adds	r7, #12
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <LL_TIM_DisableMasterSlaveMode>:
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	609a      	str	r2, [r3, #8]
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <LL_TIM_ConfigETR>:
{
 8005f90:	b480      	push	{r7}
 8005f92:	b085      	sub	sp, #20
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
 8005f9c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	f423 423f 	bic.w	r2, r3, #48896	; 0xbf00
 8005fa6:	68b9      	ldr	r1, [r7, #8]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	4319      	orrs	r1, r3
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	430b      	orrs	r3, r1
 8005fb0:	431a      	orrs	r2, r3
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	609a      	str	r2, [r3, #8]
}
 8005fb6:	bf00      	nop
 8005fb8:	3714      	adds	r7, #20
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr

08005fc2 <LL_TIM_SetOCRefClearInputSource>:
{
 8005fc2:	b480      	push	{r7}
 8005fc4:	b083      	sub	sp, #12
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
 8005fca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS,
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f023 0208 	bic.w	r2, r3, #8
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	0f1b      	lsrs	r3, r3, #28
 8005fd8:	00db      	lsls	r3, r3, #3
 8005fda:	f003 0308 	and.w	r3, r3, #8
 8005fde:	431a      	orrs	r2, r3
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	609a      	str	r2, [r3, #8]
  MODIFY_REG(TIMx->AF2, TIM1_AF2_OCRSEL, OCRefClearInputSource);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005fe8:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <delay_us>:

/*
 * Delais us, max = 6500uS
 */
void delay_us(unsigned short delay)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	4603      	mov	r3, r0
 8006008:	80fb      	strh	r3, [r7, #6]
	TIM7->CNT = 0;
 800600a:	4b15      	ldr	r3, [pc, #84]	; (8006060 <delay_us+0x60>)
 800600c:	2200      	movs	r2, #0
 800600e:	625a      	str	r2, [r3, #36]	; 0x24
	TIM7->PSC = 16;
 8006010:	4b13      	ldr	r3, [pc, #76]	; (8006060 <delay_us+0x60>)
 8006012:	2210      	movs	r2, #16
 8006014:	629a      	str	r2, [r3, #40]	; 0x28
	TIM7->ARR = delay * 10;
 8006016:	88fa      	ldrh	r2, [r7, #6]
 8006018:	4613      	mov	r3, r2
 800601a:	009b      	lsls	r3, r3, #2
 800601c:	4413      	add	r3, r2
 800601e:	005b      	lsls	r3, r3, #1
 8006020:	461a      	mov	r2, r3
 8006022:	4b0f      	ldr	r3, [pc, #60]	; (8006060 <delay_us+0x60>)
 8006024:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM7->EGR |= TIM_EGR_UG;
 8006026:	4b0e      	ldr	r3, [pc, #56]	; (8006060 <delay_us+0x60>)
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	4a0d      	ldr	r2, [pc, #52]	; (8006060 <delay_us+0x60>)
 800602c:	f043 0301 	orr.w	r3, r3, #1
 8006030:	6153      	str	r3, [r2, #20]
	TIM7->SR = 0x0000;
 8006032:	4b0b      	ldr	r3, [pc, #44]	; (8006060 <delay_us+0x60>)
 8006034:	2200      	movs	r2, #0
 8006036:	611a      	str	r2, [r3, #16]
	TIM7->CR1 |= TIM_CR1_CEN;
 8006038:	4b09      	ldr	r3, [pc, #36]	; (8006060 <delay_us+0x60>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a08      	ldr	r2, [pc, #32]	; (8006060 <delay_us+0x60>)
 800603e:	f043 0301 	orr.w	r3, r3, #1
 8006042:	6013      	str	r3, [r2, #0]

	while(!(TIM7->SR & TIM_SR_UIF));
 8006044:	bf00      	nop
 8006046:	4b06      	ldr	r3, [pc, #24]	; (8006060 <delay_us+0x60>)
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	2b00      	cmp	r3, #0
 8006050:	d0f9      	beq.n	8006046 <delay_us+0x46>
}
 8006052:	bf00      	nop
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr
 8006060:	40001400 	.word	0x40001400

08006064 <delay_ms>:

/*
 * Delais ms max = 1600 ms
 */
void delay_ms(unsigned short delay)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	4603      	mov	r3, r0
 800606c:	80fb      	strh	r3, [r7, #6]
	TIM7->CNT = 0;
 800606e:	4b16      	ldr	r3, [pc, #88]	; (80060c8 <delay_ms+0x64>)
 8006070:	2200      	movs	r2, #0
 8006072:	625a      	str	r2, [r3, #36]	; 0x24
	TIM7->PSC = 4249;
 8006074:	4b14      	ldr	r3, [pc, #80]	; (80060c8 <delay_ms+0x64>)
 8006076:	f241 0299 	movw	r2, #4249	; 0x1099
 800607a:	629a      	str	r2, [r3, #40]	; 0x28
	TIM7->ARR = delay * 40;
 800607c:	88fa      	ldrh	r2, [r7, #6]
 800607e:	4613      	mov	r3, r2
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	4413      	add	r3, r2
 8006084:	00db      	lsls	r3, r3, #3
 8006086:	461a      	mov	r2, r3
 8006088:	4b0f      	ldr	r3, [pc, #60]	; (80060c8 <delay_ms+0x64>)
 800608a:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM7->EGR |= TIM_EGR_UG;
 800608c:	4b0e      	ldr	r3, [pc, #56]	; (80060c8 <delay_ms+0x64>)
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	4a0d      	ldr	r2, [pc, #52]	; (80060c8 <delay_ms+0x64>)
 8006092:	f043 0301 	orr.w	r3, r3, #1
 8006096:	6153      	str	r3, [r2, #20]
	TIM7->SR = 0x0000;
 8006098:	4b0b      	ldr	r3, [pc, #44]	; (80060c8 <delay_ms+0x64>)
 800609a:	2200      	movs	r2, #0
 800609c:	611a      	str	r2, [r3, #16]
	TIM7->CR1 |= TIM_CR1_CEN;
 800609e:	4b0a      	ldr	r3, [pc, #40]	; (80060c8 <delay_ms+0x64>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a09      	ldr	r2, [pc, #36]	; (80060c8 <delay_ms+0x64>)
 80060a4:	f043 0301 	orr.w	r3, r3, #1
 80060a8:	6013      	str	r3, [r2, #0]

	while(!(TIM7->SR & TIM_SR_UIF));
 80060aa:	bf00      	nop
 80060ac:	4b06      	ldr	r3, [pc, #24]	; (80060c8 <delay_ms+0x64>)
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	f003 0301 	and.w	r3, r3, #1
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d0f9      	beq.n	80060ac <delay_ms+0x48>
}
 80060b8:	bf00      	nop
 80060ba:	bf00      	nop
 80060bc:	370c      	adds	r7, #12
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	40001400 	.word	0x40001400

080060cc <myInitTIM>:
/*
 * Used for provide an interrupt by 1ms
 */
void myInitTIM(void)
{
 80060cc:	b480      	push	{r7}
 80060ce:	af00      	add	r7, sp, #0

	TIM6->DIER |= TIM_DIER_UIE;
 80060d0:	4b61      	ldr	r3, [pc, #388]	; (8006258 <myInitTIM+0x18c>)
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	4a60      	ldr	r2, [pc, #384]	; (8006258 <myInitTIM+0x18c>)
 80060d6:	f043 0301 	orr.w	r3, r3, #1
 80060da:	60d3      	str	r3, [r2, #12]
	TIM6->CR1 |= TIM_CR1_CEN;
 80060dc:	4b5e      	ldr	r3, [pc, #376]	; (8006258 <myInitTIM+0x18c>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a5d      	ldr	r2, [pc, #372]	; (8006258 <myInitTIM+0x18c>)
 80060e2:	f043 0301 	orr.w	r3, r3, #1
 80060e6:	6013      	str	r3, [r2, #0]
//49
	 // f = 340khz => fpulse = 170khz max => 1700mm/s, min => 0,051880674448768mm/s
	TIM3->PSC = 0; // f = 340khz => fpulse = 170khz max => 1700mm/s, min => 0,051880674448768mm/s
 80060e8:	4b5c      	ldr	r3, [pc, #368]	; (800625c <myInitTIM+0x190>)
 80060ea:	2200      	movs	r2, #0
 80060ec:	629a      	str	r2, [r3, #40]	; 0x28
	TIM4->PSC = 0; // f = 340khz => fpulse = 170khz max => 1700mm/s, min => 0,051880674448768mm/s
 80060ee:	4b5c      	ldr	r3, [pc, #368]	; (8006260 <myInitTIM+0x194>)
 80060f0:	2200      	movs	r2, #0
 80060f2:	629a      	str	r2, [r3, #40]	; 0x28
	TIM5->PSC = 0; // f = 340khz => fpulse = 170khz max => 1700mm/s, min => 0,051880674448768mm/s
 80060f4:	4b5b      	ldr	r3, [pc, #364]	; (8006264 <myInitTIM+0x198>)
 80060f6:	2200      	movs	r2, #0
 80060f8:	629a      	str	r2, [r3, #40]	; 0x28
	 // force Update event and take account of PSC.
	TIM3->EGR |= TIM_EGR_UG; // force Update event and take account of PSC.
 80060fa:	4b58      	ldr	r3, [pc, #352]	; (800625c <myInitTIM+0x190>)
 80060fc:	695b      	ldr	r3, [r3, #20]
 80060fe:	4a57      	ldr	r2, [pc, #348]	; (800625c <myInitTIM+0x190>)
 8006100:	f043 0301 	orr.w	r3, r3, #1
 8006104:	6153      	str	r3, [r2, #20]
	TIM4->EGR |= TIM_EGR_UG; // force Update event and take account of PSC.
 8006106:	4b56      	ldr	r3, [pc, #344]	; (8006260 <myInitTIM+0x194>)
 8006108:	695b      	ldr	r3, [r3, #20]
 800610a:	4a55      	ldr	r2, [pc, #340]	; (8006260 <myInitTIM+0x194>)
 800610c:	f043 0301 	orr.w	r3, r3, #1
 8006110:	6153      	str	r3, [r2, #20]
	TIM5->EGR |= TIM_EGR_UG; // force Update event and take account of PSC.
 8006112:	4b54      	ldr	r3, [pc, #336]	; (8006264 <myInitTIM+0x198>)
 8006114:	695b      	ldr	r3, [r3, #20]
 8006116:	4a53      	ldr	r2, [pc, #332]	; (8006264 <myInitTIM+0x198>)
 8006118:	f043 0301 	orr.w	r3, r3, #1
 800611c:	6153      	str	r3, [r2, #20]


	TIM2->PSC = 0;
 800611e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006122:	2200      	movs	r2, #0
 8006124:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->CNT = 0;
 8006126:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800612a:	2200      	movs	r2, #0
 800612c:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->CCR1 = 0x7FFF;
 800612e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006132:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8006136:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->ARR = 0xFFFF;
 8006138:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800613c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006140:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->EGR |= TIM_EGR_UG;
 8006142:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800614c:	f043 0301 	orr.w	r3, r3, #1
 8006150:	6153      	str	r3, [r2, #20]
	TIM2->CCER |= TIM_CCER_CC1E;
 8006152:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006156:	6a1b      	ldr	r3, [r3, #32]
 8006158:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800615c:	f043 0301 	orr.w	r3, r3, #1
 8006160:	6213      	str	r3, [r2, #32]
	TIM2->SR = 0x000000;
 8006162:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006166:	2200      	movs	r2, #0
 8006168:	611a      	str	r2, [r3, #16]
	TIM2->DIER |= TIM_DIER_UIE;
 800616a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006174:	f043 0301 	orr.w	r3, r3, #1
 8006178:	60d3      	str	r3, [r2, #12]

	TIM3->PSC = 0;
 800617a:	4b38      	ldr	r3, [pc, #224]	; (800625c <myInitTIM+0x190>)
 800617c:	2200      	movs	r2, #0
 800617e:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->CNT = 0;
 8006180:	4b36      	ldr	r3, [pc, #216]	; (800625c <myInitTIM+0x190>)
 8006182:	2200      	movs	r2, #0
 8006184:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3->CCR1 = 0x7FFF;
 8006186:	4b35      	ldr	r3, [pc, #212]	; (800625c <myInitTIM+0x190>)
 8006188:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800618c:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->ARR = 0xFFFF;
 800618e:	4b33      	ldr	r3, [pc, #204]	; (800625c <myInitTIM+0x190>)
 8006190:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006194:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->EGR |= TIM_EGR_UG;
 8006196:	4b31      	ldr	r3, [pc, #196]	; (800625c <myInitTIM+0x190>)
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	4a30      	ldr	r2, [pc, #192]	; (800625c <myInitTIM+0x190>)
 800619c:	f043 0301 	orr.w	r3, r3, #1
 80061a0:	6153      	str	r3, [r2, #20]
	TIM3->CCER |= TIM_CCER_CC1E;
 80061a2:	4b2e      	ldr	r3, [pc, #184]	; (800625c <myInitTIM+0x190>)
 80061a4:	6a1b      	ldr	r3, [r3, #32]
 80061a6:	4a2d      	ldr	r2, [pc, #180]	; (800625c <myInitTIM+0x190>)
 80061a8:	f043 0301 	orr.w	r3, r3, #1
 80061ac:	6213      	str	r3, [r2, #32]
	TIM3->SR = 0x000000;
 80061ae:	4b2b      	ldr	r3, [pc, #172]	; (800625c <myInitTIM+0x190>)
 80061b0:	2200      	movs	r2, #0
 80061b2:	611a      	str	r2, [r3, #16]
	TIM3->DIER |= TIM_DIER_UIE;
 80061b4:	4b29      	ldr	r3, [pc, #164]	; (800625c <myInitTIM+0x190>)
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	4a28      	ldr	r2, [pc, #160]	; (800625c <myInitTIM+0x190>)
 80061ba:	f043 0301 	orr.w	r3, r3, #1
 80061be:	60d3      	str	r3, [r2, #12]

	TIM4->PSC = 0;
 80061c0:	4b27      	ldr	r3, [pc, #156]	; (8006260 <myInitTIM+0x194>)
 80061c2:	2200      	movs	r2, #0
 80061c4:	629a      	str	r2, [r3, #40]	; 0x28
	TIM4->CNT = 0;
 80061c6:	4b26      	ldr	r3, [pc, #152]	; (8006260 <myInitTIM+0x194>)
 80061c8:	2200      	movs	r2, #0
 80061ca:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->CCR1 = 0x7FFF;
 80061cc:	4b24      	ldr	r3, [pc, #144]	; (8006260 <myInitTIM+0x194>)
 80061ce:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80061d2:	635a      	str	r2, [r3, #52]	; 0x34
	TIM4->ARR = 0xFFFF;
 80061d4:	4b22      	ldr	r3, [pc, #136]	; (8006260 <myInitTIM+0x194>)
 80061d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80061da:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM4->EGR |= TIM_EGR_UG;
 80061dc:	4b20      	ldr	r3, [pc, #128]	; (8006260 <myInitTIM+0x194>)
 80061de:	695b      	ldr	r3, [r3, #20]
 80061e0:	4a1f      	ldr	r2, [pc, #124]	; (8006260 <myInitTIM+0x194>)
 80061e2:	f043 0301 	orr.w	r3, r3, #1
 80061e6:	6153      	str	r3, [r2, #20]
	TIM4->CCER |= TIM_CCER_CC1E;
 80061e8:	4b1d      	ldr	r3, [pc, #116]	; (8006260 <myInitTIM+0x194>)
 80061ea:	6a1b      	ldr	r3, [r3, #32]
 80061ec:	4a1c      	ldr	r2, [pc, #112]	; (8006260 <myInitTIM+0x194>)
 80061ee:	f043 0301 	orr.w	r3, r3, #1
 80061f2:	6213      	str	r3, [r2, #32]
	TIM4->SR = 0x000000;
 80061f4:	4b1a      	ldr	r3, [pc, #104]	; (8006260 <myInitTIM+0x194>)
 80061f6:	2200      	movs	r2, #0
 80061f8:	611a      	str	r2, [r3, #16]
	TIM4->DIER |= TIM_DIER_UIE;
 80061fa:	4b19      	ldr	r3, [pc, #100]	; (8006260 <myInitTIM+0x194>)
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	4a18      	ldr	r2, [pc, #96]	; (8006260 <myInitTIM+0x194>)
 8006200:	f043 0301 	orr.w	r3, r3, #1
 8006204:	60d3      	str	r3, [r2, #12]

	TIM5->PSC = 0;
 8006206:	4b17      	ldr	r3, [pc, #92]	; (8006264 <myInitTIM+0x198>)
 8006208:	2200      	movs	r2, #0
 800620a:	629a      	str	r2, [r3, #40]	; 0x28
	TIM5->CNT = 0;
 800620c:	4b15      	ldr	r3, [pc, #84]	; (8006264 <myInitTIM+0x198>)
 800620e:	2200      	movs	r2, #0
 8006210:	625a      	str	r2, [r3, #36]	; 0x24
	TIM5->CCR1 = 0x7FFF;
 8006212:	4b14      	ldr	r3, [pc, #80]	; (8006264 <myInitTIM+0x198>)
 8006214:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8006218:	635a      	str	r2, [r3, #52]	; 0x34
	TIM5->ARR = 0xFFFF;
 800621a:	4b12      	ldr	r3, [pc, #72]	; (8006264 <myInitTIM+0x198>)
 800621c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006220:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM5->EGR |= TIM_EGR_UG;
 8006222:	4b10      	ldr	r3, [pc, #64]	; (8006264 <myInitTIM+0x198>)
 8006224:	695b      	ldr	r3, [r3, #20]
 8006226:	4a0f      	ldr	r2, [pc, #60]	; (8006264 <myInitTIM+0x198>)
 8006228:	f043 0301 	orr.w	r3, r3, #1
 800622c:	6153      	str	r3, [r2, #20]
	TIM5->CCER |= TIM_CCER_CC1E;
 800622e:	4b0d      	ldr	r3, [pc, #52]	; (8006264 <myInitTIM+0x198>)
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	4a0c      	ldr	r2, [pc, #48]	; (8006264 <myInitTIM+0x198>)
 8006234:	f043 0301 	orr.w	r3, r3, #1
 8006238:	6213      	str	r3, [r2, #32]
	TIM5->SR = 0x000000;
 800623a:	4b0a      	ldr	r3, [pc, #40]	; (8006264 <myInitTIM+0x198>)
 800623c:	2200      	movs	r2, #0
 800623e:	611a      	str	r2, [r3, #16]
	TIM5->DIER |= TIM_DIER_UIE;
 8006240:	4b08      	ldr	r3, [pc, #32]	; (8006264 <myInitTIM+0x198>)
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	4a07      	ldr	r2, [pc, #28]	; (8006264 <myInitTIM+0x198>)
 8006246:	f043 0301 	orr.w	r3, r3, #1
 800624a:	60d3      	str	r3, [r2, #12]


}
 800624c:	bf00      	nop
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr
 8006256:	bf00      	nop
 8006258:	40001000 	.word	0x40001000
 800625c:	40000400 	.word	0x40000400
 8006260:	40000800 	.word	0x40000800
 8006264:	40000c00 	.word	0x40000c00

08006268 <MX_TIM2_Init>:

TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b094      	sub	sp, #80	; 0x50
 800626c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800626e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006272:	2200      	movs	r2, #0
 8006274:	601a      	str	r2, [r3, #0]
 8006276:	605a      	str	r2, [r3, #4]
 8006278:	609a      	str	r2, [r3, #8]
 800627a:	60da      	str	r2, [r3, #12]
 800627c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800627e:	f107 031c 	add.w	r3, r7, #28
 8006282:	2220      	movs	r2, #32
 8006284:	2100      	movs	r1, #0
 8006286:	4618      	mov	r0, r3
 8006288:	f003 f946 	bl	8009518 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800628c:	1d3b      	adds	r3, r7, #4
 800628e:	2200      	movs	r2, #0
 8006290:	601a      	str	r2, [r3, #0]
 8006292:	605a      	str	r2, [r3, #4]
 8006294:	609a      	str	r2, [r3, #8]
 8006296:	60da      	str	r2, [r3, #12]
 8006298:	611a      	str	r2, [r3, #16]
 800629a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 800629c:	2001      	movs	r0, #1
 800629e:	f7ff fd5d 	bl	8005d5c <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80062a2:	f7ff fcb9 	bl	8005c18 <__NVIC_GetPriorityGrouping>
 80062a6:	4603      	mov	r3, r0
 80062a8:	2200      	movs	r2, #0
 80062aa:	2100      	movs	r1, #0
 80062ac:	4618      	mov	r0, r3
 80062ae:	f7ff fd09 	bl	8005cc4 <NVIC_EncodePriority>
 80062b2:	4603      	mov	r3, r0
 80062b4:	4619      	mov	r1, r3
 80062b6:	201c      	movs	r0, #28
 80062b8:	f7ff fcda 	bl	8005c70 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 80062bc:	201c      	movs	r0, #28
 80062be:	f7ff fcb9 	bl	8005c34 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 0;
 80062c2:	2300      	movs	r3, #0
 80062c4:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80062c6:	2300      	movs	r3, #0
 80062c8:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 0;
 80062ca:	2300      	movs	r3, #0
 80062cc:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80062ce:	2300      	movs	r3, #0
 80062d0:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 80062d2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80062d6:	4619      	mov	r1, r3
 80062d8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80062dc:	f002 fbbe 	bl	8008a5c <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 80062e0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80062e4:	f7ff fd52 	bl	8005d8c <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 80062e8:	2100      	movs	r1, #0
 80062ea:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80062ee:	f7ff fe15 	bl	8005f1c <LL_TIM_SetClockSource>
  TIM_InitStruct.Autoreload = 0;
 80062f2:	2300      	movs	r3, #0
 80062f4:	647b      	str	r3, [r7, #68]	; 0x44
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 80062f6:	2101      	movs	r1, #1
 80062f8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80062fc:	f7ff fdaa 	bl	8005e54 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 8006300:	2370      	movs	r3, #112	; 0x70
 8006302:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8006304:	2300      	movs	r3, #0
 8006306:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8006308:	2300      	movs	r3, #0
 800630a:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 800630c:	2300      	movs	r3, #0
 800630e:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8006310:	2300      	movs	r3, #0
 8006312:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8006314:	f107 031c 	add.w	r3, r7, #28
 8006318:	461a      	mov	r2, r3
 800631a:	2101      	movs	r1, #1
 800631c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8006320:	f002 fc3e 	bl	8008ba0 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8006324:	2101      	movs	r1, #1
 8006326:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800632a:	f7ff fd3f 	bl	8005dac <LL_TIM_OC_EnableFast>
  LL_TIM_SetOCRefClearInputSource(TIM2, LL_TIM_OCREF_CLR_INT_COMP1);
 800632e:	2100      	movs	r1, #0
 8006330:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8006334:	f7ff fe45 	bl	8005fc2 <LL_TIM_SetOCRefClearInputSource>
  LL_TIM_DisableExternalClock(TIM2);
 8006338:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800633c:	f7ff fdde 	bl	8005efc <LL_TIM_DisableExternalClock>
  LL_TIM_ConfigETR(TIM2, LL_TIM_ETR_POLARITY_NONINVERTED, LL_TIM_ETR_PRESCALER_DIV1, LL_TIM_ETR_FILTER_FDIV1);
 8006340:	2300      	movs	r3, #0
 8006342:	2200      	movs	r2, #0
 8006344:	2100      	movs	r1, #0
 8006346:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800634a:	f7ff fe21 	bl	8005f90 <LL_TIM_ConfigETR>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 800634e:	2100      	movs	r1, #0
 8006350:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8006354:	f7ff fdf7 	bl	8005f46 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8006358:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800635c:	f7ff fe08 	bl	8005f70 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006360:	2001      	movs	r0, #1
 8006362:	f7ff fce3 	bl	8005d2c <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8006366:	2301      	movs	r3, #1
 8006368:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800636a:	2302      	movs	r3, #2
 800636c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800636e:	2300      	movs	r3, #0
 8006370:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006372:	2300      	movs	r3, #0
 8006374:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006376:	2300      	movs	r3, #0
 8006378:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800637a:	2301      	movs	r3, #1
 800637c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800637e:	1d3b      	adds	r3, r7, #4
 8006380:	4619      	mov	r1, r3
 8006382:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006386:	f001 fe64 	bl	8008052 <LL_GPIO_Init>

}
 800638a:	bf00      	nop
 800638c:	3750      	adds	r7, #80	; 0x50
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
	...

08006394 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b094      	sub	sp, #80	; 0x50
 8006398:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800639a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800639e:	2200      	movs	r2, #0
 80063a0:	601a      	str	r2, [r3, #0]
 80063a2:	605a      	str	r2, [r3, #4]
 80063a4:	609a      	str	r2, [r3, #8]
 80063a6:	60da      	str	r2, [r3, #12]
 80063a8:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80063aa:	f107 031c 	add.w	r3, r7, #28
 80063ae:	2220      	movs	r2, #32
 80063b0:	2100      	movs	r1, #0
 80063b2:	4618      	mov	r0, r3
 80063b4:	f003 f8b0 	bl	8009518 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063b8:	1d3b      	adds	r3, r7, #4
 80063ba:	2200      	movs	r2, #0
 80063bc:	601a      	str	r2, [r3, #0]
 80063be:	605a      	str	r2, [r3, #4]
 80063c0:	609a      	str	r2, [r3, #8]
 80063c2:	60da      	str	r2, [r3, #12]
 80063c4:	611a      	str	r2, [r3, #16]
 80063c6:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80063c8:	2002      	movs	r0, #2
 80063ca:	f7ff fcc7 	bl	8005d5c <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80063ce:	f7ff fc23 	bl	8005c18 <__NVIC_GetPriorityGrouping>
 80063d2:	4603      	mov	r3, r0
 80063d4:	2200      	movs	r2, #0
 80063d6:	2100      	movs	r1, #0
 80063d8:	4618      	mov	r0, r3
 80063da:	f7ff fc73 	bl	8005cc4 <NVIC_EncodePriority>
 80063de:	4603      	mov	r3, r0
 80063e0:	4619      	mov	r1, r3
 80063e2:	201d      	movs	r0, #29
 80063e4:	f7ff fc44 	bl	8005c70 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 80063e8:	201d      	movs	r0, #29
 80063ea:	f7ff fc23 	bl	8005c34 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 0;
 80063ee:	2300      	movs	r3, #0
 80063f0:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80063f2:	2300      	movs	r3, #0
 80063f4:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 0;
 80063f6:	2300      	movs	r3, #0
 80063f8:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80063fa:	2300      	movs	r3, #0
 80063fc:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80063fe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006402:	4619      	mov	r1, r3
 8006404:	4828      	ldr	r0, [pc, #160]	; (80064a8 <MX_TIM3_Init+0x114>)
 8006406:	f002 fb29 	bl	8008a5c <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 800640a:	4827      	ldr	r0, [pc, #156]	; (80064a8 <MX_TIM3_Init+0x114>)
 800640c:	f7ff fcbe 	bl	8005d8c <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8006410:	2100      	movs	r1, #0
 8006412:	4825      	ldr	r0, [pc, #148]	; (80064a8 <MX_TIM3_Init+0x114>)
 8006414:	f7ff fd82 	bl	8005f1c <LL_TIM_SetClockSource>
  TIM_InitStruct.Autoreload = 0;
 8006418:	2300      	movs	r3, #0
 800641a:	647b      	str	r3, [r7, #68]	; 0x44
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 800641c:	2101      	movs	r1, #1
 800641e:	4822      	ldr	r0, [pc, #136]	; (80064a8 <MX_TIM3_Init+0x114>)
 8006420:	f7ff fd18 	bl	8005e54 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 8006424:	2370      	movs	r3, #112	; 0x70
 8006426:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8006428:	2300      	movs	r3, #0
 800642a:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800642c:	2300      	movs	r3, #0
 800642e:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8006430:	2300      	movs	r3, #0
 8006432:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8006434:	2300      	movs	r3, #0
 8006436:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8006438:	f107 031c 	add.w	r3, r7, #28
 800643c:	461a      	mov	r2, r3
 800643e:	2101      	movs	r1, #1
 8006440:	4819      	ldr	r0, [pc, #100]	; (80064a8 <MX_TIM3_Init+0x114>)
 8006442:	f002 fbad 	bl	8008ba0 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8006446:	2101      	movs	r1, #1
 8006448:	4817      	ldr	r0, [pc, #92]	; (80064a8 <MX_TIM3_Init+0x114>)
 800644a:	f7ff fcaf 	bl	8005dac <LL_TIM_OC_EnableFast>
  LL_TIM_SetOCRefClearInputSource(TIM3, LL_TIM_OCREF_CLR_INT_COMP1);
 800644e:	2100      	movs	r1, #0
 8006450:	4815      	ldr	r0, [pc, #84]	; (80064a8 <MX_TIM3_Init+0x114>)
 8006452:	f7ff fdb6 	bl	8005fc2 <LL_TIM_SetOCRefClearInputSource>
  LL_TIM_DisableExternalClock(TIM3);
 8006456:	4814      	ldr	r0, [pc, #80]	; (80064a8 <MX_TIM3_Init+0x114>)
 8006458:	f7ff fd50 	bl	8005efc <LL_TIM_DisableExternalClock>
  LL_TIM_ConfigETR(TIM3, LL_TIM_ETR_POLARITY_NONINVERTED, LL_TIM_ETR_PRESCALER_DIV1, LL_TIM_ETR_FILTER_FDIV1);
 800645c:	2300      	movs	r3, #0
 800645e:	2200      	movs	r2, #0
 8006460:	2100      	movs	r1, #0
 8006462:	4811      	ldr	r0, [pc, #68]	; (80064a8 <MX_TIM3_Init+0x114>)
 8006464:	f7ff fd94 	bl	8005f90 <LL_TIM_ConfigETR>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8006468:	2100      	movs	r1, #0
 800646a:	480f      	ldr	r0, [pc, #60]	; (80064a8 <MX_TIM3_Init+0x114>)
 800646c:	f7ff fd6b 	bl	8005f46 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8006470:	480d      	ldr	r0, [pc, #52]	; (80064a8 <MX_TIM3_Init+0x114>)
 8006472:	f7ff fd7d 	bl	8005f70 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006476:	2001      	movs	r0, #1
 8006478:	f7ff fc58 	bl	8005d2c <LL_AHB2_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800647c:	2340      	movs	r3, #64	; 0x40
 800647e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006480:	2302      	movs	r3, #2
 8006482:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006484:	2300      	movs	r3, #0
 8006486:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006488:	2300      	movs	r3, #0
 800648a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800648c:	2300      	movs	r3, #0
 800648e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8006490:	2302      	movs	r3, #2
 8006492:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006494:	1d3b      	adds	r3, r7, #4
 8006496:	4619      	mov	r1, r3
 8006498:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800649c:	f001 fdd9 	bl	8008052 <LL_GPIO_Init>

}
 80064a0:	bf00      	nop
 80064a2:	3750      	adds	r7, #80	; 0x50
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	40000400 	.word	0x40000400

080064ac <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b094      	sub	sp, #80	; 0x50
 80064b0:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80064b2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80064b6:	2200      	movs	r2, #0
 80064b8:	601a      	str	r2, [r3, #0]
 80064ba:	605a      	str	r2, [r3, #4]
 80064bc:	609a      	str	r2, [r3, #8]
 80064be:	60da      	str	r2, [r3, #12]
 80064c0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80064c2:	f107 031c 	add.w	r3, r7, #28
 80064c6:	2220      	movs	r2, #32
 80064c8:	2100      	movs	r1, #0
 80064ca:	4618      	mov	r0, r3
 80064cc:	f003 f824 	bl	8009518 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064d0:	1d3b      	adds	r3, r7, #4
 80064d2:	2200      	movs	r2, #0
 80064d4:	601a      	str	r2, [r3, #0]
 80064d6:	605a      	str	r2, [r3, #4]
 80064d8:	609a      	str	r2, [r3, #8]
 80064da:	60da      	str	r2, [r3, #12]
 80064dc:	611a      	str	r2, [r3, #16]
 80064de:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80064e0:	2004      	movs	r0, #4
 80064e2:	f7ff fc3b 	bl	8005d5c <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80064e6:	f7ff fb97 	bl	8005c18 <__NVIC_GetPriorityGrouping>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2200      	movs	r2, #0
 80064ee:	2100      	movs	r1, #0
 80064f0:	4618      	mov	r0, r3
 80064f2:	f7ff fbe7 	bl	8005cc4 <NVIC_EncodePriority>
 80064f6:	4603      	mov	r3, r0
 80064f8:	4619      	mov	r1, r3
 80064fa:	201e      	movs	r0, #30
 80064fc:	f7ff fbb8 	bl	8005c70 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8006500:	201e      	movs	r0, #30
 8006502:	f7ff fb97 	bl	8005c34 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 0;
 8006506:	2300      	movs	r3, #0
 8006508:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800650a:	2300      	movs	r3, #0
 800650c:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 0;
 800650e:	2300      	movs	r3, #0
 8006510:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006512:	2300      	movs	r3, #0
 8006514:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8006516:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800651a:	4619      	mov	r1, r3
 800651c:	4829      	ldr	r0, [pc, #164]	; (80065c4 <MX_TIM4_Init+0x118>)
 800651e:	f002 fa9d 	bl	8008a5c <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM4);
 8006522:	4828      	ldr	r0, [pc, #160]	; (80065c4 <MX_TIM4_Init+0x118>)
 8006524:	f7ff fc32 	bl	8005d8c <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8006528:	2100      	movs	r1, #0
 800652a:	4826      	ldr	r0, [pc, #152]	; (80065c4 <MX_TIM4_Init+0x118>)
 800652c:	f7ff fcf6 	bl	8005f1c <LL_TIM_SetClockSource>
  TIM_InitStruct.Autoreload = 0;
 8006530:	2300      	movs	r3, #0
 8006532:	647b      	str	r3, [r7, #68]	; 0x44
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 8006534:	2101      	movs	r1, #1
 8006536:	4823      	ldr	r0, [pc, #140]	; (80065c4 <MX_TIM4_Init+0x118>)
 8006538:	f7ff fc8c 	bl	8005e54 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 800653c:	2370      	movs	r3, #112	; 0x70
 800653e:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8006540:	2300      	movs	r3, #0
 8006542:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8006544:	2300      	movs	r3, #0
 8006546:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8006548:	2300      	movs	r3, #0
 800654a:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800654c:	2300      	movs	r3, #0
 800654e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8006550:	f107 031c 	add.w	r3, r7, #28
 8006554:	461a      	mov	r2, r3
 8006556:	2101      	movs	r1, #1
 8006558:	481a      	ldr	r0, [pc, #104]	; (80065c4 <MX_TIM4_Init+0x118>)
 800655a:	f002 fb21 	bl	8008ba0 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM4, LL_TIM_CHANNEL_CH1);
 800655e:	2101      	movs	r1, #1
 8006560:	4818      	ldr	r0, [pc, #96]	; (80065c4 <MX_TIM4_Init+0x118>)
 8006562:	f7ff fc23 	bl	8005dac <LL_TIM_OC_EnableFast>
  LL_TIM_SetOCRefClearInputSource(TIM4, LL_TIM_OCREF_CLR_INT_COMP1);
 8006566:	2100      	movs	r1, #0
 8006568:	4816      	ldr	r0, [pc, #88]	; (80065c4 <MX_TIM4_Init+0x118>)
 800656a:	f7ff fd2a 	bl	8005fc2 <LL_TIM_SetOCRefClearInputSource>
  LL_TIM_DisableExternalClock(TIM4);
 800656e:	4815      	ldr	r0, [pc, #84]	; (80065c4 <MX_TIM4_Init+0x118>)
 8006570:	f7ff fcc4 	bl	8005efc <LL_TIM_DisableExternalClock>
  LL_TIM_ConfigETR(TIM4, LL_TIM_ETR_POLARITY_NONINVERTED, LL_TIM_ETR_PRESCALER_DIV1, LL_TIM_ETR_FILTER_FDIV1);
 8006574:	2300      	movs	r3, #0
 8006576:	2200      	movs	r2, #0
 8006578:	2100      	movs	r1, #0
 800657a:	4812      	ldr	r0, [pc, #72]	; (80065c4 <MX_TIM4_Init+0x118>)
 800657c:	f7ff fd08 	bl	8005f90 <LL_TIM_ConfigETR>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8006580:	2100      	movs	r1, #0
 8006582:	4810      	ldr	r0, [pc, #64]	; (80065c4 <MX_TIM4_Init+0x118>)
 8006584:	f7ff fcdf 	bl	8005f46 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8006588:	480e      	ldr	r0, [pc, #56]	; (80065c4 <MX_TIM4_Init+0x118>)
 800658a:	f7ff fcf1 	bl	8005f70 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800658e:	2001      	movs	r0, #1
 8006590:	f7ff fbcc 	bl	8005d2c <LL_AHB2_GRP1_EnableClock>
    /**TIM4 GPIO Configuration
    PA11     ------> TIM4_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 8006594:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006598:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800659a:	2302      	movs	r3, #2
 800659c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800659e:	2300      	movs	r3, #0
 80065a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80065a2:	2300      	movs	r3, #0
 80065a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80065a6:	2300      	movs	r3, #0
 80065a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 80065aa:	230a      	movs	r3, #10
 80065ac:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80065ae:	1d3b      	adds	r3, r7, #4
 80065b0:	4619      	mov	r1, r3
 80065b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80065b6:	f001 fd4c 	bl	8008052 <LL_GPIO_Init>

}
 80065ba:	bf00      	nop
 80065bc:	3750      	adds	r7, #80	; 0x50
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
 80065c2:	bf00      	nop
 80065c4:	40000800 	.word	0x40000800

080065c8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b094      	sub	sp, #80	; 0x50
 80065cc:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80065ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80065d2:	2200      	movs	r2, #0
 80065d4:	601a      	str	r2, [r3, #0]
 80065d6:	605a      	str	r2, [r3, #4]
 80065d8:	609a      	str	r2, [r3, #8]
 80065da:	60da      	str	r2, [r3, #12]
 80065dc:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80065de:	f107 031c 	add.w	r3, r7, #28
 80065e2:	2220      	movs	r2, #32
 80065e4:	2100      	movs	r1, #0
 80065e6:	4618      	mov	r0, r3
 80065e8:	f002 ff96 	bl	8009518 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065ec:	1d3b      	adds	r3, r7, #4
 80065ee:	2200      	movs	r2, #0
 80065f0:	601a      	str	r2, [r3, #0]
 80065f2:	605a      	str	r2, [r3, #4]
 80065f4:	609a      	str	r2, [r3, #8]
 80065f6:	60da      	str	r2, [r3, #12]
 80065f8:	611a      	str	r2, [r3, #16]
 80065fa:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 80065fc:	2008      	movs	r0, #8
 80065fe:	f7ff fbad 	bl	8005d5c <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006602:	f7ff fb09 	bl	8005c18 <__NVIC_GetPriorityGrouping>
 8006606:	4603      	mov	r3, r0
 8006608:	2200      	movs	r2, #0
 800660a:	2100      	movs	r1, #0
 800660c:	4618      	mov	r0, r3
 800660e:	f7ff fb59 	bl	8005cc4 <NVIC_EncodePriority>
 8006612:	4603      	mov	r3, r0
 8006614:	4619      	mov	r1, r3
 8006616:	2032      	movs	r0, #50	; 0x32
 8006618:	f7ff fb2a 	bl	8005c70 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 800661c:	2032      	movs	r0, #50	; 0x32
 800661e:	f7ff fb09 	bl	8005c34 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 0;
 8006622:	2300      	movs	r3, #0
 8006624:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8006626:	2300      	movs	r3, #0
 8006628:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 0;
 800662a:	2300      	movs	r3, #0
 800662c:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800662e:	2300      	movs	r3, #0
 8006630:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8006632:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006636:	4619      	mov	r1, r3
 8006638:	4828      	ldr	r0, [pc, #160]	; (80066dc <MX_TIM5_Init+0x114>)
 800663a:	f002 fa0f 	bl	8008a5c <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM5);
 800663e:	4827      	ldr	r0, [pc, #156]	; (80066dc <MX_TIM5_Init+0x114>)
 8006640:	f7ff fba4 	bl	8005d8c <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8006644:	2100      	movs	r1, #0
 8006646:	4825      	ldr	r0, [pc, #148]	; (80066dc <MX_TIM5_Init+0x114>)
 8006648:	f7ff fc68 	bl	8005f1c <LL_TIM_SetClockSource>
  TIM_InitStruct.Autoreload = 0;
 800664c:	2300      	movs	r3, #0
 800664e:	647b      	str	r3, [r7, #68]	; 0x44
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH1);
 8006650:	2101      	movs	r1, #1
 8006652:	4822      	ldr	r0, [pc, #136]	; (80066dc <MX_TIM5_Init+0x114>)
 8006654:	f7ff fbfe 	bl	8005e54 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 8006658:	2370      	movs	r3, #112	; 0x70
 800665a:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800665c:	2300      	movs	r3, #0
 800665e:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8006660:	2300      	movs	r3, #0
 8006662:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8006664:	2300      	movs	r3, #0
 8006666:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8006668:	2300      	movs	r3, #0
 800666a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800666c:	f107 031c 	add.w	r3, r7, #28
 8006670:	461a      	mov	r2, r3
 8006672:	2101      	movs	r1, #1
 8006674:	4819      	ldr	r0, [pc, #100]	; (80066dc <MX_TIM5_Init+0x114>)
 8006676:	f002 fa93 	bl	8008ba0 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH1);
 800667a:	2101      	movs	r1, #1
 800667c:	4817      	ldr	r0, [pc, #92]	; (80066dc <MX_TIM5_Init+0x114>)
 800667e:	f7ff fb95 	bl	8005dac <LL_TIM_OC_EnableFast>
  LL_TIM_SetOCRefClearInputSource(TIM5, LL_TIM_OCREF_CLR_INT_COMP1);
 8006682:	2100      	movs	r1, #0
 8006684:	4815      	ldr	r0, [pc, #84]	; (80066dc <MX_TIM5_Init+0x114>)
 8006686:	f7ff fc9c 	bl	8005fc2 <LL_TIM_SetOCRefClearInputSource>
  LL_TIM_DisableExternalClock(TIM5);
 800668a:	4814      	ldr	r0, [pc, #80]	; (80066dc <MX_TIM5_Init+0x114>)
 800668c:	f7ff fc36 	bl	8005efc <LL_TIM_DisableExternalClock>
  LL_TIM_ConfigETR(TIM5, LL_TIM_ETR_POLARITY_NONINVERTED, LL_TIM_ETR_PRESCALER_DIV1, LL_TIM_ETR_FILTER_FDIV1);
 8006690:	2300      	movs	r3, #0
 8006692:	2200      	movs	r2, #0
 8006694:	2100      	movs	r1, #0
 8006696:	4811      	ldr	r0, [pc, #68]	; (80066dc <MX_TIM5_Init+0x114>)
 8006698:	f7ff fc7a 	bl	8005f90 <LL_TIM_ConfigETR>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 800669c:	2100      	movs	r1, #0
 800669e:	480f      	ldr	r0, [pc, #60]	; (80066dc <MX_TIM5_Init+0x114>)
 80066a0:	f7ff fc51 	bl	8005f46 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 80066a4:	480d      	ldr	r0, [pc, #52]	; (80066dc <MX_TIM5_Init+0x114>)
 80066a6:	f7ff fc63 	bl	8005f70 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80066aa:	2002      	movs	r0, #2
 80066ac:	f7ff fb3e 	bl	8005d2c <LL_AHB2_GRP1_EnableClock>
    /**TIM5 GPIO Configuration
    PB2     ------> TIM5_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80066b0:	2304      	movs	r3, #4
 80066b2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80066b4:	2302      	movs	r3, #2
 80066b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80066b8:	2300      	movs	r3, #0
 80066ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80066bc:	2300      	movs	r3, #0
 80066be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80066c0:	2300      	movs	r3, #0
 80066c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80066c4:	2302      	movs	r3, #2
 80066c6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066c8:	1d3b      	adds	r3, r7, #4
 80066ca:	4619      	mov	r1, r3
 80066cc:	4804      	ldr	r0, [pc, #16]	; (80066e0 <MX_TIM5_Init+0x118>)
 80066ce:	f001 fcc0 	bl	8008052 <LL_GPIO_Init>

}
 80066d2:	bf00      	nop
 80066d4:	3750      	adds	r7, #80	; 0x50
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	40000c00 	.word	0x40000c00
 80066e0:	48000400 	.word	0x48000400

080066e4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b086      	sub	sp, #24
 80066e8:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80066ea:	1d3b      	adds	r3, r7, #4
 80066ec:	2200      	movs	r2, #0
 80066ee:	601a      	str	r2, [r3, #0]
 80066f0:	605a      	str	r2, [r3, #4]
 80066f2:	609a      	str	r2, [r3, #8]
 80066f4:	60da      	str	r2, [r3, #12]
 80066f6:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 80066f8:	2010      	movs	r0, #16
 80066fa:	f7ff fb2f 	bl	8005d5c <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 80066fe:	f7ff fa8b 	bl	8005c18 <__NVIC_GetPriorityGrouping>
 8006702:	4603      	mov	r3, r0
 8006704:	2200      	movs	r2, #0
 8006706:	2101      	movs	r1, #1
 8006708:	4618      	mov	r0, r3
 800670a:	f7ff fadb 	bl	8005cc4 <NVIC_EncodePriority>
 800670e:	4603      	mov	r3, r0
 8006710:	4619      	mov	r1, r3
 8006712:	2036      	movs	r0, #54	; 0x36
 8006714:	f7ff faac 	bl	8005c70 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006718:	2036      	movs	r0, #54	; 0x36
 800671a:	f7ff fa8b 	bl	8005c34 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 9;
 800671e:	2309      	movs	r3, #9
 8006720:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8006722:	2300      	movs	r3, #0
 8006724:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 17000;
 8006726:	f244 2368 	movw	r3, #17000	; 0x4268
 800672a:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 800672c:	1d3b      	adds	r3, r7, #4
 800672e:	4619      	mov	r1, r3
 8006730:	4808      	ldr	r0, [pc, #32]	; (8006754 <MX_TIM6_Init+0x70>)
 8006732:	f002 f993 	bl	8008a5c <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM6);
 8006736:	4807      	ldr	r0, [pc, #28]	; (8006754 <MX_TIM6_Init+0x70>)
 8006738:	f7ff fb28 	bl	8005d8c <LL_TIM_EnableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 800673c:	2100      	movs	r1, #0
 800673e:	4805      	ldr	r0, [pc, #20]	; (8006754 <MX_TIM6_Init+0x70>)
 8006740:	f7ff fc01 	bl	8005f46 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8006744:	4803      	ldr	r0, [pc, #12]	; (8006754 <MX_TIM6_Init+0x70>)
 8006746:	f7ff fc13 	bl	8005f70 <LL_TIM_DisableMasterSlaveMode>

}
 800674a:	bf00      	nop
 800674c:	3718      	adds	r7, #24
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	40001000 	.word	0x40001000

08006758 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800675e:	1d3b      	adds	r3, r7, #4
 8006760:	2200      	movs	r2, #0
 8006762:	601a      	str	r2, [r3, #0]
 8006764:	605a      	str	r2, [r3, #4]
 8006766:	609a      	str	r2, [r3, #8]

  htim7.Instance = TIM7;
 8006768:	4b18      	ldr	r3, [pc, #96]	; (80067cc <MX_TIM7_Init+0x74>)
 800676a:	4a19      	ldr	r2, [pc, #100]	; (80067d0 <MX_TIM7_Init+0x78>)
 800676c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800676e:	4b17      	ldr	r3, [pc, #92]	; (80067cc <MX_TIM7_Init+0x74>)
 8006770:	2200      	movs	r2, #0
 8006772:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006774:	4b15      	ldr	r3, [pc, #84]	; (80067cc <MX_TIM7_Init+0x74>)
 8006776:	2200      	movs	r2, #0
 8006778:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 0;
 800677a:	4b14      	ldr	r3, [pc, #80]	; (80067cc <MX_TIM7_Init+0x74>)
 800677c:	2200      	movs	r2, #0
 800677e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006780:	4b12      	ldr	r3, [pc, #72]	; (80067cc <MX_TIM7_Init+0x74>)
 8006782:	2200      	movs	r2, #0
 8006784:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006786:	4811      	ldr	r0, [pc, #68]	; (80067cc <MX_TIM7_Init+0x74>)
 8006788:	f001 f96e 	bl	8007a68 <HAL_TIM_Base_Init>
 800678c:	4603      	mov	r3, r0
 800678e:	2b00      	cmp	r3, #0
 8006790:	d001      	beq.n	8006796 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8006792:	f7fe f9a9 	bl	8004ae8 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim7, TIM_OPMODE_SINGLE) != HAL_OK)
 8006796:	2108      	movs	r1, #8
 8006798:	480c      	ldr	r0, [pc, #48]	; (80067cc <MX_TIM7_Init+0x74>)
 800679a:	f001 f9bc 	bl	8007b16 <HAL_TIM_OnePulse_Init>
 800679e:	4603      	mov	r3, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d001      	beq.n	80067a8 <MX_TIM7_Init+0x50>
  {
    Error_Handler();
 80067a4:	f7fe f9a0 	bl	8004ae8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80067a8:	2300      	movs	r3, #0
 80067aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80067ac:	2300      	movs	r3, #0
 80067ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80067b0:	1d3b      	adds	r3, r7, #4
 80067b2:	4619      	mov	r1, r3
 80067b4:	4805      	ldr	r0, [pc, #20]	; (80067cc <MX_TIM7_Init+0x74>)
 80067b6:	f001 fab1 	bl	8007d1c <HAL_TIMEx_MasterConfigSynchronization>
 80067ba:	4603      	mov	r3, r0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d001      	beq.n	80067c4 <MX_TIM7_Init+0x6c>
  {
    Error_Handler();
 80067c0:	f7fe f992 	bl	8004ae8 <Error_Handler>
  }

}
 80067c4:	bf00      	nop
 80067c6:	3710      	adds	r7, #16
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	20000734 	.word	0x20000734
 80067d0:	40001400 	.word	0x40001400

080067d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b085      	sub	sp, #20
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a0a      	ldr	r2, [pc, #40]	; (800680c <HAL_TIM_Base_MspInit+0x38>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d10b      	bne.n	80067fe <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80067e6:	4b0a      	ldr	r3, [pc, #40]	; (8006810 <HAL_TIM_Base_MspInit+0x3c>)
 80067e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ea:	4a09      	ldr	r2, [pc, #36]	; (8006810 <HAL_TIM_Base_MspInit+0x3c>)
 80067ec:	f043 0320 	orr.w	r3, r3, #32
 80067f0:	6593      	str	r3, [r2, #88]	; 0x58
 80067f2:	4b07      	ldr	r3, [pc, #28]	; (8006810 <HAL_TIM_Base_MspInit+0x3c>)
 80067f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067f6:	f003 0320 	and.w	r3, r3, #32
 80067fa:	60fb      	str	r3, [r7, #12]
 80067fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80067fe:	bf00      	nop
 8006800:	3714      	adds	r7, #20
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	40001400 	.word	0x40001400
 8006810:	40021000 	.word	0x40021000

08006814 <__NVIC_GetPriorityGrouping>:
{
 8006814:	b480      	push	{r7}
 8006816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006818:	4b04      	ldr	r3, [pc, #16]	; (800682c <__NVIC_GetPriorityGrouping+0x18>)
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	0a1b      	lsrs	r3, r3, #8
 800681e:	f003 0307 	and.w	r3, r3, #7
}
 8006822:	4618      	mov	r0, r3
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr
 800682c:	e000ed00 	.word	0xe000ed00

08006830 <__NVIC_EnableIRQ>:
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	4603      	mov	r3, r0
 8006838:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800683a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800683e:	2b00      	cmp	r3, #0
 8006840:	db0b      	blt.n	800685a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006842:	79fb      	ldrb	r3, [r7, #7]
 8006844:	f003 021f 	and.w	r2, r3, #31
 8006848:	4907      	ldr	r1, [pc, #28]	; (8006868 <__NVIC_EnableIRQ+0x38>)
 800684a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800684e:	095b      	lsrs	r3, r3, #5
 8006850:	2001      	movs	r0, #1
 8006852:	fa00 f202 	lsl.w	r2, r0, r2
 8006856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800685a:	bf00      	nop
 800685c:	370c      	adds	r7, #12
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr
 8006866:	bf00      	nop
 8006868:	e000e100 	.word	0xe000e100

0800686c <__NVIC_SetPriority>:
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	4603      	mov	r3, r0
 8006874:	6039      	str	r1, [r7, #0]
 8006876:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800687c:	2b00      	cmp	r3, #0
 800687e:	db0a      	blt.n	8006896 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	b2da      	uxtb	r2, r3
 8006884:	490c      	ldr	r1, [pc, #48]	; (80068b8 <__NVIC_SetPriority+0x4c>)
 8006886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800688a:	0112      	lsls	r2, r2, #4
 800688c:	b2d2      	uxtb	r2, r2
 800688e:	440b      	add	r3, r1
 8006890:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006894:	e00a      	b.n	80068ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	b2da      	uxtb	r2, r3
 800689a:	4908      	ldr	r1, [pc, #32]	; (80068bc <__NVIC_SetPriority+0x50>)
 800689c:	79fb      	ldrb	r3, [r7, #7]
 800689e:	f003 030f 	and.w	r3, r3, #15
 80068a2:	3b04      	subs	r3, #4
 80068a4:	0112      	lsls	r2, r2, #4
 80068a6:	b2d2      	uxtb	r2, r2
 80068a8:	440b      	add	r3, r1
 80068aa:	761a      	strb	r2, [r3, #24]
}
 80068ac:	bf00      	nop
 80068ae:	370c      	adds	r7, #12
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr
 80068b8:	e000e100 	.word	0xe000e100
 80068bc:	e000ed00 	.word	0xe000ed00

080068c0 <NVIC_EncodePriority>:
{
 80068c0:	b480      	push	{r7}
 80068c2:	b089      	sub	sp, #36	; 0x24
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f003 0307 	and.w	r3, r3, #7
 80068d2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	f1c3 0307 	rsb	r3, r3, #7
 80068da:	2b04      	cmp	r3, #4
 80068dc:	bf28      	it	cs
 80068de:	2304      	movcs	r3, #4
 80068e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	3304      	adds	r3, #4
 80068e6:	2b06      	cmp	r3, #6
 80068e8:	d902      	bls.n	80068f0 <NVIC_EncodePriority+0x30>
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	3b03      	subs	r3, #3
 80068ee:	e000      	b.n	80068f2 <NVIC_EncodePriority+0x32>
 80068f0:	2300      	movs	r3, #0
 80068f2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068f4:	f04f 32ff 	mov.w	r2, #4294967295
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	fa02 f303 	lsl.w	r3, r2, r3
 80068fe:	43da      	mvns	r2, r3
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	401a      	ands	r2, r3
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006908:	f04f 31ff 	mov.w	r1, #4294967295
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	fa01 f303 	lsl.w	r3, r1, r3
 8006912:	43d9      	mvns	r1, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006918:	4313      	orrs	r3, r2
}
 800691a:	4618      	mov	r0, r3
 800691c:	3724      	adds	r7, #36	; 0x24
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr
	...

08006928 <LL_DMA_SetDataTransferDirection>:
{
 8006928:	b480      	push	{r7}
 800692a:	b087      	sub	sp, #28
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8006938:	4a0e      	ldr	r2, [pc, #56]	; (8006974 <LL_DMA_SetDataTransferDirection+0x4c>)
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	4413      	add	r3, r2
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	461a      	mov	r2, r3
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	4413      	add	r3, r2
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800694c:	f023 0310 	bic.w	r3, r3, #16
 8006950:	4908      	ldr	r1, [pc, #32]	; (8006974 <LL_DMA_SetDataTransferDirection+0x4c>)
 8006952:	68ba      	ldr	r2, [r7, #8]
 8006954:	440a      	add	r2, r1
 8006956:	7812      	ldrb	r2, [r2, #0]
 8006958:	4611      	mov	r1, r2
 800695a:	697a      	ldr	r2, [r7, #20]
 800695c:	440a      	add	r2, r1
 800695e:	4611      	mov	r1, r2
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	4313      	orrs	r3, r2
 8006964:	600b      	str	r3, [r1, #0]
}
 8006966:	bf00      	nop
 8006968:	371c      	adds	r7, #28
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	0800e798 	.word	0x0800e798

08006978 <LL_DMA_SetMode>:
{
 8006978:	b480      	push	{r7}
 800697a:	b087      	sub	sp, #28
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8006988:	4a0d      	ldr	r2, [pc, #52]	; (80069c0 <LL_DMA_SetMode+0x48>)
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	4413      	add	r3, r2
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	461a      	mov	r2, r3
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	4413      	add	r3, r2
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f023 0220 	bic.w	r2, r3, #32
 800699c:	4908      	ldr	r1, [pc, #32]	; (80069c0 <LL_DMA_SetMode+0x48>)
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	440b      	add	r3, r1
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	4619      	mov	r1, r3
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	440b      	add	r3, r1
 80069aa:	4619      	mov	r1, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	600b      	str	r3, [r1, #0]
}
 80069b2:	bf00      	nop
 80069b4:	371c      	adds	r7, #28
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop
 80069c0:	0800e798 	.word	0x0800e798

080069c4 <LL_DMA_SetPeriphIncMode>:
{
 80069c4:	b480      	push	{r7}
 80069c6:	b087      	sub	sp, #28
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	60b9      	str	r1, [r7, #8]
 80069ce:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 80069d4:	4a0d      	ldr	r2, [pc, #52]	; (8006a0c <LL_DMA_SetPeriphIncMode+0x48>)
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	4413      	add	r3, r2
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	461a      	mov	r2, r3
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	4413      	add	r3, r2
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80069e8:	4908      	ldr	r1, [pc, #32]	; (8006a0c <LL_DMA_SetPeriphIncMode+0x48>)
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	440b      	add	r3, r1
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	4619      	mov	r1, r3
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	440b      	add	r3, r1
 80069f6:	4619      	mov	r1, r3
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	600b      	str	r3, [r1, #0]
}
 80069fe:	bf00      	nop
 8006a00:	371c      	adds	r7, #28
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr
 8006a0a:	bf00      	nop
 8006a0c:	0800e798 	.word	0x0800e798

08006a10 <LL_DMA_SetMemoryIncMode>:
{
 8006a10:	b480      	push	{r7}
 8006a12:	b087      	sub	sp, #28
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	60b9      	str	r1, [r7, #8]
 8006a1a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8006a20:	4a0d      	ldr	r2, [pc, #52]	; (8006a58 <LL_DMA_SetMemoryIncMode+0x48>)
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	4413      	add	r3, r2
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	461a      	mov	r2, r3
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	4413      	add	r3, r2
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a34:	4908      	ldr	r1, [pc, #32]	; (8006a58 <LL_DMA_SetMemoryIncMode+0x48>)
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	440b      	add	r3, r1
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	440b      	add	r3, r1
 8006a42:	4619      	mov	r1, r3
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	4313      	orrs	r3, r2
 8006a48:	600b      	str	r3, [r1, #0]
}
 8006a4a:	bf00      	nop
 8006a4c:	371c      	adds	r7, #28
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr
 8006a56:	bf00      	nop
 8006a58:	0800e798 	.word	0x0800e798

08006a5c <LL_DMA_SetPeriphSize>:
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b087      	sub	sp, #28
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8006a6c:	4a0d      	ldr	r2, [pc, #52]	; (8006aa4 <LL_DMA_SetPeriphSize+0x48>)
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	4413      	add	r3, r2
 8006a72:	781b      	ldrb	r3, [r3, #0]
 8006a74:	461a      	mov	r2, r3
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	4413      	add	r3, r2
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006a80:	4908      	ldr	r1, [pc, #32]	; (8006aa4 <LL_DMA_SetPeriphSize+0x48>)
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	440b      	add	r3, r1
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	4619      	mov	r1, r3
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	440b      	add	r3, r1
 8006a8e:	4619      	mov	r1, r3
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	600b      	str	r3, [r1, #0]
}
 8006a96:	bf00      	nop
 8006a98:	371c      	adds	r7, #28
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	0800e798 	.word	0x0800e798

08006aa8 <LL_DMA_SetMemorySize>:
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b087      	sub	sp, #28
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	60f8      	str	r0, [r7, #12]
 8006ab0:	60b9      	str	r1, [r7, #8]
 8006ab2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8006ab8:	4a0d      	ldr	r2, [pc, #52]	; (8006af0 <LL_DMA_SetMemorySize+0x48>)
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	4413      	add	r3, r2
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006acc:	4908      	ldr	r1, [pc, #32]	; (8006af0 <LL_DMA_SetMemorySize+0x48>)
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	440b      	add	r3, r1
 8006ad2:	781b      	ldrb	r3, [r3, #0]
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	440b      	add	r3, r1
 8006ada:	4619      	mov	r1, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	600b      	str	r3, [r1, #0]
}
 8006ae2:	bf00      	nop
 8006ae4:	371c      	adds	r7, #28
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	0800e798 	.word	0x0800e798

08006af4 <LL_DMA_SetChannelPriorityLevel>:
{
 8006af4:	b480      	push	{r7}
 8006af6:	b087      	sub	sp, #28
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	60f8      	str	r0, [r7, #12]
 8006afc:	60b9      	str	r1, [r7, #8]
 8006afe:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8006b04:	4a0d      	ldr	r2, [pc, #52]	; (8006b3c <LL_DMA_SetChannelPriorityLevel+0x48>)
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	4413      	add	r3, r2
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	4413      	add	r3, r2
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006b18:	4908      	ldr	r1, [pc, #32]	; (8006b3c <LL_DMA_SetChannelPriorityLevel+0x48>)
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	440b      	add	r3, r1
 8006b1e:	781b      	ldrb	r3, [r3, #0]
 8006b20:	4619      	mov	r1, r3
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	440b      	add	r3, r1
 8006b26:	4619      	mov	r1, r3
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	600b      	str	r3, [r1, #0]
}
 8006b2e:	bf00      	nop
 8006b30:	371c      	adds	r7, #28
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr
 8006b3a:	bf00      	nop
 8006b3c:	0800e798 	.word	0x0800e798

08006b40 <LL_DMA_SetPeriphRequest>:
{
 8006b40:	b480      	push	{r7}
 8006b42:	b087      	sub	sp, #28
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	0a9b      	lsrs	r3, r3, #10
 8006b50:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8006b54:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8006b58:	00db      	lsls	r3, r3, #3
 8006b5a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8006b5c:	68ba      	ldr	r2, [r7, #8]
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	4413      	add	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006b68:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006b72:	68ba      	ldr	r2, [r7, #8]
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	4413      	add	r3, r2
 8006b78:	009b      	lsls	r3, r3, #2
 8006b7a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006b7e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8006b82:	687a      	ldr	r2, [r7, #4]
 8006b84:	430a      	orrs	r2, r1
 8006b86:	601a      	str	r2, [r3, #0]
}
 8006b88:	bf00      	nop
 8006b8a:	371c      	adds	r7, #28
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <LL_AHB2_GRP1_EnableClock>:
{
 8006b94:	b480      	push	{r7}
 8006b96:	b085      	sub	sp, #20
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006b9c:	4b08      	ldr	r3, [pc, #32]	; (8006bc0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006b9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006ba0:	4907      	ldr	r1, [pc, #28]	; (8006bc0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006ba8:	4b05      	ldr	r3, [pc, #20]	; (8006bc0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006baa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4013      	ands	r3, r2
 8006bb0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
}
 8006bb4:	bf00      	nop
 8006bb6:	3714      	adds	r7, #20
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr
 8006bc0:	40021000 	.word	0x40021000

08006bc4 <LL_APB2_GRP1_EnableClock>:
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b085      	sub	sp, #20
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8006bcc:	4b08      	ldr	r3, [pc, #32]	; (8006bf0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8006bce:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006bd0:	4907      	ldr	r1, [pc, #28]	; (8006bf0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006bd8:	4b05      	ldr	r3, [pc, #20]	; (8006bf0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8006bda:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4013      	ands	r3, r2
 8006be0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006be2:	68fb      	ldr	r3, [r7, #12]
}
 8006be4:	bf00      	nop
 8006be6:	3714      	adds	r7, #20
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr
 8006bf0:	40021000 	.word	0x40021000

08006bf4 <LL_USART_Enable>:
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f043 0201 	orr.w	r2, r3, #1
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	601a      	str	r2, [r3, #0]
}
 8006c08:	bf00      	nop
 8006c0a:	370c      	adds	r7, #12
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <LL_USART_DisableFIFO>:
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	601a      	str	r2, [r3, #0]
}
 8006c28:	bf00      	nop
 8006c2a:	370c      	adds	r7, #12
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr

08006c34 <LL_USART_SetTXFIFOThreshold>:
{
 8006c34:	b480      	push	{r7}
 8006c36:	b083      	sub	sp, #12
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
 8006c3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	075b      	lsls	r3, r3, #29
 8006c4a:	431a      	orrs	r2, r3
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	609a      	str	r2, [r3, #8]
}
 8006c50:	bf00      	nop
 8006c52:	370c      	adds	r7, #12
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <LL_USART_SetRXFIFOThreshold>:
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b083      	sub	sp, #12
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	065b      	lsls	r3, r3, #25
 8006c72:	431a      	orrs	r2, r3
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	609a      	str	r2, [r3, #8]
}
 8006c78:	bf00      	nop
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <LL_USART_ConfigAsyncMode>:
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	609a      	str	r2, [r3, #8]
}
 8006ca4:	bf00      	nop
 8006ca6:	370c      	adds	r7, #12
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr

08006cb0 <LL_USART_IsActiveFlag_TEACK>:
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	69db      	ldr	r3, [r3, #28]
 8006cbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cc0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006cc4:	d101      	bne.n	8006cca <LL_USART_IsActiveFlag_TEACK+0x1a>
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e000      	b.n	8006ccc <LL_USART_IsActiveFlag_TEACK+0x1c>
 8006cca:	2300      	movs	r3, #0
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	370c      	adds	r7, #12
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr

08006cd8 <LL_USART_IsActiveFlag_REACK>:
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	69db      	ldr	r3, [r3, #28]
 8006ce4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ce8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006cec:	d101      	bne.n	8006cf2 <LL_USART_IsActiveFlag_REACK+0x1a>
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e000      	b.n	8006cf4 <LL_USART_IsActiveFlag_REACK+0x1c>
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <myUsartInit>:
/* Includes ------------------------------------------------------------------*/
#include "usart.h"

/* USER CODE BEGIN 0 */
void myUsartInit(void)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	af00      	add	r7, sp, #0

	USART1->CR1 &= (~USART_CR1_UE);
 8006d04:	4b1d      	ldr	r3, [pc, #116]	; (8006d7c <myUsartInit+0x7c>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a1c      	ldr	r2, [pc, #112]	; (8006d7c <myUsartInit+0x7c>)
 8006d0a:	f023 0301 	bic.w	r3, r3, #1
 8006d0e:	6013      	str	r3, [r2, #0]
	//USART1->CR3 |= USART_CR3_OVRDIS;
	USART1->CR1 |= USART_CR1_RXNEIE;
 8006d10:	4b1a      	ldr	r3, [pc, #104]	; (8006d7c <myUsartInit+0x7c>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a19      	ldr	r2, [pc, #100]	; (8006d7c <myUsartInit+0x7c>)
 8006d16:	f043 0320 	orr.w	r3, r3, #32
 8006d1a:	6013      	str	r3, [r2, #0]
	USART1->CR1 |= USART_CR1_UE;
 8006d1c:	4b17      	ldr	r3, [pc, #92]	; (8006d7c <myUsartInit+0x7c>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a16      	ldr	r2, [pc, #88]	; (8006d7c <myUsartInit+0x7c>)
 8006d22:	f043 0301 	orr.w	r3, r3, #1
 8006d26:	6013      	str	r3, [r2, #0]
	  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_USART1_TX);
 8006d28:	2219      	movs	r2, #25
 8006d2a:	2100      	movs	r1, #0
 8006d2c:	4814      	ldr	r0, [pc, #80]	; (8006d80 <myUsartInit+0x80>)
 8006d2e:	f7ff ff07 	bl	8006b40 <LL_DMA_SetPeriphRequest>

	  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8006d32:	2210      	movs	r2, #16
 8006d34:	2100      	movs	r1, #0
 8006d36:	4812      	ldr	r0, [pc, #72]	; (8006d80 <myUsartInit+0x80>)
 8006d38:	f7ff fdf6 	bl	8006928 <LL_DMA_SetDataTransferDirection>

	  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	2100      	movs	r1, #0
 8006d40:	480f      	ldr	r0, [pc, #60]	; (8006d80 <myUsartInit+0x80>)
 8006d42:	f7ff fed7 	bl	8006af4 <LL_DMA_SetChannelPriorityLevel>

	  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 8006d46:	2200      	movs	r2, #0
 8006d48:	2100      	movs	r1, #0
 8006d4a:	480d      	ldr	r0, [pc, #52]	; (8006d80 <myUsartInit+0x80>)
 8006d4c:	f7ff fe14 	bl	8006978 <LL_DMA_SetMode>

	  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8006d50:	2200      	movs	r2, #0
 8006d52:	2100      	movs	r1, #0
 8006d54:	480a      	ldr	r0, [pc, #40]	; (8006d80 <myUsartInit+0x80>)
 8006d56:	f7ff fe35 	bl	80069c4 <LL_DMA_SetPeriphIncMode>

	  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8006d5a:	2280      	movs	r2, #128	; 0x80
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	4808      	ldr	r0, [pc, #32]	; (8006d80 <myUsartInit+0x80>)
 8006d60:	f7ff fe56 	bl	8006a10 <LL_DMA_SetMemoryIncMode>

	  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 8006d64:	2200      	movs	r2, #0
 8006d66:	2100      	movs	r1, #0
 8006d68:	4805      	ldr	r0, [pc, #20]	; (8006d80 <myUsartInit+0x80>)
 8006d6a:	f7ff fe77 	bl	8006a5c <LL_DMA_SetPeriphSize>

	  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8006d6e:	2200      	movs	r2, #0
 8006d70:	2100      	movs	r1, #0
 8006d72:	4803      	ldr	r0, [pc, #12]	; (8006d80 <myUsartInit+0x80>)
 8006d74:	f7ff fe98 	bl	8006aa8 <LL_DMA_SetMemorySize>

}
 8006d78:	bf00      	nop
 8006d7a:	bd80      	pop	{r7, pc}
 8006d7c:	40013800 	.word	0x40013800
 8006d80:	40020000 	.word	0x40020000

08006d84 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b08e      	sub	sp, #56	; 0x38
 8006d88:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8006d8a:	f107 0318 	add.w	r3, r7, #24
 8006d8e:	2220      	movs	r2, #32
 8006d90:	2100      	movs	r1, #0
 8006d92:	4618      	mov	r0, r3
 8006d94:	f002 fbc0 	bl	8009518 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d98:	463b      	mov	r3, r7
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	601a      	str	r2, [r3, #0]
 8006d9e:	605a      	str	r2, [r3, #4]
 8006da0:	609a      	str	r2, [r3, #8]
 8006da2:	60da      	str	r2, [r3, #12]
 8006da4:	611a      	str	r2, [r3, #16]
 8006da6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8006da8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006dac:	f7ff ff0a 	bl	8006bc4 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006db0:	2001      	movs	r0, #1
 8006db2:	f7ff feef 	bl	8006b94 <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8006db6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006dba:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006dbc:	2302      	movs	r3, #2
 8006dbe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8006dcc:	2307      	movs	r3, #7
 8006dce:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006dd0:	463b      	mov	r3, r7
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006dd8:	f001 f93b 	bl	8008052 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8006ddc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006de0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006de2:	2302      	movs	r3, #2
 8006de4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006de6:	2300      	movs	r3, #0
 8006de8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006dea:	2300      	movs	r3, #0
 8006dec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006dee:	2300      	movs	r3, #0
 8006df0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8006df2:	2307      	movs	r3, #7
 8006df4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006df6:	463b      	mov	r3, r7
 8006df8:	4619      	mov	r1, r3
 8006dfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006dfe:	f001 f928 	bl	8008052 <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_USART1_TX);
 8006e02:	2219      	movs	r2, #25
 8006e04:	2100      	movs	r1, #0
 8006e06:	4838      	ldr	r0, [pc, #224]	; (8006ee8 <MX_USART1_UART_Init+0x164>)
 8006e08:	f7ff fe9a 	bl	8006b40 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8006e0c:	2210      	movs	r2, #16
 8006e0e:	2100      	movs	r1, #0
 8006e10:	4835      	ldr	r0, [pc, #212]	; (8006ee8 <MX_USART1_UART_Init+0x164>)
 8006e12:	f7ff fd89 	bl	8006928 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8006e16:	2200      	movs	r2, #0
 8006e18:	2100      	movs	r1, #0
 8006e1a:	4833      	ldr	r0, [pc, #204]	; (8006ee8 <MX_USART1_UART_Init+0x164>)
 8006e1c:	f7ff fe6a 	bl	8006af4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 8006e20:	2200      	movs	r2, #0
 8006e22:	2100      	movs	r1, #0
 8006e24:	4830      	ldr	r0, [pc, #192]	; (8006ee8 <MX_USART1_UART_Init+0x164>)
 8006e26:	f7ff fda7 	bl	8006978 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	2100      	movs	r1, #0
 8006e2e:	482e      	ldr	r0, [pc, #184]	; (8006ee8 <MX_USART1_UART_Init+0x164>)
 8006e30:	f7ff fdc8 	bl	80069c4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8006e34:	2280      	movs	r2, #128	; 0x80
 8006e36:	2100      	movs	r1, #0
 8006e38:	482b      	ldr	r0, [pc, #172]	; (8006ee8 <MX_USART1_UART_Init+0x164>)
 8006e3a:	f7ff fde9 	bl	8006a10 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 8006e3e:	2200      	movs	r2, #0
 8006e40:	2100      	movs	r1, #0
 8006e42:	4829      	ldr	r0, [pc, #164]	; (8006ee8 <MX_USART1_UART_Init+0x164>)
 8006e44:	f7ff fe0a 	bl	8006a5c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8006e48:	2200      	movs	r2, #0
 8006e4a:	2100      	movs	r1, #0
 8006e4c:	4826      	ldr	r0, [pc, #152]	; (8006ee8 <MX_USART1_UART_Init+0x164>)
 8006e4e:	f7ff fe2b 	bl	8006aa8 <LL_DMA_SetMemorySize>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 8006e52:	f7ff fcdf 	bl	8006814 <__NVIC_GetPriorityGrouping>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2200      	movs	r2, #0
 8006e5a:	2102      	movs	r1, #2
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7ff fd2f 	bl	80068c0 <NVIC_EncodePriority>
 8006e62:	4603      	mov	r3, r0
 8006e64:	4619      	mov	r1, r3
 8006e66:	2025      	movs	r0, #37	; 0x25
 8006e68:	f7ff fd00 	bl	800686c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8006e6c:	2025      	movs	r0, #37	; 0x25
 8006e6e:	f7ff fcdf 	bl	8006830 <__NVIC_EnableIRQ>

  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8006e72:	2300      	movs	r3, #0
 8006e74:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 8006e76:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8006e7a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8006e80:	2300      	movs	r3, #0
 8006e82:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8006e84:	2300      	movs	r3, #0
 8006e86:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8006e88:	230c      	movs	r3, #12
 8006e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8006e90:	2300      	movs	r3, #0
 8006e92:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8006e94:	f107 0318 	add.w	r3, r7, #24
 8006e98:	4619      	mov	r1, r3
 8006e9a:	4814      	ldr	r0, [pc, #80]	; (8006eec <MX_USART1_UART_Init+0x168>)
 8006e9c:	f002 fa6e 	bl	800937c <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8006ea0:	2100      	movs	r1, #0
 8006ea2:	4812      	ldr	r0, [pc, #72]	; (8006eec <MX_USART1_UART_Init+0x168>)
 8006ea4:	f7ff fec6 	bl	8006c34 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8006ea8:	2100      	movs	r1, #0
 8006eaa:	4810      	ldr	r0, [pc, #64]	; (8006eec <MX_USART1_UART_Init+0x168>)
 8006eac:	f7ff fed6 	bl	8006c5c <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 8006eb0:	480e      	ldr	r0, [pc, #56]	; (8006eec <MX_USART1_UART_Init+0x168>)
 8006eb2:	f7ff feaf 	bl	8006c14 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 8006eb6:	480d      	ldr	r0, [pc, #52]	; (8006eec <MX_USART1_UART_Init+0x168>)
 8006eb8:	f7ff fee4 	bl	8006c84 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 8006ebc:	480b      	ldr	r0, [pc, #44]	; (8006eec <MX_USART1_UART_Init+0x168>)
 8006ebe:	f7ff fe99 	bl	8006bf4 <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 8006ec2:	bf00      	nop
 8006ec4:	4809      	ldr	r0, [pc, #36]	; (8006eec <MX_USART1_UART_Init+0x168>)
 8006ec6:	f7ff fef3 	bl	8006cb0 <LL_USART_IsActiveFlag_TEACK>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d0f9      	beq.n	8006ec4 <MX_USART1_UART_Init+0x140>
 8006ed0:	4806      	ldr	r0, [pc, #24]	; (8006eec <MX_USART1_UART_Init+0x168>)
 8006ed2:	f7ff ff01 	bl	8006cd8 <LL_USART_IsActiveFlag_REACK>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d0f3      	beq.n	8006ec4 <MX_USART1_UART_Init+0x140>
  {
  }

}
 8006edc:	bf00      	nop
 8006ede:	bf00      	nop
 8006ee0:	3738      	adds	r7, #56	; 0x38
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	40020000 	.word	0x40020000
 8006eec:	40013800 	.word	0x40013800

08006ef0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006ef0:	480d      	ldr	r0, [pc, #52]	; (8006f28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006ef2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006ef4:	480d      	ldr	r0, [pc, #52]	; (8006f2c <LoopForever+0x6>)
  ldr r1, =_edata
 8006ef6:	490e      	ldr	r1, [pc, #56]	; (8006f30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006ef8:	4a0e      	ldr	r2, [pc, #56]	; (8006f34 <LoopForever+0xe>)
  movs r3, #0
 8006efa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006efc:	e002      	b.n	8006f04 <LoopCopyDataInit>

08006efe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006efe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006f00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006f02:	3304      	adds	r3, #4

08006f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006f04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006f06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006f08:	d3f9      	bcc.n	8006efe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006f0a:	4a0b      	ldr	r2, [pc, #44]	; (8006f38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006f0c:	4c0b      	ldr	r4, [pc, #44]	; (8006f3c <LoopForever+0x16>)
  movs r3, #0
 8006f0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006f10:	e001      	b.n	8006f16 <LoopFillZerobss>

08006f12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006f12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006f14:	3204      	adds	r2, #4

08006f16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006f16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006f18:	d3fb      	bcc.n	8006f12 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006f1a:	f7fe fe67 	bl	8005bec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006f1e:	f002 fac9 	bl	80094b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006f22:	f7fd fd43 	bl	80049ac <main>

08006f26 <LoopForever>:

LoopForever:
    b LoopForever
 8006f26:	e7fe      	b.n	8006f26 <LoopForever>
  ldr   r0, =_estack
 8006f28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006f2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006f30:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8006f34:	0800eca4 	.word	0x0800eca4
  ldr r2, =_sbss
 8006f38:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8006f3c:	20000794 	.word	0x20000794

08006f40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006f40:	e7fe      	b.n	8006f40 <ADC1_2_IRQHandler>

08006f42 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b082      	sub	sp, #8
 8006f46:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006f4c:	2003      	movs	r0, #3
 8006f4e:	f000 f91b 	bl	8007188 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006f52:	2000      	movs	r0, #0
 8006f54:	f000 f80e 	bl	8006f74 <HAL_InitTick>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d002      	beq.n	8006f64 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	71fb      	strb	r3, [r7, #7]
 8006f62:	e001      	b.n	8006f68 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006f64:	f7fe fb1a 	bl	800559c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006f68:	79fb      	ldrb	r3, [r7, #7]

}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3708      	adds	r7, #8
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
	...

08006f74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006f80:	4b16      	ldr	r3, [pc, #88]	; (8006fdc <HAL_InitTick+0x68>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d022      	beq.n	8006fce <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006f88:	4b15      	ldr	r3, [pc, #84]	; (8006fe0 <HAL_InitTick+0x6c>)
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	4b13      	ldr	r3, [pc, #76]	; (8006fdc <HAL_InitTick+0x68>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006f94:	fbb1 f3f3 	udiv	r3, r1, r3
 8006f98:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f000 f918 	bl	80071d2 <HAL_SYSTICK_Config>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d10f      	bne.n	8006fc8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2b0f      	cmp	r3, #15
 8006fac:	d809      	bhi.n	8006fc2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006fae:	2200      	movs	r2, #0
 8006fb0:	6879      	ldr	r1, [r7, #4]
 8006fb2:	f04f 30ff 	mov.w	r0, #4294967295
 8006fb6:	f000 f8f2 	bl	800719e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006fba:	4a0a      	ldr	r2, [pc, #40]	; (8006fe4 <HAL_InitTick+0x70>)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6013      	str	r3, [r2, #0]
 8006fc0:	e007      	b.n	8006fd2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	73fb      	strb	r3, [r7, #15]
 8006fc6:	e004      	b.n	8006fd2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	73fb      	strb	r3, [r7, #15]
 8006fcc:	e001      	b.n	8006fd2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3710      	adds	r7, #16
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}
 8006fdc:	2000000c 	.word	0x2000000c
 8006fe0:	20000004 	.word	0x20000004
 8006fe4:	20000008 	.word	0x20000008

08006fe8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006fec:	4b05      	ldr	r3, [pc, #20]	; (8007004 <HAL_IncTick+0x1c>)
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	4b05      	ldr	r3, [pc, #20]	; (8007008 <HAL_IncTick+0x20>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4413      	add	r3, r2
 8006ff6:	4a03      	ldr	r2, [pc, #12]	; (8007004 <HAL_IncTick+0x1c>)
 8006ff8:	6013      	str	r3, [r2, #0]
}
 8006ffa:	bf00      	nop
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007002:	4770      	bx	lr
 8007004:	20000780 	.word	0x20000780
 8007008:	2000000c 	.word	0x2000000c

0800700c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800700c:	b480      	push	{r7}
 800700e:	af00      	add	r7, sp, #0
  return uwTick;
 8007010:	4b03      	ldr	r3, [pc, #12]	; (8007020 <HAL_GetTick+0x14>)
 8007012:	681b      	ldr	r3, [r3, #0]
}
 8007014:	4618      	mov	r0, r3
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	20000780 	.word	0x20000780

08007024 <__NVIC_SetPriorityGrouping>:
{
 8007024:	b480      	push	{r7}
 8007026:	b085      	sub	sp, #20
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f003 0307 	and.w	r3, r3, #7
 8007032:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007034:	4b0c      	ldr	r3, [pc, #48]	; (8007068 <__NVIC_SetPriorityGrouping+0x44>)
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800703a:	68ba      	ldr	r2, [r7, #8]
 800703c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007040:	4013      	ands	r3, r2
 8007042:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800704c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007050:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007054:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007056:	4a04      	ldr	r2, [pc, #16]	; (8007068 <__NVIC_SetPriorityGrouping+0x44>)
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	60d3      	str	r3, [r2, #12]
}
 800705c:	bf00      	nop
 800705e:	3714      	adds	r7, #20
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr
 8007068:	e000ed00 	.word	0xe000ed00

0800706c <__NVIC_GetPriorityGrouping>:
{
 800706c:	b480      	push	{r7}
 800706e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007070:	4b04      	ldr	r3, [pc, #16]	; (8007084 <__NVIC_GetPriorityGrouping+0x18>)
 8007072:	68db      	ldr	r3, [r3, #12]
 8007074:	0a1b      	lsrs	r3, r3, #8
 8007076:	f003 0307 	and.w	r3, r3, #7
}
 800707a:	4618      	mov	r0, r3
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr
 8007084:	e000ed00 	.word	0xe000ed00

08007088 <__NVIC_SetPriority>:
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	4603      	mov	r3, r0
 8007090:	6039      	str	r1, [r7, #0]
 8007092:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007098:	2b00      	cmp	r3, #0
 800709a:	db0a      	blt.n	80070b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	b2da      	uxtb	r2, r3
 80070a0:	490c      	ldr	r1, [pc, #48]	; (80070d4 <__NVIC_SetPriority+0x4c>)
 80070a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070a6:	0112      	lsls	r2, r2, #4
 80070a8:	b2d2      	uxtb	r2, r2
 80070aa:	440b      	add	r3, r1
 80070ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80070b0:	e00a      	b.n	80070c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	b2da      	uxtb	r2, r3
 80070b6:	4908      	ldr	r1, [pc, #32]	; (80070d8 <__NVIC_SetPriority+0x50>)
 80070b8:	79fb      	ldrb	r3, [r7, #7]
 80070ba:	f003 030f 	and.w	r3, r3, #15
 80070be:	3b04      	subs	r3, #4
 80070c0:	0112      	lsls	r2, r2, #4
 80070c2:	b2d2      	uxtb	r2, r2
 80070c4:	440b      	add	r3, r1
 80070c6:	761a      	strb	r2, [r3, #24]
}
 80070c8:	bf00      	nop
 80070ca:	370c      	adds	r7, #12
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr
 80070d4:	e000e100 	.word	0xe000e100
 80070d8:	e000ed00 	.word	0xe000ed00

080070dc <NVIC_EncodePriority>:
{
 80070dc:	b480      	push	{r7}
 80070de:	b089      	sub	sp, #36	; 0x24
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	60b9      	str	r1, [r7, #8]
 80070e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f003 0307 	and.w	r3, r3, #7
 80070ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80070f0:	69fb      	ldr	r3, [r7, #28]
 80070f2:	f1c3 0307 	rsb	r3, r3, #7
 80070f6:	2b04      	cmp	r3, #4
 80070f8:	bf28      	it	cs
 80070fa:	2304      	movcs	r3, #4
 80070fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	3304      	adds	r3, #4
 8007102:	2b06      	cmp	r3, #6
 8007104:	d902      	bls.n	800710c <NVIC_EncodePriority+0x30>
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	3b03      	subs	r3, #3
 800710a:	e000      	b.n	800710e <NVIC_EncodePriority+0x32>
 800710c:	2300      	movs	r3, #0
 800710e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007110:	f04f 32ff 	mov.w	r2, #4294967295
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	fa02 f303 	lsl.w	r3, r2, r3
 800711a:	43da      	mvns	r2, r3
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	401a      	ands	r2, r3
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007124:	f04f 31ff 	mov.w	r1, #4294967295
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	fa01 f303 	lsl.w	r3, r1, r3
 800712e:	43d9      	mvns	r1, r3
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007134:	4313      	orrs	r3, r2
}
 8007136:	4618      	mov	r0, r3
 8007138:	3724      	adds	r7, #36	; 0x24
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr
	...

08007144 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b082      	sub	sp, #8
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	3b01      	subs	r3, #1
 8007150:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007154:	d301      	bcc.n	800715a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007156:	2301      	movs	r3, #1
 8007158:	e00f      	b.n	800717a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800715a:	4a0a      	ldr	r2, [pc, #40]	; (8007184 <SysTick_Config+0x40>)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	3b01      	subs	r3, #1
 8007160:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007162:	210f      	movs	r1, #15
 8007164:	f04f 30ff 	mov.w	r0, #4294967295
 8007168:	f7ff ff8e 	bl	8007088 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800716c:	4b05      	ldr	r3, [pc, #20]	; (8007184 <SysTick_Config+0x40>)
 800716e:	2200      	movs	r2, #0
 8007170:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007172:	4b04      	ldr	r3, [pc, #16]	; (8007184 <SysTick_Config+0x40>)
 8007174:	2207      	movs	r2, #7
 8007176:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007178:	2300      	movs	r3, #0
}
 800717a:	4618      	mov	r0, r3
 800717c:	3708      	adds	r7, #8
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
 8007182:	bf00      	nop
 8007184:	e000e010 	.word	0xe000e010

08007188 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f7ff ff47 	bl	8007024 <__NVIC_SetPriorityGrouping>
}
 8007196:	bf00      	nop
 8007198:	3708      	adds	r7, #8
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}

0800719e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b086      	sub	sp, #24
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	4603      	mov	r3, r0
 80071a6:	60b9      	str	r1, [r7, #8]
 80071a8:	607a      	str	r2, [r7, #4]
 80071aa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80071ac:	f7ff ff5e 	bl	800706c <__NVIC_GetPriorityGrouping>
 80071b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80071b2:	687a      	ldr	r2, [r7, #4]
 80071b4:	68b9      	ldr	r1, [r7, #8]
 80071b6:	6978      	ldr	r0, [r7, #20]
 80071b8:	f7ff ff90 	bl	80070dc <NVIC_EncodePriority>
 80071bc:	4602      	mov	r2, r0
 80071be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071c2:	4611      	mov	r1, r2
 80071c4:	4618      	mov	r0, r3
 80071c6:	f7ff ff5f 	bl	8007088 <__NVIC_SetPriority>
}
 80071ca:	bf00      	nop
 80071cc:	3718      	adds	r7, #24
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}

080071d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80071d2:	b580      	push	{r7, lr}
 80071d4:	b082      	sub	sp, #8
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f7ff ffb2 	bl	8007144 <SysTick_Config>
 80071e0:	4603      	mov	r3, r0
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3708      	adds	r7, #8
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
	...

080071ec <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b086      	sub	sp, #24
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 80071fa:	2300      	movs	r3, #0
 80071fc:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80071fe:	4b24      	ldr	r3, [pc, #144]	; (8007290 <HAL_FLASH_Program+0xa4>)
 8007200:	781b      	ldrb	r3, [r3, #0]
 8007202:	2b01      	cmp	r3, #1
 8007204:	d101      	bne.n	800720a <HAL_FLASH_Program+0x1e>
 8007206:	2302      	movs	r3, #2
 8007208:	e03e      	b.n	8007288 <HAL_FLASH_Program+0x9c>
 800720a:	4b21      	ldr	r3, [pc, #132]	; (8007290 <HAL_FLASH_Program+0xa4>)
 800720c:	2201      	movs	r2, #1
 800720e:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007210:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007214:	f000 f87c 	bl	8007310 <FLASH_WaitForLastOperation>
 8007218:	4603      	mov	r3, r0
 800721a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800721c:	7dfb      	ldrb	r3, [r7, #23]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d12e      	bne.n	8007280 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007222:	4b1b      	ldr	r3, [pc, #108]	; (8007290 <HAL_FLASH_Program+0xa4>)
 8007224:	2200      	movs	r2, #0
 8007226:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d107      	bne.n	800723e <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800722e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007232:	68b8      	ldr	r0, [r7, #8]
 8007234:	f000 f8c0 	bl	80073b8 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8007238:	2301      	movs	r3, #1
 800723a:	613b      	str	r3, [r7, #16]
 800723c:	e010      	b.n	8007260 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2b01      	cmp	r3, #1
 8007242:	d002      	beq.n	800724a <HAL_FLASH_Program+0x5e>
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2b02      	cmp	r3, #2
 8007248:	d10a      	bne.n	8007260 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	4619      	mov	r1, r3
 800724e:	68b8      	ldr	r0, [r7, #8]
 8007250:	f000 f8d8 	bl	8007404 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2b02      	cmp	r3, #2
 8007258:	d102      	bne.n	8007260 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 800725a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800725e:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007260:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007264:	f000 f854 	bl	8007310 <FLASH_WaitForLastOperation>
 8007268:	4603      	mov	r3, r0
 800726a:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d006      	beq.n	8007280 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8007272:	4b08      	ldr	r3, [pc, #32]	; (8007294 <HAL_FLASH_Program+0xa8>)
 8007274:	695a      	ldr	r2, [r3, #20]
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	43db      	mvns	r3, r3
 800727a:	4906      	ldr	r1, [pc, #24]	; (8007294 <HAL_FLASH_Program+0xa8>)
 800727c:	4013      	ands	r3, r2
 800727e:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007280:	4b03      	ldr	r3, [pc, #12]	; (8007290 <HAL_FLASH_Program+0xa4>)
 8007282:	2200      	movs	r2, #0
 8007284:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8007286:	7dfb      	ldrb	r3, [r7, #23]
}
 8007288:	4618      	mov	r0, r3
 800728a:	3718      	adds	r7, #24
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}
 8007290:	20000010 	.word	0x20000010
 8007294:	40022000 	.word	0x40022000

08007298 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800729e:	2300      	movs	r3, #0
 80072a0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80072a2:	4b0b      	ldr	r3, [pc, #44]	; (80072d0 <HAL_FLASH_Unlock+0x38>)
 80072a4:	695b      	ldr	r3, [r3, #20]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	da0b      	bge.n	80072c2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80072aa:	4b09      	ldr	r3, [pc, #36]	; (80072d0 <HAL_FLASH_Unlock+0x38>)
 80072ac:	4a09      	ldr	r2, [pc, #36]	; (80072d4 <HAL_FLASH_Unlock+0x3c>)
 80072ae:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80072b0:	4b07      	ldr	r3, [pc, #28]	; (80072d0 <HAL_FLASH_Unlock+0x38>)
 80072b2:	4a09      	ldr	r2, [pc, #36]	; (80072d8 <HAL_FLASH_Unlock+0x40>)
 80072b4:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80072b6:	4b06      	ldr	r3, [pc, #24]	; (80072d0 <HAL_FLASH_Unlock+0x38>)
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	da01      	bge.n	80072c2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80072c2:	79fb      	ldrb	r3, [r7, #7]
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	370c      	adds	r7, #12
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr
 80072d0:	40022000 	.word	0x40022000
 80072d4:	45670123 	.word	0x45670123
 80072d8:	cdef89ab 	.word	0xcdef89ab

080072dc <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80072dc:	b480      	push	{r7}
 80072de:	b083      	sub	sp, #12
 80072e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80072e6:	4b09      	ldr	r3, [pc, #36]	; (800730c <HAL_FLASH_Lock+0x30>)
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	4a08      	ldr	r2, [pc, #32]	; (800730c <HAL_FLASH_Lock+0x30>)
 80072ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80072f0:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80072f2:	4b06      	ldr	r3, [pc, #24]	; (800730c <HAL_FLASH_Lock+0x30>)
 80072f4:	695b      	ldr	r3, [r3, #20]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	da01      	bge.n	80072fe <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 80072fa:	2300      	movs	r3, #0
 80072fc:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80072fe:	79fb      	ldrb	r3, [r7, #7]
}
 8007300:	4618      	mov	r0, r3
 8007302:	370c      	adds	r7, #12
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr
 800730c:	40022000 	.word	0x40022000

08007310 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8007318:	f7ff fe78 	bl	800700c <HAL_GetTick>
 800731c:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800731e:	e009      	b.n	8007334 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8007320:	f7ff fe74 	bl	800700c <HAL_GetTick>
 8007324:	4602      	mov	r2, r0
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	1ad3      	subs	r3, r2, r3
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	429a      	cmp	r2, r3
 800732e:	d201      	bcs.n	8007334 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8007330:	2303      	movs	r3, #3
 8007332:	e038      	b.n	80073a6 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8007334:	4b1e      	ldr	r3, [pc, #120]	; (80073b0 <FLASH_WaitForLastOperation+0xa0>)
 8007336:	691b      	ldr	r3, [r3, #16]
 8007338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800733c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007340:	d0ee      	beq.n	8007320 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8007342:	4b1b      	ldr	r3, [pc, #108]	; (80073b0 <FLASH_WaitForLastOperation+0xa0>)
 8007344:	691a      	ldr	r2, [r3, #16]
 8007346:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 800734a:	4013      	ands	r3, r2
 800734c:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d01e      	beq.n	8007392 <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8007354:	4b17      	ldr	r3, [pc, #92]	; (80073b4 <FLASH_WaitForLastOperation+0xa4>)
 8007356:	685a      	ldr	r2, [r3, #4]
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	4313      	orrs	r3, r2
 800735c:	4a15      	ldr	r2, [pc, #84]	; (80073b4 <FLASH_WaitForLastOperation+0xa4>)
 800735e:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007366:	2b00      	cmp	r3, #0
 8007368:	d007      	beq.n	800737a <FLASH_WaitForLastOperation+0x6a>
 800736a:	4b11      	ldr	r3, [pc, #68]	; (80073b0 <FLASH_WaitForLastOperation+0xa0>)
 800736c:	699a      	ldr	r2, [r3, #24]
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007374:	490e      	ldr	r1, [pc, #56]	; (80073b0 <FLASH_WaitForLastOperation+0xa0>)
 8007376:	4313      	orrs	r3, r2
 8007378:	618b      	str	r3, [r1, #24]
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007380:	2b00      	cmp	r3, #0
 8007382:	d004      	beq.n	800738e <FLASH_WaitForLastOperation+0x7e>
 8007384:	4a0a      	ldr	r2, [pc, #40]	; (80073b0 <FLASH_WaitForLastOperation+0xa0>)
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800738c:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	e009      	b.n	80073a6 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8007392:	4b07      	ldr	r3, [pc, #28]	; (80073b0 <FLASH_WaitForLastOperation+0xa0>)
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	f003 0301 	and.w	r3, r3, #1
 800739a:	2b01      	cmp	r3, #1
 800739c:	d102      	bne.n	80073a4 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800739e:	4b04      	ldr	r3, [pc, #16]	; (80073b0 <FLASH_WaitForLastOperation+0xa0>)
 80073a0:	2201      	movs	r2, #1
 80073a2:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80073a4:	2300      	movs	r3, #0
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3710      	adds	r7, #16
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}
 80073ae:	bf00      	nop
 80073b0:	40022000 	.word	0x40022000
 80073b4:	20000010 	.word	0x20000010

080073b8 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80073c4:	4b0e      	ldr	r3, [pc, #56]	; (8007400 <FLASH_Program_DoubleWord+0x48>)
 80073c6:	695b      	ldr	r3, [r3, #20]
 80073c8:	4a0d      	ldr	r2, [pc, #52]	; (8007400 <FLASH_Program_DoubleWord+0x48>)
 80073ca:	f043 0301 	orr.w	r3, r3, #1
 80073ce:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	683a      	ldr	r2, [r7, #0]
 80073d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80073d6:	f3bf 8f6f 	isb	sy
}
 80073da:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80073dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073e0:	f04f 0200 	mov.w	r2, #0
 80073e4:	f04f 0300 	mov.w	r3, #0
 80073e8:	000a      	movs	r2, r1
 80073ea:	2300      	movs	r3, #0
 80073ec:	68f9      	ldr	r1, [r7, #12]
 80073ee:	3104      	adds	r1, #4
 80073f0:	4613      	mov	r3, r2
 80073f2:	600b      	str	r3, [r1, #0]
}
 80073f4:	bf00      	nop
 80073f6:	3714      	adds	r7, #20
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr
 8007400:	40022000 	.word	0x40022000

08007404 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8007404:	b480      	push	{r7}
 8007406:	b089      	sub	sp, #36	; 0x24
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800740e:	2340      	movs	r3, #64	; 0x40
 8007410:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800741a:	4b14      	ldr	r3, [pc, #80]	; (800746c <FLASH_Program_Fast+0x68>)
 800741c:	695b      	ldr	r3, [r3, #20]
 800741e:	4a13      	ldr	r2, [pc, #76]	; (800746c <FLASH_Program_Fast+0x68>)
 8007420:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007424:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007426:	f3ef 8310 	mrs	r3, PRIMASK
 800742a:	60fb      	str	r3, [r7, #12]
  return(result);
 800742c:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800742e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007430:	b672      	cpsid	i
}
 8007432:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	69bb      	ldr	r3, [r7, #24]
 800743a:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800743c:	69bb      	ldr	r3, [r7, #24]
 800743e:	3304      	adds	r3, #4
 8007440:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	3304      	adds	r3, #4
 8007446:	617b      	str	r3, [r7, #20]
    row_index--;
 8007448:	7ffb      	ldrb	r3, [r7, #31]
 800744a:	3b01      	subs	r3, #1
 800744c:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800744e:	7ffb      	ldrb	r3, [r7, #31]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d1ef      	bne.n	8007434 <FLASH_Program_Fast+0x30>
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	f383 8810 	msr	PRIMASK, r3
}
 800745e:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8007460:	bf00      	nop
 8007462:	3724      	adds	r7, #36	; 0x24
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr
 800746c:	40022000 	.word	0x40022000

08007470 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800747a:	4b4c      	ldr	r3, [pc, #304]	; (80075ac <HAL_FLASHEx_Erase+0x13c>)
 800747c:	781b      	ldrb	r3, [r3, #0]
 800747e:	2b01      	cmp	r3, #1
 8007480:	d101      	bne.n	8007486 <HAL_FLASHEx_Erase+0x16>
 8007482:	2302      	movs	r3, #2
 8007484:	e08d      	b.n	80075a2 <HAL_FLASHEx_Erase+0x132>
 8007486:	4b49      	ldr	r3, [pc, #292]	; (80075ac <HAL_FLASHEx_Erase+0x13c>)
 8007488:	2201      	movs	r2, #1
 800748a:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800748c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007490:	f7ff ff3e 	bl	8007310 <FLASH_WaitForLastOperation>
 8007494:	4603      	mov	r3, r0
 8007496:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8007498:	7bfb      	ldrb	r3, [r7, #15]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d17d      	bne.n	800759a <HAL_FLASHEx_Erase+0x12a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800749e:	4b43      	ldr	r3, [pc, #268]	; (80075ac <HAL_FLASHEx_Erase+0x13c>)
 80074a0:	2200      	movs	r2, #0
 80074a2:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80074a4:	4b42      	ldr	r3, [pc, #264]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d019      	beq.n	80074e4 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80074b0:	4b3f      	ldr	r3, [pc, #252]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a3e      	ldr	r2, [pc, #248]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 80074b6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80074ba:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80074bc:	4b3c      	ldr	r3, [pc, #240]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d009      	beq.n	80074dc <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80074c8:	4b39      	ldr	r3, [pc, #228]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a38      	ldr	r2, [pc, #224]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 80074ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80074d2:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80074d4:	4b35      	ldr	r3, [pc, #212]	; (80075ac <HAL_FLASHEx_Erase+0x13c>)
 80074d6:	2203      	movs	r2, #3
 80074d8:	771a      	strb	r2, [r3, #28]
 80074da:	e016      	b.n	800750a <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80074dc:	4b33      	ldr	r3, [pc, #204]	; (80075ac <HAL_FLASHEx_Erase+0x13c>)
 80074de:	2201      	movs	r2, #1
 80074e0:	771a      	strb	r2, [r3, #28]
 80074e2:	e012      	b.n	800750a <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80074e4:	4b32      	ldr	r3, [pc, #200]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d009      	beq.n	8007504 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80074f0:	4b2f      	ldr	r3, [pc, #188]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a2e      	ldr	r2, [pc, #184]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 80074f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80074fa:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80074fc:	4b2b      	ldr	r3, [pc, #172]	; (80075ac <HAL_FLASHEx_Erase+0x13c>)
 80074fe:	2202      	movs	r2, #2
 8007500:	771a      	strb	r2, [r3, #28]
 8007502:	e002      	b.n	800750a <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8007504:	4b29      	ldr	r3, [pc, #164]	; (80075ac <HAL_FLASHEx_Erase+0x13c>)
 8007506:	2200      	movs	r2, #0
 8007508:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	2b01      	cmp	r3, #1
 8007510:	d113      	bne.n	800753a <HAL_FLASHEx_Erase+0xca>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	4618      	mov	r0, r3
 8007518:	f000 f84c 	bl	80075b4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800751c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007520:	f7ff fef6 	bl	8007310 <FLASH_WaitForLastOperation>
 8007524:	4603      	mov	r3, r0
 8007526:	73fb      	strb	r3, [r7, #15]

#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8007528:	4b21      	ldr	r3, [pc, #132]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 800752a:	695b      	ldr	r3, [r3, #20]
 800752c:	4a20      	ldr	r2, [pc, #128]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 800752e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007532:	f023 0304 	bic.w	r3, r3, #4
 8007536:	6153      	str	r3, [r2, #20]
 8007538:	e02d      	b.n	8007596 <HAL_FLASHEx_Erase+0x126>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	f04f 32ff 	mov.w	r2, #4294967295
 8007540:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	60bb      	str	r3, [r7, #8]
 8007548:	e01d      	b.n	8007586 <HAL_FLASHEx_Erase+0x116>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	4619      	mov	r1, r3
 8007550:	68b8      	ldr	r0, [r7, #8]
 8007552:	f000 f867 	bl	8007624 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007556:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800755a:	f7ff fed9 	bl	8007310 <FLASH_WaitForLastOperation>
 800755e:	4603      	mov	r3, r0
 8007560:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8007562:	4b13      	ldr	r3, [pc, #76]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 8007564:	695b      	ldr	r3, [r3, #20]
 8007566:	4a12      	ldr	r2, [pc, #72]	; (80075b0 <HAL_FLASHEx_Erase+0x140>)
 8007568:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 800756c:	f023 0302 	bic.w	r3, r3, #2
 8007570:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8007572:	7bfb      	ldrb	r3, [r7, #15]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d003      	beq.n	8007580 <HAL_FLASHEx_Erase+0x110>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	68ba      	ldr	r2, [r7, #8]
 800757c:	601a      	str	r2, [r3, #0]
          break;
 800757e:	e00a      	b.n	8007596 <HAL_FLASHEx_Erase+0x126>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	3301      	adds	r3, #1
 8007584:	60bb      	str	r3, [r7, #8]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	689a      	ldr	r2, [r3, #8]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	68db      	ldr	r3, [r3, #12]
 800758e:	4413      	add	r3, r2
 8007590:	68ba      	ldr	r2, [r7, #8]
 8007592:	429a      	cmp	r2, r3
 8007594:	d3d9      	bcc.n	800754a <HAL_FLASHEx_Erase+0xda>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8007596:	f000 f889 	bl	80076ac <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800759a:	4b04      	ldr	r3, [pc, #16]	; (80075ac <HAL_FLASHEx_Erase+0x13c>)
 800759c:	2200      	movs	r2, #0
 800759e:	701a      	strb	r2, [r3, #0]

  return status;
 80075a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3710      	adds	r7, #16
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}
 80075aa:	bf00      	nop
 80075ac:	20000010 	.word	0x20000010
 80075b0:	40022000 	.word	0x40022000

080075b4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b083      	sub	sp, #12
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 80075bc:	4b18      	ldr	r3, [pc, #96]	; (8007620 <FLASH_MassErase+0x6c>)
 80075be:	6a1b      	ldr	r3, [r3, #32]
 80075c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d016      	beq.n	80075f6 <FLASH_MassErase+0x42>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f003 0301 	and.w	r3, r3, #1
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d005      	beq.n	80075de <FLASH_MassErase+0x2a>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80075d2:	4b13      	ldr	r3, [pc, #76]	; (8007620 <FLASH_MassErase+0x6c>)
 80075d4:	695b      	ldr	r3, [r3, #20]
 80075d6:	4a12      	ldr	r2, [pc, #72]	; (8007620 <FLASH_MassErase+0x6c>)
 80075d8:	f043 0304 	orr.w	r3, r3, #4
 80075dc:	6153      	str	r3, [r2, #20]
    }

#if defined (FLASH_OPTR_DBANK)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if ((Banks & FLASH_BANK_2) != 0U)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f003 0302 	and.w	r3, r3, #2
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d00e      	beq.n	8007606 <FLASH_MassErase+0x52>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80075e8:	4b0d      	ldr	r3, [pc, #52]	; (8007620 <FLASH_MassErase+0x6c>)
 80075ea:	695b      	ldr	r3, [r3, #20]
 80075ec:	4a0c      	ldr	r2, [pc, #48]	; (8007620 <FLASH_MassErase+0x6c>)
 80075ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075f2:	6153      	str	r3, [r2, #20]
 80075f4:	e007      	b.n	8007606 <FLASH_MassErase+0x52>
#endif
  }
#if defined (FLASH_OPTR_DBANK)
  else
  {
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80075f6:	4b0a      	ldr	r3, [pc, #40]	; (8007620 <FLASH_MassErase+0x6c>)
 80075f8:	695b      	ldr	r3, [r3, #20]
 80075fa:	4a09      	ldr	r2, [pc, #36]	; (8007620 <FLASH_MassErase+0x6c>)
 80075fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007600:	f043 0304 	orr.w	r3, r3, #4
 8007604:	6153      	str	r3, [r2, #20]
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8007606:	4b06      	ldr	r3, [pc, #24]	; (8007620 <FLASH_MassErase+0x6c>)
 8007608:	695b      	ldr	r3, [r3, #20]
 800760a:	4a05      	ldr	r2, [pc, #20]	; (8007620 <FLASH_MassErase+0x6c>)
 800760c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007610:	6153      	str	r3, [r2, #20]
}
 8007612:	bf00      	nop
 8007614:	370c      	adds	r7, #12
 8007616:	46bd      	mov	sp, r7
 8007618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761c:	4770      	bx	lr
 800761e:	bf00      	nop
 8007620:	40022000 	.word	0x40022000

08007624 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8007624:	b480      	push	{r7}
 8007626:	b083      	sub	sp, #12
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 800762e:	4b1e      	ldr	r3, [pc, #120]	; (80076a8 <FLASH_PageErase+0x84>)
 8007630:	6a1b      	ldr	r3, [r3, #32]
 8007632:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007636:	2b00      	cmp	r3, #0
 8007638:	d106      	bne.n	8007648 <FLASH_PageErase+0x24>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800763a:	4b1b      	ldr	r3, [pc, #108]	; (80076a8 <FLASH_PageErase+0x84>)
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	4a1a      	ldr	r2, [pc, #104]	; (80076a8 <FLASH_PageErase+0x84>)
 8007640:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007644:	6153      	str	r3, [r2, #20]
 8007646:	e011      	b.n	800766c <FLASH_PageErase+0x48>
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if ((Banks & FLASH_BANK_1) != 0U)
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	2b00      	cmp	r3, #0
 8007650:	d006      	beq.n	8007660 <FLASH_PageErase+0x3c>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8007652:	4b15      	ldr	r3, [pc, #84]	; (80076a8 <FLASH_PageErase+0x84>)
 8007654:	695b      	ldr	r3, [r3, #20]
 8007656:	4a14      	ldr	r2, [pc, #80]	; (80076a8 <FLASH_PageErase+0x84>)
 8007658:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800765c:	6153      	str	r3, [r2, #20]
 800765e:	e005      	b.n	800766c <FLASH_PageErase+0x48>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8007660:	4b11      	ldr	r3, [pc, #68]	; (80076a8 <FLASH_PageErase+0x84>)
 8007662:	695b      	ldr	r3, [r3, #20]
 8007664:	4a10      	ldr	r2, [pc, #64]	; (80076a8 <FLASH_PageErase+0x84>)
 8007666:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800766a:	6153      	str	r3, [r2, #20]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800766c:	4b0e      	ldr	r3, [pc, #56]	; (80076a8 <FLASH_PageErase+0x84>)
 800766e:	695b      	ldr	r3, [r3, #20]
 8007670:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	00db      	lsls	r3, r3, #3
 8007678:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 800767c:	490a      	ldr	r1, [pc, #40]	; (80076a8 <FLASH_PageErase+0x84>)
 800767e:	4313      	orrs	r3, r2
 8007680:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8007682:	4b09      	ldr	r3, [pc, #36]	; (80076a8 <FLASH_PageErase+0x84>)
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	4a08      	ldr	r2, [pc, #32]	; (80076a8 <FLASH_PageErase+0x84>)
 8007688:	f043 0302 	orr.w	r3, r3, #2
 800768c:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800768e:	4b06      	ldr	r3, [pc, #24]	; (80076a8 <FLASH_PageErase+0x84>)
 8007690:	695b      	ldr	r3, [r3, #20]
 8007692:	4a05      	ldr	r2, [pc, #20]	; (80076a8 <FLASH_PageErase+0x84>)
 8007694:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007698:	6153      	str	r3, [r2, #20]
}
 800769a:	bf00      	nop
 800769c:	370c      	adds	r7, #12
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr
 80076a6:	bf00      	nop
 80076a8:	40022000 	.word	0x40022000

080076ac <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80076b2:	4b1e      	ldr	r3, [pc, #120]	; (800772c <FLASH_FlushCaches+0x80>)
 80076b4:	7f1b      	ldrb	r3, [r3, #28]
 80076b6:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80076b8:	79fb      	ldrb	r3, [r7, #7]
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	d002      	beq.n	80076c4 <FLASH_FlushCaches+0x18>
 80076be:	79fb      	ldrb	r3, [r7, #7]
 80076c0:	2b03      	cmp	r3, #3
 80076c2:	d111      	bne.n	80076e8 <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80076c4:	4b1a      	ldr	r3, [pc, #104]	; (8007730 <FLASH_FlushCaches+0x84>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a19      	ldr	r2, [pc, #100]	; (8007730 <FLASH_FlushCaches+0x84>)
 80076ca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80076ce:	6013      	str	r3, [r2, #0]
 80076d0:	4b17      	ldr	r3, [pc, #92]	; (8007730 <FLASH_FlushCaches+0x84>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4a16      	ldr	r2, [pc, #88]	; (8007730 <FLASH_FlushCaches+0x84>)
 80076d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80076da:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80076dc:	4b14      	ldr	r3, [pc, #80]	; (8007730 <FLASH_FlushCaches+0x84>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a13      	ldr	r2, [pc, #76]	; (8007730 <FLASH_FlushCaches+0x84>)
 80076e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80076e6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80076e8:	79fb      	ldrb	r3, [r7, #7]
 80076ea:	2b02      	cmp	r3, #2
 80076ec:	d002      	beq.n	80076f4 <FLASH_FlushCaches+0x48>
 80076ee:	79fb      	ldrb	r3, [r7, #7]
 80076f0:	2b03      	cmp	r3, #3
 80076f2:	d111      	bne.n	8007718 <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80076f4:	4b0e      	ldr	r3, [pc, #56]	; (8007730 <FLASH_FlushCaches+0x84>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a0d      	ldr	r2, [pc, #52]	; (8007730 <FLASH_FlushCaches+0x84>)
 80076fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80076fe:	6013      	str	r3, [r2, #0]
 8007700:	4b0b      	ldr	r3, [pc, #44]	; (8007730 <FLASH_FlushCaches+0x84>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a0a      	ldr	r2, [pc, #40]	; (8007730 <FLASH_FlushCaches+0x84>)
 8007706:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800770a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800770c:	4b08      	ldr	r3, [pc, #32]	; (8007730 <FLASH_FlushCaches+0x84>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a07      	ldr	r2, [pc, #28]	; (8007730 <FLASH_FlushCaches+0x84>)
 8007712:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007716:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8007718:	4b04      	ldr	r3, [pc, #16]	; (800772c <FLASH_FlushCaches+0x80>)
 800771a:	2200      	movs	r2, #0
 800771c:	771a      	strb	r2, [r3, #28]
}
 800771e:	bf00      	nop
 8007720:	370c      	adds	r7, #12
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr
 800772a:	bf00      	nop
 800772c:	20000010 	.word	0x20000010
 8007730:	40022000 	.word	0x40022000

08007734 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007734:	b480      	push	{r7}
 8007736:	b087      	sub	sp, #28
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800773e:	2300      	movs	r3, #0
 8007740:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007742:	e15a      	b.n	80079fa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	681a      	ldr	r2, [r3, #0]
 8007748:	2101      	movs	r1, #1
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	fa01 f303 	lsl.w	r3, r1, r3
 8007750:	4013      	ands	r3, r2
 8007752:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2b00      	cmp	r3, #0
 8007758:	f000 814c 	beq.w	80079f4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	2b01      	cmp	r3, #1
 8007762:	d00b      	beq.n	800777c <HAL_GPIO_Init+0x48>
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	2b02      	cmp	r3, #2
 800776a:	d007      	beq.n	800777c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007770:	2b11      	cmp	r3, #17
 8007772:	d003      	beq.n	800777c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	2b12      	cmp	r3, #18
 800777a:	d130      	bne.n	80077de <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	005b      	lsls	r3, r3, #1
 8007786:	2203      	movs	r2, #3
 8007788:	fa02 f303 	lsl.w	r3, r2, r3
 800778c:	43db      	mvns	r3, r3
 800778e:	693a      	ldr	r2, [r7, #16]
 8007790:	4013      	ands	r3, r2
 8007792:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	68da      	ldr	r2, [r3, #12]
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	005b      	lsls	r3, r3, #1
 800779c:	fa02 f303 	lsl.w	r3, r2, r3
 80077a0:	693a      	ldr	r2, [r7, #16]
 80077a2:	4313      	orrs	r3, r2
 80077a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	693a      	ldr	r2, [r7, #16]
 80077aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80077b2:	2201      	movs	r2, #1
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	fa02 f303 	lsl.w	r3, r2, r3
 80077ba:	43db      	mvns	r3, r3
 80077bc:	693a      	ldr	r2, [r7, #16]
 80077be:	4013      	ands	r3, r2
 80077c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	091b      	lsrs	r3, r3, #4
 80077c8:	f003 0201 	and.w	r2, r3, #1
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	fa02 f303 	lsl.w	r3, r2, r3
 80077d2:	693a      	ldr	r2, [r7, #16]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	693a      	ldr	r2, [r7, #16]
 80077dc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	68db      	ldr	r3, [r3, #12]
 80077e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	005b      	lsls	r3, r3, #1
 80077e8:	2203      	movs	r2, #3
 80077ea:	fa02 f303 	lsl.w	r3, r2, r3
 80077ee:	43db      	mvns	r3, r3
 80077f0:	693a      	ldr	r2, [r7, #16]
 80077f2:	4013      	ands	r3, r2
 80077f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	689a      	ldr	r2, [r3, #8]
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	005b      	lsls	r3, r3, #1
 80077fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007802:	693a      	ldr	r2, [r7, #16]
 8007804:	4313      	orrs	r3, r2
 8007806:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	693a      	ldr	r2, [r7, #16]
 800780c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	2b02      	cmp	r3, #2
 8007814:	d003      	beq.n	800781e <HAL_GPIO_Init+0xea>
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	2b12      	cmp	r3, #18
 800781c:	d123      	bne.n	8007866 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	08da      	lsrs	r2, r3, #3
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	3208      	adds	r2, #8
 8007826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800782a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	f003 0307 	and.w	r3, r3, #7
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	220f      	movs	r2, #15
 8007836:	fa02 f303 	lsl.w	r3, r2, r3
 800783a:	43db      	mvns	r3, r3
 800783c:	693a      	ldr	r2, [r7, #16]
 800783e:	4013      	ands	r3, r2
 8007840:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	691a      	ldr	r2, [r3, #16]
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	f003 0307 	and.w	r3, r3, #7
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	fa02 f303 	lsl.w	r3, r2, r3
 8007852:	693a      	ldr	r2, [r7, #16]
 8007854:	4313      	orrs	r3, r2
 8007856:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	08da      	lsrs	r2, r3, #3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	3208      	adds	r2, #8
 8007860:	6939      	ldr	r1, [r7, #16]
 8007862:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	005b      	lsls	r3, r3, #1
 8007870:	2203      	movs	r2, #3
 8007872:	fa02 f303 	lsl.w	r3, r2, r3
 8007876:	43db      	mvns	r3, r3
 8007878:	693a      	ldr	r2, [r7, #16]
 800787a:	4013      	ands	r3, r2
 800787c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	f003 0203 	and.w	r2, r3, #3
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	005b      	lsls	r3, r3, #1
 800788a:	fa02 f303 	lsl.w	r3, r2, r3
 800788e:	693a      	ldr	r2, [r7, #16]
 8007890:	4313      	orrs	r3, r2
 8007892:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	693a      	ldr	r2, [r7, #16]
 8007898:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f000 80a6 	beq.w	80079f4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078a8:	4b5b      	ldr	r3, [pc, #364]	; (8007a18 <HAL_GPIO_Init+0x2e4>)
 80078aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078ac:	4a5a      	ldr	r2, [pc, #360]	; (8007a18 <HAL_GPIO_Init+0x2e4>)
 80078ae:	f043 0301 	orr.w	r3, r3, #1
 80078b2:	6613      	str	r3, [r2, #96]	; 0x60
 80078b4:	4b58      	ldr	r3, [pc, #352]	; (8007a18 <HAL_GPIO_Init+0x2e4>)
 80078b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078b8:	f003 0301 	and.w	r3, r3, #1
 80078bc:	60bb      	str	r3, [r7, #8]
 80078be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80078c0:	4a56      	ldr	r2, [pc, #344]	; (8007a1c <HAL_GPIO_Init+0x2e8>)
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	089b      	lsrs	r3, r3, #2
 80078c6:	3302      	adds	r3, #2
 80078c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	f003 0303 	and.w	r3, r3, #3
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	220f      	movs	r2, #15
 80078d8:	fa02 f303 	lsl.w	r3, r2, r3
 80078dc:	43db      	mvns	r3, r3
 80078de:	693a      	ldr	r2, [r7, #16]
 80078e0:	4013      	ands	r3, r2
 80078e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80078ea:	d01f      	beq.n	800792c <HAL_GPIO_Init+0x1f8>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a4c      	ldr	r2, [pc, #304]	; (8007a20 <HAL_GPIO_Init+0x2ec>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d019      	beq.n	8007928 <HAL_GPIO_Init+0x1f4>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a4b      	ldr	r2, [pc, #300]	; (8007a24 <HAL_GPIO_Init+0x2f0>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d013      	beq.n	8007924 <HAL_GPIO_Init+0x1f0>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a4a      	ldr	r2, [pc, #296]	; (8007a28 <HAL_GPIO_Init+0x2f4>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d00d      	beq.n	8007920 <HAL_GPIO_Init+0x1ec>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a49      	ldr	r2, [pc, #292]	; (8007a2c <HAL_GPIO_Init+0x2f8>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d007      	beq.n	800791c <HAL_GPIO_Init+0x1e8>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4a48      	ldr	r2, [pc, #288]	; (8007a30 <HAL_GPIO_Init+0x2fc>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d101      	bne.n	8007918 <HAL_GPIO_Init+0x1e4>
 8007914:	2305      	movs	r3, #5
 8007916:	e00a      	b.n	800792e <HAL_GPIO_Init+0x1fa>
 8007918:	2306      	movs	r3, #6
 800791a:	e008      	b.n	800792e <HAL_GPIO_Init+0x1fa>
 800791c:	2304      	movs	r3, #4
 800791e:	e006      	b.n	800792e <HAL_GPIO_Init+0x1fa>
 8007920:	2303      	movs	r3, #3
 8007922:	e004      	b.n	800792e <HAL_GPIO_Init+0x1fa>
 8007924:	2302      	movs	r3, #2
 8007926:	e002      	b.n	800792e <HAL_GPIO_Init+0x1fa>
 8007928:	2301      	movs	r3, #1
 800792a:	e000      	b.n	800792e <HAL_GPIO_Init+0x1fa>
 800792c:	2300      	movs	r3, #0
 800792e:	697a      	ldr	r2, [r7, #20]
 8007930:	f002 0203 	and.w	r2, r2, #3
 8007934:	0092      	lsls	r2, r2, #2
 8007936:	4093      	lsls	r3, r2
 8007938:	693a      	ldr	r2, [r7, #16]
 800793a:	4313      	orrs	r3, r2
 800793c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800793e:	4937      	ldr	r1, [pc, #220]	; (8007a1c <HAL_GPIO_Init+0x2e8>)
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	089b      	lsrs	r3, r3, #2
 8007944:	3302      	adds	r3, #2
 8007946:	693a      	ldr	r2, [r7, #16]
 8007948:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800794c:	4b39      	ldr	r3, [pc, #228]	; (8007a34 <HAL_GPIO_Init+0x300>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	43db      	mvns	r3, r3
 8007956:	693a      	ldr	r2, [r7, #16]
 8007958:	4013      	ands	r3, r2
 800795a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007964:	2b00      	cmp	r3, #0
 8007966:	d003      	beq.n	8007970 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007968:	693a      	ldr	r2, [r7, #16]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	4313      	orrs	r3, r2
 800796e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007970:	4a30      	ldr	r2, [pc, #192]	; (8007a34 <HAL_GPIO_Init+0x300>)
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8007976:	4b2f      	ldr	r3, [pc, #188]	; (8007a34 <HAL_GPIO_Init+0x300>)
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	43db      	mvns	r3, r3
 8007980:	693a      	ldr	r2, [r7, #16]
 8007982:	4013      	ands	r3, r2
 8007984:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800798e:	2b00      	cmp	r3, #0
 8007990:	d003      	beq.n	800799a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007992:	693a      	ldr	r2, [r7, #16]
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	4313      	orrs	r3, r2
 8007998:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800799a:	4a26      	ldr	r2, [pc, #152]	; (8007a34 <HAL_GPIO_Init+0x300>)
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80079a0:	4b24      	ldr	r3, [pc, #144]	; (8007a34 <HAL_GPIO_Init+0x300>)
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	43db      	mvns	r3, r3
 80079aa:	693a      	ldr	r2, [r7, #16]
 80079ac:	4013      	ands	r3, r2
 80079ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d003      	beq.n	80079c4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80079bc:	693a      	ldr	r2, [r7, #16]
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	4313      	orrs	r3, r2
 80079c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80079c4:	4a1b      	ldr	r2, [pc, #108]	; (8007a34 <HAL_GPIO_Init+0x300>)
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80079ca:	4b1a      	ldr	r3, [pc, #104]	; (8007a34 <HAL_GPIO_Init+0x300>)
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	43db      	mvns	r3, r3
 80079d4:	693a      	ldr	r2, [r7, #16]
 80079d6:	4013      	ands	r3, r2
 80079d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d003      	beq.n	80079ee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80079e6:	693a      	ldr	r2, [r7, #16]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80079ee:	4a11      	ldr	r2, [pc, #68]	; (8007a34 <HAL_GPIO_Init+0x300>)
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	3301      	adds	r3, #1
 80079f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	fa22 f303 	lsr.w	r3, r2, r3
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	f47f ae9d 	bne.w	8007744 <HAL_GPIO_Init+0x10>
  }
}
 8007a0a:	bf00      	nop
 8007a0c:	bf00      	nop
 8007a0e:	371c      	adds	r7, #28
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr
 8007a18:	40021000 	.word	0x40021000
 8007a1c:	40010000 	.word	0x40010000
 8007a20:	48000400 	.word	0x48000400
 8007a24:	48000800 	.word	0x48000800
 8007a28:	48000c00 	.word	0x48000c00
 8007a2c:	48001000 	.word	0x48001000
 8007a30:	48001400 	.word	0x48001400
 8007a34:	40010400 	.word	0x40010400

08007a38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	460b      	mov	r3, r1
 8007a42:	807b      	strh	r3, [r7, #2]
 8007a44:	4613      	mov	r3, r2
 8007a46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007a48:	787b      	ldrb	r3, [r7, #1]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d003      	beq.n	8007a56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007a4e:	887a      	ldrh	r2, [r7, #2]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007a54:	e002      	b.n	8007a5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007a56:	887a      	ldrh	r2, [r7, #2]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007a5c:	bf00      	nop
 8007a5e:	370c      	adds	r7, #12
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b082      	sub	sp, #8
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d101      	bne.n	8007a7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	e049      	b.n	8007b0e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d106      	bne.n	8007a94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f7fe fea0 	bl	80067d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2202      	movs	r2, #2
 8007a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	3304      	adds	r3, #4
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	4610      	mov	r0, r2
 8007aa8:	f000 f890 	bl	8007bcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2201      	movs	r2, #1
 8007ab0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2201      	movs	r2, #1
 8007ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b0c:	2300      	movs	r3, #0
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3708      	adds	r7, #8
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}

08007b16 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007b16:	b580      	push	{r7, lr}
 8007b18:	b082      	sub	sp, #8
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
 8007b1e:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d101      	bne.n	8007b2a <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e041      	b.n	8007bae <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d106      	bne.n	8007b44 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 f839 	bl	8007bb6 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2202      	movs	r2, #2
 8007b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	3304      	adds	r3, #4
 8007b54:	4619      	mov	r1, r3
 8007b56:	4610      	mov	r0, r2
 8007b58:	f000 f838 	bl	8007bcc <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f022 0208 	bic.w	r2, r2, #8
 8007b6a:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	6819      	ldr	r1, [r3, #0]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	683a      	ldr	r2, [r7, #0]
 8007b78:	430a      	orrs	r2, r1
 8007b7a:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2201      	movs	r2, #1
 8007b80:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2201      	movs	r2, #1
 8007b90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3708      	adds	r7, #8
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}

08007bb6 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007bb6:	b480      	push	{r7}
 8007bb8:	b083      	sub	sp, #12
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007bbe:	bf00      	nop
 8007bc0:	370c      	adds	r7, #12
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc8:	4770      	bx	lr
	...

08007bcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b085      	sub	sp, #20
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
 8007bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	4a46      	ldr	r2, [pc, #280]	; (8007cf8 <TIM_Base_SetConfig+0x12c>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d017      	beq.n	8007c14 <TIM_Base_SetConfig+0x48>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bea:	d013      	beq.n	8007c14 <TIM_Base_SetConfig+0x48>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	4a43      	ldr	r2, [pc, #268]	; (8007cfc <TIM_Base_SetConfig+0x130>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d00f      	beq.n	8007c14 <TIM_Base_SetConfig+0x48>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	4a42      	ldr	r2, [pc, #264]	; (8007d00 <TIM_Base_SetConfig+0x134>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d00b      	beq.n	8007c14 <TIM_Base_SetConfig+0x48>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	4a41      	ldr	r2, [pc, #260]	; (8007d04 <TIM_Base_SetConfig+0x138>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d007      	beq.n	8007c14 <TIM_Base_SetConfig+0x48>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a40      	ldr	r2, [pc, #256]	; (8007d08 <TIM_Base_SetConfig+0x13c>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d003      	beq.n	8007c14 <TIM_Base_SetConfig+0x48>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	4a3f      	ldr	r2, [pc, #252]	; (8007d0c <TIM_Base_SetConfig+0x140>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d108      	bne.n	8007c26 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	68fa      	ldr	r2, [r7, #12]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	4a33      	ldr	r2, [pc, #204]	; (8007cf8 <TIM_Base_SetConfig+0x12c>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d023      	beq.n	8007c76 <TIM_Base_SetConfig+0xaa>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c34:	d01f      	beq.n	8007c76 <TIM_Base_SetConfig+0xaa>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	4a30      	ldr	r2, [pc, #192]	; (8007cfc <TIM_Base_SetConfig+0x130>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d01b      	beq.n	8007c76 <TIM_Base_SetConfig+0xaa>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	4a2f      	ldr	r2, [pc, #188]	; (8007d00 <TIM_Base_SetConfig+0x134>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d017      	beq.n	8007c76 <TIM_Base_SetConfig+0xaa>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	4a2e      	ldr	r2, [pc, #184]	; (8007d04 <TIM_Base_SetConfig+0x138>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d013      	beq.n	8007c76 <TIM_Base_SetConfig+0xaa>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	4a2d      	ldr	r2, [pc, #180]	; (8007d08 <TIM_Base_SetConfig+0x13c>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d00f      	beq.n	8007c76 <TIM_Base_SetConfig+0xaa>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	4a2d      	ldr	r2, [pc, #180]	; (8007d10 <TIM_Base_SetConfig+0x144>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d00b      	beq.n	8007c76 <TIM_Base_SetConfig+0xaa>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	4a2c      	ldr	r2, [pc, #176]	; (8007d14 <TIM_Base_SetConfig+0x148>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d007      	beq.n	8007c76 <TIM_Base_SetConfig+0xaa>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	4a2b      	ldr	r2, [pc, #172]	; (8007d18 <TIM_Base_SetConfig+0x14c>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d003      	beq.n	8007c76 <TIM_Base_SetConfig+0xaa>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4a26      	ldr	r2, [pc, #152]	; (8007d0c <TIM_Base_SetConfig+0x140>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d108      	bne.n	8007c88 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	68db      	ldr	r3, [r3, #12]
 8007c82:	68fa      	ldr	r2, [r7, #12]
 8007c84:	4313      	orrs	r3, r2
 8007c86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	695b      	ldr	r3, [r3, #20]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	689a      	ldr	r2, [r3, #8]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	4a12      	ldr	r2, [pc, #72]	; (8007cf8 <TIM_Base_SetConfig+0x12c>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d013      	beq.n	8007cdc <TIM_Base_SetConfig+0x110>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	4a14      	ldr	r2, [pc, #80]	; (8007d08 <TIM_Base_SetConfig+0x13c>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d00f      	beq.n	8007cdc <TIM_Base_SetConfig+0x110>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	4a14      	ldr	r2, [pc, #80]	; (8007d10 <TIM_Base_SetConfig+0x144>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d00b      	beq.n	8007cdc <TIM_Base_SetConfig+0x110>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	4a13      	ldr	r2, [pc, #76]	; (8007d14 <TIM_Base_SetConfig+0x148>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d007      	beq.n	8007cdc <TIM_Base_SetConfig+0x110>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	4a12      	ldr	r2, [pc, #72]	; (8007d18 <TIM_Base_SetConfig+0x14c>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d003      	beq.n	8007cdc <TIM_Base_SetConfig+0x110>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	4a0d      	ldr	r2, [pc, #52]	; (8007d0c <TIM_Base_SetConfig+0x140>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d103      	bne.n	8007ce4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	691a      	ldr	r2, [r3, #16]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	615a      	str	r2, [r3, #20]
}
 8007cea:	bf00      	nop
 8007cec:	3714      	adds	r7, #20
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf4:	4770      	bx	lr
 8007cf6:	bf00      	nop
 8007cf8:	40012c00 	.word	0x40012c00
 8007cfc:	40000400 	.word	0x40000400
 8007d00:	40000800 	.word	0x40000800
 8007d04:	40000c00 	.word	0x40000c00
 8007d08:	40013400 	.word	0x40013400
 8007d0c:	40015000 	.word	0x40015000
 8007d10:	40014000 	.word	0x40014000
 8007d14:	40014400 	.word	0x40014400
 8007d18:	40014800 	.word	0x40014800

08007d1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	b085      	sub	sp, #20
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
 8007d24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d101      	bne.n	8007d34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d30:	2302      	movs	r3, #2
 8007d32:	e074      	b.n	8007e1e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2201      	movs	r2, #1
 8007d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2202      	movs	r2, #2
 8007d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	689b      	ldr	r3, [r3, #8]
 8007d52:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a34      	ldr	r2, [pc, #208]	; (8007e2c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d009      	beq.n	8007d72 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a33      	ldr	r2, [pc, #204]	; (8007e30 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d004      	beq.n	8007d72 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a31      	ldr	r2, [pc, #196]	; (8007e34 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d108      	bne.n	8007d84 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007d78:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	4313      	orrs	r3, r2
 8007d82:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	68fa      	ldr	r2, [r7, #12]
 8007d96:	4313      	orrs	r3, r2
 8007d98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	68fa      	ldr	r2, [r7, #12]
 8007da0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a21      	ldr	r2, [pc, #132]	; (8007e2c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d022      	beq.n	8007df2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007db4:	d01d      	beq.n	8007df2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a1f      	ldr	r2, [pc, #124]	; (8007e38 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d018      	beq.n	8007df2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a1d      	ldr	r2, [pc, #116]	; (8007e3c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d013      	beq.n	8007df2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a1c      	ldr	r2, [pc, #112]	; (8007e40 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d00e      	beq.n	8007df2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a15      	ldr	r2, [pc, #84]	; (8007e30 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d009      	beq.n	8007df2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a18      	ldr	r2, [pc, #96]	; (8007e44 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d004      	beq.n	8007df2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a11      	ldr	r2, [pc, #68]	; (8007e34 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d10c      	bne.n	8007e0c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007df8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	68ba      	ldr	r2, [r7, #8]
 8007e00:	4313      	orrs	r3, r2
 8007e02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	68ba      	ldr	r2, [r7, #8]
 8007e0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3714      	adds	r7, #20
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	40012c00 	.word	0x40012c00
 8007e30:	40013400 	.word	0x40013400
 8007e34:	40015000 	.word	0x40015000
 8007e38:	40000400 	.word	0x40000400
 8007e3c:	40000800 	.word	0x40000800
 8007e40:	40000c00 	.word	0x40000c00
 8007e44:	40014000 	.word	0x40014000

08007e48 <LL_GPIO_SetPinMode>:
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b089      	sub	sp, #36	; 0x24
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	fa93 f3a3 	rbit	r3, r3
 8007e62:	613b      	str	r3, [r7, #16]
  return result;
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	fab3 f383 	clz	r3, r3
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	005b      	lsls	r3, r3, #1
 8007e6e:	2103      	movs	r1, #3
 8007e70:	fa01 f303 	lsl.w	r3, r1, r3
 8007e74:	43db      	mvns	r3, r3
 8007e76:	401a      	ands	r2, r3
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e7c:	69fb      	ldr	r3, [r7, #28]
 8007e7e:	fa93 f3a3 	rbit	r3, r3
 8007e82:	61bb      	str	r3, [r7, #24]
  return result;
 8007e84:	69bb      	ldr	r3, [r7, #24]
 8007e86:	fab3 f383 	clz	r3, r3
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	005b      	lsls	r3, r3, #1
 8007e8e:	6879      	ldr	r1, [r7, #4]
 8007e90:	fa01 f303 	lsl.w	r3, r1, r3
 8007e94:	431a      	orrs	r2, r3
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	601a      	str	r2, [r3, #0]
}
 8007e9a:	bf00      	nop
 8007e9c:	3724      	adds	r7, #36	; 0x24
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea4:	4770      	bx	lr

08007ea6 <LL_GPIO_SetPinOutputType>:
{
 8007ea6:	b480      	push	{r7}
 8007ea8:	b085      	sub	sp, #20
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	60f8      	str	r0, [r7, #12]
 8007eae:	60b9      	str	r1, [r7, #8]
 8007eb0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	685a      	ldr	r2, [r3, #4]
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	43db      	mvns	r3, r3
 8007eba:	401a      	ands	r2, r3
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	6879      	ldr	r1, [r7, #4]
 8007ec0:	fb01 f303 	mul.w	r3, r1, r3
 8007ec4:	431a      	orrs	r2, r3
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	605a      	str	r2, [r3, #4]
}
 8007eca:	bf00      	nop
 8007ecc:	3714      	adds	r7, #20
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr

08007ed6 <LL_GPIO_SetPinSpeed>:
{
 8007ed6:	b480      	push	{r7}
 8007ed8:	b089      	sub	sp, #36	; 0x24
 8007eda:	af00      	add	r7, sp, #0
 8007edc:	60f8      	str	r0, [r7, #12]
 8007ede:	60b9      	str	r1, [r7, #8]
 8007ee0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	689a      	ldr	r2, [r3, #8]
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	fa93 f3a3 	rbit	r3, r3
 8007ef0:	613b      	str	r3, [r7, #16]
  return result;
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	fab3 f383 	clz	r3, r3
 8007ef8:	b2db      	uxtb	r3, r3
 8007efa:	005b      	lsls	r3, r3, #1
 8007efc:	2103      	movs	r1, #3
 8007efe:	fa01 f303 	lsl.w	r3, r1, r3
 8007f02:	43db      	mvns	r3, r3
 8007f04:	401a      	ands	r2, r3
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f0a:	69fb      	ldr	r3, [r7, #28]
 8007f0c:	fa93 f3a3 	rbit	r3, r3
 8007f10:	61bb      	str	r3, [r7, #24]
  return result;
 8007f12:	69bb      	ldr	r3, [r7, #24]
 8007f14:	fab3 f383 	clz	r3, r3
 8007f18:	b2db      	uxtb	r3, r3
 8007f1a:	005b      	lsls	r3, r3, #1
 8007f1c:	6879      	ldr	r1, [r7, #4]
 8007f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8007f22:	431a      	orrs	r2, r3
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	609a      	str	r2, [r3, #8]
}
 8007f28:	bf00      	nop
 8007f2a:	3724      	adds	r7, #36	; 0x24
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <LL_GPIO_SetPinPull>:
{
 8007f34:	b480      	push	{r7}
 8007f36:	b089      	sub	sp, #36	; 0x24
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	60b9      	str	r1, [r7, #8]
 8007f3e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	68da      	ldr	r2, [r3, #12]
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	fa93 f3a3 	rbit	r3, r3
 8007f4e:	613b      	str	r3, [r7, #16]
  return result;
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	fab3 f383 	clz	r3, r3
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	005b      	lsls	r3, r3, #1
 8007f5a:	2103      	movs	r1, #3
 8007f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8007f60:	43db      	mvns	r3, r3
 8007f62:	401a      	ands	r2, r3
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f68:	69fb      	ldr	r3, [r7, #28]
 8007f6a:	fa93 f3a3 	rbit	r3, r3
 8007f6e:	61bb      	str	r3, [r7, #24]
  return result;
 8007f70:	69bb      	ldr	r3, [r7, #24]
 8007f72:	fab3 f383 	clz	r3, r3
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	005b      	lsls	r3, r3, #1
 8007f7a:	6879      	ldr	r1, [r7, #4]
 8007f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8007f80:	431a      	orrs	r2, r3
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	60da      	str	r2, [r3, #12]
}
 8007f86:	bf00      	nop
 8007f88:	3724      	adds	r7, #36	; 0x24
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr

08007f92 <LL_GPIO_SetAFPin_0_7>:
{
 8007f92:	b480      	push	{r7}
 8007f94:	b089      	sub	sp, #36	; 0x24
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	60f8      	str	r0, [r7, #12]
 8007f9a:	60b9      	str	r1, [r7, #8]
 8007f9c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	6a1a      	ldr	r2, [r3, #32]
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	fa93 f3a3 	rbit	r3, r3
 8007fac:	613b      	str	r3, [r7, #16]
  return result;
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	fab3 f383 	clz	r3, r3
 8007fb4:	b2db      	uxtb	r3, r3
 8007fb6:	009b      	lsls	r3, r3, #2
 8007fb8:	210f      	movs	r1, #15
 8007fba:	fa01 f303 	lsl.w	r3, r1, r3
 8007fbe:	43db      	mvns	r3, r3
 8007fc0:	401a      	ands	r2, r3
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	fa93 f3a3 	rbit	r3, r3
 8007fcc:	61bb      	str	r3, [r7, #24]
  return result;
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	fab3 f383 	clz	r3, r3
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	6879      	ldr	r1, [r7, #4]
 8007fda:	fa01 f303 	lsl.w	r3, r1, r3
 8007fde:	431a      	orrs	r2, r3
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	621a      	str	r2, [r3, #32]
}
 8007fe4:	bf00      	nop
 8007fe6:	3724      	adds	r7, #36	; 0x24
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr

08007ff0 <LL_GPIO_SetAFPin_8_15>:
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b089      	sub	sp, #36	; 0x24
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	60f8      	str	r0, [r7, #12]
 8007ff8:	60b9      	str	r1, [r7, #8]
 8007ffa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	0a1b      	lsrs	r3, r3, #8
 8008004:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	fa93 f3a3 	rbit	r3, r3
 800800c:	613b      	str	r3, [r7, #16]
  return result;
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	fab3 f383 	clz	r3, r3
 8008014:	b2db      	uxtb	r3, r3
 8008016:	009b      	lsls	r3, r3, #2
 8008018:	210f      	movs	r1, #15
 800801a:	fa01 f303 	lsl.w	r3, r1, r3
 800801e:	43db      	mvns	r3, r3
 8008020:	401a      	ands	r2, r3
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	0a1b      	lsrs	r3, r3, #8
 8008026:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008028:	69fb      	ldr	r3, [r7, #28]
 800802a:	fa93 f3a3 	rbit	r3, r3
 800802e:	61bb      	str	r3, [r7, #24]
  return result;
 8008030:	69bb      	ldr	r3, [r7, #24]
 8008032:	fab3 f383 	clz	r3, r3
 8008036:	b2db      	uxtb	r3, r3
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	6879      	ldr	r1, [r7, #4]
 800803c:	fa01 f303 	lsl.w	r3, r1, r3
 8008040:	431a      	orrs	r2, r3
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	625a      	str	r2, [r3, #36]	; 0x24
}
 8008046:	bf00      	nop
 8008048:	3724      	adds	r7, #36	; 0x24
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr

08008052 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8008052:	b580      	push	{r7, lr}
 8008054:	b086      	sub	sp, #24
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	fa93 f3a3 	rbit	r3, r3
 8008068:	60bb      	str	r3, [r7, #8]
  return result;
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	fab3 f383 	clz	r3, r3
 8008070:	b2db      	uxtb	r3, r3
 8008072:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8008074:	e040      	b.n	80080f8 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	681a      	ldr	r2, [r3, #0]
 800807a:	2101      	movs	r1, #1
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	fa01 f303 	lsl.w	r3, r1, r3
 8008082:	4013      	ands	r3, r2
 8008084:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d032      	beq.n	80080f2 <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	461a      	mov	r2, r3
 8008092:	6939      	ldr	r1, [r7, #16]
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f7ff fed7 	bl	8007e48 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d003      	beq.n	80080aa <LL_GPIO_Init+0x58>
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	2b02      	cmp	r3, #2
 80080a8:	d106      	bne.n	80080b8 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	461a      	mov	r2, r3
 80080b0:	6939      	ldr	r1, [r7, #16]
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f7ff ff0f 	bl	8007ed6 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	691b      	ldr	r3, [r3, #16]
 80080bc:	461a      	mov	r2, r3
 80080be:	6939      	ldr	r1, [r7, #16]
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f7ff ff37 	bl	8007f34 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	2b02      	cmp	r3, #2
 80080cc:	d111      	bne.n	80080f2 <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	2bff      	cmp	r3, #255	; 0xff
 80080d2:	d807      	bhi.n	80080e4 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	695b      	ldr	r3, [r3, #20]
 80080d8:	461a      	mov	r2, r3
 80080da:	6939      	ldr	r1, [r7, #16]
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f7ff ff58 	bl	8007f92 <LL_GPIO_SetAFPin_0_7>
 80080e2:	e006      	b.n	80080f2 <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	695b      	ldr	r3, [r3, #20]
 80080e8:	461a      	mov	r2, r3
 80080ea:	6939      	ldr	r1, [r7, #16]
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f7ff ff7f 	bl	8007ff0 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	3301      	adds	r3, #1
 80080f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	fa22 f303 	lsr.w	r3, r2, r3
 8008102:	2b00      	cmp	r3, #0
 8008104:	d1b7      	bne.n	8008076 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	2b01      	cmp	r3, #1
 800810c:	d003      	beq.n	8008116 <LL_GPIO_Init+0xc4>
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	2b02      	cmp	r3, #2
 8008114:	d107      	bne.n	8008126 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	6819      	ldr	r1, [r3, #0]
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	68db      	ldr	r3, [r3, #12]
 800811e:	461a      	mov	r2, r3
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f7ff fec0 	bl	8007ea6 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8008126:	2300      	movs	r3, #0
}
 8008128:	4618      	mov	r0, r3
 800812a:	3718      	adds	r7, #24
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <LL_I2C_Enable>:
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f043 0201 	orr.w	r2, r3, #1
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	601a      	str	r2, [r3, #0]
}
 8008144:	bf00      	nop
 8008146:	370c      	adds	r7, #12
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr

08008150 <LL_I2C_Disable>:
{
 8008150:	b480      	push	{r7}
 8008152:	b083      	sub	sp, #12
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f023 0201 	bic.w	r2, r3, #1
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	601a      	str	r2, [r3, #0]
}
 8008164:	bf00      	nop
 8008166:	370c      	adds	r7, #12
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr

08008170 <LL_I2C_ConfigFilters>:
{
 8008170:	b480      	push	{r7}
 8008172:	b085      	sub	sp, #20
 8008174:	af00      	add	r7, sp, #0
 8008176:	60f8      	str	r0, [r7, #12]
 8008178:	60b9      	str	r1, [r7, #8]
 800817a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	0219      	lsls	r1, r3, #8
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	430b      	orrs	r3, r1
 800818c:	431a      	orrs	r2, r3
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	601a      	str	r2, [r3, #0]
}
 8008192:	bf00      	nop
 8008194:	3714      	adds	r7, #20
 8008196:	46bd      	mov	sp, r7
 8008198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819c:	4770      	bx	lr

0800819e <LL_I2C_SetOwnAddress1>:
{
 800819e:	b480      	push	{r7}
 80081a0:	b085      	sub	sp, #20
 80081a2:	af00      	add	r7, sp, #0
 80081a4:	60f8      	str	r0, [r7, #12]
 80081a6:	60b9      	str	r1, [r7, #8]
 80081a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	689b      	ldr	r3, [r3, #8]
 80081ae:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80081b2:	f023 0307 	bic.w	r3, r3, #7
 80081b6:	68b9      	ldr	r1, [r7, #8]
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	430a      	orrs	r2, r1
 80081bc:	431a      	orrs	r2, r3
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	609a      	str	r2, [r3, #8]
}
 80081c2:	bf00      	nop
 80081c4:	3714      	adds	r7, #20
 80081c6:	46bd      	mov	sp, r7
 80081c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081cc:	4770      	bx	lr

080081ce <LL_I2C_EnableOwnAddress1>:
{
 80081ce:	b480      	push	{r7}
 80081d0:	b083      	sub	sp, #12
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	609a      	str	r2, [r3, #8]
}
 80081e2:	bf00      	nop
 80081e4:	370c      	adds	r7, #12
 80081e6:	46bd      	mov	sp, r7
 80081e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ec:	4770      	bx	lr

080081ee <LL_I2C_DisableOwnAddress1>:
{
 80081ee:	b480      	push	{r7}
 80081f0:	b083      	sub	sp, #12
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	609a      	str	r2, [r3, #8]
}
 8008202:	bf00      	nop
 8008204:	370c      	adds	r7, #12
 8008206:	46bd      	mov	sp, r7
 8008208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820c:	4770      	bx	lr

0800820e <LL_I2C_SetTiming>:
{
 800820e:	b480      	push	{r7}
 8008210:	b083      	sub	sp, #12
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
 8008216:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	683a      	ldr	r2, [r7, #0]
 800821c:	611a      	str	r2, [r3, #16]
}
 800821e:	bf00      	nop
 8008220:	370c      	adds	r7, #12
 8008222:	46bd      	mov	sp, r7
 8008224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008228:	4770      	bx	lr

0800822a <LL_I2C_SetMode>:
{
 800822a:	b480      	push	{r7}
 800822c:	b083      	sub	sp, #12
 800822e:	af00      	add	r7, sp, #0
 8008230:	6078      	str	r0, [r7, #4]
 8008232:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	431a      	orrs	r2, r3
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	601a      	str	r2, [r3, #0]
}
 8008244:	bf00      	nop
 8008246:	370c      	adds	r7, #12
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr

08008250 <LL_I2C_AcknowledgeNextData>:
{
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
 8008258:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	431a      	orrs	r2, r3
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	605a      	str	r2, [r3, #4]
}
 800826a:	bf00      	nop
 800826c:	370c      	adds	r7, #12
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr

08008276 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8008276:	b580      	push	{r7, lr}
 8008278:	b082      	sub	sp, #8
 800827a:	af00      	add	r7, sp, #0
 800827c:	6078      	str	r0, [r7, #4]
 800827e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f7ff ff65 	bl	8008150 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	6899      	ldr	r1, [r3, #8]
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	461a      	mov	r2, r3
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f7ff ff6d 	bl	8008170 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	685b      	ldr	r3, [r3, #4]
 800829a:	4619      	mov	r1, r3
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f7ff ffb6 	bl	800820e <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f7ff ff44 	bl	8008130 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f7ff ffa0 	bl	80081ee <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	6919      	ldr	r1, [r3, #16]
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	699b      	ldr	r3, [r3, #24]
 80082b6:	461a      	mov	r2, r3
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f7ff ff70 	bl	800819e <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	691b      	ldr	r3, [r3, #16]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d002      	beq.n	80082cc <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f7ff ff81 	bl	80081ce <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4619      	mov	r1, r3
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f7ff ffa9 	bl	800822a <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	695b      	ldr	r3, [r3, #20]
 80082dc:	4619      	mov	r1, r3
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f7ff ffb6 	bl	8008250 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 80082e4:	2300      	movs	r3, #0
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	3708      	adds	r7, #8
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
	...

080082f0 <LL_RCC_HSI_IsReady>:
{
 80082f0:	b480      	push	{r7}
 80082f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80082f4:	4b07      	ldr	r3, [pc, #28]	; (8008314 <LL_RCC_HSI_IsReady+0x24>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008300:	d101      	bne.n	8008306 <LL_RCC_HSI_IsReady+0x16>
 8008302:	2301      	movs	r3, #1
 8008304:	e000      	b.n	8008308 <LL_RCC_HSI_IsReady+0x18>
 8008306:	2300      	movs	r3, #0
}
 8008308:	4618      	mov	r0, r3
 800830a:	46bd      	mov	sp, r7
 800830c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008310:	4770      	bx	lr
 8008312:	bf00      	nop
 8008314:	40021000 	.word	0x40021000

08008318 <LL_RCC_LSE_IsReady>:
{
 8008318:	b480      	push	{r7}
 800831a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800831c:	4b07      	ldr	r3, [pc, #28]	; (800833c <LL_RCC_LSE_IsReady+0x24>)
 800831e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008322:	f003 0302 	and.w	r3, r3, #2
 8008326:	2b02      	cmp	r3, #2
 8008328:	d101      	bne.n	800832e <LL_RCC_LSE_IsReady+0x16>
 800832a:	2301      	movs	r3, #1
 800832c:	e000      	b.n	8008330 <LL_RCC_LSE_IsReady+0x18>
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr
 800833a:	bf00      	nop
 800833c:	40021000 	.word	0x40021000

08008340 <LL_RCC_GetSysClkSource>:
{
 8008340:	b480      	push	{r7}
 8008342:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8008344:	4b04      	ldr	r3, [pc, #16]	; (8008358 <LL_RCC_GetSysClkSource+0x18>)
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	f003 030c 	and.w	r3, r3, #12
}
 800834c:	4618      	mov	r0, r3
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr
 8008356:	bf00      	nop
 8008358:	40021000 	.word	0x40021000

0800835c <LL_RCC_GetAHBPrescaler>:
{
 800835c:	b480      	push	{r7}
 800835e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008360:	4b04      	ldr	r3, [pc, #16]	; (8008374 <LL_RCC_GetAHBPrescaler+0x18>)
 8008362:	689b      	ldr	r3, [r3, #8]
 8008364:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8008368:	4618      	mov	r0, r3
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	40021000 	.word	0x40021000

08008378 <LL_RCC_GetAPB1Prescaler>:
{
 8008378:	b480      	push	{r7}
 800837a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800837c:	4b04      	ldr	r3, [pc, #16]	; (8008390 <LL_RCC_GetAPB1Prescaler+0x18>)
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8008384:	4618      	mov	r0, r3
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr
 800838e:	bf00      	nop
 8008390:	40021000 	.word	0x40021000

08008394 <LL_RCC_GetAPB2Prescaler>:
{
 8008394:	b480      	push	{r7}
 8008396:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8008398:	4b04      	ldr	r3, [pc, #16]	; (80083ac <LL_RCC_GetAPB2Prescaler+0x18>)
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr
 80083aa:	bf00      	nop
 80083ac:	40021000 	.word	0x40021000

080083b0 <LL_RCC_GetUSARTClockSource>:
{
 80083b0:	b480      	push	{r7}
 80083b2:	b083      	sub	sp, #12
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80083b8:	4b06      	ldr	r3, [pc, #24]	; (80083d4 <LL_RCC_GetUSARTClockSource+0x24>)
 80083ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	401a      	ands	r2, r3
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	041b      	lsls	r3, r3, #16
 80083c6:	4313      	orrs	r3, r2
}
 80083c8:	4618      	mov	r0, r3
 80083ca:	370c      	adds	r7, #12
 80083cc:	46bd      	mov	sp, r7
 80083ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d2:	4770      	bx	lr
 80083d4:	40021000 	.word	0x40021000

080083d8 <LL_RCC_GetUARTClockSource>:
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80083e0:	4b06      	ldr	r3, [pc, #24]	; (80083fc <LL_RCC_GetUARTClockSource+0x24>)
 80083e2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	401a      	ands	r2, r3
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	041b      	lsls	r3, r3, #16
 80083ee:	4313      	orrs	r3, r2
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	370c      	adds	r7, #12
 80083f4:	46bd      	mov	sp, r7
 80083f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fa:	4770      	bx	lr
 80083fc:	40021000 	.word	0x40021000

08008400 <LL_RCC_PLL_GetMainSource>:
{
 8008400:	b480      	push	{r7}
 8008402:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8008404:	4b04      	ldr	r3, [pc, #16]	; (8008418 <LL_RCC_PLL_GetMainSource+0x18>)
 8008406:	68db      	ldr	r3, [r3, #12]
 8008408:	f003 0303 	and.w	r3, r3, #3
}
 800840c:	4618      	mov	r0, r3
 800840e:	46bd      	mov	sp, r7
 8008410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008414:	4770      	bx	lr
 8008416:	bf00      	nop
 8008418:	40021000 	.word	0x40021000

0800841c <LL_RCC_PLL_GetN>:
{
 800841c:	b480      	push	{r7}
 800841e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8008420:	4b04      	ldr	r3, [pc, #16]	; (8008434 <LL_RCC_PLL_GetN+0x18>)
 8008422:	68db      	ldr	r3, [r3, #12]
 8008424:	0a1b      	lsrs	r3, r3, #8
 8008426:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800842a:	4618      	mov	r0, r3
 800842c:	46bd      	mov	sp, r7
 800842e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008432:	4770      	bx	lr
 8008434:	40021000 	.word	0x40021000

08008438 <LL_RCC_PLL_GetR>:
{
 8008438:	b480      	push	{r7}
 800843a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800843c:	4b04      	ldr	r3, [pc, #16]	; (8008450 <LL_RCC_PLL_GetR+0x18>)
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8008444:	4618      	mov	r0, r3
 8008446:	46bd      	mov	sp, r7
 8008448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844c:	4770      	bx	lr
 800844e:	bf00      	nop
 8008450:	40021000 	.word	0x40021000

08008454 <LL_RCC_PLL_GetDivider>:
{
 8008454:	b480      	push	{r7}
 8008456:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8008458:	4b04      	ldr	r3, [pc, #16]	; (800846c <LL_RCC_PLL_GetDivider+0x18>)
 800845a:	68db      	ldr	r3, [r3, #12]
 800845c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8008460:	4618      	mov	r0, r3
 8008462:	46bd      	mov	sp, r7
 8008464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008468:	4770      	bx	lr
 800846a:	bf00      	nop
 800846c:	40021000 	.word	0x40021000

08008470 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8008478:	2300      	movs	r3, #0
 800847a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2b03      	cmp	r3, #3
 8008480:	d132      	bne.n	80084e8 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f7ff ff94 	bl	80083b0 <LL_RCC_GetUSARTClockSource>
 8008488:	4603      	mov	r3, r0
 800848a:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800848e:	d016      	beq.n	80084be <LL_RCC_GetUSARTClockFreq+0x4e>
 8008490:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8008494:	d81c      	bhi.n	80084d0 <LL_RCC_GetUSARTClockFreq+0x60>
 8008496:	4a52      	ldr	r2, [pc, #328]	; (80085e0 <LL_RCC_GetUSARTClockFreq+0x170>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d003      	beq.n	80084a4 <LL_RCC_GetUSARTClockFreq+0x34>
 800849c:	4a51      	ldr	r2, [pc, #324]	; (80085e4 <LL_RCC_GetUSARTClockFreq+0x174>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d004      	beq.n	80084ac <LL_RCC_GetUSARTClockFreq+0x3c>
 80084a2:	e015      	b.n	80084d0 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80084a4:	f000 f934 	bl	8008710 <RCC_GetSystemClockFreq>
 80084a8:	60f8      	str	r0, [r7, #12]
        break;
 80084aa:	e094      	b.n	80085d6 <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80084ac:	f7ff ff20 	bl	80082f0 <LL_RCC_HSI_IsReady>
 80084b0:	4603      	mov	r3, r0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	f000 8082 	beq.w	80085bc <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 80084b8:	4b4b      	ldr	r3, [pc, #300]	; (80085e8 <LL_RCC_GetUSARTClockFreq+0x178>)
 80084ba:	60fb      	str	r3, [r7, #12]
        }
        break;
 80084bc:	e07e      	b.n	80085bc <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80084be:	f7ff ff2b 	bl	8008318 <LL_RCC_LSE_IsReady>
 80084c2:	4603      	mov	r3, r0
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d07b      	beq.n	80085c0 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 80084c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084cc:	60fb      	str	r3, [r7, #12]
        }
        break;
 80084ce:	e077      	b.n	80085c0 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80084d0:	f000 f91e 	bl	8008710 <RCC_GetSystemClockFreq>
 80084d4:	4603      	mov	r3, r0
 80084d6:	4618      	mov	r0, r3
 80084d8:	f000 f940 	bl	800875c <RCC_GetHCLKClockFreq>
 80084dc:	4603      	mov	r3, r0
 80084de:	4618      	mov	r0, r3
 80084e0:	f000 f96a 	bl	80087b8 <RCC_GetPCLK2ClockFreq>
 80084e4:	60f8      	str	r0, [r7, #12]
        break;
 80084e6:	e076      	b.n	80085d6 <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2b0c      	cmp	r3, #12
 80084ec:	d131      	bne.n	8008552 <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f7ff ff5e 	bl	80083b0 <LL_RCC_GetUSARTClockSource>
 80084f4:	4603      	mov	r3, r0
 80084f6:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 80084fa:	d015      	beq.n	8008528 <LL_RCC_GetUSARTClockFreq+0xb8>
 80084fc:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8008500:	d81b      	bhi.n	800853a <LL_RCC_GetUSARTClockFreq+0xca>
 8008502:	4a3a      	ldr	r2, [pc, #232]	; (80085ec <LL_RCC_GetUSARTClockFreq+0x17c>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d003      	beq.n	8008510 <LL_RCC_GetUSARTClockFreq+0xa0>
 8008508:	4a39      	ldr	r2, [pc, #228]	; (80085f0 <LL_RCC_GetUSARTClockFreq+0x180>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d004      	beq.n	8008518 <LL_RCC_GetUSARTClockFreq+0xa8>
 800850e:	e014      	b.n	800853a <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8008510:	f000 f8fe 	bl	8008710 <RCC_GetSystemClockFreq>
 8008514:	60f8      	str	r0, [r7, #12]
        break;
 8008516:	e05e      	b.n	80085d6 <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8008518:	f7ff feea 	bl	80082f0 <LL_RCC_HSI_IsReady>
 800851c:	4603      	mov	r3, r0
 800851e:	2b00      	cmp	r3, #0
 8008520:	d050      	beq.n	80085c4 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 8008522:	4b31      	ldr	r3, [pc, #196]	; (80085e8 <LL_RCC_GetUSARTClockFreq+0x178>)
 8008524:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008526:	e04d      	b.n	80085c4 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8008528:	f7ff fef6 	bl	8008318 <LL_RCC_LSE_IsReady>
 800852c:	4603      	mov	r3, r0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d04a      	beq.n	80085c8 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 8008532:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008536:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008538:	e046      	b.n	80085c8 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800853a:	f000 f8e9 	bl	8008710 <RCC_GetSystemClockFreq>
 800853e:	4603      	mov	r3, r0
 8008540:	4618      	mov	r0, r3
 8008542:	f000 f90b 	bl	800875c <RCC_GetHCLKClockFreq>
 8008546:	4603      	mov	r3, r0
 8008548:	4618      	mov	r0, r3
 800854a:	f000 f91f 	bl	800878c <RCC_GetPCLK1ClockFreq>
 800854e:	60f8      	str	r0, [r7, #12]
        break;
 8008550:	e041      	b.n	80085d6 <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2b30      	cmp	r3, #48	; 0x30
 8008556:	d139      	bne.n	80085cc <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f7ff ff29 	bl	80083b0 <LL_RCC_GetUSARTClockSource>
 800855e:	4603      	mov	r3, r0
 8008560:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8008564:	d015      	beq.n	8008592 <LL_RCC_GetUSARTClockFreq+0x122>
 8008566:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800856a:	d81b      	bhi.n	80085a4 <LL_RCC_GetUSARTClockFreq+0x134>
 800856c:	4a21      	ldr	r2, [pc, #132]	; (80085f4 <LL_RCC_GetUSARTClockFreq+0x184>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d003      	beq.n	800857a <LL_RCC_GetUSARTClockFreq+0x10a>
 8008572:	4a21      	ldr	r2, [pc, #132]	; (80085f8 <LL_RCC_GetUSARTClockFreq+0x188>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d004      	beq.n	8008582 <LL_RCC_GetUSARTClockFreq+0x112>
 8008578:	e014      	b.n	80085a4 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 800857a:	f000 f8c9 	bl	8008710 <RCC_GetSystemClockFreq>
 800857e:	60f8      	str	r0, [r7, #12]
          break;
 8008580:	e029      	b.n	80085d6 <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8008582:	f7ff feb5 	bl	80082f0 <LL_RCC_HSI_IsReady>
 8008586:	4603      	mov	r3, r0
 8008588:	2b00      	cmp	r3, #0
 800858a:	d021      	beq.n	80085d0 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 800858c:	4b16      	ldr	r3, [pc, #88]	; (80085e8 <LL_RCC_GetUSARTClockFreq+0x178>)
 800858e:	60fb      	str	r3, [r7, #12]
          }
          break;
 8008590:	e01e      	b.n	80085d0 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8008592:	f7ff fec1 	bl	8008318 <LL_RCC_LSE_IsReady>
 8008596:	4603      	mov	r3, r0
 8008598:	2b00      	cmp	r3, #0
 800859a:	d01b      	beq.n	80085d4 <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 800859c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80085a0:	60fb      	str	r3, [r7, #12]
          }
          break;
 80085a2:	e017      	b.n	80085d4 <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80085a4:	f000 f8b4 	bl	8008710 <RCC_GetSystemClockFreq>
 80085a8:	4603      	mov	r3, r0
 80085aa:	4618      	mov	r0, r3
 80085ac:	f000 f8d6 	bl	800875c <RCC_GetHCLKClockFreq>
 80085b0:	4603      	mov	r3, r0
 80085b2:	4618      	mov	r0, r3
 80085b4:	f000 f8ea 	bl	800878c <RCC_GetPCLK1ClockFreq>
 80085b8:	60f8      	str	r0, [r7, #12]
          break;
 80085ba:	e00c      	b.n	80085d6 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 80085bc:	bf00      	nop
 80085be:	e00a      	b.n	80085d6 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 80085c0:	bf00      	nop
 80085c2:	e008      	b.n	80085d6 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 80085c4:	bf00      	nop
 80085c6:	e006      	b.n	80085d6 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 80085c8:	bf00      	nop
 80085ca:	e004      	b.n	80085d6 <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 80085cc:	bf00      	nop
 80085ce:	e002      	b.n	80085d6 <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 80085d0:	bf00      	nop
 80085d2:	e000      	b.n	80085d6 <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 80085d4:	bf00      	nop
  }
  return usart_frequency;
 80085d6:	68fb      	ldr	r3, [r7, #12]
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3710      	adds	r7, #16
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}
 80085e0:	00030001 	.word	0x00030001
 80085e4:	00030002 	.word	0x00030002
 80085e8:	00f42400 	.word	0x00f42400
 80085ec:	000c0004 	.word	0x000c0004
 80085f0:	000c0008 	.word	0x000c0008
 80085f4:	00300010 	.word	0x00300010
 80085f8:	00300020 	.word	0x00300020

080085fc <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b084      	sub	sp, #16
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8008604:	2300      	movs	r3, #0
 8008606:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2bc0      	cmp	r3, #192	; 0xc0
 800860c:	d131      	bne.n	8008672 <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f7ff fee2 	bl	80083d8 <LL_RCC_GetUARTClockSource>
 8008614:	4603      	mov	r3, r0
 8008616:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800861a:	d015      	beq.n	8008648 <LL_RCC_GetUARTClockFreq+0x4c>
 800861c:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8008620:	d81b      	bhi.n	800865a <LL_RCC_GetUARTClockFreq+0x5e>
 8008622:	4a36      	ldr	r2, [pc, #216]	; (80086fc <LL_RCC_GetUARTClockFreq+0x100>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d003      	beq.n	8008630 <LL_RCC_GetUARTClockFreq+0x34>
 8008628:	4a35      	ldr	r2, [pc, #212]	; (8008700 <LL_RCC_GetUARTClockFreq+0x104>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d004      	beq.n	8008638 <LL_RCC_GetUARTClockFreq+0x3c>
 800862e:	e014      	b.n	800865a <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8008630:	f000 f86e 	bl	8008710 <RCC_GetSystemClockFreq>
 8008634:	60f8      	str	r0, [r7, #12]
        break;
 8008636:	e021      	b.n	800867c <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8008638:	f7ff fe5a 	bl	80082f0 <LL_RCC_HSI_IsReady>
 800863c:	4603      	mov	r3, r0
 800863e:	2b00      	cmp	r3, #0
 8008640:	d019      	beq.n	8008676 <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 8008642:	4b30      	ldr	r3, [pc, #192]	; (8008704 <LL_RCC_GetUARTClockFreq+0x108>)
 8008644:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008646:	e016      	b.n	8008676 <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8008648:	f7ff fe66 	bl	8008318 <LL_RCC_LSE_IsReady>
 800864c:	4603      	mov	r3, r0
 800864e:	2b00      	cmp	r3, #0
 8008650:	d013      	beq.n	800867a <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 8008652:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008656:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008658:	e00f      	b.n	800867a <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800865a:	f000 f859 	bl	8008710 <RCC_GetSystemClockFreq>
 800865e:	4603      	mov	r3, r0
 8008660:	4618      	mov	r0, r3
 8008662:	f000 f87b 	bl	800875c <RCC_GetHCLKClockFreq>
 8008666:	4603      	mov	r3, r0
 8008668:	4618      	mov	r0, r3
 800866a:	f000 f88f 	bl	800878c <RCC_GetPCLK1ClockFreq>
 800866e:	60f8      	str	r0, [r7, #12]
        break;
 8008670:	e004      	b.n	800867c <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 8008672:	bf00      	nop
 8008674:	e002      	b.n	800867c <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8008676:	bf00      	nop
 8008678:	e000      	b.n	800867c <LL_RCC_GetUARTClockFreq+0x80>
        break;
 800867a:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008682:	d131      	bne.n	80086e8 <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f7ff fea7 	bl	80083d8 <LL_RCC_GetUARTClockSource>
 800868a:	4603      	mov	r3, r0
 800868c:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8008690:	d015      	beq.n	80086be <LL_RCC_GetUARTClockFreq+0xc2>
 8008692:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8008696:	d81b      	bhi.n	80086d0 <LL_RCC_GetUARTClockFreq+0xd4>
 8008698:	4a1b      	ldr	r2, [pc, #108]	; (8008708 <LL_RCC_GetUARTClockFreq+0x10c>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d003      	beq.n	80086a6 <LL_RCC_GetUARTClockFreq+0xaa>
 800869e:	4a1b      	ldr	r2, [pc, #108]	; (800870c <LL_RCC_GetUARTClockFreq+0x110>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d004      	beq.n	80086ae <LL_RCC_GetUARTClockFreq+0xb2>
 80086a4:	e014      	b.n	80086d0 <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80086a6:	f000 f833 	bl	8008710 <RCC_GetSystemClockFreq>
 80086aa:	60f8      	str	r0, [r7, #12]
        break;
 80086ac:	e021      	b.n	80086f2 <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80086ae:	f7ff fe1f 	bl	80082f0 <LL_RCC_HSI_IsReady>
 80086b2:	4603      	mov	r3, r0
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d019      	beq.n	80086ec <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 80086b8:	4b12      	ldr	r3, [pc, #72]	; (8008704 <LL_RCC_GetUARTClockFreq+0x108>)
 80086ba:	60fb      	str	r3, [r7, #12]
        }
        break;
 80086bc:	e016      	b.n	80086ec <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80086be:	f7ff fe2b 	bl	8008318 <LL_RCC_LSE_IsReady>
 80086c2:	4603      	mov	r3, r0
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d013      	beq.n	80086f0 <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 80086c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80086cc:	60fb      	str	r3, [r7, #12]
        }
        break;
 80086ce:	e00f      	b.n	80086f0 <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80086d0:	f000 f81e 	bl	8008710 <RCC_GetSystemClockFreq>
 80086d4:	4603      	mov	r3, r0
 80086d6:	4618      	mov	r0, r3
 80086d8:	f000 f840 	bl	800875c <RCC_GetHCLKClockFreq>
 80086dc:	4603      	mov	r3, r0
 80086de:	4618      	mov	r0, r3
 80086e0:	f000 f854 	bl	800878c <RCC_GetPCLK1ClockFreq>
 80086e4:	60f8      	str	r0, [r7, #12]
        break;
 80086e6:	e004      	b.n	80086f2 <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 80086e8:	bf00      	nop
 80086ea:	e002      	b.n	80086f2 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 80086ec:	bf00      	nop
 80086ee:	e000      	b.n	80086f2 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 80086f0:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 80086f2:	68fb      	ldr	r3, [r7, #12]
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3710      	adds	r7, #16
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}
 80086fc:	00c00040 	.word	0x00c00040
 8008700:	00c00080 	.word	0x00c00080
 8008704:	00f42400 	.word	0x00f42400
 8008708:	03000100 	.word	0x03000100
 800870c:	03000200 	.word	0x03000200

08008710 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b082      	sub	sp, #8
 8008714:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8008716:	f7ff fe13 	bl	8008340 <LL_RCC_GetSysClkSource>
 800871a:	4603      	mov	r3, r0
 800871c:	2b0c      	cmp	r3, #12
 800871e:	d00c      	beq.n	800873a <RCC_GetSystemClockFreq+0x2a>
 8008720:	2b0c      	cmp	r3, #12
 8008722:	d80e      	bhi.n	8008742 <RCC_GetSystemClockFreq+0x32>
 8008724:	2b04      	cmp	r3, #4
 8008726:	d002      	beq.n	800872e <RCC_GetSystemClockFreq+0x1e>
 8008728:	2b08      	cmp	r3, #8
 800872a:	d003      	beq.n	8008734 <RCC_GetSystemClockFreq+0x24>
 800872c:	e009      	b.n	8008742 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800872e:	4b09      	ldr	r3, [pc, #36]	; (8008754 <RCC_GetSystemClockFreq+0x44>)
 8008730:	607b      	str	r3, [r7, #4]
      break;
 8008732:	e009      	b.n	8008748 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8008734:	4b08      	ldr	r3, [pc, #32]	; (8008758 <RCC_GetSystemClockFreq+0x48>)
 8008736:	607b      	str	r3, [r7, #4]
      break;
 8008738:	e006      	b.n	8008748 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800873a:	f000 f853 	bl	80087e4 <RCC_PLL_GetFreqDomain_SYS>
 800873e:	6078      	str	r0, [r7, #4]
      break;
 8008740:	e002      	b.n	8008748 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 8008742:	4b04      	ldr	r3, [pc, #16]	; (8008754 <RCC_GetSystemClockFreq+0x44>)
 8008744:	607b      	str	r3, [r7, #4]
      break;
 8008746:	bf00      	nop
  }

  return frequency;
 8008748:	687b      	ldr	r3, [r7, #4]
}
 800874a:	4618      	mov	r0, r3
 800874c:	3708      	adds	r7, #8
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}
 8008752:	bf00      	nop
 8008754:	00f42400 	.word	0x00f42400
 8008758:	007a1200 	.word	0x007a1200

0800875c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b082      	sub	sp, #8
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8008764:	f7ff fdfa 	bl	800835c <LL_RCC_GetAHBPrescaler>
 8008768:	4603      	mov	r3, r0
 800876a:	091b      	lsrs	r3, r3, #4
 800876c:	f003 030f 	and.w	r3, r3, #15
 8008770:	4a05      	ldr	r2, [pc, #20]	; (8008788 <RCC_GetHCLKClockFreq+0x2c>)
 8008772:	5cd3      	ldrb	r3, [r2, r3]
 8008774:	f003 031f 	and.w	r3, r3, #31
 8008778:	687a      	ldr	r2, [r7, #4]
 800877a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800877e:	4618      	mov	r0, r3
 8008780:	3708      	adds	r7, #8
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
 8008786:	bf00      	nop
 8008788:	0800e768 	.word	0x0800e768

0800878c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b082      	sub	sp, #8
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8008794:	f7ff fdf0 	bl	8008378 <LL_RCC_GetAPB1Prescaler>
 8008798:	4603      	mov	r3, r0
 800879a:	0a1b      	lsrs	r3, r3, #8
 800879c:	4a05      	ldr	r2, [pc, #20]	; (80087b4 <RCC_GetPCLK1ClockFreq+0x28>)
 800879e:	5cd3      	ldrb	r3, [r2, r3]
 80087a0:	f003 031f 	and.w	r3, r3, #31
 80087a4:	687a      	ldr	r2, [r7, #4]
 80087a6:	fa22 f303 	lsr.w	r3, r2, r3
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3708      	adds	r7, #8
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}
 80087b2:	bf00      	nop
 80087b4:	0800e778 	.word	0x0800e778

080087b8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b082      	sub	sp, #8
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80087c0:	f7ff fde8 	bl	8008394 <LL_RCC_GetAPB2Prescaler>
 80087c4:	4603      	mov	r3, r0
 80087c6:	0adb      	lsrs	r3, r3, #11
 80087c8:	4a05      	ldr	r2, [pc, #20]	; (80087e0 <RCC_GetPCLK2ClockFreq+0x28>)
 80087ca:	5cd3      	ldrb	r3, [r2, r3]
 80087cc:	f003 031f 	and.w	r3, r3, #31
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	fa22 f303 	lsr.w	r3, r2, r3
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3708      	adds	r7, #8
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop
 80087e0:	0800e778 	.word	0x0800e778

080087e4 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80087e4:	b590      	push	{r4, r7, lr}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80087ea:	f7ff fe09 	bl	8008400 <LL_RCC_PLL_GetMainSource>
 80087ee:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	2b02      	cmp	r3, #2
 80087f4:	d003      	beq.n	80087fe <RCC_PLL_GetFreqDomain_SYS+0x1a>
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	2b03      	cmp	r3, #3
 80087fa:	d003      	beq.n	8008804 <RCC_PLL_GetFreqDomain_SYS+0x20>
 80087fc:	e005      	b.n	800880a <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80087fe:	4b11      	ldr	r3, [pc, #68]	; (8008844 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8008800:	607b      	str	r3, [r7, #4]
      break;
 8008802:	e005      	b.n	8008810 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8008804:	4b10      	ldr	r3, [pc, #64]	; (8008848 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8008806:	607b      	str	r3, [r7, #4]
      break;
 8008808:	e002      	b.n	8008810 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 800880a:	4b0e      	ldr	r3, [pc, #56]	; (8008844 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800880c:	607b      	str	r3, [r7, #4]
      break;
 800880e:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8008810:	f7ff fe04 	bl	800841c <LL_RCC_PLL_GetN>
 8008814:	4602      	mov	r2, r0
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	fb03 f402 	mul.w	r4, r3, r2
 800881c:	f7ff fe1a 	bl	8008454 <LL_RCC_PLL_GetDivider>
 8008820:	4603      	mov	r3, r0
 8008822:	091b      	lsrs	r3, r3, #4
 8008824:	3301      	adds	r3, #1
 8008826:	fbb4 f4f3 	udiv	r4, r4, r3
 800882a:	f7ff fe05 	bl	8008438 <LL_RCC_PLL_GetR>
 800882e:	4603      	mov	r3, r0
 8008830:	0e5b      	lsrs	r3, r3, #25
 8008832:	3301      	adds	r3, #1
 8008834:	005b      	lsls	r3, r3, #1
 8008836:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800883a:	4618      	mov	r0, r3
 800883c:	370c      	adds	r7, #12
 800883e:	46bd      	mov	sp, r7
 8008840:	bd90      	pop	{r4, r7, pc}
 8008842:	bf00      	nop
 8008844:	00f42400 	.word	0x00f42400
 8008848:	007a1200 	.word	0x007a1200

0800884c <LL_SPI_IsEnabled>:
{
 800884c:	b480      	push	{r7}
 800884e:	b083      	sub	sp, #12
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800885c:	2b40      	cmp	r3, #64	; 0x40
 800885e:	d101      	bne.n	8008864 <LL_SPI_IsEnabled+0x18>
 8008860:	2301      	movs	r3, #1
 8008862:	e000      	b.n	8008866 <LL_SPI_IsEnabled+0x1a>
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	370c      	adds	r7, #12
 800886a:	46bd      	mov	sp, r7
 800886c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008870:	4770      	bx	lr

08008872 <LL_SPI_SetCRCPolynomial>:
{
 8008872:	b480      	push	{r7}
 8008874:	b083      	sub	sp, #12
 8008876:	af00      	add	r7, sp, #0
 8008878:	6078      	str	r0, [r7, #4]
 800887a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	b29b      	uxth	r3, r3
 8008880:	461a      	mov	r2, r3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	611a      	str	r2, [r3, #16]
}
 8008886:	bf00      	nop
 8008888:	370c      	adds	r7, #12
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr

08008892 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8008892:	b580      	push	{r7, lr}
 8008894:	b084      	sub	sp, #16
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
 800889a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800889c:	2301      	movs	r3, #1
 800889e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f7ff ffd3 	bl	800884c <LL_SPI_IsEnabled>
 80088a6:	4603      	mov	r3, r0
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d13b      	bne.n	8008924 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80088b4:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 80088b8:	683a      	ldr	r2, [r7, #0]
 80088ba:	6811      	ldr	r1, [r2, #0]
 80088bc:	683a      	ldr	r2, [r7, #0]
 80088be:	6852      	ldr	r2, [r2, #4]
 80088c0:	4311      	orrs	r1, r2
 80088c2:	683a      	ldr	r2, [r7, #0]
 80088c4:	68d2      	ldr	r2, [r2, #12]
 80088c6:	4311      	orrs	r1, r2
 80088c8:	683a      	ldr	r2, [r7, #0]
 80088ca:	6912      	ldr	r2, [r2, #16]
 80088cc:	4311      	orrs	r1, r2
 80088ce:	683a      	ldr	r2, [r7, #0]
 80088d0:	6952      	ldr	r2, [r2, #20]
 80088d2:	4311      	orrs	r1, r2
 80088d4:	683a      	ldr	r2, [r7, #0]
 80088d6:	6992      	ldr	r2, [r2, #24]
 80088d8:	4311      	orrs	r1, r2
 80088da:	683a      	ldr	r2, [r7, #0]
 80088dc:	69d2      	ldr	r2, [r2, #28]
 80088de:	4311      	orrs	r1, r2
 80088e0:	683a      	ldr	r2, [r7, #0]
 80088e2:	6a12      	ldr	r2, [r2, #32]
 80088e4:	430a      	orrs	r2, r1
 80088e6:	431a      	orrs	r2, r3
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80088f4:	f023 0304 	bic.w	r3, r3, #4
 80088f8:	683a      	ldr	r2, [r7, #0]
 80088fa:	6891      	ldr	r1, [r2, #8]
 80088fc:	683a      	ldr	r2, [r7, #0]
 80088fe:	6952      	ldr	r2, [r2, #20]
 8008900:	0c12      	lsrs	r2, r2, #16
 8008902:	430a      	orrs	r2, r1
 8008904:	431a      	orrs	r2, r3
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	6a1b      	ldr	r3, [r3, #32]
 800890e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008912:	d105      	bne.n	8008920 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008918:	4619      	mov	r1, r3
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f7ff ffa9 	bl	8008872 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8008920:	2300      	movs	r3, #0
 8008922:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	69db      	ldr	r3, [r3, #28]
 8008928:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 8008930:	7bfb      	ldrb	r3, [r7, #15]
}
 8008932:	4618      	mov	r0, r3
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}

0800893a <LL_TIM_SetPrescaler>:
{
 800893a:	b480      	push	{r7}
 800893c:	b083      	sub	sp, #12
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]
 8008942:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	683a      	ldr	r2, [r7, #0]
 8008948:	629a      	str	r2, [r3, #40]	; 0x28
}
 800894a:	bf00      	nop
 800894c:	370c      	adds	r7, #12
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr

08008956 <LL_TIM_SetAutoReload>:
{
 8008956:	b480      	push	{r7}
 8008958:	b083      	sub	sp, #12
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
 800895e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	683a      	ldr	r2, [r7, #0]
 8008964:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008966:	bf00      	nop
 8008968:	370c      	adds	r7, #12
 800896a:	46bd      	mov	sp, r7
 800896c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008970:	4770      	bx	lr

08008972 <LL_TIM_SetRepetitionCounter>:
{
 8008972:	b480      	push	{r7}
 8008974:	b083      	sub	sp, #12
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
 800897a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	683a      	ldr	r2, [r7, #0]
 8008980:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008982:	bf00      	nop
 8008984:	370c      	adds	r7, #12
 8008986:	46bd      	mov	sp, r7
 8008988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898c:	4770      	bx	lr

0800898e <LL_TIM_OC_SetCompareCH1>:
{
 800898e:	b480      	push	{r7}
 8008990:	b083      	sub	sp, #12
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
 8008996:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	683a      	ldr	r2, [r7, #0]
 800899c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800899e:	bf00      	nop
 80089a0:	370c      	adds	r7, #12
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr

080089aa <LL_TIM_OC_SetCompareCH2>:
{
 80089aa:	b480      	push	{r7}
 80089ac:	b083      	sub	sp, #12
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
 80089b2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	683a      	ldr	r2, [r7, #0]
 80089b8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80089ba:	bf00      	nop
 80089bc:	370c      	adds	r7, #12
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr

080089c6 <LL_TIM_OC_SetCompareCH3>:
{
 80089c6:	b480      	push	{r7}
 80089c8:	b083      	sub	sp, #12
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	6078      	str	r0, [r7, #4]
 80089ce:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	683a      	ldr	r2, [r7, #0]
 80089d4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80089d6:	bf00      	nop
 80089d8:	370c      	adds	r7, #12
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr

080089e2 <LL_TIM_OC_SetCompareCH4>:
{
 80089e2:	b480      	push	{r7}
 80089e4:	b083      	sub	sp, #12
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
 80089ea:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	683a      	ldr	r2, [r7, #0]
 80089f0:	641a      	str	r2, [r3, #64]	; 0x40
}
 80089f2:	bf00      	nop
 80089f4:	370c      	adds	r7, #12
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr

080089fe <LL_TIM_OC_SetCompareCH5>:
{
 80089fe:	b480      	push	{r7}
 8008a00:	b083      	sub	sp, #12
 8008a02:	af00      	add	r7, sp, #0
 8008a04:	6078      	str	r0, [r7, #4]
 8008a06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	683a      	ldr	r2, [r7, #0]
 8008a10:	649a      	str	r2, [r3, #72]	; 0x48
}
 8008a12:	bf00      	nop
 8008a14:	370c      	adds	r7, #12
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr

08008a1e <LL_TIM_OC_SetCompareCH6>:
{
 8008a1e:	b480      	push	{r7}
 8008a20:	b083      	sub	sp, #12
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	6078      	str	r0, [r7, #4]
 8008a26:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	683a      	ldr	r2, [r7, #0]
 8008a2c:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8008a2e:	bf00      	nop
 8008a30:	370c      	adds	r7, #12
 8008a32:	46bd      	mov	sp, r7
 8008a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a38:	4770      	bx	lr

08008a3a <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8008a3a:	b480      	push	{r7}
 8008a3c:	b083      	sub	sp, #12
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	695b      	ldr	r3, [r3, #20]
 8008a46:	f043 0201 	orr.w	r2, r3, #1
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	615a      	str	r2, [r3, #20]
}
 8008a4e:	bf00      	nop
 8008a50:	370c      	adds	r7, #12
 8008a52:	46bd      	mov	sp, r7
 8008a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a58:	4770      	bx	lr
	...

08008a5c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b084      	sub	sp, #16
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	4a43      	ldr	r2, [pc, #268]	; (8008b7c <LL_TIM_Init+0x120>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d017      	beq.n	8008aa4 <LL_TIM_Init+0x48>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a7a:	d013      	beq.n	8008aa4 <LL_TIM_Init+0x48>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	4a40      	ldr	r2, [pc, #256]	; (8008b80 <LL_TIM_Init+0x124>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d00f      	beq.n	8008aa4 <LL_TIM_Init+0x48>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	4a3f      	ldr	r2, [pc, #252]	; (8008b84 <LL_TIM_Init+0x128>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d00b      	beq.n	8008aa4 <LL_TIM_Init+0x48>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	4a3e      	ldr	r2, [pc, #248]	; (8008b88 <LL_TIM_Init+0x12c>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d007      	beq.n	8008aa4 <LL_TIM_Init+0x48>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	4a3d      	ldr	r2, [pc, #244]	; (8008b8c <LL_TIM_Init+0x130>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d003      	beq.n	8008aa4 <LL_TIM_Init+0x48>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	4a3c      	ldr	r2, [pc, #240]	; (8008b90 <LL_TIM_Init+0x134>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d106      	bne.n	8008ab2 <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	685b      	ldr	r3, [r3, #4]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	4a31      	ldr	r2, [pc, #196]	; (8008b7c <LL_TIM_Init+0x120>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d023      	beq.n	8008b02 <LL_TIM_Init+0xa6>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ac0:	d01f      	beq.n	8008b02 <LL_TIM_Init+0xa6>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	4a2e      	ldr	r2, [pc, #184]	; (8008b80 <LL_TIM_Init+0x124>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d01b      	beq.n	8008b02 <LL_TIM_Init+0xa6>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	4a2d      	ldr	r2, [pc, #180]	; (8008b84 <LL_TIM_Init+0x128>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d017      	beq.n	8008b02 <LL_TIM_Init+0xa6>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	4a2c      	ldr	r2, [pc, #176]	; (8008b88 <LL_TIM_Init+0x12c>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d013      	beq.n	8008b02 <LL_TIM_Init+0xa6>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4a2b      	ldr	r2, [pc, #172]	; (8008b8c <LL_TIM_Init+0x130>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d00f      	beq.n	8008b02 <LL_TIM_Init+0xa6>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	4a2b      	ldr	r2, [pc, #172]	; (8008b94 <LL_TIM_Init+0x138>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d00b      	beq.n	8008b02 <LL_TIM_Init+0xa6>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	4a2a      	ldr	r2, [pc, #168]	; (8008b98 <LL_TIM_Init+0x13c>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d007      	beq.n	8008b02 <LL_TIM_Init+0xa6>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	4a29      	ldr	r2, [pc, #164]	; (8008b9c <LL_TIM_Init+0x140>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d003      	beq.n	8008b02 <LL_TIM_Init+0xa6>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	4a24      	ldr	r2, [pc, #144]	; (8008b90 <LL_TIM_Init+0x134>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d106      	bne.n	8008b10 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	68fa      	ldr	r2, [r7, #12]
 8008b14:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	689b      	ldr	r3, [r3, #8]
 8008b1a:	4619      	mov	r1, r3
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f7ff ff1a 	bl	8008956 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	881b      	ldrh	r3, [r3, #0]
 8008b26:	4619      	mov	r1, r3
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f7ff ff06 	bl	800893a <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	4a12      	ldr	r2, [pc, #72]	; (8008b7c <LL_TIM_Init+0x120>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d013      	beq.n	8008b5e <LL_TIM_Init+0x102>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	4a14      	ldr	r2, [pc, #80]	; (8008b8c <LL_TIM_Init+0x130>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d00f      	beq.n	8008b5e <LL_TIM_Init+0x102>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4a14      	ldr	r2, [pc, #80]	; (8008b94 <LL_TIM_Init+0x138>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d00b      	beq.n	8008b5e <LL_TIM_Init+0x102>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	4a13      	ldr	r2, [pc, #76]	; (8008b98 <LL_TIM_Init+0x13c>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d007      	beq.n	8008b5e <LL_TIM_Init+0x102>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	4a12      	ldr	r2, [pc, #72]	; (8008b9c <LL_TIM_Init+0x140>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d003      	beq.n	8008b5e <LL_TIM_Init+0x102>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	4a0d      	ldr	r2, [pc, #52]	; (8008b90 <LL_TIM_Init+0x134>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d105      	bne.n	8008b6a <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	691b      	ldr	r3, [r3, #16]
 8008b62:	4619      	mov	r1, r3
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f7ff ff04 	bl	8008972 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7ff ff65 	bl	8008a3a <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8008b70:	2300      	movs	r3, #0
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3710      	adds	r7, #16
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	40012c00 	.word	0x40012c00
 8008b80:	40000400 	.word	0x40000400
 8008b84:	40000800 	.word	0x40000800
 8008b88:	40000c00 	.word	0x40000c00
 8008b8c:	40013400 	.word	0x40013400
 8008b90:	40015000 	.word	0x40015000
 8008b94:	40014000 	.word	0x40014000
 8008b98:	40014400 	.word	0x40014400
 8008b9c:	40014800 	.word	0x40014800

08008ba0 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b086      	sub	sp, #24
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	60f8      	str	r0, [r7, #12]
 8008ba8:	60b9      	str	r1, [r7, #8]
 8008baa:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8008bac:	2301      	movs	r3, #1
 8008bae:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008bb6:	d045      	beq.n	8008c44 <LL_TIM_OC_Init+0xa4>
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008bbe:	d848      	bhi.n	8008c52 <LL_TIM_OC_Init+0xb2>
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008bc6:	d036      	beq.n	8008c36 <LL_TIM_OC_Init+0x96>
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008bce:	d840      	bhi.n	8008c52 <LL_TIM_OC_Init+0xb2>
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bd6:	d027      	beq.n	8008c28 <LL_TIM_OC_Init+0x88>
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bde:	d838      	bhi.n	8008c52 <LL_TIM_OC_Init+0xb2>
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008be6:	d018      	beq.n	8008c1a <LL_TIM_OC_Init+0x7a>
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bee:	d830      	bhi.n	8008c52 <LL_TIM_OC_Init+0xb2>
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	d003      	beq.n	8008bfe <LL_TIM_OC_Init+0x5e>
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	2b10      	cmp	r3, #16
 8008bfa:	d007      	beq.n	8008c0c <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8008bfc:	e029      	b.n	8008c52 <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8008bfe:	6879      	ldr	r1, [r7, #4]
 8008c00:	68f8      	ldr	r0, [r7, #12]
 8008c02:	f000 f82d 	bl	8008c60 <OC1Config>
 8008c06:	4603      	mov	r3, r0
 8008c08:	75fb      	strb	r3, [r7, #23]
      break;
 8008c0a:	e023      	b.n	8008c54 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8008c0c:	6879      	ldr	r1, [r7, #4]
 8008c0e:	68f8      	ldr	r0, [r7, #12]
 8008c10:	f000 f8ac 	bl	8008d6c <OC2Config>
 8008c14:	4603      	mov	r3, r0
 8008c16:	75fb      	strb	r3, [r7, #23]
      break;
 8008c18:	e01c      	b.n	8008c54 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8008c1a:	6879      	ldr	r1, [r7, #4]
 8008c1c:	68f8      	ldr	r0, [r7, #12]
 8008c1e:	f000 f92f 	bl	8008e80 <OC3Config>
 8008c22:	4603      	mov	r3, r0
 8008c24:	75fb      	strb	r3, [r7, #23]
      break;
 8008c26:	e015      	b.n	8008c54 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8008c28:	6879      	ldr	r1, [r7, #4]
 8008c2a:	68f8      	ldr	r0, [r7, #12]
 8008c2c:	f000 f9b2 	bl	8008f94 <OC4Config>
 8008c30:	4603      	mov	r3, r0
 8008c32:	75fb      	strb	r3, [r7, #23]
      break;
 8008c34:	e00e      	b.n	8008c54 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8008c36:	6879      	ldr	r1, [r7, #4]
 8008c38:	68f8      	ldr	r0, [r7, #12]
 8008c3a:	f000 fa35 	bl	80090a8 <OC5Config>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	75fb      	strb	r3, [r7, #23]
      break;
 8008c42:	e007      	b.n	8008c54 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8008c44:	6879      	ldr	r1, [r7, #4]
 8008c46:	68f8      	ldr	r0, [r7, #12]
 8008c48:	f000 fa98 	bl	800917c <OC6Config>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	75fb      	strb	r3, [r7, #23]
      break;
 8008c50:	e000      	b.n	8008c54 <LL_TIM_OC_Init+0xb4>
      break;
 8008c52:	bf00      	nop
  }

  return result;
 8008c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3718      	adds	r7, #24
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}
	...

08008c60 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b086      	sub	sp, #24
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6a1b      	ldr	r3, [r3, #32]
 8008c6e:	f023 0201 	bic.w	r2, r3, #1
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6a1b      	ldr	r3, [r3, #32]
 8008c7a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	699b      	ldr	r3, [r3, #24]
 8008c86:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f023 0303 	bic.w	r3, r3, #3
 8008c8e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c9a:	683a      	ldr	r2, [r7, #0]
 8008c9c:	6812      	ldr	r2, [r2, #0]
 8008c9e:	4313      	orrs	r3, r2
 8008ca0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	f023 0202 	bic.w	r2, r3, #2
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	691b      	ldr	r3, [r3, #16]
 8008cac:	4313      	orrs	r3, r2
 8008cae:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	f023 0201 	bic.w	r2, r3, #1
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	4a24      	ldr	r2, [pc, #144]	; (8008d54 <OC1Config+0xf4>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d013      	beq.n	8008cee <OC1Config+0x8e>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	4a23      	ldr	r2, [pc, #140]	; (8008d58 <OC1Config+0xf8>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d00f      	beq.n	8008cee <OC1Config+0x8e>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	4a22      	ldr	r2, [pc, #136]	; (8008d5c <OC1Config+0xfc>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d00b      	beq.n	8008cee <OC1Config+0x8e>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	4a21      	ldr	r2, [pc, #132]	; (8008d60 <OC1Config+0x100>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d007      	beq.n	8008cee <OC1Config+0x8e>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	4a20      	ldr	r2, [pc, #128]	; (8008d64 <OC1Config+0x104>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d003      	beq.n	8008cee <OC1Config+0x8e>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	4a1f      	ldr	r2, [pc, #124]	; (8008d68 <OC1Config+0x108>)
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d11e      	bne.n	8008d2c <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	f023 0208 	bic.w	r2, r3, #8
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	695b      	ldr	r3, [r3, #20]
 8008cf8:	009b      	lsls	r3, r3, #2
 8008cfa:	4313      	orrs	r3, r2
 8008cfc:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	f023 0204 	bic.w	r2, r3, #4
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	009b      	lsls	r3, r3, #2
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	699b      	ldr	r3, [r3, #24]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	69db      	ldr	r3, [r3, #28]
 8008d26:	005b      	lsls	r3, r3, #1
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	693a      	ldr	r2, [r7, #16]
 8008d30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	68fa      	ldr	r2, [r7, #12]
 8008d36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f7ff fe25 	bl	800898e <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	697a      	ldr	r2, [r7, #20]
 8008d48:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3718      	adds	r7, #24
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}
 8008d54:	40012c00 	.word	0x40012c00
 8008d58:	40013400 	.word	0x40013400
 8008d5c:	40014000 	.word	0x40014000
 8008d60:	40014400 	.word	0x40014400
 8008d64:	40014800 	.word	0x40014800
 8008d68:	40015000 	.word	0x40015000

08008d6c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b086      	sub	sp, #24
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
 8008d74:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a1b      	ldr	r3, [r3, #32]
 8008d7a:	f023 0210 	bic.w	r2, r3, #16
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6a1b      	ldr	r3, [r3, #32]
 8008d86:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	699b      	ldr	r3, [r3, #24]
 8008d92:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008da2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008da6:	683a      	ldr	r2, [r7, #0]
 8008da8:	6812      	ldr	r2, [r2, #0]
 8008daa:	0212      	lsls	r2, r2, #8
 8008dac:	4313      	orrs	r3, r2
 8008dae:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	f023 0220 	bic.w	r2, r3, #32
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	691b      	ldr	r3, [r3, #16]
 8008dba:	011b      	lsls	r3, r3, #4
 8008dbc:	4313      	orrs	r3, r2
 8008dbe:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	f023 0210 	bic.w	r2, r3, #16
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	011b      	lsls	r3, r3, #4
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	4a25      	ldr	r2, [pc, #148]	; (8008e68 <OC2Config+0xfc>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d013      	beq.n	8008e00 <OC2Config+0x94>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	4a24      	ldr	r2, [pc, #144]	; (8008e6c <OC2Config+0x100>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d00f      	beq.n	8008e00 <OC2Config+0x94>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	4a23      	ldr	r2, [pc, #140]	; (8008e70 <OC2Config+0x104>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d00b      	beq.n	8008e00 <OC2Config+0x94>
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	4a22      	ldr	r2, [pc, #136]	; (8008e74 <OC2Config+0x108>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d007      	beq.n	8008e00 <OC2Config+0x94>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	4a21      	ldr	r2, [pc, #132]	; (8008e78 <OC2Config+0x10c>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d003      	beq.n	8008e00 <OC2Config+0x94>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a20      	ldr	r2, [pc, #128]	; (8008e7c <OC2Config+0x110>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d11f      	bne.n	8008e40 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	695b      	ldr	r3, [r3, #20]
 8008e0a:	019b      	lsls	r3, r3, #6
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	689b      	ldr	r3, [r3, #8]
 8008e1a:	019b      	lsls	r3, r3, #6
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	699b      	ldr	r3, [r3, #24]
 8008e2a:	009b      	lsls	r3, r3, #2
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	69db      	ldr	r3, [r3, #28]
 8008e3a:	00db      	lsls	r3, r3, #3
 8008e3c:	4313      	orrs	r3, r2
 8008e3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	693a      	ldr	r2, [r7, #16]
 8008e44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	68fa      	ldr	r2, [r7, #12]
 8008e4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	68db      	ldr	r3, [r3, #12]
 8008e50:	4619      	mov	r1, r3
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f7ff fda9 	bl	80089aa <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	697a      	ldr	r2, [r7, #20]
 8008e5c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3718      	adds	r7, #24
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}
 8008e68:	40012c00 	.word	0x40012c00
 8008e6c:	40013400 	.word	0x40013400
 8008e70:	40014000 	.word	0x40014000
 8008e74:	40014400 	.word	0x40014400
 8008e78:	40014800 	.word	0x40014800
 8008e7c:	40015000 	.word	0x40015000

08008e80 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b086      	sub	sp, #24
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6a1b      	ldr	r3, [r3, #32]
 8008e8e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6a1b      	ldr	r3, [r3, #32]
 8008e9a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	69db      	ldr	r3, [r3, #28]
 8008ea6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f023 0303 	bic.w	r3, r3, #3
 8008eae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008eba:	683a      	ldr	r2, [r7, #0]
 8008ebc:	6812      	ldr	r2, [r2, #0]
 8008ebe:	4313      	orrs	r3, r2
 8008ec0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8008ec2:	697b      	ldr	r3, [r7, #20]
 8008ec4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	691b      	ldr	r3, [r3, #16]
 8008ecc:	021b      	lsls	r3, r3, #8
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	021b      	lsls	r3, r3, #8
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	4a25      	ldr	r2, [pc, #148]	; (8008f7c <OC3Config+0xfc>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d013      	beq.n	8008f12 <OC3Config+0x92>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	4a24      	ldr	r2, [pc, #144]	; (8008f80 <OC3Config+0x100>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d00f      	beq.n	8008f12 <OC3Config+0x92>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	4a23      	ldr	r2, [pc, #140]	; (8008f84 <OC3Config+0x104>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d00b      	beq.n	8008f12 <OC3Config+0x92>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	4a22      	ldr	r2, [pc, #136]	; (8008f88 <OC3Config+0x108>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d007      	beq.n	8008f12 <OC3Config+0x92>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	4a21      	ldr	r2, [pc, #132]	; (8008f8c <OC3Config+0x10c>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d003      	beq.n	8008f12 <OC3Config+0x92>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	4a20      	ldr	r2, [pc, #128]	; (8008f90 <OC3Config+0x110>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d11f      	bne.n	8008f52 <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	695b      	ldr	r3, [r3, #20]
 8008f1c:	029b      	lsls	r3, r3, #10
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	689b      	ldr	r3, [r3, #8]
 8008f2c:	029b      	lsls	r3, r3, #10
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	699b      	ldr	r3, [r3, #24]
 8008f3c:	011b      	lsls	r3, r3, #4
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	69db      	ldr	r3, [r3, #28]
 8008f4c:	015b      	lsls	r3, r3, #5
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	693a      	ldr	r2, [r7, #16]
 8008f56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	4619      	mov	r1, r3
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f7ff fd2e 	bl	80089c6 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	697a      	ldr	r2, [r7, #20]
 8008f6e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008f70:	2300      	movs	r3, #0
}
 8008f72:	4618      	mov	r0, r3
 8008f74:	3718      	adds	r7, #24
 8008f76:	46bd      	mov	sp, r7
 8008f78:	bd80      	pop	{r7, pc}
 8008f7a:	bf00      	nop
 8008f7c:	40012c00 	.word	0x40012c00
 8008f80:	40013400 	.word	0x40013400
 8008f84:	40014000 	.word	0x40014000
 8008f88:	40014400 	.word	0x40014400
 8008f8c:	40014800 	.word	0x40014800
 8008f90:	40015000 	.word	0x40015000

08008f94 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b086      	sub	sp, #24
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6a1b      	ldr	r3, [r3, #32]
 8008fa2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6a1b      	ldr	r3, [r3, #32]
 8008fae:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	685b      	ldr	r3, [r3, #4]
 8008fb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	69db      	ldr	r3, [r3, #28]
 8008fba:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008fc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008fca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008fce:	683a      	ldr	r2, [r7, #0]
 8008fd0:	6812      	ldr	r2, [r2, #0]
 8008fd2:	0212      	lsls	r2, r2, #8
 8008fd4:	4313      	orrs	r3, r2
 8008fd6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	691b      	ldr	r3, [r3, #16]
 8008fe2:	031b      	lsls	r3, r3, #12
 8008fe4:	4313      	orrs	r3, r2
 8008fe6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	031b      	lsls	r3, r3, #12
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	4a25      	ldr	r2, [pc, #148]	; (8009090 <OC4Config+0xfc>)
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d013      	beq.n	8009028 <OC4Config+0x94>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	4a24      	ldr	r2, [pc, #144]	; (8009094 <OC4Config+0x100>)
 8009004:	4293      	cmp	r3, r2
 8009006:	d00f      	beq.n	8009028 <OC4Config+0x94>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	4a23      	ldr	r2, [pc, #140]	; (8009098 <OC4Config+0x104>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d00b      	beq.n	8009028 <OC4Config+0x94>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	4a22      	ldr	r2, [pc, #136]	; (800909c <OC4Config+0x108>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d007      	beq.n	8009028 <OC4Config+0x94>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	4a21      	ldr	r2, [pc, #132]	; (80090a0 <OC4Config+0x10c>)
 800901c:	4293      	cmp	r3, r2
 800901e:	d003      	beq.n	8009028 <OC4Config+0x94>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	4a20      	ldr	r2, [pc, #128]	; (80090a4 <OC4Config+0x110>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d11f      	bne.n	8009068 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	695b      	ldr	r3, [r3, #20]
 8009032:	039b      	lsls	r3, r3, #14
 8009034:	4313      	orrs	r3, r2
 8009036:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	039b      	lsls	r3, r3, #14
 8009044:	4313      	orrs	r3, r2
 8009046:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	699b      	ldr	r3, [r3, #24]
 8009052:	019b      	lsls	r3, r3, #6
 8009054:	4313      	orrs	r3, r2
 8009056:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	69db      	ldr	r3, [r3, #28]
 8009062:	01db      	lsls	r3, r3, #7
 8009064:	4313      	orrs	r3, r2
 8009066:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	693a      	ldr	r2, [r7, #16]
 800906c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	68fa      	ldr	r2, [r7, #12]
 8009072:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	68db      	ldr	r3, [r3, #12]
 8009078:	4619      	mov	r1, r3
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f7ff fcb1 	bl	80089e2 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	697a      	ldr	r2, [r7, #20]
 8009084:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009086:	2300      	movs	r3, #0
}
 8009088:	4618      	mov	r0, r3
 800908a:	3718      	adds	r7, #24
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}
 8009090:	40012c00 	.word	0x40012c00
 8009094:	40013400 	.word	0x40013400
 8009098:	40014000 	.word	0x40014000
 800909c:	40014400 	.word	0x40014400
 80090a0:	40014800 	.word	0x40014800
 80090a4:	40015000 	.word	0x40015000

080090a8 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
 80090b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6a1b      	ldr	r3, [r3, #32]
 80090b6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6a1b      	ldr	r3, [r3, #32]
 80090c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090c8:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80090d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090d4:	683a      	ldr	r2, [r7, #0]
 80090d6:	6812      	ldr	r2, [r2, #0]
 80090d8:	4313      	orrs	r3, r2
 80090da:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	691b      	ldr	r3, [r3, #16]
 80090e6:	041b      	lsls	r3, r3, #16
 80090e8:	4313      	orrs	r3, r2
 80090ea:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	685b      	ldr	r3, [r3, #4]
 80090f6:	041b      	lsls	r3, r3, #16
 80090f8:	4313      	orrs	r3, r2
 80090fa:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	4a19      	ldr	r2, [pc, #100]	; (8009164 <OC5Config+0xbc>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d013      	beq.n	800912c <OC5Config+0x84>
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	4a18      	ldr	r2, [pc, #96]	; (8009168 <OC5Config+0xc0>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d00f      	beq.n	800912c <OC5Config+0x84>
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	4a17      	ldr	r2, [pc, #92]	; (800916c <OC5Config+0xc4>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d00b      	beq.n	800912c <OC5Config+0x84>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	4a16      	ldr	r2, [pc, #88]	; (8009170 <OC5Config+0xc8>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d007      	beq.n	800912c <OC5Config+0x84>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	4a15      	ldr	r2, [pc, #84]	; (8009174 <OC5Config+0xcc>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d003      	beq.n	800912c <OC5Config+0x84>
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	4a14      	ldr	r2, [pc, #80]	; (8009178 <OC5Config+0xd0>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d109      	bne.n	8009140 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	699b      	ldr	r3, [r3, #24]
 8009138:	021b      	lsls	r3, r3, #8
 800913a:	431a      	orrs	r2, r3
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	68ba      	ldr	r2, [r7, #8]
 8009144:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	4619      	mov	r1, r3
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f7ff fc56 	bl	80089fe <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	68fa      	ldr	r2, [r7, #12]
 8009156:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009158:	2300      	movs	r3, #0
}
 800915a:	4618      	mov	r0, r3
 800915c:	3710      	adds	r7, #16
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
 8009162:	bf00      	nop
 8009164:	40012c00 	.word	0x40012c00
 8009168:	40013400 	.word	0x40013400
 800916c:	40014000 	.word	0x40014000
 8009170:	40014400 	.word	0x40014400
 8009174:	40014800 	.word	0x40014800
 8009178:	40015000 	.word	0x40015000

0800917c <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b084      	sub	sp, #16
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6a1b      	ldr	r3, [r3, #32]
 800918a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6a1b      	ldr	r3, [r3, #32]
 8009196:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800919c:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80091a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091a8:	683a      	ldr	r2, [r7, #0]
 80091aa:	6812      	ldr	r2, [r2, #0]
 80091ac:	0212      	lsls	r2, r2, #8
 80091ae:	4313      	orrs	r3, r2
 80091b0:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	691b      	ldr	r3, [r3, #16]
 80091bc:	051b      	lsls	r3, r3, #20
 80091be:	4313      	orrs	r3, r2
 80091c0:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	685b      	ldr	r3, [r3, #4]
 80091cc:	051b      	lsls	r3, r3, #20
 80091ce:	4313      	orrs	r3, r2
 80091d0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4a18      	ldr	r2, [pc, #96]	; (8009238 <OC6Config+0xbc>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d013      	beq.n	8009202 <OC6Config+0x86>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	4a17      	ldr	r2, [pc, #92]	; (800923c <OC6Config+0xc0>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d00f      	beq.n	8009202 <OC6Config+0x86>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	4a16      	ldr	r2, [pc, #88]	; (8009240 <OC6Config+0xc4>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d00b      	beq.n	8009202 <OC6Config+0x86>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4a15      	ldr	r2, [pc, #84]	; (8009244 <OC6Config+0xc8>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d007      	beq.n	8009202 <OC6Config+0x86>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	4a14      	ldr	r2, [pc, #80]	; (8009248 <OC6Config+0xcc>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d003      	beq.n	8009202 <OC6Config+0x86>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	4a13      	ldr	r2, [pc, #76]	; (800924c <OC6Config+0xd0>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d109      	bne.n	8009216 <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	699b      	ldr	r3, [r3, #24]
 800920e:	029b      	lsls	r3, r3, #10
 8009210:	431a      	orrs	r2, r3
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	68ba      	ldr	r2, [r7, #8]
 800921a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	68db      	ldr	r3, [r3, #12]
 8009220:	4619      	mov	r1, r3
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f7ff fbfb 	bl	8008a1e <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	68fa      	ldr	r2, [r7, #12]
 800922c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800922e:	2300      	movs	r3, #0
}
 8009230:	4618      	mov	r0, r3
 8009232:	3710      	adds	r7, #16
 8009234:	46bd      	mov	sp, r7
 8009236:	bd80      	pop	{r7, pc}
 8009238:	40012c00 	.word	0x40012c00
 800923c:	40013400 	.word	0x40013400
 8009240:	40014000 	.word	0x40014000
 8009244:	40014400 	.word	0x40014400
 8009248:	40014800 	.word	0x40014800
 800924c:	40015000 	.word	0x40015000

08009250 <LL_USART_IsEnabled>:
{
 8009250:	b480      	push	{r7}
 8009252:	b083      	sub	sp, #12
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f003 0301 	and.w	r3, r3, #1
 8009260:	2b01      	cmp	r3, #1
 8009262:	d101      	bne.n	8009268 <LL_USART_IsEnabled+0x18>
 8009264:	2301      	movs	r3, #1
 8009266:	e000      	b.n	800926a <LL_USART_IsEnabled+0x1a>
 8009268:	2300      	movs	r3, #0
}
 800926a:	4618      	mov	r0, r3
 800926c:	370c      	adds	r7, #12
 800926e:	46bd      	mov	sp, r7
 8009270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009274:	4770      	bx	lr

08009276 <LL_USART_SetPrescaler>:
{
 8009276:	b480      	push	{r7}
 8009278:	b083      	sub	sp, #12
 800927a:	af00      	add	r7, sp, #0
 800927c:	6078      	str	r0, [r7, #4]
 800927e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009284:	f023 030f 	bic.w	r3, r3, #15
 8009288:	683a      	ldr	r2, [r7, #0]
 800928a:	b292      	uxth	r2, r2
 800928c:	431a      	orrs	r2, r3
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009292:	bf00      	nop
 8009294:	370c      	adds	r7, #12
 8009296:	46bd      	mov	sp, r7
 8009298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929c:	4770      	bx	lr

0800929e <LL_USART_SetStopBitsLength>:
{
 800929e:	b480      	push	{r7}
 80092a0:	b083      	sub	sp, #12
 80092a2:	af00      	add	r7, sp, #0
 80092a4:	6078      	str	r0, [r7, #4]
 80092a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	431a      	orrs	r2, r3
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	605a      	str	r2, [r3, #4]
}
 80092b8:	bf00      	nop
 80092ba:	370c      	adds	r7, #12
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <LL_USART_SetHWFlowCtrl>:
{
 80092c4:	b480      	push	{r7}
 80092c6:	b083      	sub	sp, #12
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	689b      	ldr	r3, [r3, #8]
 80092d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	431a      	orrs	r2, r3
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	609a      	str	r2, [r3, #8]
}
 80092de:	bf00      	nop
 80092e0:	370c      	adds	r7, #12
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr
	...

080092ec <LL_USART_SetBaudRate>:
{
 80092ec:	b490      	push	{r4, r7}
 80092ee:	b086      	sub	sp, #24
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	60f8      	str	r0, [r7, #12]
 80092f4:	60b9      	str	r1, [r7, #8]
 80092f6:	607a      	str	r2, [r7, #4]
 80092f8:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2b0b      	cmp	r3, #11
 80092fe:	d835      	bhi.n	800936c <LL_USART_SetBaudRate+0x80>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009306:	d11e      	bne.n	8009346 <LL_USART_SetBaudRate+0x5a>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	b2db      	uxtb	r3, r3
 800930c:	461a      	mov	r2, r3
 800930e:	4b1a      	ldr	r3, [pc, #104]	; (8009378 <LL_USART_SetBaudRate+0x8c>)
 8009310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009314:	68ba      	ldr	r2, [r7, #8]
 8009316:	fbb2 f3f3 	udiv	r3, r2, r3
 800931a:	005a      	lsls	r2, r3, #1
 800931c:	6a3b      	ldr	r3, [r7, #32]
 800931e:	085b      	lsrs	r3, r3, #1
 8009320:	441a      	add	r2, r3
 8009322:	6a3b      	ldr	r3, [r7, #32]
 8009324:	fbb2 f3f3 	udiv	r3, r2, r3
 8009328:	b29b      	uxth	r3, r3
 800932a:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8009332:	401c      	ands	r4, r3
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	085b      	lsrs	r3, r3, #1
 8009338:	b29b      	uxth	r3, r3
 800933a:	f003 0307 	and.w	r3, r3, #7
 800933e:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	60dc      	str	r4, [r3, #12]
}
 8009344:	e012      	b.n	800936c <LL_USART_SetBaudRate+0x80>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	b2db      	uxtb	r3, r3
 800934a:	461a      	mov	r2, r3
 800934c:	4b0a      	ldr	r3, [pc, #40]	; (8009378 <LL_USART_SetBaudRate+0x8c>)
 800934e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009352:	68ba      	ldr	r2, [r7, #8]
 8009354:	fbb2 f2f3 	udiv	r2, r2, r3
 8009358:	6a3b      	ldr	r3, [r7, #32]
 800935a:	085b      	lsrs	r3, r3, #1
 800935c:	441a      	add	r2, r3
 800935e:	6a3b      	ldr	r3, [r7, #32]
 8009360:	fbb2 f3f3 	udiv	r3, r2, r3
 8009364:	b29b      	uxth	r3, r3
 8009366:	461a      	mov	r2, r3
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	60da      	str	r2, [r3, #12]
}
 800936c:	bf00      	nop
 800936e:	3718      	adds	r7, #24
 8009370:	46bd      	mov	sp, r7
 8009372:	bc90      	pop	{r4, r7}
 8009374:	4770      	bx	lr
 8009376:	bf00      	nop
 8009378:	0800e7a0 	.word	0x0800e7a0

0800937c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b086      	sub	sp, #24
 8009380:	af02      	add	r7, sp, #8
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8009386:	2301      	movs	r3, #1
 8009388:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800938a:	2300      	movs	r3, #0
 800938c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f7ff ff5e 	bl	8009250 <LL_USART_IsEnabled>
 8009394:	4603      	mov	r3, r0
 8009396:	2b00      	cmp	r3, #0
 8009398:	d165      	bne.n	8009466 <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681a      	ldr	r2, [r3, #0]
 800939e:	4b34      	ldr	r3, [pc, #208]	; (8009470 <LL_USART_Init+0xf4>)
 80093a0:	4013      	ands	r3, r2
 80093a2:	683a      	ldr	r2, [r7, #0]
 80093a4:	6891      	ldr	r1, [r2, #8]
 80093a6:	683a      	ldr	r2, [r7, #0]
 80093a8:	6912      	ldr	r2, [r2, #16]
 80093aa:	4311      	orrs	r1, r2
 80093ac:	683a      	ldr	r2, [r7, #0]
 80093ae:	6952      	ldr	r2, [r2, #20]
 80093b0:	4311      	orrs	r1, r2
 80093b2:	683a      	ldr	r2, [r7, #0]
 80093b4:	69d2      	ldr	r2, [r2, #28]
 80093b6:	430a      	orrs	r2, r1
 80093b8:	431a      	orrs	r2, r3
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	68db      	ldr	r3, [r3, #12]
 80093c2:	4619      	mov	r1, r3
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f7ff ff6a 	bl	800929e <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	699b      	ldr	r3, [r3, #24]
 80093ce:	4619      	mov	r1, r3
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f7ff ff77 	bl	80092c4 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	4a26      	ldr	r2, [pc, #152]	; (8009474 <LL_USART_Init+0xf8>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d104      	bne.n	80093e8 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80093de:	2003      	movs	r0, #3
 80093e0:	f7ff f846 	bl	8008470 <LL_RCC_GetUSARTClockFreq>
 80093e4:	60b8      	str	r0, [r7, #8]
 80093e6:	e023      	b.n	8009430 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	4a23      	ldr	r2, [pc, #140]	; (8009478 <LL_USART_Init+0xfc>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d104      	bne.n	80093fa <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80093f0:	200c      	movs	r0, #12
 80093f2:	f7ff f83d 	bl	8008470 <LL_RCC_GetUSARTClockFreq>
 80093f6:	60b8      	str	r0, [r7, #8]
 80093f8:	e01a      	b.n	8009430 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a1f      	ldr	r2, [pc, #124]	; (800947c <LL_USART_Init+0x100>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d104      	bne.n	800940c <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8009402:	2030      	movs	r0, #48	; 0x30
 8009404:	f7ff f834 	bl	8008470 <LL_RCC_GetUSARTClockFreq>
 8009408:	60b8      	str	r0, [r7, #8]
 800940a:	e011      	b.n	8009430 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	4a1c      	ldr	r2, [pc, #112]	; (8009480 <LL_USART_Init+0x104>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d104      	bne.n	800941e <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8009414:	20c0      	movs	r0, #192	; 0xc0
 8009416:	f7ff f8f1 	bl	80085fc <LL_RCC_GetUARTClockFreq>
 800941a:	60b8      	str	r0, [r7, #8]
 800941c:	e008      	b.n	8009430 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	4a18      	ldr	r2, [pc, #96]	; (8009484 <LL_USART_Init+0x108>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d104      	bne.n	8009430 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8009426:	f44f 7040 	mov.w	r0, #768	; 0x300
 800942a:	f7ff f8e7 	bl	80085fc <LL_RCC_GetUARTClockFreq>
 800942e:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d011      	beq.n	800945a <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	685b      	ldr	r3, [r3, #4]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d00d      	beq.n	800945a <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 800943e:	2300      	movs	r3, #0
 8009440:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	69d9      	ldr	r1, [r3, #28]
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	9300      	str	r3, [sp, #0]
 8009450:	460b      	mov	r3, r1
 8009452:	68b9      	ldr	r1, [r7, #8]
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f7ff ff49 	bl	80092ec <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	4619      	mov	r1, r3
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f7ff ff08 	bl	8009276 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8009466:	7bfb      	ldrb	r3, [r7, #15]
}
 8009468:	4618      	mov	r0, r3
 800946a:	3710      	adds	r7, #16
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}
 8009470:	efff69f3 	.word	0xefff69f3
 8009474:	40013800 	.word	0x40013800
 8009478:	40004400 	.word	0x40004400
 800947c:	40004800 	.word	0x40004800
 8009480:	40004c00 	.word	0x40004c00
 8009484:	40005000 	.word	0x40005000

08009488 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8009488:	b480      	push	{r7}
 800948a:	b083      	sub	sp, #12
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8009490:	4a04      	ldr	r2, [pc, #16]	; (80094a4 <LL_SetSystemCoreClock+0x1c>)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6013      	str	r3, [r2, #0]
}
 8009496:	bf00      	nop
 8009498:	370c      	adds	r7, #12
 800949a:	46bd      	mov	sp, r7
 800949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a0:	4770      	bx	lr
 80094a2:	bf00      	nop
 80094a4:	20000004 	.word	0x20000004

080094a8 <__errno>:
 80094a8:	4b01      	ldr	r3, [pc, #4]	; (80094b0 <__errno+0x8>)
 80094aa:	6818      	ldr	r0, [r3, #0]
 80094ac:	4770      	bx	lr
 80094ae:	bf00      	nop
 80094b0:	20000030 	.word	0x20000030

080094b4 <__libc_init_array>:
 80094b4:	b570      	push	{r4, r5, r6, lr}
 80094b6:	4d0d      	ldr	r5, [pc, #52]	; (80094ec <__libc_init_array+0x38>)
 80094b8:	4c0d      	ldr	r4, [pc, #52]	; (80094f0 <__libc_init_array+0x3c>)
 80094ba:	1b64      	subs	r4, r4, r5
 80094bc:	10a4      	asrs	r4, r4, #2
 80094be:	2600      	movs	r6, #0
 80094c0:	42a6      	cmp	r6, r4
 80094c2:	d109      	bne.n	80094d8 <__libc_init_array+0x24>
 80094c4:	4d0b      	ldr	r5, [pc, #44]	; (80094f4 <__libc_init_array+0x40>)
 80094c6:	4c0c      	ldr	r4, [pc, #48]	; (80094f8 <__libc_init_array+0x44>)
 80094c8:	f005 f8ae 	bl	800e628 <_init>
 80094cc:	1b64      	subs	r4, r4, r5
 80094ce:	10a4      	asrs	r4, r4, #2
 80094d0:	2600      	movs	r6, #0
 80094d2:	42a6      	cmp	r6, r4
 80094d4:	d105      	bne.n	80094e2 <__libc_init_array+0x2e>
 80094d6:	bd70      	pop	{r4, r5, r6, pc}
 80094d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80094dc:	4798      	blx	r3
 80094de:	3601      	adds	r6, #1
 80094e0:	e7ee      	b.n	80094c0 <__libc_init_array+0xc>
 80094e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80094e6:	4798      	blx	r3
 80094e8:	3601      	adds	r6, #1
 80094ea:	e7f2      	b.n	80094d2 <__libc_init_array+0x1e>
 80094ec:	0800ec9c 	.word	0x0800ec9c
 80094f0:	0800ec9c 	.word	0x0800ec9c
 80094f4:	0800ec9c 	.word	0x0800ec9c
 80094f8:	0800eca0 	.word	0x0800eca0

080094fc <memcmp>:
 80094fc:	b530      	push	{r4, r5, lr}
 80094fe:	3901      	subs	r1, #1
 8009500:	2400      	movs	r4, #0
 8009502:	42a2      	cmp	r2, r4
 8009504:	d101      	bne.n	800950a <memcmp+0xe>
 8009506:	2000      	movs	r0, #0
 8009508:	e005      	b.n	8009516 <memcmp+0x1a>
 800950a:	5d03      	ldrb	r3, [r0, r4]
 800950c:	3401      	adds	r4, #1
 800950e:	5d0d      	ldrb	r5, [r1, r4]
 8009510:	42ab      	cmp	r3, r5
 8009512:	d0f6      	beq.n	8009502 <memcmp+0x6>
 8009514:	1b58      	subs	r0, r3, r5
 8009516:	bd30      	pop	{r4, r5, pc}

08009518 <memset>:
 8009518:	4402      	add	r2, r0
 800951a:	4603      	mov	r3, r0
 800951c:	4293      	cmp	r3, r2
 800951e:	d100      	bne.n	8009522 <memset+0xa>
 8009520:	4770      	bx	lr
 8009522:	f803 1b01 	strb.w	r1, [r3], #1
 8009526:	e7f9      	b.n	800951c <memset+0x4>

08009528 <__cvt>:
 8009528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800952c:	ec55 4b10 	vmov	r4, r5, d0
 8009530:	2d00      	cmp	r5, #0
 8009532:	460e      	mov	r6, r1
 8009534:	4619      	mov	r1, r3
 8009536:	462b      	mov	r3, r5
 8009538:	bfbb      	ittet	lt
 800953a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800953e:	461d      	movlt	r5, r3
 8009540:	2300      	movge	r3, #0
 8009542:	232d      	movlt	r3, #45	; 0x2d
 8009544:	700b      	strb	r3, [r1, #0]
 8009546:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009548:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800954c:	4691      	mov	r9, r2
 800954e:	f023 0820 	bic.w	r8, r3, #32
 8009552:	bfbc      	itt	lt
 8009554:	4622      	movlt	r2, r4
 8009556:	4614      	movlt	r4, r2
 8009558:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800955c:	d005      	beq.n	800956a <__cvt+0x42>
 800955e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009562:	d100      	bne.n	8009566 <__cvt+0x3e>
 8009564:	3601      	adds	r6, #1
 8009566:	2102      	movs	r1, #2
 8009568:	e000      	b.n	800956c <__cvt+0x44>
 800956a:	2103      	movs	r1, #3
 800956c:	ab03      	add	r3, sp, #12
 800956e:	9301      	str	r3, [sp, #4]
 8009570:	ab02      	add	r3, sp, #8
 8009572:	9300      	str	r3, [sp, #0]
 8009574:	ec45 4b10 	vmov	d0, r4, r5
 8009578:	4653      	mov	r3, sl
 800957a:	4632      	mov	r2, r6
 800957c:	f001 fe64 	bl	800b248 <_dtoa_r>
 8009580:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009584:	4607      	mov	r7, r0
 8009586:	d102      	bne.n	800958e <__cvt+0x66>
 8009588:	f019 0f01 	tst.w	r9, #1
 800958c:	d022      	beq.n	80095d4 <__cvt+0xac>
 800958e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009592:	eb07 0906 	add.w	r9, r7, r6
 8009596:	d110      	bne.n	80095ba <__cvt+0x92>
 8009598:	783b      	ldrb	r3, [r7, #0]
 800959a:	2b30      	cmp	r3, #48	; 0x30
 800959c:	d10a      	bne.n	80095b4 <__cvt+0x8c>
 800959e:	2200      	movs	r2, #0
 80095a0:	2300      	movs	r3, #0
 80095a2:	4620      	mov	r0, r4
 80095a4:	4629      	mov	r1, r5
 80095a6:	f7f7 fab7 	bl	8000b18 <__aeabi_dcmpeq>
 80095aa:	b918      	cbnz	r0, 80095b4 <__cvt+0x8c>
 80095ac:	f1c6 0601 	rsb	r6, r6, #1
 80095b0:	f8ca 6000 	str.w	r6, [sl]
 80095b4:	f8da 3000 	ldr.w	r3, [sl]
 80095b8:	4499      	add	r9, r3
 80095ba:	2200      	movs	r2, #0
 80095bc:	2300      	movs	r3, #0
 80095be:	4620      	mov	r0, r4
 80095c0:	4629      	mov	r1, r5
 80095c2:	f7f7 faa9 	bl	8000b18 <__aeabi_dcmpeq>
 80095c6:	b108      	cbz	r0, 80095cc <__cvt+0xa4>
 80095c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80095cc:	2230      	movs	r2, #48	; 0x30
 80095ce:	9b03      	ldr	r3, [sp, #12]
 80095d0:	454b      	cmp	r3, r9
 80095d2:	d307      	bcc.n	80095e4 <__cvt+0xbc>
 80095d4:	9b03      	ldr	r3, [sp, #12]
 80095d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80095d8:	1bdb      	subs	r3, r3, r7
 80095da:	4638      	mov	r0, r7
 80095dc:	6013      	str	r3, [r2, #0]
 80095de:	b004      	add	sp, #16
 80095e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095e4:	1c59      	adds	r1, r3, #1
 80095e6:	9103      	str	r1, [sp, #12]
 80095e8:	701a      	strb	r2, [r3, #0]
 80095ea:	e7f0      	b.n	80095ce <__cvt+0xa6>

080095ec <__exponent>:
 80095ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095ee:	4603      	mov	r3, r0
 80095f0:	2900      	cmp	r1, #0
 80095f2:	bfb8      	it	lt
 80095f4:	4249      	neglt	r1, r1
 80095f6:	f803 2b02 	strb.w	r2, [r3], #2
 80095fa:	bfb4      	ite	lt
 80095fc:	222d      	movlt	r2, #45	; 0x2d
 80095fe:	222b      	movge	r2, #43	; 0x2b
 8009600:	2909      	cmp	r1, #9
 8009602:	7042      	strb	r2, [r0, #1]
 8009604:	dd2a      	ble.n	800965c <__exponent+0x70>
 8009606:	f10d 0407 	add.w	r4, sp, #7
 800960a:	46a4      	mov	ip, r4
 800960c:	270a      	movs	r7, #10
 800960e:	46a6      	mov	lr, r4
 8009610:	460a      	mov	r2, r1
 8009612:	fb91 f6f7 	sdiv	r6, r1, r7
 8009616:	fb07 1516 	mls	r5, r7, r6, r1
 800961a:	3530      	adds	r5, #48	; 0x30
 800961c:	2a63      	cmp	r2, #99	; 0x63
 800961e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009622:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009626:	4631      	mov	r1, r6
 8009628:	dcf1      	bgt.n	800960e <__exponent+0x22>
 800962a:	3130      	adds	r1, #48	; 0x30
 800962c:	f1ae 0502 	sub.w	r5, lr, #2
 8009630:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009634:	1c44      	adds	r4, r0, #1
 8009636:	4629      	mov	r1, r5
 8009638:	4561      	cmp	r1, ip
 800963a:	d30a      	bcc.n	8009652 <__exponent+0x66>
 800963c:	f10d 0209 	add.w	r2, sp, #9
 8009640:	eba2 020e 	sub.w	r2, r2, lr
 8009644:	4565      	cmp	r5, ip
 8009646:	bf88      	it	hi
 8009648:	2200      	movhi	r2, #0
 800964a:	4413      	add	r3, r2
 800964c:	1a18      	subs	r0, r3, r0
 800964e:	b003      	add	sp, #12
 8009650:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009652:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009656:	f804 2f01 	strb.w	r2, [r4, #1]!
 800965a:	e7ed      	b.n	8009638 <__exponent+0x4c>
 800965c:	2330      	movs	r3, #48	; 0x30
 800965e:	3130      	adds	r1, #48	; 0x30
 8009660:	7083      	strb	r3, [r0, #2]
 8009662:	70c1      	strb	r1, [r0, #3]
 8009664:	1d03      	adds	r3, r0, #4
 8009666:	e7f1      	b.n	800964c <__exponent+0x60>

08009668 <_printf_float>:
 8009668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800966c:	ed2d 8b02 	vpush	{d8}
 8009670:	b08d      	sub	sp, #52	; 0x34
 8009672:	460c      	mov	r4, r1
 8009674:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009678:	4616      	mov	r6, r2
 800967a:	461f      	mov	r7, r3
 800967c:	4605      	mov	r5, r0
 800967e:	f002 ff3f 	bl	800c500 <_localeconv_r>
 8009682:	f8d0 a000 	ldr.w	sl, [r0]
 8009686:	4650      	mov	r0, sl
 8009688:	f7f6 fdca 	bl	8000220 <strlen>
 800968c:	2300      	movs	r3, #0
 800968e:	930a      	str	r3, [sp, #40]	; 0x28
 8009690:	6823      	ldr	r3, [r4, #0]
 8009692:	9305      	str	r3, [sp, #20]
 8009694:	f8d8 3000 	ldr.w	r3, [r8]
 8009698:	f894 b018 	ldrb.w	fp, [r4, #24]
 800969c:	3307      	adds	r3, #7
 800969e:	f023 0307 	bic.w	r3, r3, #7
 80096a2:	f103 0208 	add.w	r2, r3, #8
 80096a6:	f8c8 2000 	str.w	r2, [r8]
 80096aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80096b2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80096b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80096ba:	9307      	str	r3, [sp, #28]
 80096bc:	f8cd 8018 	str.w	r8, [sp, #24]
 80096c0:	ee08 0a10 	vmov	s16, r0
 80096c4:	4b9f      	ldr	r3, [pc, #636]	; (8009944 <_printf_float+0x2dc>)
 80096c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096ca:	f04f 32ff 	mov.w	r2, #4294967295
 80096ce:	f7f7 fa55 	bl	8000b7c <__aeabi_dcmpun>
 80096d2:	bb88      	cbnz	r0, 8009738 <_printf_float+0xd0>
 80096d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096d8:	4b9a      	ldr	r3, [pc, #616]	; (8009944 <_printf_float+0x2dc>)
 80096da:	f04f 32ff 	mov.w	r2, #4294967295
 80096de:	f7f7 fa2f 	bl	8000b40 <__aeabi_dcmple>
 80096e2:	bb48      	cbnz	r0, 8009738 <_printf_float+0xd0>
 80096e4:	2200      	movs	r2, #0
 80096e6:	2300      	movs	r3, #0
 80096e8:	4640      	mov	r0, r8
 80096ea:	4649      	mov	r1, r9
 80096ec:	f7f7 fa1e 	bl	8000b2c <__aeabi_dcmplt>
 80096f0:	b110      	cbz	r0, 80096f8 <_printf_float+0x90>
 80096f2:	232d      	movs	r3, #45	; 0x2d
 80096f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096f8:	4b93      	ldr	r3, [pc, #588]	; (8009948 <_printf_float+0x2e0>)
 80096fa:	4894      	ldr	r0, [pc, #592]	; (800994c <_printf_float+0x2e4>)
 80096fc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009700:	bf94      	ite	ls
 8009702:	4698      	movls	r8, r3
 8009704:	4680      	movhi	r8, r0
 8009706:	2303      	movs	r3, #3
 8009708:	6123      	str	r3, [r4, #16]
 800970a:	9b05      	ldr	r3, [sp, #20]
 800970c:	f023 0204 	bic.w	r2, r3, #4
 8009710:	6022      	str	r2, [r4, #0]
 8009712:	f04f 0900 	mov.w	r9, #0
 8009716:	9700      	str	r7, [sp, #0]
 8009718:	4633      	mov	r3, r6
 800971a:	aa0b      	add	r2, sp, #44	; 0x2c
 800971c:	4621      	mov	r1, r4
 800971e:	4628      	mov	r0, r5
 8009720:	f000 f9d8 	bl	8009ad4 <_printf_common>
 8009724:	3001      	adds	r0, #1
 8009726:	f040 8090 	bne.w	800984a <_printf_float+0x1e2>
 800972a:	f04f 30ff 	mov.w	r0, #4294967295
 800972e:	b00d      	add	sp, #52	; 0x34
 8009730:	ecbd 8b02 	vpop	{d8}
 8009734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009738:	4642      	mov	r2, r8
 800973a:	464b      	mov	r3, r9
 800973c:	4640      	mov	r0, r8
 800973e:	4649      	mov	r1, r9
 8009740:	f7f7 fa1c 	bl	8000b7c <__aeabi_dcmpun>
 8009744:	b140      	cbz	r0, 8009758 <_printf_float+0xf0>
 8009746:	464b      	mov	r3, r9
 8009748:	2b00      	cmp	r3, #0
 800974a:	bfbc      	itt	lt
 800974c:	232d      	movlt	r3, #45	; 0x2d
 800974e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009752:	487f      	ldr	r0, [pc, #508]	; (8009950 <_printf_float+0x2e8>)
 8009754:	4b7f      	ldr	r3, [pc, #508]	; (8009954 <_printf_float+0x2ec>)
 8009756:	e7d1      	b.n	80096fc <_printf_float+0x94>
 8009758:	6863      	ldr	r3, [r4, #4]
 800975a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800975e:	9206      	str	r2, [sp, #24]
 8009760:	1c5a      	adds	r2, r3, #1
 8009762:	d13f      	bne.n	80097e4 <_printf_float+0x17c>
 8009764:	2306      	movs	r3, #6
 8009766:	6063      	str	r3, [r4, #4]
 8009768:	9b05      	ldr	r3, [sp, #20]
 800976a:	6861      	ldr	r1, [r4, #4]
 800976c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009770:	2300      	movs	r3, #0
 8009772:	9303      	str	r3, [sp, #12]
 8009774:	ab0a      	add	r3, sp, #40	; 0x28
 8009776:	e9cd b301 	strd	fp, r3, [sp, #4]
 800977a:	ab09      	add	r3, sp, #36	; 0x24
 800977c:	ec49 8b10 	vmov	d0, r8, r9
 8009780:	9300      	str	r3, [sp, #0]
 8009782:	6022      	str	r2, [r4, #0]
 8009784:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009788:	4628      	mov	r0, r5
 800978a:	f7ff fecd 	bl	8009528 <__cvt>
 800978e:	9b06      	ldr	r3, [sp, #24]
 8009790:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009792:	2b47      	cmp	r3, #71	; 0x47
 8009794:	4680      	mov	r8, r0
 8009796:	d108      	bne.n	80097aa <_printf_float+0x142>
 8009798:	1cc8      	adds	r0, r1, #3
 800979a:	db02      	blt.n	80097a2 <_printf_float+0x13a>
 800979c:	6863      	ldr	r3, [r4, #4]
 800979e:	4299      	cmp	r1, r3
 80097a0:	dd41      	ble.n	8009826 <_printf_float+0x1be>
 80097a2:	f1ab 0b02 	sub.w	fp, fp, #2
 80097a6:	fa5f fb8b 	uxtb.w	fp, fp
 80097aa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80097ae:	d820      	bhi.n	80097f2 <_printf_float+0x18a>
 80097b0:	3901      	subs	r1, #1
 80097b2:	465a      	mov	r2, fp
 80097b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80097b8:	9109      	str	r1, [sp, #36]	; 0x24
 80097ba:	f7ff ff17 	bl	80095ec <__exponent>
 80097be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097c0:	1813      	adds	r3, r2, r0
 80097c2:	2a01      	cmp	r2, #1
 80097c4:	4681      	mov	r9, r0
 80097c6:	6123      	str	r3, [r4, #16]
 80097c8:	dc02      	bgt.n	80097d0 <_printf_float+0x168>
 80097ca:	6822      	ldr	r2, [r4, #0]
 80097cc:	07d2      	lsls	r2, r2, #31
 80097ce:	d501      	bpl.n	80097d4 <_printf_float+0x16c>
 80097d0:	3301      	adds	r3, #1
 80097d2:	6123      	str	r3, [r4, #16]
 80097d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d09c      	beq.n	8009716 <_printf_float+0xae>
 80097dc:	232d      	movs	r3, #45	; 0x2d
 80097de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097e2:	e798      	b.n	8009716 <_printf_float+0xae>
 80097e4:	9a06      	ldr	r2, [sp, #24]
 80097e6:	2a47      	cmp	r2, #71	; 0x47
 80097e8:	d1be      	bne.n	8009768 <_printf_float+0x100>
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d1bc      	bne.n	8009768 <_printf_float+0x100>
 80097ee:	2301      	movs	r3, #1
 80097f0:	e7b9      	b.n	8009766 <_printf_float+0xfe>
 80097f2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80097f6:	d118      	bne.n	800982a <_printf_float+0x1c2>
 80097f8:	2900      	cmp	r1, #0
 80097fa:	6863      	ldr	r3, [r4, #4]
 80097fc:	dd0b      	ble.n	8009816 <_printf_float+0x1ae>
 80097fe:	6121      	str	r1, [r4, #16]
 8009800:	b913      	cbnz	r3, 8009808 <_printf_float+0x1a0>
 8009802:	6822      	ldr	r2, [r4, #0]
 8009804:	07d0      	lsls	r0, r2, #31
 8009806:	d502      	bpl.n	800980e <_printf_float+0x1a6>
 8009808:	3301      	adds	r3, #1
 800980a:	440b      	add	r3, r1
 800980c:	6123      	str	r3, [r4, #16]
 800980e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009810:	f04f 0900 	mov.w	r9, #0
 8009814:	e7de      	b.n	80097d4 <_printf_float+0x16c>
 8009816:	b913      	cbnz	r3, 800981e <_printf_float+0x1b6>
 8009818:	6822      	ldr	r2, [r4, #0]
 800981a:	07d2      	lsls	r2, r2, #31
 800981c:	d501      	bpl.n	8009822 <_printf_float+0x1ba>
 800981e:	3302      	adds	r3, #2
 8009820:	e7f4      	b.n	800980c <_printf_float+0x1a4>
 8009822:	2301      	movs	r3, #1
 8009824:	e7f2      	b.n	800980c <_printf_float+0x1a4>
 8009826:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800982a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800982c:	4299      	cmp	r1, r3
 800982e:	db05      	blt.n	800983c <_printf_float+0x1d4>
 8009830:	6823      	ldr	r3, [r4, #0]
 8009832:	6121      	str	r1, [r4, #16]
 8009834:	07d8      	lsls	r0, r3, #31
 8009836:	d5ea      	bpl.n	800980e <_printf_float+0x1a6>
 8009838:	1c4b      	adds	r3, r1, #1
 800983a:	e7e7      	b.n	800980c <_printf_float+0x1a4>
 800983c:	2900      	cmp	r1, #0
 800983e:	bfd4      	ite	le
 8009840:	f1c1 0202 	rsble	r2, r1, #2
 8009844:	2201      	movgt	r2, #1
 8009846:	4413      	add	r3, r2
 8009848:	e7e0      	b.n	800980c <_printf_float+0x1a4>
 800984a:	6823      	ldr	r3, [r4, #0]
 800984c:	055a      	lsls	r2, r3, #21
 800984e:	d407      	bmi.n	8009860 <_printf_float+0x1f8>
 8009850:	6923      	ldr	r3, [r4, #16]
 8009852:	4642      	mov	r2, r8
 8009854:	4631      	mov	r1, r6
 8009856:	4628      	mov	r0, r5
 8009858:	47b8      	blx	r7
 800985a:	3001      	adds	r0, #1
 800985c:	d12c      	bne.n	80098b8 <_printf_float+0x250>
 800985e:	e764      	b.n	800972a <_printf_float+0xc2>
 8009860:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009864:	f240 80e0 	bls.w	8009a28 <_printf_float+0x3c0>
 8009868:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800986c:	2200      	movs	r2, #0
 800986e:	2300      	movs	r3, #0
 8009870:	f7f7 f952 	bl	8000b18 <__aeabi_dcmpeq>
 8009874:	2800      	cmp	r0, #0
 8009876:	d034      	beq.n	80098e2 <_printf_float+0x27a>
 8009878:	4a37      	ldr	r2, [pc, #220]	; (8009958 <_printf_float+0x2f0>)
 800987a:	2301      	movs	r3, #1
 800987c:	4631      	mov	r1, r6
 800987e:	4628      	mov	r0, r5
 8009880:	47b8      	blx	r7
 8009882:	3001      	adds	r0, #1
 8009884:	f43f af51 	beq.w	800972a <_printf_float+0xc2>
 8009888:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800988c:	429a      	cmp	r2, r3
 800988e:	db02      	blt.n	8009896 <_printf_float+0x22e>
 8009890:	6823      	ldr	r3, [r4, #0]
 8009892:	07d8      	lsls	r0, r3, #31
 8009894:	d510      	bpl.n	80098b8 <_printf_float+0x250>
 8009896:	ee18 3a10 	vmov	r3, s16
 800989a:	4652      	mov	r2, sl
 800989c:	4631      	mov	r1, r6
 800989e:	4628      	mov	r0, r5
 80098a0:	47b8      	blx	r7
 80098a2:	3001      	adds	r0, #1
 80098a4:	f43f af41 	beq.w	800972a <_printf_float+0xc2>
 80098a8:	f04f 0800 	mov.w	r8, #0
 80098ac:	f104 091a 	add.w	r9, r4, #26
 80098b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098b2:	3b01      	subs	r3, #1
 80098b4:	4543      	cmp	r3, r8
 80098b6:	dc09      	bgt.n	80098cc <_printf_float+0x264>
 80098b8:	6823      	ldr	r3, [r4, #0]
 80098ba:	079b      	lsls	r3, r3, #30
 80098bc:	f100 8105 	bmi.w	8009aca <_printf_float+0x462>
 80098c0:	68e0      	ldr	r0, [r4, #12]
 80098c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098c4:	4298      	cmp	r0, r3
 80098c6:	bfb8      	it	lt
 80098c8:	4618      	movlt	r0, r3
 80098ca:	e730      	b.n	800972e <_printf_float+0xc6>
 80098cc:	2301      	movs	r3, #1
 80098ce:	464a      	mov	r2, r9
 80098d0:	4631      	mov	r1, r6
 80098d2:	4628      	mov	r0, r5
 80098d4:	47b8      	blx	r7
 80098d6:	3001      	adds	r0, #1
 80098d8:	f43f af27 	beq.w	800972a <_printf_float+0xc2>
 80098dc:	f108 0801 	add.w	r8, r8, #1
 80098e0:	e7e6      	b.n	80098b0 <_printf_float+0x248>
 80098e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	dc39      	bgt.n	800995c <_printf_float+0x2f4>
 80098e8:	4a1b      	ldr	r2, [pc, #108]	; (8009958 <_printf_float+0x2f0>)
 80098ea:	2301      	movs	r3, #1
 80098ec:	4631      	mov	r1, r6
 80098ee:	4628      	mov	r0, r5
 80098f0:	47b8      	blx	r7
 80098f2:	3001      	adds	r0, #1
 80098f4:	f43f af19 	beq.w	800972a <_printf_float+0xc2>
 80098f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098fc:	4313      	orrs	r3, r2
 80098fe:	d102      	bne.n	8009906 <_printf_float+0x29e>
 8009900:	6823      	ldr	r3, [r4, #0]
 8009902:	07d9      	lsls	r1, r3, #31
 8009904:	d5d8      	bpl.n	80098b8 <_printf_float+0x250>
 8009906:	ee18 3a10 	vmov	r3, s16
 800990a:	4652      	mov	r2, sl
 800990c:	4631      	mov	r1, r6
 800990e:	4628      	mov	r0, r5
 8009910:	47b8      	blx	r7
 8009912:	3001      	adds	r0, #1
 8009914:	f43f af09 	beq.w	800972a <_printf_float+0xc2>
 8009918:	f04f 0900 	mov.w	r9, #0
 800991c:	f104 0a1a 	add.w	sl, r4, #26
 8009920:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009922:	425b      	negs	r3, r3
 8009924:	454b      	cmp	r3, r9
 8009926:	dc01      	bgt.n	800992c <_printf_float+0x2c4>
 8009928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800992a:	e792      	b.n	8009852 <_printf_float+0x1ea>
 800992c:	2301      	movs	r3, #1
 800992e:	4652      	mov	r2, sl
 8009930:	4631      	mov	r1, r6
 8009932:	4628      	mov	r0, r5
 8009934:	47b8      	blx	r7
 8009936:	3001      	adds	r0, #1
 8009938:	f43f aef7 	beq.w	800972a <_printf_float+0xc2>
 800993c:	f109 0901 	add.w	r9, r9, #1
 8009940:	e7ee      	b.n	8009920 <_printf_float+0x2b8>
 8009942:	bf00      	nop
 8009944:	7fefffff 	.word	0x7fefffff
 8009948:	0800e7d4 	.word	0x0800e7d4
 800994c:	0800e7d8 	.word	0x0800e7d8
 8009950:	0800e7e0 	.word	0x0800e7e0
 8009954:	0800e7dc 	.word	0x0800e7dc
 8009958:	0800ebe9 	.word	0x0800ebe9
 800995c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800995e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009960:	429a      	cmp	r2, r3
 8009962:	bfa8      	it	ge
 8009964:	461a      	movge	r2, r3
 8009966:	2a00      	cmp	r2, #0
 8009968:	4691      	mov	r9, r2
 800996a:	dc37      	bgt.n	80099dc <_printf_float+0x374>
 800996c:	f04f 0b00 	mov.w	fp, #0
 8009970:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009974:	f104 021a 	add.w	r2, r4, #26
 8009978:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800997a:	9305      	str	r3, [sp, #20]
 800997c:	eba3 0309 	sub.w	r3, r3, r9
 8009980:	455b      	cmp	r3, fp
 8009982:	dc33      	bgt.n	80099ec <_printf_float+0x384>
 8009984:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009988:	429a      	cmp	r2, r3
 800998a:	db3b      	blt.n	8009a04 <_printf_float+0x39c>
 800998c:	6823      	ldr	r3, [r4, #0]
 800998e:	07da      	lsls	r2, r3, #31
 8009990:	d438      	bmi.n	8009a04 <_printf_float+0x39c>
 8009992:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009994:	9b05      	ldr	r3, [sp, #20]
 8009996:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009998:	1ad3      	subs	r3, r2, r3
 800999a:	eba2 0901 	sub.w	r9, r2, r1
 800999e:	4599      	cmp	r9, r3
 80099a0:	bfa8      	it	ge
 80099a2:	4699      	movge	r9, r3
 80099a4:	f1b9 0f00 	cmp.w	r9, #0
 80099a8:	dc35      	bgt.n	8009a16 <_printf_float+0x3ae>
 80099aa:	f04f 0800 	mov.w	r8, #0
 80099ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80099b2:	f104 0a1a 	add.w	sl, r4, #26
 80099b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80099ba:	1a9b      	subs	r3, r3, r2
 80099bc:	eba3 0309 	sub.w	r3, r3, r9
 80099c0:	4543      	cmp	r3, r8
 80099c2:	f77f af79 	ble.w	80098b8 <_printf_float+0x250>
 80099c6:	2301      	movs	r3, #1
 80099c8:	4652      	mov	r2, sl
 80099ca:	4631      	mov	r1, r6
 80099cc:	4628      	mov	r0, r5
 80099ce:	47b8      	blx	r7
 80099d0:	3001      	adds	r0, #1
 80099d2:	f43f aeaa 	beq.w	800972a <_printf_float+0xc2>
 80099d6:	f108 0801 	add.w	r8, r8, #1
 80099da:	e7ec      	b.n	80099b6 <_printf_float+0x34e>
 80099dc:	4613      	mov	r3, r2
 80099de:	4631      	mov	r1, r6
 80099e0:	4642      	mov	r2, r8
 80099e2:	4628      	mov	r0, r5
 80099e4:	47b8      	blx	r7
 80099e6:	3001      	adds	r0, #1
 80099e8:	d1c0      	bne.n	800996c <_printf_float+0x304>
 80099ea:	e69e      	b.n	800972a <_printf_float+0xc2>
 80099ec:	2301      	movs	r3, #1
 80099ee:	4631      	mov	r1, r6
 80099f0:	4628      	mov	r0, r5
 80099f2:	9205      	str	r2, [sp, #20]
 80099f4:	47b8      	blx	r7
 80099f6:	3001      	adds	r0, #1
 80099f8:	f43f ae97 	beq.w	800972a <_printf_float+0xc2>
 80099fc:	9a05      	ldr	r2, [sp, #20]
 80099fe:	f10b 0b01 	add.w	fp, fp, #1
 8009a02:	e7b9      	b.n	8009978 <_printf_float+0x310>
 8009a04:	ee18 3a10 	vmov	r3, s16
 8009a08:	4652      	mov	r2, sl
 8009a0a:	4631      	mov	r1, r6
 8009a0c:	4628      	mov	r0, r5
 8009a0e:	47b8      	blx	r7
 8009a10:	3001      	adds	r0, #1
 8009a12:	d1be      	bne.n	8009992 <_printf_float+0x32a>
 8009a14:	e689      	b.n	800972a <_printf_float+0xc2>
 8009a16:	9a05      	ldr	r2, [sp, #20]
 8009a18:	464b      	mov	r3, r9
 8009a1a:	4442      	add	r2, r8
 8009a1c:	4631      	mov	r1, r6
 8009a1e:	4628      	mov	r0, r5
 8009a20:	47b8      	blx	r7
 8009a22:	3001      	adds	r0, #1
 8009a24:	d1c1      	bne.n	80099aa <_printf_float+0x342>
 8009a26:	e680      	b.n	800972a <_printf_float+0xc2>
 8009a28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a2a:	2a01      	cmp	r2, #1
 8009a2c:	dc01      	bgt.n	8009a32 <_printf_float+0x3ca>
 8009a2e:	07db      	lsls	r3, r3, #31
 8009a30:	d538      	bpl.n	8009aa4 <_printf_float+0x43c>
 8009a32:	2301      	movs	r3, #1
 8009a34:	4642      	mov	r2, r8
 8009a36:	4631      	mov	r1, r6
 8009a38:	4628      	mov	r0, r5
 8009a3a:	47b8      	blx	r7
 8009a3c:	3001      	adds	r0, #1
 8009a3e:	f43f ae74 	beq.w	800972a <_printf_float+0xc2>
 8009a42:	ee18 3a10 	vmov	r3, s16
 8009a46:	4652      	mov	r2, sl
 8009a48:	4631      	mov	r1, r6
 8009a4a:	4628      	mov	r0, r5
 8009a4c:	47b8      	blx	r7
 8009a4e:	3001      	adds	r0, #1
 8009a50:	f43f ae6b 	beq.w	800972a <_printf_float+0xc2>
 8009a54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a58:	2200      	movs	r2, #0
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	f7f7 f85c 	bl	8000b18 <__aeabi_dcmpeq>
 8009a60:	b9d8      	cbnz	r0, 8009a9a <_printf_float+0x432>
 8009a62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a64:	f108 0201 	add.w	r2, r8, #1
 8009a68:	3b01      	subs	r3, #1
 8009a6a:	4631      	mov	r1, r6
 8009a6c:	4628      	mov	r0, r5
 8009a6e:	47b8      	blx	r7
 8009a70:	3001      	adds	r0, #1
 8009a72:	d10e      	bne.n	8009a92 <_printf_float+0x42a>
 8009a74:	e659      	b.n	800972a <_printf_float+0xc2>
 8009a76:	2301      	movs	r3, #1
 8009a78:	4652      	mov	r2, sl
 8009a7a:	4631      	mov	r1, r6
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	47b8      	blx	r7
 8009a80:	3001      	adds	r0, #1
 8009a82:	f43f ae52 	beq.w	800972a <_printf_float+0xc2>
 8009a86:	f108 0801 	add.w	r8, r8, #1
 8009a8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	4543      	cmp	r3, r8
 8009a90:	dcf1      	bgt.n	8009a76 <_printf_float+0x40e>
 8009a92:	464b      	mov	r3, r9
 8009a94:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009a98:	e6dc      	b.n	8009854 <_printf_float+0x1ec>
 8009a9a:	f04f 0800 	mov.w	r8, #0
 8009a9e:	f104 0a1a 	add.w	sl, r4, #26
 8009aa2:	e7f2      	b.n	8009a8a <_printf_float+0x422>
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	4642      	mov	r2, r8
 8009aa8:	e7df      	b.n	8009a6a <_printf_float+0x402>
 8009aaa:	2301      	movs	r3, #1
 8009aac:	464a      	mov	r2, r9
 8009aae:	4631      	mov	r1, r6
 8009ab0:	4628      	mov	r0, r5
 8009ab2:	47b8      	blx	r7
 8009ab4:	3001      	adds	r0, #1
 8009ab6:	f43f ae38 	beq.w	800972a <_printf_float+0xc2>
 8009aba:	f108 0801 	add.w	r8, r8, #1
 8009abe:	68e3      	ldr	r3, [r4, #12]
 8009ac0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009ac2:	1a5b      	subs	r3, r3, r1
 8009ac4:	4543      	cmp	r3, r8
 8009ac6:	dcf0      	bgt.n	8009aaa <_printf_float+0x442>
 8009ac8:	e6fa      	b.n	80098c0 <_printf_float+0x258>
 8009aca:	f04f 0800 	mov.w	r8, #0
 8009ace:	f104 0919 	add.w	r9, r4, #25
 8009ad2:	e7f4      	b.n	8009abe <_printf_float+0x456>

08009ad4 <_printf_common>:
 8009ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ad8:	4616      	mov	r6, r2
 8009ada:	4699      	mov	r9, r3
 8009adc:	688a      	ldr	r2, [r1, #8]
 8009ade:	690b      	ldr	r3, [r1, #16]
 8009ae0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	bfb8      	it	lt
 8009ae8:	4613      	movlt	r3, r2
 8009aea:	6033      	str	r3, [r6, #0]
 8009aec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009af0:	4607      	mov	r7, r0
 8009af2:	460c      	mov	r4, r1
 8009af4:	b10a      	cbz	r2, 8009afa <_printf_common+0x26>
 8009af6:	3301      	adds	r3, #1
 8009af8:	6033      	str	r3, [r6, #0]
 8009afa:	6823      	ldr	r3, [r4, #0]
 8009afc:	0699      	lsls	r1, r3, #26
 8009afe:	bf42      	ittt	mi
 8009b00:	6833      	ldrmi	r3, [r6, #0]
 8009b02:	3302      	addmi	r3, #2
 8009b04:	6033      	strmi	r3, [r6, #0]
 8009b06:	6825      	ldr	r5, [r4, #0]
 8009b08:	f015 0506 	ands.w	r5, r5, #6
 8009b0c:	d106      	bne.n	8009b1c <_printf_common+0x48>
 8009b0e:	f104 0a19 	add.w	sl, r4, #25
 8009b12:	68e3      	ldr	r3, [r4, #12]
 8009b14:	6832      	ldr	r2, [r6, #0]
 8009b16:	1a9b      	subs	r3, r3, r2
 8009b18:	42ab      	cmp	r3, r5
 8009b1a:	dc26      	bgt.n	8009b6a <_printf_common+0x96>
 8009b1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009b20:	1e13      	subs	r3, r2, #0
 8009b22:	6822      	ldr	r2, [r4, #0]
 8009b24:	bf18      	it	ne
 8009b26:	2301      	movne	r3, #1
 8009b28:	0692      	lsls	r2, r2, #26
 8009b2a:	d42b      	bmi.n	8009b84 <_printf_common+0xb0>
 8009b2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b30:	4649      	mov	r1, r9
 8009b32:	4638      	mov	r0, r7
 8009b34:	47c0      	blx	r8
 8009b36:	3001      	adds	r0, #1
 8009b38:	d01e      	beq.n	8009b78 <_printf_common+0xa4>
 8009b3a:	6823      	ldr	r3, [r4, #0]
 8009b3c:	68e5      	ldr	r5, [r4, #12]
 8009b3e:	6832      	ldr	r2, [r6, #0]
 8009b40:	f003 0306 	and.w	r3, r3, #6
 8009b44:	2b04      	cmp	r3, #4
 8009b46:	bf08      	it	eq
 8009b48:	1aad      	subeq	r5, r5, r2
 8009b4a:	68a3      	ldr	r3, [r4, #8]
 8009b4c:	6922      	ldr	r2, [r4, #16]
 8009b4e:	bf0c      	ite	eq
 8009b50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b54:	2500      	movne	r5, #0
 8009b56:	4293      	cmp	r3, r2
 8009b58:	bfc4      	itt	gt
 8009b5a:	1a9b      	subgt	r3, r3, r2
 8009b5c:	18ed      	addgt	r5, r5, r3
 8009b5e:	2600      	movs	r6, #0
 8009b60:	341a      	adds	r4, #26
 8009b62:	42b5      	cmp	r5, r6
 8009b64:	d11a      	bne.n	8009b9c <_printf_common+0xc8>
 8009b66:	2000      	movs	r0, #0
 8009b68:	e008      	b.n	8009b7c <_printf_common+0xa8>
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	4652      	mov	r2, sl
 8009b6e:	4649      	mov	r1, r9
 8009b70:	4638      	mov	r0, r7
 8009b72:	47c0      	blx	r8
 8009b74:	3001      	adds	r0, #1
 8009b76:	d103      	bne.n	8009b80 <_printf_common+0xac>
 8009b78:	f04f 30ff 	mov.w	r0, #4294967295
 8009b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b80:	3501      	adds	r5, #1
 8009b82:	e7c6      	b.n	8009b12 <_printf_common+0x3e>
 8009b84:	18e1      	adds	r1, r4, r3
 8009b86:	1c5a      	adds	r2, r3, #1
 8009b88:	2030      	movs	r0, #48	; 0x30
 8009b8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009b8e:	4422      	add	r2, r4
 8009b90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009b94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009b98:	3302      	adds	r3, #2
 8009b9a:	e7c7      	b.n	8009b2c <_printf_common+0x58>
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	4622      	mov	r2, r4
 8009ba0:	4649      	mov	r1, r9
 8009ba2:	4638      	mov	r0, r7
 8009ba4:	47c0      	blx	r8
 8009ba6:	3001      	adds	r0, #1
 8009ba8:	d0e6      	beq.n	8009b78 <_printf_common+0xa4>
 8009baa:	3601      	adds	r6, #1
 8009bac:	e7d9      	b.n	8009b62 <_printf_common+0x8e>
	...

08009bb0 <_printf_i>:
 8009bb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009bb4:	460c      	mov	r4, r1
 8009bb6:	4691      	mov	r9, r2
 8009bb8:	7e27      	ldrb	r7, [r4, #24]
 8009bba:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009bbc:	2f78      	cmp	r7, #120	; 0x78
 8009bbe:	4680      	mov	r8, r0
 8009bc0:	469a      	mov	sl, r3
 8009bc2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009bc6:	d807      	bhi.n	8009bd8 <_printf_i+0x28>
 8009bc8:	2f62      	cmp	r7, #98	; 0x62
 8009bca:	d80a      	bhi.n	8009be2 <_printf_i+0x32>
 8009bcc:	2f00      	cmp	r7, #0
 8009bce:	f000 80d8 	beq.w	8009d82 <_printf_i+0x1d2>
 8009bd2:	2f58      	cmp	r7, #88	; 0x58
 8009bd4:	f000 80a3 	beq.w	8009d1e <_printf_i+0x16e>
 8009bd8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009bdc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009be0:	e03a      	b.n	8009c58 <_printf_i+0xa8>
 8009be2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009be6:	2b15      	cmp	r3, #21
 8009be8:	d8f6      	bhi.n	8009bd8 <_printf_i+0x28>
 8009bea:	a001      	add	r0, pc, #4	; (adr r0, 8009bf0 <_printf_i+0x40>)
 8009bec:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009bf0:	08009c49 	.word	0x08009c49
 8009bf4:	08009c5d 	.word	0x08009c5d
 8009bf8:	08009bd9 	.word	0x08009bd9
 8009bfc:	08009bd9 	.word	0x08009bd9
 8009c00:	08009bd9 	.word	0x08009bd9
 8009c04:	08009bd9 	.word	0x08009bd9
 8009c08:	08009c5d 	.word	0x08009c5d
 8009c0c:	08009bd9 	.word	0x08009bd9
 8009c10:	08009bd9 	.word	0x08009bd9
 8009c14:	08009bd9 	.word	0x08009bd9
 8009c18:	08009bd9 	.word	0x08009bd9
 8009c1c:	08009d69 	.word	0x08009d69
 8009c20:	08009c8d 	.word	0x08009c8d
 8009c24:	08009d4b 	.word	0x08009d4b
 8009c28:	08009bd9 	.word	0x08009bd9
 8009c2c:	08009bd9 	.word	0x08009bd9
 8009c30:	08009d8b 	.word	0x08009d8b
 8009c34:	08009bd9 	.word	0x08009bd9
 8009c38:	08009c8d 	.word	0x08009c8d
 8009c3c:	08009bd9 	.word	0x08009bd9
 8009c40:	08009bd9 	.word	0x08009bd9
 8009c44:	08009d53 	.word	0x08009d53
 8009c48:	680b      	ldr	r3, [r1, #0]
 8009c4a:	1d1a      	adds	r2, r3, #4
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	600a      	str	r2, [r1, #0]
 8009c50:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009c54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c58:	2301      	movs	r3, #1
 8009c5a:	e0a3      	b.n	8009da4 <_printf_i+0x1f4>
 8009c5c:	6825      	ldr	r5, [r4, #0]
 8009c5e:	6808      	ldr	r0, [r1, #0]
 8009c60:	062e      	lsls	r6, r5, #24
 8009c62:	f100 0304 	add.w	r3, r0, #4
 8009c66:	d50a      	bpl.n	8009c7e <_printf_i+0xce>
 8009c68:	6805      	ldr	r5, [r0, #0]
 8009c6a:	600b      	str	r3, [r1, #0]
 8009c6c:	2d00      	cmp	r5, #0
 8009c6e:	da03      	bge.n	8009c78 <_printf_i+0xc8>
 8009c70:	232d      	movs	r3, #45	; 0x2d
 8009c72:	426d      	negs	r5, r5
 8009c74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c78:	485e      	ldr	r0, [pc, #376]	; (8009df4 <_printf_i+0x244>)
 8009c7a:	230a      	movs	r3, #10
 8009c7c:	e019      	b.n	8009cb2 <_printf_i+0x102>
 8009c7e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009c82:	6805      	ldr	r5, [r0, #0]
 8009c84:	600b      	str	r3, [r1, #0]
 8009c86:	bf18      	it	ne
 8009c88:	b22d      	sxthne	r5, r5
 8009c8a:	e7ef      	b.n	8009c6c <_printf_i+0xbc>
 8009c8c:	680b      	ldr	r3, [r1, #0]
 8009c8e:	6825      	ldr	r5, [r4, #0]
 8009c90:	1d18      	adds	r0, r3, #4
 8009c92:	6008      	str	r0, [r1, #0]
 8009c94:	0628      	lsls	r0, r5, #24
 8009c96:	d501      	bpl.n	8009c9c <_printf_i+0xec>
 8009c98:	681d      	ldr	r5, [r3, #0]
 8009c9a:	e002      	b.n	8009ca2 <_printf_i+0xf2>
 8009c9c:	0669      	lsls	r1, r5, #25
 8009c9e:	d5fb      	bpl.n	8009c98 <_printf_i+0xe8>
 8009ca0:	881d      	ldrh	r5, [r3, #0]
 8009ca2:	4854      	ldr	r0, [pc, #336]	; (8009df4 <_printf_i+0x244>)
 8009ca4:	2f6f      	cmp	r7, #111	; 0x6f
 8009ca6:	bf0c      	ite	eq
 8009ca8:	2308      	moveq	r3, #8
 8009caa:	230a      	movne	r3, #10
 8009cac:	2100      	movs	r1, #0
 8009cae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009cb2:	6866      	ldr	r6, [r4, #4]
 8009cb4:	60a6      	str	r6, [r4, #8]
 8009cb6:	2e00      	cmp	r6, #0
 8009cb8:	bfa2      	ittt	ge
 8009cba:	6821      	ldrge	r1, [r4, #0]
 8009cbc:	f021 0104 	bicge.w	r1, r1, #4
 8009cc0:	6021      	strge	r1, [r4, #0]
 8009cc2:	b90d      	cbnz	r5, 8009cc8 <_printf_i+0x118>
 8009cc4:	2e00      	cmp	r6, #0
 8009cc6:	d04d      	beq.n	8009d64 <_printf_i+0x1b4>
 8009cc8:	4616      	mov	r6, r2
 8009cca:	fbb5 f1f3 	udiv	r1, r5, r3
 8009cce:	fb03 5711 	mls	r7, r3, r1, r5
 8009cd2:	5dc7      	ldrb	r7, [r0, r7]
 8009cd4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009cd8:	462f      	mov	r7, r5
 8009cda:	42bb      	cmp	r3, r7
 8009cdc:	460d      	mov	r5, r1
 8009cde:	d9f4      	bls.n	8009cca <_printf_i+0x11a>
 8009ce0:	2b08      	cmp	r3, #8
 8009ce2:	d10b      	bne.n	8009cfc <_printf_i+0x14c>
 8009ce4:	6823      	ldr	r3, [r4, #0]
 8009ce6:	07df      	lsls	r7, r3, #31
 8009ce8:	d508      	bpl.n	8009cfc <_printf_i+0x14c>
 8009cea:	6923      	ldr	r3, [r4, #16]
 8009cec:	6861      	ldr	r1, [r4, #4]
 8009cee:	4299      	cmp	r1, r3
 8009cf0:	bfde      	ittt	le
 8009cf2:	2330      	movle	r3, #48	; 0x30
 8009cf4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009cf8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009cfc:	1b92      	subs	r2, r2, r6
 8009cfe:	6122      	str	r2, [r4, #16]
 8009d00:	f8cd a000 	str.w	sl, [sp]
 8009d04:	464b      	mov	r3, r9
 8009d06:	aa03      	add	r2, sp, #12
 8009d08:	4621      	mov	r1, r4
 8009d0a:	4640      	mov	r0, r8
 8009d0c:	f7ff fee2 	bl	8009ad4 <_printf_common>
 8009d10:	3001      	adds	r0, #1
 8009d12:	d14c      	bne.n	8009dae <_printf_i+0x1fe>
 8009d14:	f04f 30ff 	mov.w	r0, #4294967295
 8009d18:	b004      	add	sp, #16
 8009d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d1e:	4835      	ldr	r0, [pc, #212]	; (8009df4 <_printf_i+0x244>)
 8009d20:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009d24:	6823      	ldr	r3, [r4, #0]
 8009d26:	680e      	ldr	r6, [r1, #0]
 8009d28:	061f      	lsls	r7, r3, #24
 8009d2a:	f856 5b04 	ldr.w	r5, [r6], #4
 8009d2e:	600e      	str	r6, [r1, #0]
 8009d30:	d514      	bpl.n	8009d5c <_printf_i+0x1ac>
 8009d32:	07d9      	lsls	r1, r3, #31
 8009d34:	bf44      	itt	mi
 8009d36:	f043 0320 	orrmi.w	r3, r3, #32
 8009d3a:	6023      	strmi	r3, [r4, #0]
 8009d3c:	b91d      	cbnz	r5, 8009d46 <_printf_i+0x196>
 8009d3e:	6823      	ldr	r3, [r4, #0]
 8009d40:	f023 0320 	bic.w	r3, r3, #32
 8009d44:	6023      	str	r3, [r4, #0]
 8009d46:	2310      	movs	r3, #16
 8009d48:	e7b0      	b.n	8009cac <_printf_i+0xfc>
 8009d4a:	6823      	ldr	r3, [r4, #0]
 8009d4c:	f043 0320 	orr.w	r3, r3, #32
 8009d50:	6023      	str	r3, [r4, #0]
 8009d52:	2378      	movs	r3, #120	; 0x78
 8009d54:	4828      	ldr	r0, [pc, #160]	; (8009df8 <_printf_i+0x248>)
 8009d56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009d5a:	e7e3      	b.n	8009d24 <_printf_i+0x174>
 8009d5c:	065e      	lsls	r6, r3, #25
 8009d5e:	bf48      	it	mi
 8009d60:	b2ad      	uxthmi	r5, r5
 8009d62:	e7e6      	b.n	8009d32 <_printf_i+0x182>
 8009d64:	4616      	mov	r6, r2
 8009d66:	e7bb      	b.n	8009ce0 <_printf_i+0x130>
 8009d68:	680b      	ldr	r3, [r1, #0]
 8009d6a:	6826      	ldr	r6, [r4, #0]
 8009d6c:	6960      	ldr	r0, [r4, #20]
 8009d6e:	1d1d      	adds	r5, r3, #4
 8009d70:	600d      	str	r5, [r1, #0]
 8009d72:	0635      	lsls	r5, r6, #24
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	d501      	bpl.n	8009d7c <_printf_i+0x1cc>
 8009d78:	6018      	str	r0, [r3, #0]
 8009d7a:	e002      	b.n	8009d82 <_printf_i+0x1d2>
 8009d7c:	0671      	lsls	r1, r6, #25
 8009d7e:	d5fb      	bpl.n	8009d78 <_printf_i+0x1c8>
 8009d80:	8018      	strh	r0, [r3, #0]
 8009d82:	2300      	movs	r3, #0
 8009d84:	6123      	str	r3, [r4, #16]
 8009d86:	4616      	mov	r6, r2
 8009d88:	e7ba      	b.n	8009d00 <_printf_i+0x150>
 8009d8a:	680b      	ldr	r3, [r1, #0]
 8009d8c:	1d1a      	adds	r2, r3, #4
 8009d8e:	600a      	str	r2, [r1, #0]
 8009d90:	681e      	ldr	r6, [r3, #0]
 8009d92:	6862      	ldr	r2, [r4, #4]
 8009d94:	2100      	movs	r1, #0
 8009d96:	4630      	mov	r0, r6
 8009d98:	f7f6 fa4a 	bl	8000230 <memchr>
 8009d9c:	b108      	cbz	r0, 8009da2 <_printf_i+0x1f2>
 8009d9e:	1b80      	subs	r0, r0, r6
 8009da0:	6060      	str	r0, [r4, #4]
 8009da2:	6863      	ldr	r3, [r4, #4]
 8009da4:	6123      	str	r3, [r4, #16]
 8009da6:	2300      	movs	r3, #0
 8009da8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009dac:	e7a8      	b.n	8009d00 <_printf_i+0x150>
 8009dae:	6923      	ldr	r3, [r4, #16]
 8009db0:	4632      	mov	r2, r6
 8009db2:	4649      	mov	r1, r9
 8009db4:	4640      	mov	r0, r8
 8009db6:	47d0      	blx	sl
 8009db8:	3001      	adds	r0, #1
 8009dba:	d0ab      	beq.n	8009d14 <_printf_i+0x164>
 8009dbc:	6823      	ldr	r3, [r4, #0]
 8009dbe:	079b      	lsls	r3, r3, #30
 8009dc0:	d413      	bmi.n	8009dea <_printf_i+0x23a>
 8009dc2:	68e0      	ldr	r0, [r4, #12]
 8009dc4:	9b03      	ldr	r3, [sp, #12]
 8009dc6:	4298      	cmp	r0, r3
 8009dc8:	bfb8      	it	lt
 8009dca:	4618      	movlt	r0, r3
 8009dcc:	e7a4      	b.n	8009d18 <_printf_i+0x168>
 8009dce:	2301      	movs	r3, #1
 8009dd0:	4632      	mov	r2, r6
 8009dd2:	4649      	mov	r1, r9
 8009dd4:	4640      	mov	r0, r8
 8009dd6:	47d0      	blx	sl
 8009dd8:	3001      	adds	r0, #1
 8009dda:	d09b      	beq.n	8009d14 <_printf_i+0x164>
 8009ddc:	3501      	adds	r5, #1
 8009dde:	68e3      	ldr	r3, [r4, #12]
 8009de0:	9903      	ldr	r1, [sp, #12]
 8009de2:	1a5b      	subs	r3, r3, r1
 8009de4:	42ab      	cmp	r3, r5
 8009de6:	dcf2      	bgt.n	8009dce <_printf_i+0x21e>
 8009de8:	e7eb      	b.n	8009dc2 <_printf_i+0x212>
 8009dea:	2500      	movs	r5, #0
 8009dec:	f104 0619 	add.w	r6, r4, #25
 8009df0:	e7f5      	b.n	8009dde <_printf_i+0x22e>
 8009df2:	bf00      	nop
 8009df4:	0800e7e4 	.word	0x0800e7e4
 8009df8:	0800e7f5 	.word	0x0800e7f5

08009dfc <_scanf_float>:
 8009dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e00:	b087      	sub	sp, #28
 8009e02:	4617      	mov	r7, r2
 8009e04:	9303      	str	r3, [sp, #12]
 8009e06:	688b      	ldr	r3, [r1, #8]
 8009e08:	1e5a      	subs	r2, r3, #1
 8009e0a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009e0e:	bf83      	ittte	hi
 8009e10:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009e14:	195b      	addhi	r3, r3, r5
 8009e16:	9302      	strhi	r3, [sp, #8]
 8009e18:	2300      	movls	r3, #0
 8009e1a:	bf86      	itte	hi
 8009e1c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009e20:	608b      	strhi	r3, [r1, #8]
 8009e22:	9302      	strls	r3, [sp, #8]
 8009e24:	680b      	ldr	r3, [r1, #0]
 8009e26:	468b      	mov	fp, r1
 8009e28:	2500      	movs	r5, #0
 8009e2a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009e2e:	f84b 3b1c 	str.w	r3, [fp], #28
 8009e32:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009e36:	4680      	mov	r8, r0
 8009e38:	460c      	mov	r4, r1
 8009e3a:	465e      	mov	r6, fp
 8009e3c:	46aa      	mov	sl, r5
 8009e3e:	46a9      	mov	r9, r5
 8009e40:	9501      	str	r5, [sp, #4]
 8009e42:	68a2      	ldr	r2, [r4, #8]
 8009e44:	b152      	cbz	r2, 8009e5c <_scanf_float+0x60>
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	781b      	ldrb	r3, [r3, #0]
 8009e4a:	2b4e      	cmp	r3, #78	; 0x4e
 8009e4c:	d864      	bhi.n	8009f18 <_scanf_float+0x11c>
 8009e4e:	2b40      	cmp	r3, #64	; 0x40
 8009e50:	d83c      	bhi.n	8009ecc <_scanf_float+0xd0>
 8009e52:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009e56:	b2c8      	uxtb	r0, r1
 8009e58:	280e      	cmp	r0, #14
 8009e5a:	d93a      	bls.n	8009ed2 <_scanf_float+0xd6>
 8009e5c:	f1b9 0f00 	cmp.w	r9, #0
 8009e60:	d003      	beq.n	8009e6a <_scanf_float+0x6e>
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009e68:	6023      	str	r3, [r4, #0]
 8009e6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009e6e:	f1ba 0f01 	cmp.w	sl, #1
 8009e72:	f200 8113 	bhi.w	800a09c <_scanf_float+0x2a0>
 8009e76:	455e      	cmp	r6, fp
 8009e78:	f200 8105 	bhi.w	800a086 <_scanf_float+0x28a>
 8009e7c:	2501      	movs	r5, #1
 8009e7e:	4628      	mov	r0, r5
 8009e80:	b007      	add	sp, #28
 8009e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e86:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009e8a:	2a0d      	cmp	r2, #13
 8009e8c:	d8e6      	bhi.n	8009e5c <_scanf_float+0x60>
 8009e8e:	a101      	add	r1, pc, #4	; (adr r1, 8009e94 <_scanf_float+0x98>)
 8009e90:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009e94:	08009fd3 	.word	0x08009fd3
 8009e98:	08009e5d 	.word	0x08009e5d
 8009e9c:	08009e5d 	.word	0x08009e5d
 8009ea0:	08009e5d 	.word	0x08009e5d
 8009ea4:	0800a033 	.word	0x0800a033
 8009ea8:	0800a00b 	.word	0x0800a00b
 8009eac:	08009e5d 	.word	0x08009e5d
 8009eb0:	08009e5d 	.word	0x08009e5d
 8009eb4:	08009fe1 	.word	0x08009fe1
 8009eb8:	08009e5d 	.word	0x08009e5d
 8009ebc:	08009e5d 	.word	0x08009e5d
 8009ec0:	08009e5d 	.word	0x08009e5d
 8009ec4:	08009e5d 	.word	0x08009e5d
 8009ec8:	08009f99 	.word	0x08009f99
 8009ecc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009ed0:	e7db      	b.n	8009e8a <_scanf_float+0x8e>
 8009ed2:	290e      	cmp	r1, #14
 8009ed4:	d8c2      	bhi.n	8009e5c <_scanf_float+0x60>
 8009ed6:	a001      	add	r0, pc, #4	; (adr r0, 8009edc <_scanf_float+0xe0>)
 8009ed8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009edc:	08009f8b 	.word	0x08009f8b
 8009ee0:	08009e5d 	.word	0x08009e5d
 8009ee4:	08009f8b 	.word	0x08009f8b
 8009ee8:	0800a01f 	.word	0x0800a01f
 8009eec:	08009e5d 	.word	0x08009e5d
 8009ef0:	08009f39 	.word	0x08009f39
 8009ef4:	08009f75 	.word	0x08009f75
 8009ef8:	08009f75 	.word	0x08009f75
 8009efc:	08009f75 	.word	0x08009f75
 8009f00:	08009f75 	.word	0x08009f75
 8009f04:	08009f75 	.word	0x08009f75
 8009f08:	08009f75 	.word	0x08009f75
 8009f0c:	08009f75 	.word	0x08009f75
 8009f10:	08009f75 	.word	0x08009f75
 8009f14:	08009f75 	.word	0x08009f75
 8009f18:	2b6e      	cmp	r3, #110	; 0x6e
 8009f1a:	d809      	bhi.n	8009f30 <_scanf_float+0x134>
 8009f1c:	2b60      	cmp	r3, #96	; 0x60
 8009f1e:	d8b2      	bhi.n	8009e86 <_scanf_float+0x8a>
 8009f20:	2b54      	cmp	r3, #84	; 0x54
 8009f22:	d077      	beq.n	800a014 <_scanf_float+0x218>
 8009f24:	2b59      	cmp	r3, #89	; 0x59
 8009f26:	d199      	bne.n	8009e5c <_scanf_float+0x60>
 8009f28:	2d07      	cmp	r5, #7
 8009f2a:	d197      	bne.n	8009e5c <_scanf_float+0x60>
 8009f2c:	2508      	movs	r5, #8
 8009f2e:	e029      	b.n	8009f84 <_scanf_float+0x188>
 8009f30:	2b74      	cmp	r3, #116	; 0x74
 8009f32:	d06f      	beq.n	800a014 <_scanf_float+0x218>
 8009f34:	2b79      	cmp	r3, #121	; 0x79
 8009f36:	e7f6      	b.n	8009f26 <_scanf_float+0x12a>
 8009f38:	6821      	ldr	r1, [r4, #0]
 8009f3a:	05c8      	lsls	r0, r1, #23
 8009f3c:	d51a      	bpl.n	8009f74 <_scanf_float+0x178>
 8009f3e:	9b02      	ldr	r3, [sp, #8]
 8009f40:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009f44:	6021      	str	r1, [r4, #0]
 8009f46:	f109 0901 	add.w	r9, r9, #1
 8009f4a:	b11b      	cbz	r3, 8009f54 <_scanf_float+0x158>
 8009f4c:	3b01      	subs	r3, #1
 8009f4e:	3201      	adds	r2, #1
 8009f50:	9302      	str	r3, [sp, #8]
 8009f52:	60a2      	str	r2, [r4, #8]
 8009f54:	68a3      	ldr	r3, [r4, #8]
 8009f56:	3b01      	subs	r3, #1
 8009f58:	60a3      	str	r3, [r4, #8]
 8009f5a:	6923      	ldr	r3, [r4, #16]
 8009f5c:	3301      	adds	r3, #1
 8009f5e:	6123      	str	r3, [r4, #16]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	3b01      	subs	r3, #1
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	607b      	str	r3, [r7, #4]
 8009f68:	f340 8084 	ble.w	800a074 <_scanf_float+0x278>
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	3301      	adds	r3, #1
 8009f70:	603b      	str	r3, [r7, #0]
 8009f72:	e766      	b.n	8009e42 <_scanf_float+0x46>
 8009f74:	eb1a 0f05 	cmn.w	sl, r5
 8009f78:	f47f af70 	bne.w	8009e5c <_scanf_float+0x60>
 8009f7c:	6822      	ldr	r2, [r4, #0]
 8009f7e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009f82:	6022      	str	r2, [r4, #0]
 8009f84:	f806 3b01 	strb.w	r3, [r6], #1
 8009f88:	e7e4      	b.n	8009f54 <_scanf_float+0x158>
 8009f8a:	6822      	ldr	r2, [r4, #0]
 8009f8c:	0610      	lsls	r0, r2, #24
 8009f8e:	f57f af65 	bpl.w	8009e5c <_scanf_float+0x60>
 8009f92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009f96:	e7f4      	b.n	8009f82 <_scanf_float+0x186>
 8009f98:	f1ba 0f00 	cmp.w	sl, #0
 8009f9c:	d10e      	bne.n	8009fbc <_scanf_float+0x1c0>
 8009f9e:	f1b9 0f00 	cmp.w	r9, #0
 8009fa2:	d10e      	bne.n	8009fc2 <_scanf_float+0x1c6>
 8009fa4:	6822      	ldr	r2, [r4, #0]
 8009fa6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009faa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009fae:	d108      	bne.n	8009fc2 <_scanf_float+0x1c6>
 8009fb0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009fb4:	6022      	str	r2, [r4, #0]
 8009fb6:	f04f 0a01 	mov.w	sl, #1
 8009fba:	e7e3      	b.n	8009f84 <_scanf_float+0x188>
 8009fbc:	f1ba 0f02 	cmp.w	sl, #2
 8009fc0:	d055      	beq.n	800a06e <_scanf_float+0x272>
 8009fc2:	2d01      	cmp	r5, #1
 8009fc4:	d002      	beq.n	8009fcc <_scanf_float+0x1d0>
 8009fc6:	2d04      	cmp	r5, #4
 8009fc8:	f47f af48 	bne.w	8009e5c <_scanf_float+0x60>
 8009fcc:	3501      	adds	r5, #1
 8009fce:	b2ed      	uxtb	r5, r5
 8009fd0:	e7d8      	b.n	8009f84 <_scanf_float+0x188>
 8009fd2:	f1ba 0f01 	cmp.w	sl, #1
 8009fd6:	f47f af41 	bne.w	8009e5c <_scanf_float+0x60>
 8009fda:	f04f 0a02 	mov.w	sl, #2
 8009fde:	e7d1      	b.n	8009f84 <_scanf_float+0x188>
 8009fe0:	b97d      	cbnz	r5, 800a002 <_scanf_float+0x206>
 8009fe2:	f1b9 0f00 	cmp.w	r9, #0
 8009fe6:	f47f af3c 	bne.w	8009e62 <_scanf_float+0x66>
 8009fea:	6822      	ldr	r2, [r4, #0]
 8009fec:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009ff0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009ff4:	f47f af39 	bne.w	8009e6a <_scanf_float+0x6e>
 8009ff8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009ffc:	6022      	str	r2, [r4, #0]
 8009ffe:	2501      	movs	r5, #1
 800a000:	e7c0      	b.n	8009f84 <_scanf_float+0x188>
 800a002:	2d03      	cmp	r5, #3
 800a004:	d0e2      	beq.n	8009fcc <_scanf_float+0x1d0>
 800a006:	2d05      	cmp	r5, #5
 800a008:	e7de      	b.n	8009fc8 <_scanf_float+0x1cc>
 800a00a:	2d02      	cmp	r5, #2
 800a00c:	f47f af26 	bne.w	8009e5c <_scanf_float+0x60>
 800a010:	2503      	movs	r5, #3
 800a012:	e7b7      	b.n	8009f84 <_scanf_float+0x188>
 800a014:	2d06      	cmp	r5, #6
 800a016:	f47f af21 	bne.w	8009e5c <_scanf_float+0x60>
 800a01a:	2507      	movs	r5, #7
 800a01c:	e7b2      	b.n	8009f84 <_scanf_float+0x188>
 800a01e:	6822      	ldr	r2, [r4, #0]
 800a020:	0591      	lsls	r1, r2, #22
 800a022:	f57f af1b 	bpl.w	8009e5c <_scanf_float+0x60>
 800a026:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a02a:	6022      	str	r2, [r4, #0]
 800a02c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a030:	e7a8      	b.n	8009f84 <_scanf_float+0x188>
 800a032:	6822      	ldr	r2, [r4, #0]
 800a034:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a038:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a03c:	d006      	beq.n	800a04c <_scanf_float+0x250>
 800a03e:	0550      	lsls	r0, r2, #21
 800a040:	f57f af0c 	bpl.w	8009e5c <_scanf_float+0x60>
 800a044:	f1b9 0f00 	cmp.w	r9, #0
 800a048:	f43f af0f 	beq.w	8009e6a <_scanf_float+0x6e>
 800a04c:	0591      	lsls	r1, r2, #22
 800a04e:	bf58      	it	pl
 800a050:	9901      	ldrpl	r1, [sp, #4]
 800a052:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a056:	bf58      	it	pl
 800a058:	eba9 0101 	subpl.w	r1, r9, r1
 800a05c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a060:	bf58      	it	pl
 800a062:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a066:	6022      	str	r2, [r4, #0]
 800a068:	f04f 0900 	mov.w	r9, #0
 800a06c:	e78a      	b.n	8009f84 <_scanf_float+0x188>
 800a06e:	f04f 0a03 	mov.w	sl, #3
 800a072:	e787      	b.n	8009f84 <_scanf_float+0x188>
 800a074:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a078:	4639      	mov	r1, r7
 800a07a:	4640      	mov	r0, r8
 800a07c:	4798      	blx	r3
 800a07e:	2800      	cmp	r0, #0
 800a080:	f43f aedf 	beq.w	8009e42 <_scanf_float+0x46>
 800a084:	e6ea      	b.n	8009e5c <_scanf_float+0x60>
 800a086:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a08a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a08e:	463a      	mov	r2, r7
 800a090:	4640      	mov	r0, r8
 800a092:	4798      	blx	r3
 800a094:	6923      	ldr	r3, [r4, #16]
 800a096:	3b01      	subs	r3, #1
 800a098:	6123      	str	r3, [r4, #16]
 800a09a:	e6ec      	b.n	8009e76 <_scanf_float+0x7a>
 800a09c:	1e6b      	subs	r3, r5, #1
 800a09e:	2b06      	cmp	r3, #6
 800a0a0:	d825      	bhi.n	800a0ee <_scanf_float+0x2f2>
 800a0a2:	2d02      	cmp	r5, #2
 800a0a4:	d836      	bhi.n	800a114 <_scanf_float+0x318>
 800a0a6:	455e      	cmp	r6, fp
 800a0a8:	f67f aee8 	bls.w	8009e7c <_scanf_float+0x80>
 800a0ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a0b0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a0b4:	463a      	mov	r2, r7
 800a0b6:	4640      	mov	r0, r8
 800a0b8:	4798      	blx	r3
 800a0ba:	6923      	ldr	r3, [r4, #16]
 800a0bc:	3b01      	subs	r3, #1
 800a0be:	6123      	str	r3, [r4, #16]
 800a0c0:	e7f1      	b.n	800a0a6 <_scanf_float+0x2aa>
 800a0c2:	9802      	ldr	r0, [sp, #8]
 800a0c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a0c8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a0cc:	9002      	str	r0, [sp, #8]
 800a0ce:	463a      	mov	r2, r7
 800a0d0:	4640      	mov	r0, r8
 800a0d2:	4798      	blx	r3
 800a0d4:	6923      	ldr	r3, [r4, #16]
 800a0d6:	3b01      	subs	r3, #1
 800a0d8:	6123      	str	r3, [r4, #16]
 800a0da:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a0de:	fa5f fa8a 	uxtb.w	sl, sl
 800a0e2:	f1ba 0f02 	cmp.w	sl, #2
 800a0e6:	d1ec      	bne.n	800a0c2 <_scanf_float+0x2c6>
 800a0e8:	3d03      	subs	r5, #3
 800a0ea:	b2ed      	uxtb	r5, r5
 800a0ec:	1b76      	subs	r6, r6, r5
 800a0ee:	6823      	ldr	r3, [r4, #0]
 800a0f0:	05da      	lsls	r2, r3, #23
 800a0f2:	d52f      	bpl.n	800a154 <_scanf_float+0x358>
 800a0f4:	055b      	lsls	r3, r3, #21
 800a0f6:	d510      	bpl.n	800a11a <_scanf_float+0x31e>
 800a0f8:	455e      	cmp	r6, fp
 800a0fa:	f67f aebf 	bls.w	8009e7c <_scanf_float+0x80>
 800a0fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a102:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a106:	463a      	mov	r2, r7
 800a108:	4640      	mov	r0, r8
 800a10a:	4798      	blx	r3
 800a10c:	6923      	ldr	r3, [r4, #16]
 800a10e:	3b01      	subs	r3, #1
 800a110:	6123      	str	r3, [r4, #16]
 800a112:	e7f1      	b.n	800a0f8 <_scanf_float+0x2fc>
 800a114:	46aa      	mov	sl, r5
 800a116:	9602      	str	r6, [sp, #8]
 800a118:	e7df      	b.n	800a0da <_scanf_float+0x2de>
 800a11a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a11e:	6923      	ldr	r3, [r4, #16]
 800a120:	2965      	cmp	r1, #101	; 0x65
 800a122:	f103 33ff 	add.w	r3, r3, #4294967295
 800a126:	f106 35ff 	add.w	r5, r6, #4294967295
 800a12a:	6123      	str	r3, [r4, #16]
 800a12c:	d00c      	beq.n	800a148 <_scanf_float+0x34c>
 800a12e:	2945      	cmp	r1, #69	; 0x45
 800a130:	d00a      	beq.n	800a148 <_scanf_float+0x34c>
 800a132:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a136:	463a      	mov	r2, r7
 800a138:	4640      	mov	r0, r8
 800a13a:	4798      	blx	r3
 800a13c:	6923      	ldr	r3, [r4, #16]
 800a13e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a142:	3b01      	subs	r3, #1
 800a144:	1eb5      	subs	r5, r6, #2
 800a146:	6123      	str	r3, [r4, #16]
 800a148:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a14c:	463a      	mov	r2, r7
 800a14e:	4640      	mov	r0, r8
 800a150:	4798      	blx	r3
 800a152:	462e      	mov	r6, r5
 800a154:	6825      	ldr	r5, [r4, #0]
 800a156:	f015 0510 	ands.w	r5, r5, #16
 800a15a:	d158      	bne.n	800a20e <_scanf_float+0x412>
 800a15c:	7035      	strb	r5, [r6, #0]
 800a15e:	6823      	ldr	r3, [r4, #0]
 800a160:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a164:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a168:	d11c      	bne.n	800a1a4 <_scanf_float+0x3a8>
 800a16a:	9b01      	ldr	r3, [sp, #4]
 800a16c:	454b      	cmp	r3, r9
 800a16e:	eba3 0209 	sub.w	r2, r3, r9
 800a172:	d124      	bne.n	800a1be <_scanf_float+0x3c2>
 800a174:	2200      	movs	r2, #0
 800a176:	4659      	mov	r1, fp
 800a178:	4640      	mov	r0, r8
 800a17a:	f000 ff2b 	bl	800afd4 <_strtod_r>
 800a17e:	9b03      	ldr	r3, [sp, #12]
 800a180:	6821      	ldr	r1, [r4, #0]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f011 0f02 	tst.w	r1, #2
 800a188:	ec57 6b10 	vmov	r6, r7, d0
 800a18c:	f103 0204 	add.w	r2, r3, #4
 800a190:	d020      	beq.n	800a1d4 <_scanf_float+0x3d8>
 800a192:	9903      	ldr	r1, [sp, #12]
 800a194:	600a      	str	r2, [r1, #0]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	e9c3 6700 	strd	r6, r7, [r3]
 800a19c:	68e3      	ldr	r3, [r4, #12]
 800a19e:	3301      	adds	r3, #1
 800a1a0:	60e3      	str	r3, [r4, #12]
 800a1a2:	e66c      	b.n	8009e7e <_scanf_float+0x82>
 800a1a4:	9b04      	ldr	r3, [sp, #16]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d0e4      	beq.n	800a174 <_scanf_float+0x378>
 800a1aa:	9905      	ldr	r1, [sp, #20]
 800a1ac:	230a      	movs	r3, #10
 800a1ae:	462a      	mov	r2, r5
 800a1b0:	3101      	adds	r1, #1
 800a1b2:	4640      	mov	r0, r8
 800a1b4:	f000 ff98 	bl	800b0e8 <_strtol_r>
 800a1b8:	9b04      	ldr	r3, [sp, #16]
 800a1ba:	9e05      	ldr	r6, [sp, #20]
 800a1bc:	1ac2      	subs	r2, r0, r3
 800a1be:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a1c2:	429e      	cmp	r6, r3
 800a1c4:	bf28      	it	cs
 800a1c6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a1ca:	4912      	ldr	r1, [pc, #72]	; (800a214 <_scanf_float+0x418>)
 800a1cc:	4630      	mov	r0, r6
 800a1ce:	f000 f82b 	bl	800a228 <siprintf>
 800a1d2:	e7cf      	b.n	800a174 <_scanf_float+0x378>
 800a1d4:	f011 0f04 	tst.w	r1, #4
 800a1d8:	9903      	ldr	r1, [sp, #12]
 800a1da:	600a      	str	r2, [r1, #0]
 800a1dc:	d1db      	bne.n	800a196 <_scanf_float+0x39a>
 800a1de:	f8d3 8000 	ldr.w	r8, [r3]
 800a1e2:	ee10 2a10 	vmov	r2, s0
 800a1e6:	ee10 0a10 	vmov	r0, s0
 800a1ea:	463b      	mov	r3, r7
 800a1ec:	4639      	mov	r1, r7
 800a1ee:	f7f6 fcc5 	bl	8000b7c <__aeabi_dcmpun>
 800a1f2:	b128      	cbz	r0, 800a200 <_scanf_float+0x404>
 800a1f4:	4808      	ldr	r0, [pc, #32]	; (800a218 <_scanf_float+0x41c>)
 800a1f6:	f000 f811 	bl	800a21c <nanf>
 800a1fa:	ed88 0a00 	vstr	s0, [r8]
 800a1fe:	e7cd      	b.n	800a19c <_scanf_float+0x3a0>
 800a200:	4630      	mov	r0, r6
 800a202:	4639      	mov	r1, r7
 800a204:	f7f6 fd18 	bl	8000c38 <__aeabi_d2f>
 800a208:	f8c8 0000 	str.w	r0, [r8]
 800a20c:	e7c6      	b.n	800a19c <_scanf_float+0x3a0>
 800a20e:	2500      	movs	r5, #0
 800a210:	e635      	b.n	8009e7e <_scanf_float+0x82>
 800a212:	bf00      	nop
 800a214:	0800e806 	.word	0x0800e806
 800a218:	0800ec3b 	.word	0x0800ec3b

0800a21c <nanf>:
 800a21c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a224 <nanf+0x8>
 800a220:	4770      	bx	lr
 800a222:	bf00      	nop
 800a224:	7fc00000 	.word	0x7fc00000

0800a228 <siprintf>:
 800a228:	b40e      	push	{r1, r2, r3}
 800a22a:	b500      	push	{lr}
 800a22c:	b09c      	sub	sp, #112	; 0x70
 800a22e:	ab1d      	add	r3, sp, #116	; 0x74
 800a230:	9002      	str	r0, [sp, #8]
 800a232:	9006      	str	r0, [sp, #24]
 800a234:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a238:	4809      	ldr	r0, [pc, #36]	; (800a260 <siprintf+0x38>)
 800a23a:	9107      	str	r1, [sp, #28]
 800a23c:	9104      	str	r1, [sp, #16]
 800a23e:	4909      	ldr	r1, [pc, #36]	; (800a264 <siprintf+0x3c>)
 800a240:	f853 2b04 	ldr.w	r2, [r3], #4
 800a244:	9105      	str	r1, [sp, #20]
 800a246:	6800      	ldr	r0, [r0, #0]
 800a248:	9301      	str	r3, [sp, #4]
 800a24a:	a902      	add	r1, sp, #8
 800a24c:	f002 ff66 	bl	800d11c <_svfiprintf_r>
 800a250:	9b02      	ldr	r3, [sp, #8]
 800a252:	2200      	movs	r2, #0
 800a254:	701a      	strb	r2, [r3, #0]
 800a256:	b01c      	add	sp, #112	; 0x70
 800a258:	f85d eb04 	ldr.w	lr, [sp], #4
 800a25c:	b003      	add	sp, #12
 800a25e:	4770      	bx	lr
 800a260:	20000030 	.word	0x20000030
 800a264:	ffff0208 	.word	0xffff0208

0800a268 <siscanf>:
 800a268:	b40e      	push	{r1, r2, r3}
 800a26a:	b510      	push	{r4, lr}
 800a26c:	b09f      	sub	sp, #124	; 0x7c
 800a26e:	ac21      	add	r4, sp, #132	; 0x84
 800a270:	f44f 7101 	mov.w	r1, #516	; 0x204
 800a274:	f854 2b04 	ldr.w	r2, [r4], #4
 800a278:	9201      	str	r2, [sp, #4]
 800a27a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800a27e:	9004      	str	r0, [sp, #16]
 800a280:	9008      	str	r0, [sp, #32]
 800a282:	f7f5 ffcd 	bl	8000220 <strlen>
 800a286:	4b0c      	ldr	r3, [pc, #48]	; (800a2b8 <siscanf+0x50>)
 800a288:	9005      	str	r0, [sp, #20]
 800a28a:	9009      	str	r0, [sp, #36]	; 0x24
 800a28c:	930d      	str	r3, [sp, #52]	; 0x34
 800a28e:	480b      	ldr	r0, [pc, #44]	; (800a2bc <siscanf+0x54>)
 800a290:	9a01      	ldr	r2, [sp, #4]
 800a292:	6800      	ldr	r0, [r0, #0]
 800a294:	9403      	str	r4, [sp, #12]
 800a296:	2300      	movs	r3, #0
 800a298:	9311      	str	r3, [sp, #68]	; 0x44
 800a29a:	9316      	str	r3, [sp, #88]	; 0x58
 800a29c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a2a0:	f8ad 301e 	strh.w	r3, [sp, #30]
 800a2a4:	a904      	add	r1, sp, #16
 800a2a6:	4623      	mov	r3, r4
 800a2a8:	f003 f892 	bl	800d3d0 <__ssvfiscanf_r>
 800a2ac:	b01f      	add	sp, #124	; 0x7c
 800a2ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2b2:	b003      	add	sp, #12
 800a2b4:	4770      	bx	lr
 800a2b6:	bf00      	nop
 800a2b8:	0800a2e3 	.word	0x0800a2e3
 800a2bc:	20000030 	.word	0x20000030

0800a2c0 <__sread>:
 800a2c0:	b510      	push	{r4, lr}
 800a2c2:	460c      	mov	r4, r1
 800a2c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2c8:	f003 fb46 	bl	800d958 <_read_r>
 800a2cc:	2800      	cmp	r0, #0
 800a2ce:	bfab      	itete	ge
 800a2d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a2d2:	89a3      	ldrhlt	r3, [r4, #12]
 800a2d4:	181b      	addge	r3, r3, r0
 800a2d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a2da:	bfac      	ite	ge
 800a2dc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a2de:	81a3      	strhlt	r3, [r4, #12]
 800a2e0:	bd10      	pop	{r4, pc}

0800a2e2 <__seofread>:
 800a2e2:	2000      	movs	r0, #0
 800a2e4:	4770      	bx	lr

0800a2e6 <__swrite>:
 800a2e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2ea:	461f      	mov	r7, r3
 800a2ec:	898b      	ldrh	r3, [r1, #12]
 800a2ee:	05db      	lsls	r3, r3, #23
 800a2f0:	4605      	mov	r5, r0
 800a2f2:	460c      	mov	r4, r1
 800a2f4:	4616      	mov	r6, r2
 800a2f6:	d505      	bpl.n	800a304 <__swrite+0x1e>
 800a2f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2fc:	2302      	movs	r3, #2
 800a2fe:	2200      	movs	r2, #0
 800a300:	f002 f902 	bl	800c508 <_lseek_r>
 800a304:	89a3      	ldrh	r3, [r4, #12]
 800a306:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a30a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a30e:	81a3      	strh	r3, [r4, #12]
 800a310:	4632      	mov	r2, r6
 800a312:	463b      	mov	r3, r7
 800a314:	4628      	mov	r0, r5
 800a316:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a31a:	f000 bee7 	b.w	800b0ec <_write_r>

0800a31e <__sseek>:
 800a31e:	b510      	push	{r4, lr}
 800a320:	460c      	mov	r4, r1
 800a322:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a326:	f002 f8ef 	bl	800c508 <_lseek_r>
 800a32a:	1c43      	adds	r3, r0, #1
 800a32c:	89a3      	ldrh	r3, [r4, #12]
 800a32e:	bf15      	itete	ne
 800a330:	6560      	strne	r0, [r4, #84]	; 0x54
 800a332:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a336:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a33a:	81a3      	strheq	r3, [r4, #12]
 800a33c:	bf18      	it	ne
 800a33e:	81a3      	strhne	r3, [r4, #12]
 800a340:	bd10      	pop	{r4, pc}

0800a342 <__sclose>:
 800a342:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a346:	f000 bee3 	b.w	800b110 <_close_r>

0800a34a <strcat>:
 800a34a:	b510      	push	{r4, lr}
 800a34c:	4602      	mov	r2, r0
 800a34e:	7814      	ldrb	r4, [r2, #0]
 800a350:	4613      	mov	r3, r2
 800a352:	3201      	adds	r2, #1
 800a354:	2c00      	cmp	r4, #0
 800a356:	d1fa      	bne.n	800a34e <strcat+0x4>
 800a358:	3b01      	subs	r3, #1
 800a35a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a35e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a362:	2a00      	cmp	r2, #0
 800a364:	d1f9      	bne.n	800a35a <strcat+0x10>
 800a366:	bd10      	pop	{r4, pc}

0800a368 <strchr>:
 800a368:	b2c9      	uxtb	r1, r1
 800a36a:	4603      	mov	r3, r0
 800a36c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a370:	b11a      	cbz	r2, 800a37a <strchr+0x12>
 800a372:	428a      	cmp	r2, r1
 800a374:	d1f9      	bne.n	800a36a <strchr+0x2>
 800a376:	4618      	mov	r0, r3
 800a378:	4770      	bx	lr
 800a37a:	2900      	cmp	r1, #0
 800a37c:	bf18      	it	ne
 800a37e:	2300      	movne	r3, #0
 800a380:	e7f9      	b.n	800a376 <strchr+0xe>

0800a382 <sulp>:
 800a382:	b570      	push	{r4, r5, r6, lr}
 800a384:	4604      	mov	r4, r0
 800a386:	460d      	mov	r5, r1
 800a388:	ec45 4b10 	vmov	d0, r4, r5
 800a38c:	4616      	mov	r6, r2
 800a38e:	f002 fc61 	bl	800cc54 <__ulp>
 800a392:	ec51 0b10 	vmov	r0, r1, d0
 800a396:	b17e      	cbz	r6, 800a3b8 <sulp+0x36>
 800a398:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a39c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	dd09      	ble.n	800a3b8 <sulp+0x36>
 800a3a4:	051b      	lsls	r3, r3, #20
 800a3a6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a3aa:	2400      	movs	r4, #0
 800a3ac:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a3b0:	4622      	mov	r2, r4
 800a3b2:	462b      	mov	r3, r5
 800a3b4:	f7f6 f948 	bl	8000648 <__aeabi_dmul>
 800a3b8:	bd70      	pop	{r4, r5, r6, pc}
 800a3ba:	0000      	movs	r0, r0
 800a3bc:	0000      	movs	r0, r0
	...

0800a3c0 <_strtod_l>:
 800a3c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3c4:	b0a3      	sub	sp, #140	; 0x8c
 800a3c6:	461f      	mov	r7, r3
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	931e      	str	r3, [sp, #120]	; 0x78
 800a3cc:	4ba4      	ldr	r3, [pc, #656]	; (800a660 <_strtod_l+0x2a0>)
 800a3ce:	9219      	str	r2, [sp, #100]	; 0x64
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	9307      	str	r3, [sp, #28]
 800a3d4:	4604      	mov	r4, r0
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	4688      	mov	r8, r1
 800a3da:	f7f5 ff21 	bl	8000220 <strlen>
 800a3de:	f04f 0a00 	mov.w	sl, #0
 800a3e2:	4605      	mov	r5, r0
 800a3e4:	f04f 0b00 	mov.w	fp, #0
 800a3e8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a3ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a3ee:	781a      	ldrb	r2, [r3, #0]
 800a3f0:	2a2b      	cmp	r2, #43	; 0x2b
 800a3f2:	d04c      	beq.n	800a48e <_strtod_l+0xce>
 800a3f4:	d839      	bhi.n	800a46a <_strtod_l+0xaa>
 800a3f6:	2a0d      	cmp	r2, #13
 800a3f8:	d832      	bhi.n	800a460 <_strtod_l+0xa0>
 800a3fa:	2a08      	cmp	r2, #8
 800a3fc:	d832      	bhi.n	800a464 <_strtod_l+0xa4>
 800a3fe:	2a00      	cmp	r2, #0
 800a400:	d03c      	beq.n	800a47c <_strtod_l+0xbc>
 800a402:	2300      	movs	r3, #0
 800a404:	930e      	str	r3, [sp, #56]	; 0x38
 800a406:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800a408:	7833      	ldrb	r3, [r6, #0]
 800a40a:	2b30      	cmp	r3, #48	; 0x30
 800a40c:	f040 80b4 	bne.w	800a578 <_strtod_l+0x1b8>
 800a410:	7873      	ldrb	r3, [r6, #1]
 800a412:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a416:	2b58      	cmp	r3, #88	; 0x58
 800a418:	d16c      	bne.n	800a4f4 <_strtod_l+0x134>
 800a41a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a41c:	9301      	str	r3, [sp, #4]
 800a41e:	ab1e      	add	r3, sp, #120	; 0x78
 800a420:	9702      	str	r7, [sp, #8]
 800a422:	9300      	str	r3, [sp, #0]
 800a424:	4a8f      	ldr	r2, [pc, #572]	; (800a664 <_strtod_l+0x2a4>)
 800a426:	ab1f      	add	r3, sp, #124	; 0x7c
 800a428:	a91d      	add	r1, sp, #116	; 0x74
 800a42a:	4620      	mov	r0, r4
 800a42c:	f001 fd60 	bl	800bef0 <__gethex>
 800a430:	f010 0707 	ands.w	r7, r0, #7
 800a434:	4605      	mov	r5, r0
 800a436:	d005      	beq.n	800a444 <_strtod_l+0x84>
 800a438:	2f06      	cmp	r7, #6
 800a43a:	d12a      	bne.n	800a492 <_strtod_l+0xd2>
 800a43c:	3601      	adds	r6, #1
 800a43e:	2300      	movs	r3, #0
 800a440:	961d      	str	r6, [sp, #116]	; 0x74
 800a442:	930e      	str	r3, [sp, #56]	; 0x38
 800a444:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a446:	2b00      	cmp	r3, #0
 800a448:	f040 8596 	bne.w	800af78 <_strtod_l+0xbb8>
 800a44c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a44e:	b1db      	cbz	r3, 800a488 <_strtod_l+0xc8>
 800a450:	4652      	mov	r2, sl
 800a452:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a456:	ec43 2b10 	vmov	d0, r2, r3
 800a45a:	b023      	add	sp, #140	; 0x8c
 800a45c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a460:	2a20      	cmp	r2, #32
 800a462:	d1ce      	bne.n	800a402 <_strtod_l+0x42>
 800a464:	3301      	adds	r3, #1
 800a466:	931d      	str	r3, [sp, #116]	; 0x74
 800a468:	e7c0      	b.n	800a3ec <_strtod_l+0x2c>
 800a46a:	2a2d      	cmp	r2, #45	; 0x2d
 800a46c:	d1c9      	bne.n	800a402 <_strtod_l+0x42>
 800a46e:	2201      	movs	r2, #1
 800a470:	920e      	str	r2, [sp, #56]	; 0x38
 800a472:	1c5a      	adds	r2, r3, #1
 800a474:	921d      	str	r2, [sp, #116]	; 0x74
 800a476:	785b      	ldrb	r3, [r3, #1]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d1c4      	bne.n	800a406 <_strtod_l+0x46>
 800a47c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a47e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a482:	2b00      	cmp	r3, #0
 800a484:	f040 8576 	bne.w	800af74 <_strtod_l+0xbb4>
 800a488:	4652      	mov	r2, sl
 800a48a:	465b      	mov	r3, fp
 800a48c:	e7e3      	b.n	800a456 <_strtod_l+0x96>
 800a48e:	2200      	movs	r2, #0
 800a490:	e7ee      	b.n	800a470 <_strtod_l+0xb0>
 800a492:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a494:	b13a      	cbz	r2, 800a4a6 <_strtod_l+0xe6>
 800a496:	2135      	movs	r1, #53	; 0x35
 800a498:	a820      	add	r0, sp, #128	; 0x80
 800a49a:	f002 fce6 	bl	800ce6a <__copybits>
 800a49e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a4a0:	4620      	mov	r0, r4
 800a4a2:	f002 f8ab 	bl	800c5fc <_Bfree>
 800a4a6:	3f01      	subs	r7, #1
 800a4a8:	2f05      	cmp	r7, #5
 800a4aa:	d807      	bhi.n	800a4bc <_strtod_l+0xfc>
 800a4ac:	e8df f007 	tbb	[pc, r7]
 800a4b0:	1d180b0e 	.word	0x1d180b0e
 800a4b4:	030e      	.short	0x030e
 800a4b6:	f04f 0b00 	mov.w	fp, #0
 800a4ba:	46da      	mov	sl, fp
 800a4bc:	0728      	lsls	r0, r5, #28
 800a4be:	d5c1      	bpl.n	800a444 <_strtod_l+0x84>
 800a4c0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a4c4:	e7be      	b.n	800a444 <_strtod_l+0x84>
 800a4c6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800a4ca:	e7f7      	b.n	800a4bc <_strtod_l+0xfc>
 800a4cc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800a4d0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a4d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a4d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a4da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a4de:	e7ed      	b.n	800a4bc <_strtod_l+0xfc>
 800a4e0:	f8df b184 	ldr.w	fp, [pc, #388]	; 800a668 <_strtod_l+0x2a8>
 800a4e4:	f04f 0a00 	mov.w	sl, #0
 800a4e8:	e7e8      	b.n	800a4bc <_strtod_l+0xfc>
 800a4ea:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a4ee:	f04f 3aff 	mov.w	sl, #4294967295
 800a4f2:	e7e3      	b.n	800a4bc <_strtod_l+0xfc>
 800a4f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a4f6:	1c5a      	adds	r2, r3, #1
 800a4f8:	921d      	str	r2, [sp, #116]	; 0x74
 800a4fa:	785b      	ldrb	r3, [r3, #1]
 800a4fc:	2b30      	cmp	r3, #48	; 0x30
 800a4fe:	d0f9      	beq.n	800a4f4 <_strtod_l+0x134>
 800a500:	2b00      	cmp	r3, #0
 800a502:	d09f      	beq.n	800a444 <_strtod_l+0x84>
 800a504:	2301      	movs	r3, #1
 800a506:	f04f 0900 	mov.w	r9, #0
 800a50a:	9304      	str	r3, [sp, #16]
 800a50c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a50e:	930a      	str	r3, [sp, #40]	; 0x28
 800a510:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a514:	464f      	mov	r7, r9
 800a516:	220a      	movs	r2, #10
 800a518:	981d      	ldr	r0, [sp, #116]	; 0x74
 800a51a:	7806      	ldrb	r6, [r0, #0]
 800a51c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a520:	b2d9      	uxtb	r1, r3
 800a522:	2909      	cmp	r1, #9
 800a524:	d92a      	bls.n	800a57c <_strtod_l+0x1bc>
 800a526:	9907      	ldr	r1, [sp, #28]
 800a528:	462a      	mov	r2, r5
 800a52a:	f003 fa7b 	bl	800da24 <strncmp>
 800a52e:	b398      	cbz	r0, 800a598 <_strtod_l+0x1d8>
 800a530:	2000      	movs	r0, #0
 800a532:	4633      	mov	r3, r6
 800a534:	463d      	mov	r5, r7
 800a536:	9007      	str	r0, [sp, #28]
 800a538:	4602      	mov	r2, r0
 800a53a:	2b65      	cmp	r3, #101	; 0x65
 800a53c:	d001      	beq.n	800a542 <_strtod_l+0x182>
 800a53e:	2b45      	cmp	r3, #69	; 0x45
 800a540:	d118      	bne.n	800a574 <_strtod_l+0x1b4>
 800a542:	b91d      	cbnz	r5, 800a54c <_strtod_l+0x18c>
 800a544:	9b04      	ldr	r3, [sp, #16]
 800a546:	4303      	orrs	r3, r0
 800a548:	d098      	beq.n	800a47c <_strtod_l+0xbc>
 800a54a:	2500      	movs	r5, #0
 800a54c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800a550:	f108 0301 	add.w	r3, r8, #1
 800a554:	931d      	str	r3, [sp, #116]	; 0x74
 800a556:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a55a:	2b2b      	cmp	r3, #43	; 0x2b
 800a55c:	d075      	beq.n	800a64a <_strtod_l+0x28a>
 800a55e:	2b2d      	cmp	r3, #45	; 0x2d
 800a560:	d07b      	beq.n	800a65a <_strtod_l+0x29a>
 800a562:	f04f 0c00 	mov.w	ip, #0
 800a566:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a56a:	2909      	cmp	r1, #9
 800a56c:	f240 8082 	bls.w	800a674 <_strtod_l+0x2b4>
 800a570:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a574:	2600      	movs	r6, #0
 800a576:	e09d      	b.n	800a6b4 <_strtod_l+0x2f4>
 800a578:	2300      	movs	r3, #0
 800a57a:	e7c4      	b.n	800a506 <_strtod_l+0x146>
 800a57c:	2f08      	cmp	r7, #8
 800a57e:	bfd8      	it	le
 800a580:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a582:	f100 0001 	add.w	r0, r0, #1
 800a586:	bfda      	itte	le
 800a588:	fb02 3301 	mlale	r3, r2, r1, r3
 800a58c:	9309      	strle	r3, [sp, #36]	; 0x24
 800a58e:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a592:	3701      	adds	r7, #1
 800a594:	901d      	str	r0, [sp, #116]	; 0x74
 800a596:	e7bf      	b.n	800a518 <_strtod_l+0x158>
 800a598:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a59a:	195a      	adds	r2, r3, r5
 800a59c:	921d      	str	r2, [sp, #116]	; 0x74
 800a59e:	5d5b      	ldrb	r3, [r3, r5]
 800a5a0:	2f00      	cmp	r7, #0
 800a5a2:	d037      	beq.n	800a614 <_strtod_l+0x254>
 800a5a4:	9007      	str	r0, [sp, #28]
 800a5a6:	463d      	mov	r5, r7
 800a5a8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a5ac:	2a09      	cmp	r2, #9
 800a5ae:	d912      	bls.n	800a5d6 <_strtod_l+0x216>
 800a5b0:	2201      	movs	r2, #1
 800a5b2:	e7c2      	b.n	800a53a <_strtod_l+0x17a>
 800a5b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a5b6:	1c5a      	adds	r2, r3, #1
 800a5b8:	921d      	str	r2, [sp, #116]	; 0x74
 800a5ba:	785b      	ldrb	r3, [r3, #1]
 800a5bc:	3001      	adds	r0, #1
 800a5be:	2b30      	cmp	r3, #48	; 0x30
 800a5c0:	d0f8      	beq.n	800a5b4 <_strtod_l+0x1f4>
 800a5c2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a5c6:	2a08      	cmp	r2, #8
 800a5c8:	f200 84db 	bhi.w	800af82 <_strtod_l+0xbc2>
 800a5cc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a5ce:	9007      	str	r0, [sp, #28]
 800a5d0:	2000      	movs	r0, #0
 800a5d2:	920a      	str	r2, [sp, #40]	; 0x28
 800a5d4:	4605      	mov	r5, r0
 800a5d6:	3b30      	subs	r3, #48	; 0x30
 800a5d8:	f100 0201 	add.w	r2, r0, #1
 800a5dc:	d014      	beq.n	800a608 <_strtod_l+0x248>
 800a5de:	9907      	ldr	r1, [sp, #28]
 800a5e0:	4411      	add	r1, r2
 800a5e2:	9107      	str	r1, [sp, #28]
 800a5e4:	462a      	mov	r2, r5
 800a5e6:	eb00 0e05 	add.w	lr, r0, r5
 800a5ea:	210a      	movs	r1, #10
 800a5ec:	4572      	cmp	r2, lr
 800a5ee:	d113      	bne.n	800a618 <_strtod_l+0x258>
 800a5f0:	182a      	adds	r2, r5, r0
 800a5f2:	2a08      	cmp	r2, #8
 800a5f4:	f105 0501 	add.w	r5, r5, #1
 800a5f8:	4405      	add	r5, r0
 800a5fa:	dc1c      	bgt.n	800a636 <_strtod_l+0x276>
 800a5fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a5fe:	220a      	movs	r2, #10
 800a600:	fb02 3301 	mla	r3, r2, r1, r3
 800a604:	9309      	str	r3, [sp, #36]	; 0x24
 800a606:	2200      	movs	r2, #0
 800a608:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a60a:	1c59      	adds	r1, r3, #1
 800a60c:	911d      	str	r1, [sp, #116]	; 0x74
 800a60e:	785b      	ldrb	r3, [r3, #1]
 800a610:	4610      	mov	r0, r2
 800a612:	e7c9      	b.n	800a5a8 <_strtod_l+0x1e8>
 800a614:	4638      	mov	r0, r7
 800a616:	e7d2      	b.n	800a5be <_strtod_l+0x1fe>
 800a618:	2a08      	cmp	r2, #8
 800a61a:	dc04      	bgt.n	800a626 <_strtod_l+0x266>
 800a61c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a61e:	434e      	muls	r6, r1
 800a620:	9609      	str	r6, [sp, #36]	; 0x24
 800a622:	3201      	adds	r2, #1
 800a624:	e7e2      	b.n	800a5ec <_strtod_l+0x22c>
 800a626:	f102 0c01 	add.w	ip, r2, #1
 800a62a:	f1bc 0f10 	cmp.w	ip, #16
 800a62e:	bfd8      	it	le
 800a630:	fb01 f909 	mulle.w	r9, r1, r9
 800a634:	e7f5      	b.n	800a622 <_strtod_l+0x262>
 800a636:	2d10      	cmp	r5, #16
 800a638:	bfdc      	itt	le
 800a63a:	220a      	movle	r2, #10
 800a63c:	fb02 3909 	mlale	r9, r2, r9, r3
 800a640:	e7e1      	b.n	800a606 <_strtod_l+0x246>
 800a642:	2300      	movs	r3, #0
 800a644:	9307      	str	r3, [sp, #28]
 800a646:	2201      	movs	r2, #1
 800a648:	e77c      	b.n	800a544 <_strtod_l+0x184>
 800a64a:	f04f 0c00 	mov.w	ip, #0
 800a64e:	f108 0302 	add.w	r3, r8, #2
 800a652:	931d      	str	r3, [sp, #116]	; 0x74
 800a654:	f898 3002 	ldrb.w	r3, [r8, #2]
 800a658:	e785      	b.n	800a566 <_strtod_l+0x1a6>
 800a65a:	f04f 0c01 	mov.w	ip, #1
 800a65e:	e7f6      	b.n	800a64e <_strtod_l+0x28e>
 800a660:	0800ea60 	.word	0x0800ea60
 800a664:	0800e80c 	.word	0x0800e80c
 800a668:	7ff00000 	.word	0x7ff00000
 800a66c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a66e:	1c59      	adds	r1, r3, #1
 800a670:	911d      	str	r1, [sp, #116]	; 0x74
 800a672:	785b      	ldrb	r3, [r3, #1]
 800a674:	2b30      	cmp	r3, #48	; 0x30
 800a676:	d0f9      	beq.n	800a66c <_strtod_l+0x2ac>
 800a678:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800a67c:	2908      	cmp	r1, #8
 800a67e:	f63f af79 	bhi.w	800a574 <_strtod_l+0x1b4>
 800a682:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800a686:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a688:	9308      	str	r3, [sp, #32]
 800a68a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a68c:	1c59      	adds	r1, r3, #1
 800a68e:	911d      	str	r1, [sp, #116]	; 0x74
 800a690:	785b      	ldrb	r3, [r3, #1]
 800a692:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800a696:	2e09      	cmp	r6, #9
 800a698:	d937      	bls.n	800a70a <_strtod_l+0x34a>
 800a69a:	9e08      	ldr	r6, [sp, #32]
 800a69c:	1b89      	subs	r1, r1, r6
 800a69e:	2908      	cmp	r1, #8
 800a6a0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a6a4:	dc02      	bgt.n	800a6ac <_strtod_l+0x2ec>
 800a6a6:	4576      	cmp	r6, lr
 800a6a8:	bfa8      	it	ge
 800a6aa:	4676      	movge	r6, lr
 800a6ac:	f1bc 0f00 	cmp.w	ip, #0
 800a6b0:	d000      	beq.n	800a6b4 <_strtod_l+0x2f4>
 800a6b2:	4276      	negs	r6, r6
 800a6b4:	2d00      	cmp	r5, #0
 800a6b6:	d14f      	bne.n	800a758 <_strtod_l+0x398>
 800a6b8:	9904      	ldr	r1, [sp, #16]
 800a6ba:	4301      	orrs	r1, r0
 800a6bc:	f47f aec2 	bne.w	800a444 <_strtod_l+0x84>
 800a6c0:	2a00      	cmp	r2, #0
 800a6c2:	f47f aedb 	bne.w	800a47c <_strtod_l+0xbc>
 800a6c6:	2b69      	cmp	r3, #105	; 0x69
 800a6c8:	d027      	beq.n	800a71a <_strtod_l+0x35a>
 800a6ca:	dc24      	bgt.n	800a716 <_strtod_l+0x356>
 800a6cc:	2b49      	cmp	r3, #73	; 0x49
 800a6ce:	d024      	beq.n	800a71a <_strtod_l+0x35a>
 800a6d0:	2b4e      	cmp	r3, #78	; 0x4e
 800a6d2:	f47f aed3 	bne.w	800a47c <_strtod_l+0xbc>
 800a6d6:	499e      	ldr	r1, [pc, #632]	; (800a950 <_strtod_l+0x590>)
 800a6d8:	a81d      	add	r0, sp, #116	; 0x74
 800a6da:	f001 fe61 	bl	800c3a0 <__match>
 800a6de:	2800      	cmp	r0, #0
 800a6e0:	f43f aecc 	beq.w	800a47c <_strtod_l+0xbc>
 800a6e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a6e6:	781b      	ldrb	r3, [r3, #0]
 800a6e8:	2b28      	cmp	r3, #40	; 0x28
 800a6ea:	d12d      	bne.n	800a748 <_strtod_l+0x388>
 800a6ec:	4999      	ldr	r1, [pc, #612]	; (800a954 <_strtod_l+0x594>)
 800a6ee:	aa20      	add	r2, sp, #128	; 0x80
 800a6f0:	a81d      	add	r0, sp, #116	; 0x74
 800a6f2:	f001 fe69 	bl	800c3c8 <__hexnan>
 800a6f6:	2805      	cmp	r0, #5
 800a6f8:	d126      	bne.n	800a748 <_strtod_l+0x388>
 800a6fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a6fc:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800a700:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a704:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a708:	e69c      	b.n	800a444 <_strtod_l+0x84>
 800a70a:	210a      	movs	r1, #10
 800a70c:	fb01 3e0e 	mla	lr, r1, lr, r3
 800a710:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a714:	e7b9      	b.n	800a68a <_strtod_l+0x2ca>
 800a716:	2b6e      	cmp	r3, #110	; 0x6e
 800a718:	e7db      	b.n	800a6d2 <_strtod_l+0x312>
 800a71a:	498f      	ldr	r1, [pc, #572]	; (800a958 <_strtod_l+0x598>)
 800a71c:	a81d      	add	r0, sp, #116	; 0x74
 800a71e:	f001 fe3f 	bl	800c3a0 <__match>
 800a722:	2800      	cmp	r0, #0
 800a724:	f43f aeaa 	beq.w	800a47c <_strtod_l+0xbc>
 800a728:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a72a:	498c      	ldr	r1, [pc, #560]	; (800a95c <_strtod_l+0x59c>)
 800a72c:	3b01      	subs	r3, #1
 800a72e:	a81d      	add	r0, sp, #116	; 0x74
 800a730:	931d      	str	r3, [sp, #116]	; 0x74
 800a732:	f001 fe35 	bl	800c3a0 <__match>
 800a736:	b910      	cbnz	r0, 800a73e <_strtod_l+0x37e>
 800a738:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a73a:	3301      	adds	r3, #1
 800a73c:	931d      	str	r3, [sp, #116]	; 0x74
 800a73e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800a96c <_strtod_l+0x5ac>
 800a742:	f04f 0a00 	mov.w	sl, #0
 800a746:	e67d      	b.n	800a444 <_strtod_l+0x84>
 800a748:	4885      	ldr	r0, [pc, #532]	; (800a960 <_strtod_l+0x5a0>)
 800a74a:	f003 f919 	bl	800d980 <nan>
 800a74e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a752:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a756:	e675      	b.n	800a444 <_strtod_l+0x84>
 800a758:	9b07      	ldr	r3, [sp, #28]
 800a75a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a75c:	1af3      	subs	r3, r6, r3
 800a75e:	2f00      	cmp	r7, #0
 800a760:	bf08      	it	eq
 800a762:	462f      	moveq	r7, r5
 800a764:	2d10      	cmp	r5, #16
 800a766:	9308      	str	r3, [sp, #32]
 800a768:	46a8      	mov	r8, r5
 800a76a:	bfa8      	it	ge
 800a76c:	f04f 0810 	movge.w	r8, #16
 800a770:	f7f5 fef0 	bl	8000554 <__aeabi_ui2d>
 800a774:	2d09      	cmp	r5, #9
 800a776:	4682      	mov	sl, r0
 800a778:	468b      	mov	fp, r1
 800a77a:	dd13      	ble.n	800a7a4 <_strtod_l+0x3e4>
 800a77c:	4b79      	ldr	r3, [pc, #484]	; (800a964 <_strtod_l+0x5a4>)
 800a77e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a782:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a786:	f7f5 ff5f 	bl	8000648 <__aeabi_dmul>
 800a78a:	4682      	mov	sl, r0
 800a78c:	4648      	mov	r0, r9
 800a78e:	468b      	mov	fp, r1
 800a790:	f7f5 fee0 	bl	8000554 <__aeabi_ui2d>
 800a794:	4602      	mov	r2, r0
 800a796:	460b      	mov	r3, r1
 800a798:	4650      	mov	r0, sl
 800a79a:	4659      	mov	r1, fp
 800a79c:	f7f5 fd9e 	bl	80002dc <__adddf3>
 800a7a0:	4682      	mov	sl, r0
 800a7a2:	468b      	mov	fp, r1
 800a7a4:	2d0f      	cmp	r5, #15
 800a7a6:	dc38      	bgt.n	800a81a <_strtod_l+0x45a>
 800a7a8:	9b08      	ldr	r3, [sp, #32]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	f43f ae4a 	beq.w	800a444 <_strtod_l+0x84>
 800a7b0:	dd24      	ble.n	800a7fc <_strtod_l+0x43c>
 800a7b2:	2b16      	cmp	r3, #22
 800a7b4:	dc0b      	bgt.n	800a7ce <_strtod_l+0x40e>
 800a7b6:	4d6b      	ldr	r5, [pc, #428]	; (800a964 <_strtod_l+0x5a4>)
 800a7b8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800a7bc:	e9d5 0100 	ldrd	r0, r1, [r5]
 800a7c0:	4652      	mov	r2, sl
 800a7c2:	465b      	mov	r3, fp
 800a7c4:	f7f5 ff40 	bl	8000648 <__aeabi_dmul>
 800a7c8:	4682      	mov	sl, r0
 800a7ca:	468b      	mov	fp, r1
 800a7cc:	e63a      	b.n	800a444 <_strtod_l+0x84>
 800a7ce:	9a08      	ldr	r2, [sp, #32]
 800a7d0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	db20      	blt.n	800a81a <_strtod_l+0x45a>
 800a7d8:	4c62      	ldr	r4, [pc, #392]	; (800a964 <_strtod_l+0x5a4>)
 800a7da:	f1c5 050f 	rsb	r5, r5, #15
 800a7de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a7e2:	4652      	mov	r2, sl
 800a7e4:	465b      	mov	r3, fp
 800a7e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a7ea:	f7f5 ff2d 	bl	8000648 <__aeabi_dmul>
 800a7ee:	9b08      	ldr	r3, [sp, #32]
 800a7f0:	1b5d      	subs	r5, r3, r5
 800a7f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a7f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a7fa:	e7e3      	b.n	800a7c4 <_strtod_l+0x404>
 800a7fc:	9b08      	ldr	r3, [sp, #32]
 800a7fe:	3316      	adds	r3, #22
 800a800:	db0b      	blt.n	800a81a <_strtod_l+0x45a>
 800a802:	9b07      	ldr	r3, [sp, #28]
 800a804:	4a57      	ldr	r2, [pc, #348]	; (800a964 <_strtod_l+0x5a4>)
 800a806:	1b9e      	subs	r6, r3, r6
 800a808:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a80c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a810:	4650      	mov	r0, sl
 800a812:	4659      	mov	r1, fp
 800a814:	f7f6 f842 	bl	800089c <__aeabi_ddiv>
 800a818:	e7d6      	b.n	800a7c8 <_strtod_l+0x408>
 800a81a:	9b08      	ldr	r3, [sp, #32]
 800a81c:	eba5 0808 	sub.w	r8, r5, r8
 800a820:	4498      	add	r8, r3
 800a822:	f1b8 0f00 	cmp.w	r8, #0
 800a826:	dd71      	ble.n	800a90c <_strtod_l+0x54c>
 800a828:	f018 030f 	ands.w	r3, r8, #15
 800a82c:	d00a      	beq.n	800a844 <_strtod_l+0x484>
 800a82e:	494d      	ldr	r1, [pc, #308]	; (800a964 <_strtod_l+0x5a4>)
 800a830:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a834:	4652      	mov	r2, sl
 800a836:	465b      	mov	r3, fp
 800a838:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a83c:	f7f5 ff04 	bl	8000648 <__aeabi_dmul>
 800a840:	4682      	mov	sl, r0
 800a842:	468b      	mov	fp, r1
 800a844:	f038 080f 	bics.w	r8, r8, #15
 800a848:	d04d      	beq.n	800a8e6 <_strtod_l+0x526>
 800a84a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a84e:	dd22      	ble.n	800a896 <_strtod_l+0x4d6>
 800a850:	2500      	movs	r5, #0
 800a852:	462e      	mov	r6, r5
 800a854:	9509      	str	r5, [sp, #36]	; 0x24
 800a856:	9507      	str	r5, [sp, #28]
 800a858:	2322      	movs	r3, #34	; 0x22
 800a85a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800a96c <_strtod_l+0x5ac>
 800a85e:	6023      	str	r3, [r4, #0]
 800a860:	f04f 0a00 	mov.w	sl, #0
 800a864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a866:	2b00      	cmp	r3, #0
 800a868:	f43f adec 	beq.w	800a444 <_strtod_l+0x84>
 800a86c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a86e:	4620      	mov	r0, r4
 800a870:	f001 fec4 	bl	800c5fc <_Bfree>
 800a874:	9907      	ldr	r1, [sp, #28]
 800a876:	4620      	mov	r0, r4
 800a878:	f001 fec0 	bl	800c5fc <_Bfree>
 800a87c:	4631      	mov	r1, r6
 800a87e:	4620      	mov	r0, r4
 800a880:	f001 febc 	bl	800c5fc <_Bfree>
 800a884:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a886:	4620      	mov	r0, r4
 800a888:	f001 feb8 	bl	800c5fc <_Bfree>
 800a88c:	4629      	mov	r1, r5
 800a88e:	4620      	mov	r0, r4
 800a890:	f001 feb4 	bl	800c5fc <_Bfree>
 800a894:	e5d6      	b.n	800a444 <_strtod_l+0x84>
 800a896:	2300      	movs	r3, #0
 800a898:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a89c:	4650      	mov	r0, sl
 800a89e:	4659      	mov	r1, fp
 800a8a0:	4699      	mov	r9, r3
 800a8a2:	f1b8 0f01 	cmp.w	r8, #1
 800a8a6:	dc21      	bgt.n	800a8ec <_strtod_l+0x52c>
 800a8a8:	b10b      	cbz	r3, 800a8ae <_strtod_l+0x4ee>
 800a8aa:	4682      	mov	sl, r0
 800a8ac:	468b      	mov	fp, r1
 800a8ae:	4b2e      	ldr	r3, [pc, #184]	; (800a968 <_strtod_l+0x5a8>)
 800a8b0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a8b4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a8b8:	4652      	mov	r2, sl
 800a8ba:	465b      	mov	r3, fp
 800a8bc:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a8c0:	f7f5 fec2 	bl	8000648 <__aeabi_dmul>
 800a8c4:	4b29      	ldr	r3, [pc, #164]	; (800a96c <_strtod_l+0x5ac>)
 800a8c6:	460a      	mov	r2, r1
 800a8c8:	400b      	ands	r3, r1
 800a8ca:	4929      	ldr	r1, [pc, #164]	; (800a970 <_strtod_l+0x5b0>)
 800a8cc:	428b      	cmp	r3, r1
 800a8ce:	4682      	mov	sl, r0
 800a8d0:	d8be      	bhi.n	800a850 <_strtod_l+0x490>
 800a8d2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a8d6:	428b      	cmp	r3, r1
 800a8d8:	bf86      	itte	hi
 800a8da:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800a974 <_strtod_l+0x5b4>
 800a8de:	f04f 3aff 	movhi.w	sl, #4294967295
 800a8e2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	9304      	str	r3, [sp, #16]
 800a8ea:	e081      	b.n	800a9f0 <_strtod_l+0x630>
 800a8ec:	f018 0f01 	tst.w	r8, #1
 800a8f0:	d007      	beq.n	800a902 <_strtod_l+0x542>
 800a8f2:	4b1d      	ldr	r3, [pc, #116]	; (800a968 <_strtod_l+0x5a8>)
 800a8f4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800a8f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8fc:	f7f5 fea4 	bl	8000648 <__aeabi_dmul>
 800a900:	2301      	movs	r3, #1
 800a902:	f109 0901 	add.w	r9, r9, #1
 800a906:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a90a:	e7ca      	b.n	800a8a2 <_strtod_l+0x4e2>
 800a90c:	d0eb      	beq.n	800a8e6 <_strtod_l+0x526>
 800a90e:	f1c8 0800 	rsb	r8, r8, #0
 800a912:	f018 020f 	ands.w	r2, r8, #15
 800a916:	d00a      	beq.n	800a92e <_strtod_l+0x56e>
 800a918:	4b12      	ldr	r3, [pc, #72]	; (800a964 <_strtod_l+0x5a4>)
 800a91a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a91e:	4650      	mov	r0, sl
 800a920:	4659      	mov	r1, fp
 800a922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a926:	f7f5 ffb9 	bl	800089c <__aeabi_ddiv>
 800a92a:	4682      	mov	sl, r0
 800a92c:	468b      	mov	fp, r1
 800a92e:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a932:	d0d8      	beq.n	800a8e6 <_strtod_l+0x526>
 800a934:	f1b8 0f1f 	cmp.w	r8, #31
 800a938:	dd1e      	ble.n	800a978 <_strtod_l+0x5b8>
 800a93a:	2500      	movs	r5, #0
 800a93c:	462e      	mov	r6, r5
 800a93e:	9509      	str	r5, [sp, #36]	; 0x24
 800a940:	9507      	str	r5, [sp, #28]
 800a942:	2322      	movs	r3, #34	; 0x22
 800a944:	f04f 0a00 	mov.w	sl, #0
 800a948:	f04f 0b00 	mov.w	fp, #0
 800a94c:	6023      	str	r3, [r4, #0]
 800a94e:	e789      	b.n	800a864 <_strtod_l+0x4a4>
 800a950:	0800e7e1 	.word	0x0800e7e1
 800a954:	0800e820 	.word	0x0800e820
 800a958:	0800e7d9 	.word	0x0800e7d9
 800a95c:	0800e964 	.word	0x0800e964
 800a960:	0800ec3b 	.word	0x0800ec3b
 800a964:	0800eb00 	.word	0x0800eb00
 800a968:	0800ead8 	.word	0x0800ead8
 800a96c:	7ff00000 	.word	0x7ff00000
 800a970:	7ca00000 	.word	0x7ca00000
 800a974:	7fefffff 	.word	0x7fefffff
 800a978:	f018 0310 	ands.w	r3, r8, #16
 800a97c:	bf18      	it	ne
 800a97e:	236a      	movne	r3, #106	; 0x6a
 800a980:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800ad38 <_strtod_l+0x978>
 800a984:	9304      	str	r3, [sp, #16]
 800a986:	4650      	mov	r0, sl
 800a988:	4659      	mov	r1, fp
 800a98a:	2300      	movs	r3, #0
 800a98c:	f018 0f01 	tst.w	r8, #1
 800a990:	d004      	beq.n	800a99c <_strtod_l+0x5dc>
 800a992:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a996:	f7f5 fe57 	bl	8000648 <__aeabi_dmul>
 800a99a:	2301      	movs	r3, #1
 800a99c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a9a0:	f109 0908 	add.w	r9, r9, #8
 800a9a4:	d1f2      	bne.n	800a98c <_strtod_l+0x5cc>
 800a9a6:	b10b      	cbz	r3, 800a9ac <_strtod_l+0x5ec>
 800a9a8:	4682      	mov	sl, r0
 800a9aa:	468b      	mov	fp, r1
 800a9ac:	9b04      	ldr	r3, [sp, #16]
 800a9ae:	b1bb      	cbz	r3, 800a9e0 <_strtod_l+0x620>
 800a9b0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800a9b4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	4659      	mov	r1, fp
 800a9bc:	dd10      	ble.n	800a9e0 <_strtod_l+0x620>
 800a9be:	2b1f      	cmp	r3, #31
 800a9c0:	f340 8128 	ble.w	800ac14 <_strtod_l+0x854>
 800a9c4:	2b34      	cmp	r3, #52	; 0x34
 800a9c6:	bfde      	ittt	le
 800a9c8:	3b20      	suble	r3, #32
 800a9ca:	f04f 32ff 	movle.w	r2, #4294967295
 800a9ce:	fa02 f303 	lslle.w	r3, r2, r3
 800a9d2:	f04f 0a00 	mov.w	sl, #0
 800a9d6:	bfcc      	ite	gt
 800a9d8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a9dc:	ea03 0b01 	andle.w	fp, r3, r1
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	4650      	mov	r0, sl
 800a9e6:	4659      	mov	r1, fp
 800a9e8:	f7f6 f896 	bl	8000b18 <__aeabi_dcmpeq>
 800a9ec:	2800      	cmp	r0, #0
 800a9ee:	d1a4      	bne.n	800a93a <_strtod_l+0x57a>
 800a9f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9f2:	9300      	str	r3, [sp, #0]
 800a9f4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a9f6:	462b      	mov	r3, r5
 800a9f8:	463a      	mov	r2, r7
 800a9fa:	4620      	mov	r0, r4
 800a9fc:	f001 fe6a 	bl	800c6d4 <__s2b>
 800aa00:	9009      	str	r0, [sp, #36]	; 0x24
 800aa02:	2800      	cmp	r0, #0
 800aa04:	f43f af24 	beq.w	800a850 <_strtod_l+0x490>
 800aa08:	9b07      	ldr	r3, [sp, #28]
 800aa0a:	1b9e      	subs	r6, r3, r6
 800aa0c:	9b08      	ldr	r3, [sp, #32]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	bfb4      	ite	lt
 800aa12:	4633      	movlt	r3, r6
 800aa14:	2300      	movge	r3, #0
 800aa16:	9310      	str	r3, [sp, #64]	; 0x40
 800aa18:	9b08      	ldr	r3, [sp, #32]
 800aa1a:	2500      	movs	r5, #0
 800aa1c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800aa20:	9318      	str	r3, [sp, #96]	; 0x60
 800aa22:	462e      	mov	r6, r5
 800aa24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa26:	4620      	mov	r0, r4
 800aa28:	6859      	ldr	r1, [r3, #4]
 800aa2a:	f001 fda7 	bl	800c57c <_Balloc>
 800aa2e:	9007      	str	r0, [sp, #28]
 800aa30:	2800      	cmp	r0, #0
 800aa32:	f43f af11 	beq.w	800a858 <_strtod_l+0x498>
 800aa36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa38:	691a      	ldr	r2, [r3, #16]
 800aa3a:	3202      	adds	r2, #2
 800aa3c:	f103 010c 	add.w	r1, r3, #12
 800aa40:	0092      	lsls	r2, r2, #2
 800aa42:	300c      	adds	r0, #12
 800aa44:	f001 fd8c 	bl	800c560 <memcpy>
 800aa48:	ec4b ab10 	vmov	d0, sl, fp
 800aa4c:	aa20      	add	r2, sp, #128	; 0x80
 800aa4e:	a91f      	add	r1, sp, #124	; 0x7c
 800aa50:	4620      	mov	r0, r4
 800aa52:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800aa56:	f002 f979 	bl	800cd4c <__d2b>
 800aa5a:	901e      	str	r0, [sp, #120]	; 0x78
 800aa5c:	2800      	cmp	r0, #0
 800aa5e:	f43f aefb 	beq.w	800a858 <_strtod_l+0x498>
 800aa62:	2101      	movs	r1, #1
 800aa64:	4620      	mov	r0, r4
 800aa66:	f001 fecf 	bl	800c808 <__i2b>
 800aa6a:	4606      	mov	r6, r0
 800aa6c:	2800      	cmp	r0, #0
 800aa6e:	f43f aef3 	beq.w	800a858 <_strtod_l+0x498>
 800aa72:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800aa74:	9904      	ldr	r1, [sp, #16]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	bfab      	itete	ge
 800aa7a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800aa7c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800aa7e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800aa80:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800aa84:	bfac      	ite	ge
 800aa86:	eb03 0902 	addge.w	r9, r3, r2
 800aa8a:	1ad7      	sublt	r7, r2, r3
 800aa8c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800aa8e:	eba3 0801 	sub.w	r8, r3, r1
 800aa92:	4490      	add	r8, r2
 800aa94:	4ba3      	ldr	r3, [pc, #652]	; (800ad24 <_strtod_l+0x964>)
 800aa96:	f108 38ff 	add.w	r8, r8, #4294967295
 800aa9a:	4598      	cmp	r8, r3
 800aa9c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800aaa0:	f280 80cc 	bge.w	800ac3c <_strtod_l+0x87c>
 800aaa4:	eba3 0308 	sub.w	r3, r3, r8
 800aaa8:	2b1f      	cmp	r3, #31
 800aaaa:	eba2 0203 	sub.w	r2, r2, r3
 800aaae:	f04f 0101 	mov.w	r1, #1
 800aab2:	f300 80b6 	bgt.w	800ac22 <_strtod_l+0x862>
 800aab6:	fa01 f303 	lsl.w	r3, r1, r3
 800aaba:	9311      	str	r3, [sp, #68]	; 0x44
 800aabc:	2300      	movs	r3, #0
 800aabe:	930c      	str	r3, [sp, #48]	; 0x30
 800aac0:	eb09 0802 	add.w	r8, r9, r2
 800aac4:	9b04      	ldr	r3, [sp, #16]
 800aac6:	45c1      	cmp	r9, r8
 800aac8:	4417      	add	r7, r2
 800aaca:	441f      	add	r7, r3
 800aacc:	464b      	mov	r3, r9
 800aace:	bfa8      	it	ge
 800aad0:	4643      	movge	r3, r8
 800aad2:	42bb      	cmp	r3, r7
 800aad4:	bfa8      	it	ge
 800aad6:	463b      	movge	r3, r7
 800aad8:	2b00      	cmp	r3, #0
 800aada:	bfc2      	ittt	gt
 800aadc:	eba8 0803 	subgt.w	r8, r8, r3
 800aae0:	1aff      	subgt	r7, r7, r3
 800aae2:	eba9 0903 	subgt.w	r9, r9, r3
 800aae6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	dd17      	ble.n	800ab1c <_strtod_l+0x75c>
 800aaec:	4631      	mov	r1, r6
 800aaee:	461a      	mov	r2, r3
 800aaf0:	4620      	mov	r0, r4
 800aaf2:	f001 ff45 	bl	800c980 <__pow5mult>
 800aaf6:	4606      	mov	r6, r0
 800aaf8:	2800      	cmp	r0, #0
 800aafa:	f43f aead 	beq.w	800a858 <_strtod_l+0x498>
 800aafe:	4601      	mov	r1, r0
 800ab00:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ab02:	4620      	mov	r0, r4
 800ab04:	f001 fe96 	bl	800c834 <__multiply>
 800ab08:	900f      	str	r0, [sp, #60]	; 0x3c
 800ab0a:	2800      	cmp	r0, #0
 800ab0c:	f43f aea4 	beq.w	800a858 <_strtod_l+0x498>
 800ab10:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ab12:	4620      	mov	r0, r4
 800ab14:	f001 fd72 	bl	800c5fc <_Bfree>
 800ab18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab1a:	931e      	str	r3, [sp, #120]	; 0x78
 800ab1c:	f1b8 0f00 	cmp.w	r8, #0
 800ab20:	f300 8091 	bgt.w	800ac46 <_strtod_l+0x886>
 800ab24:	9b08      	ldr	r3, [sp, #32]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	dd08      	ble.n	800ab3c <_strtod_l+0x77c>
 800ab2a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ab2c:	9907      	ldr	r1, [sp, #28]
 800ab2e:	4620      	mov	r0, r4
 800ab30:	f001 ff26 	bl	800c980 <__pow5mult>
 800ab34:	9007      	str	r0, [sp, #28]
 800ab36:	2800      	cmp	r0, #0
 800ab38:	f43f ae8e 	beq.w	800a858 <_strtod_l+0x498>
 800ab3c:	2f00      	cmp	r7, #0
 800ab3e:	dd08      	ble.n	800ab52 <_strtod_l+0x792>
 800ab40:	9907      	ldr	r1, [sp, #28]
 800ab42:	463a      	mov	r2, r7
 800ab44:	4620      	mov	r0, r4
 800ab46:	f001 ff75 	bl	800ca34 <__lshift>
 800ab4a:	9007      	str	r0, [sp, #28]
 800ab4c:	2800      	cmp	r0, #0
 800ab4e:	f43f ae83 	beq.w	800a858 <_strtod_l+0x498>
 800ab52:	f1b9 0f00 	cmp.w	r9, #0
 800ab56:	dd08      	ble.n	800ab6a <_strtod_l+0x7aa>
 800ab58:	4631      	mov	r1, r6
 800ab5a:	464a      	mov	r2, r9
 800ab5c:	4620      	mov	r0, r4
 800ab5e:	f001 ff69 	bl	800ca34 <__lshift>
 800ab62:	4606      	mov	r6, r0
 800ab64:	2800      	cmp	r0, #0
 800ab66:	f43f ae77 	beq.w	800a858 <_strtod_l+0x498>
 800ab6a:	9a07      	ldr	r2, [sp, #28]
 800ab6c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ab6e:	4620      	mov	r0, r4
 800ab70:	f001 ffe8 	bl	800cb44 <__mdiff>
 800ab74:	4605      	mov	r5, r0
 800ab76:	2800      	cmp	r0, #0
 800ab78:	f43f ae6e 	beq.w	800a858 <_strtod_l+0x498>
 800ab7c:	68c3      	ldr	r3, [r0, #12]
 800ab7e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab80:	2300      	movs	r3, #0
 800ab82:	60c3      	str	r3, [r0, #12]
 800ab84:	4631      	mov	r1, r6
 800ab86:	f001 ffc1 	bl	800cb0c <__mcmp>
 800ab8a:	2800      	cmp	r0, #0
 800ab8c:	da65      	bge.n	800ac5a <_strtod_l+0x89a>
 800ab8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab90:	ea53 030a 	orrs.w	r3, r3, sl
 800ab94:	f040 8087 	bne.w	800aca6 <_strtod_l+0x8e6>
 800ab98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f040 8082 	bne.w	800aca6 <_strtod_l+0x8e6>
 800aba2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aba6:	0d1b      	lsrs	r3, r3, #20
 800aba8:	051b      	lsls	r3, r3, #20
 800abaa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800abae:	d97a      	bls.n	800aca6 <_strtod_l+0x8e6>
 800abb0:	696b      	ldr	r3, [r5, #20]
 800abb2:	b913      	cbnz	r3, 800abba <_strtod_l+0x7fa>
 800abb4:	692b      	ldr	r3, [r5, #16]
 800abb6:	2b01      	cmp	r3, #1
 800abb8:	dd75      	ble.n	800aca6 <_strtod_l+0x8e6>
 800abba:	4629      	mov	r1, r5
 800abbc:	2201      	movs	r2, #1
 800abbe:	4620      	mov	r0, r4
 800abc0:	f001 ff38 	bl	800ca34 <__lshift>
 800abc4:	4631      	mov	r1, r6
 800abc6:	4605      	mov	r5, r0
 800abc8:	f001 ffa0 	bl	800cb0c <__mcmp>
 800abcc:	2800      	cmp	r0, #0
 800abce:	dd6a      	ble.n	800aca6 <_strtod_l+0x8e6>
 800abd0:	9904      	ldr	r1, [sp, #16]
 800abd2:	4a55      	ldr	r2, [pc, #340]	; (800ad28 <_strtod_l+0x968>)
 800abd4:	465b      	mov	r3, fp
 800abd6:	2900      	cmp	r1, #0
 800abd8:	f000 8085 	beq.w	800ace6 <_strtod_l+0x926>
 800abdc:	ea02 010b 	and.w	r1, r2, fp
 800abe0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800abe4:	dc7f      	bgt.n	800ace6 <_strtod_l+0x926>
 800abe6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800abea:	f77f aeaa 	ble.w	800a942 <_strtod_l+0x582>
 800abee:	4a4f      	ldr	r2, [pc, #316]	; (800ad2c <_strtod_l+0x96c>)
 800abf0:	2300      	movs	r3, #0
 800abf2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800abf6:	4650      	mov	r0, sl
 800abf8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800abfc:	4659      	mov	r1, fp
 800abfe:	f7f5 fd23 	bl	8000648 <__aeabi_dmul>
 800ac02:	460b      	mov	r3, r1
 800ac04:	4303      	orrs	r3, r0
 800ac06:	bf08      	it	eq
 800ac08:	2322      	moveq	r3, #34	; 0x22
 800ac0a:	4682      	mov	sl, r0
 800ac0c:	468b      	mov	fp, r1
 800ac0e:	bf08      	it	eq
 800ac10:	6023      	streq	r3, [r4, #0]
 800ac12:	e62b      	b.n	800a86c <_strtod_l+0x4ac>
 800ac14:	f04f 32ff 	mov.w	r2, #4294967295
 800ac18:	fa02 f303 	lsl.w	r3, r2, r3
 800ac1c:	ea03 0a0a 	and.w	sl, r3, sl
 800ac20:	e6de      	b.n	800a9e0 <_strtod_l+0x620>
 800ac22:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ac26:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ac2a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800ac2e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ac32:	fa01 f308 	lsl.w	r3, r1, r8
 800ac36:	930c      	str	r3, [sp, #48]	; 0x30
 800ac38:	9111      	str	r1, [sp, #68]	; 0x44
 800ac3a:	e741      	b.n	800aac0 <_strtod_l+0x700>
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	930c      	str	r3, [sp, #48]	; 0x30
 800ac40:	2301      	movs	r3, #1
 800ac42:	9311      	str	r3, [sp, #68]	; 0x44
 800ac44:	e73c      	b.n	800aac0 <_strtod_l+0x700>
 800ac46:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ac48:	4642      	mov	r2, r8
 800ac4a:	4620      	mov	r0, r4
 800ac4c:	f001 fef2 	bl	800ca34 <__lshift>
 800ac50:	901e      	str	r0, [sp, #120]	; 0x78
 800ac52:	2800      	cmp	r0, #0
 800ac54:	f47f af66 	bne.w	800ab24 <_strtod_l+0x764>
 800ac58:	e5fe      	b.n	800a858 <_strtod_l+0x498>
 800ac5a:	465f      	mov	r7, fp
 800ac5c:	d16e      	bne.n	800ad3c <_strtod_l+0x97c>
 800ac5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ac60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac64:	b342      	cbz	r2, 800acb8 <_strtod_l+0x8f8>
 800ac66:	4a32      	ldr	r2, [pc, #200]	; (800ad30 <_strtod_l+0x970>)
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d128      	bne.n	800acbe <_strtod_l+0x8fe>
 800ac6c:	9b04      	ldr	r3, [sp, #16]
 800ac6e:	4650      	mov	r0, sl
 800ac70:	b1eb      	cbz	r3, 800acae <_strtod_l+0x8ee>
 800ac72:	4a2d      	ldr	r2, [pc, #180]	; (800ad28 <_strtod_l+0x968>)
 800ac74:	403a      	ands	r2, r7
 800ac76:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800ac7a:	f04f 31ff 	mov.w	r1, #4294967295
 800ac7e:	d819      	bhi.n	800acb4 <_strtod_l+0x8f4>
 800ac80:	0d12      	lsrs	r2, r2, #20
 800ac82:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ac86:	fa01 f303 	lsl.w	r3, r1, r3
 800ac8a:	4298      	cmp	r0, r3
 800ac8c:	d117      	bne.n	800acbe <_strtod_l+0x8fe>
 800ac8e:	4b29      	ldr	r3, [pc, #164]	; (800ad34 <_strtod_l+0x974>)
 800ac90:	429f      	cmp	r7, r3
 800ac92:	d102      	bne.n	800ac9a <_strtod_l+0x8da>
 800ac94:	3001      	adds	r0, #1
 800ac96:	f43f addf 	beq.w	800a858 <_strtod_l+0x498>
 800ac9a:	4b23      	ldr	r3, [pc, #140]	; (800ad28 <_strtod_l+0x968>)
 800ac9c:	403b      	ands	r3, r7
 800ac9e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800aca2:	f04f 0a00 	mov.w	sl, #0
 800aca6:	9b04      	ldr	r3, [sp, #16]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d1a0      	bne.n	800abee <_strtod_l+0x82e>
 800acac:	e5de      	b.n	800a86c <_strtod_l+0x4ac>
 800acae:	f04f 33ff 	mov.w	r3, #4294967295
 800acb2:	e7ea      	b.n	800ac8a <_strtod_l+0x8ca>
 800acb4:	460b      	mov	r3, r1
 800acb6:	e7e8      	b.n	800ac8a <_strtod_l+0x8ca>
 800acb8:	ea53 030a 	orrs.w	r3, r3, sl
 800acbc:	d088      	beq.n	800abd0 <_strtod_l+0x810>
 800acbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800acc0:	b1db      	cbz	r3, 800acfa <_strtod_l+0x93a>
 800acc2:	423b      	tst	r3, r7
 800acc4:	d0ef      	beq.n	800aca6 <_strtod_l+0x8e6>
 800acc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acc8:	9a04      	ldr	r2, [sp, #16]
 800acca:	4650      	mov	r0, sl
 800accc:	4659      	mov	r1, fp
 800acce:	b1c3      	cbz	r3, 800ad02 <_strtod_l+0x942>
 800acd0:	f7ff fb57 	bl	800a382 <sulp>
 800acd4:	4602      	mov	r2, r0
 800acd6:	460b      	mov	r3, r1
 800acd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800acdc:	f7f5 fafe 	bl	80002dc <__adddf3>
 800ace0:	4682      	mov	sl, r0
 800ace2:	468b      	mov	fp, r1
 800ace4:	e7df      	b.n	800aca6 <_strtod_l+0x8e6>
 800ace6:	4013      	ands	r3, r2
 800ace8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800acec:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800acf0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800acf4:	f04f 3aff 	mov.w	sl, #4294967295
 800acf8:	e7d5      	b.n	800aca6 <_strtod_l+0x8e6>
 800acfa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800acfc:	ea13 0f0a 	tst.w	r3, sl
 800ad00:	e7e0      	b.n	800acc4 <_strtod_l+0x904>
 800ad02:	f7ff fb3e 	bl	800a382 <sulp>
 800ad06:	4602      	mov	r2, r0
 800ad08:	460b      	mov	r3, r1
 800ad0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ad0e:	f7f5 fae3 	bl	80002d8 <__aeabi_dsub>
 800ad12:	2200      	movs	r2, #0
 800ad14:	2300      	movs	r3, #0
 800ad16:	4682      	mov	sl, r0
 800ad18:	468b      	mov	fp, r1
 800ad1a:	f7f5 fefd 	bl	8000b18 <__aeabi_dcmpeq>
 800ad1e:	2800      	cmp	r0, #0
 800ad20:	d0c1      	beq.n	800aca6 <_strtod_l+0x8e6>
 800ad22:	e60e      	b.n	800a942 <_strtod_l+0x582>
 800ad24:	fffffc02 	.word	0xfffffc02
 800ad28:	7ff00000 	.word	0x7ff00000
 800ad2c:	39500000 	.word	0x39500000
 800ad30:	000fffff 	.word	0x000fffff
 800ad34:	7fefffff 	.word	0x7fefffff
 800ad38:	0800e838 	.word	0x0800e838
 800ad3c:	4631      	mov	r1, r6
 800ad3e:	4628      	mov	r0, r5
 800ad40:	f002 f860 	bl	800ce04 <__ratio>
 800ad44:	ec59 8b10 	vmov	r8, r9, d0
 800ad48:	ee10 0a10 	vmov	r0, s0
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ad52:	4649      	mov	r1, r9
 800ad54:	f7f5 fef4 	bl	8000b40 <__aeabi_dcmple>
 800ad58:	2800      	cmp	r0, #0
 800ad5a:	d07c      	beq.n	800ae56 <_strtod_l+0xa96>
 800ad5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d04c      	beq.n	800adfc <_strtod_l+0xa3c>
 800ad62:	4b95      	ldr	r3, [pc, #596]	; (800afb8 <_strtod_l+0xbf8>)
 800ad64:	2200      	movs	r2, #0
 800ad66:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ad6a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800afb8 <_strtod_l+0xbf8>
 800ad6e:	f04f 0800 	mov.w	r8, #0
 800ad72:	4b92      	ldr	r3, [pc, #584]	; (800afbc <_strtod_l+0xbfc>)
 800ad74:	403b      	ands	r3, r7
 800ad76:	9311      	str	r3, [sp, #68]	; 0x44
 800ad78:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ad7a:	4b91      	ldr	r3, [pc, #580]	; (800afc0 <_strtod_l+0xc00>)
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	f040 80b2 	bne.w	800aee6 <_strtod_l+0xb26>
 800ad82:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ad86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ad8a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800ad8e:	ec4b ab10 	vmov	d0, sl, fp
 800ad92:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800ad96:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ad9a:	f001 ff5b 	bl	800cc54 <__ulp>
 800ad9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ada2:	ec53 2b10 	vmov	r2, r3, d0
 800ada6:	f7f5 fc4f 	bl	8000648 <__aeabi_dmul>
 800adaa:	4652      	mov	r2, sl
 800adac:	465b      	mov	r3, fp
 800adae:	f7f5 fa95 	bl	80002dc <__adddf3>
 800adb2:	460b      	mov	r3, r1
 800adb4:	4981      	ldr	r1, [pc, #516]	; (800afbc <_strtod_l+0xbfc>)
 800adb6:	4a83      	ldr	r2, [pc, #524]	; (800afc4 <_strtod_l+0xc04>)
 800adb8:	4019      	ands	r1, r3
 800adba:	4291      	cmp	r1, r2
 800adbc:	4682      	mov	sl, r0
 800adbe:	d95e      	bls.n	800ae7e <_strtod_l+0xabe>
 800adc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adc2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d103      	bne.n	800add2 <_strtod_l+0xa12>
 800adca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adcc:	3301      	adds	r3, #1
 800adce:	f43f ad43 	beq.w	800a858 <_strtod_l+0x498>
 800add2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800afd0 <_strtod_l+0xc10>
 800add6:	f04f 3aff 	mov.w	sl, #4294967295
 800adda:	991e      	ldr	r1, [sp, #120]	; 0x78
 800addc:	4620      	mov	r0, r4
 800adde:	f001 fc0d 	bl	800c5fc <_Bfree>
 800ade2:	9907      	ldr	r1, [sp, #28]
 800ade4:	4620      	mov	r0, r4
 800ade6:	f001 fc09 	bl	800c5fc <_Bfree>
 800adea:	4631      	mov	r1, r6
 800adec:	4620      	mov	r0, r4
 800adee:	f001 fc05 	bl	800c5fc <_Bfree>
 800adf2:	4629      	mov	r1, r5
 800adf4:	4620      	mov	r0, r4
 800adf6:	f001 fc01 	bl	800c5fc <_Bfree>
 800adfa:	e613      	b.n	800aa24 <_strtod_l+0x664>
 800adfc:	f1ba 0f00 	cmp.w	sl, #0
 800ae00:	d11b      	bne.n	800ae3a <_strtod_l+0xa7a>
 800ae02:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae06:	b9f3      	cbnz	r3, 800ae46 <_strtod_l+0xa86>
 800ae08:	4b6b      	ldr	r3, [pc, #428]	; (800afb8 <_strtod_l+0xbf8>)
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	4640      	mov	r0, r8
 800ae0e:	4649      	mov	r1, r9
 800ae10:	f7f5 fe8c 	bl	8000b2c <__aeabi_dcmplt>
 800ae14:	b9d0      	cbnz	r0, 800ae4c <_strtod_l+0xa8c>
 800ae16:	4640      	mov	r0, r8
 800ae18:	4649      	mov	r1, r9
 800ae1a:	4b6b      	ldr	r3, [pc, #428]	; (800afc8 <_strtod_l+0xc08>)
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	f7f5 fc13 	bl	8000648 <__aeabi_dmul>
 800ae22:	4680      	mov	r8, r0
 800ae24:	4689      	mov	r9, r1
 800ae26:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ae2a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800ae2e:	931b      	str	r3, [sp, #108]	; 0x6c
 800ae30:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800ae34:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ae38:	e79b      	b.n	800ad72 <_strtod_l+0x9b2>
 800ae3a:	f1ba 0f01 	cmp.w	sl, #1
 800ae3e:	d102      	bne.n	800ae46 <_strtod_l+0xa86>
 800ae40:	2f00      	cmp	r7, #0
 800ae42:	f43f ad7e 	beq.w	800a942 <_strtod_l+0x582>
 800ae46:	4b61      	ldr	r3, [pc, #388]	; (800afcc <_strtod_l+0xc0c>)
 800ae48:	2200      	movs	r2, #0
 800ae4a:	e78c      	b.n	800ad66 <_strtod_l+0x9a6>
 800ae4c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800afc8 <_strtod_l+0xc08>
 800ae50:	f04f 0800 	mov.w	r8, #0
 800ae54:	e7e7      	b.n	800ae26 <_strtod_l+0xa66>
 800ae56:	4b5c      	ldr	r3, [pc, #368]	; (800afc8 <_strtod_l+0xc08>)
 800ae58:	4640      	mov	r0, r8
 800ae5a:	4649      	mov	r1, r9
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	f7f5 fbf3 	bl	8000648 <__aeabi_dmul>
 800ae62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae64:	4680      	mov	r8, r0
 800ae66:	4689      	mov	r9, r1
 800ae68:	b933      	cbnz	r3, 800ae78 <_strtod_l+0xab8>
 800ae6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ae6e:	9012      	str	r0, [sp, #72]	; 0x48
 800ae70:	9313      	str	r3, [sp, #76]	; 0x4c
 800ae72:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800ae76:	e7dd      	b.n	800ae34 <_strtod_l+0xa74>
 800ae78:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800ae7c:	e7f9      	b.n	800ae72 <_strtod_l+0xab2>
 800ae7e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800ae82:	9b04      	ldr	r3, [sp, #16]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d1a8      	bne.n	800adda <_strtod_l+0xa1a>
 800ae88:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ae8c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ae8e:	0d1b      	lsrs	r3, r3, #20
 800ae90:	051b      	lsls	r3, r3, #20
 800ae92:	429a      	cmp	r2, r3
 800ae94:	d1a1      	bne.n	800adda <_strtod_l+0xa1a>
 800ae96:	4640      	mov	r0, r8
 800ae98:	4649      	mov	r1, r9
 800ae9a:	f7f5 ff1d 	bl	8000cd8 <__aeabi_d2lz>
 800ae9e:	f7f5 fba5 	bl	80005ec <__aeabi_l2d>
 800aea2:	4602      	mov	r2, r0
 800aea4:	460b      	mov	r3, r1
 800aea6:	4640      	mov	r0, r8
 800aea8:	4649      	mov	r1, r9
 800aeaa:	f7f5 fa15 	bl	80002d8 <__aeabi_dsub>
 800aeae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aeb0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aeb4:	ea43 030a 	orr.w	r3, r3, sl
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	4680      	mov	r8, r0
 800aebc:	4689      	mov	r9, r1
 800aebe:	d053      	beq.n	800af68 <_strtod_l+0xba8>
 800aec0:	a335      	add	r3, pc, #212	; (adr r3, 800af98 <_strtod_l+0xbd8>)
 800aec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec6:	f7f5 fe31 	bl	8000b2c <__aeabi_dcmplt>
 800aeca:	2800      	cmp	r0, #0
 800aecc:	f47f acce 	bne.w	800a86c <_strtod_l+0x4ac>
 800aed0:	a333      	add	r3, pc, #204	; (adr r3, 800afa0 <_strtod_l+0xbe0>)
 800aed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aed6:	4640      	mov	r0, r8
 800aed8:	4649      	mov	r1, r9
 800aeda:	f7f5 fe45 	bl	8000b68 <__aeabi_dcmpgt>
 800aede:	2800      	cmp	r0, #0
 800aee0:	f43f af7b 	beq.w	800adda <_strtod_l+0xa1a>
 800aee4:	e4c2      	b.n	800a86c <_strtod_l+0x4ac>
 800aee6:	9b04      	ldr	r3, [sp, #16]
 800aee8:	b333      	cbz	r3, 800af38 <_strtod_l+0xb78>
 800aeea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aeec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800aef0:	d822      	bhi.n	800af38 <_strtod_l+0xb78>
 800aef2:	a32d      	add	r3, pc, #180	; (adr r3, 800afa8 <_strtod_l+0xbe8>)
 800aef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef8:	4640      	mov	r0, r8
 800aefa:	4649      	mov	r1, r9
 800aefc:	f7f5 fe20 	bl	8000b40 <__aeabi_dcmple>
 800af00:	b1a0      	cbz	r0, 800af2c <_strtod_l+0xb6c>
 800af02:	4649      	mov	r1, r9
 800af04:	4640      	mov	r0, r8
 800af06:	f7f5 fe77 	bl	8000bf8 <__aeabi_d2uiz>
 800af0a:	2801      	cmp	r0, #1
 800af0c:	bf38      	it	cc
 800af0e:	2001      	movcc	r0, #1
 800af10:	f7f5 fb20 	bl	8000554 <__aeabi_ui2d>
 800af14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af16:	4680      	mov	r8, r0
 800af18:	4689      	mov	r9, r1
 800af1a:	bb13      	cbnz	r3, 800af62 <_strtod_l+0xba2>
 800af1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800af20:	9014      	str	r0, [sp, #80]	; 0x50
 800af22:	9315      	str	r3, [sp, #84]	; 0x54
 800af24:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800af28:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800af2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af2e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800af30:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800af34:	1a9b      	subs	r3, r3, r2
 800af36:	930d      	str	r3, [sp, #52]	; 0x34
 800af38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af3c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800af40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800af44:	f001 fe86 	bl	800cc54 <__ulp>
 800af48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af4c:	ec53 2b10 	vmov	r2, r3, d0
 800af50:	f7f5 fb7a 	bl	8000648 <__aeabi_dmul>
 800af54:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800af58:	f7f5 f9c0 	bl	80002dc <__adddf3>
 800af5c:	4682      	mov	sl, r0
 800af5e:	468b      	mov	fp, r1
 800af60:	e78f      	b.n	800ae82 <_strtod_l+0xac2>
 800af62:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800af66:	e7dd      	b.n	800af24 <_strtod_l+0xb64>
 800af68:	a311      	add	r3, pc, #68	; (adr r3, 800afb0 <_strtod_l+0xbf0>)
 800af6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af6e:	f7f5 fddd 	bl	8000b2c <__aeabi_dcmplt>
 800af72:	e7b4      	b.n	800aede <_strtod_l+0xb1e>
 800af74:	2300      	movs	r3, #0
 800af76:	930e      	str	r3, [sp, #56]	; 0x38
 800af78:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800af7a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800af7c:	6013      	str	r3, [r2, #0]
 800af7e:	f7ff ba65 	b.w	800a44c <_strtod_l+0x8c>
 800af82:	2b65      	cmp	r3, #101	; 0x65
 800af84:	f43f ab5d 	beq.w	800a642 <_strtod_l+0x282>
 800af88:	2b45      	cmp	r3, #69	; 0x45
 800af8a:	f43f ab5a 	beq.w	800a642 <_strtod_l+0x282>
 800af8e:	2201      	movs	r2, #1
 800af90:	f7ff bb92 	b.w	800a6b8 <_strtod_l+0x2f8>
 800af94:	f3af 8000 	nop.w
 800af98:	94a03595 	.word	0x94a03595
 800af9c:	3fdfffff 	.word	0x3fdfffff
 800afa0:	35afe535 	.word	0x35afe535
 800afa4:	3fe00000 	.word	0x3fe00000
 800afa8:	ffc00000 	.word	0xffc00000
 800afac:	41dfffff 	.word	0x41dfffff
 800afb0:	94a03595 	.word	0x94a03595
 800afb4:	3fcfffff 	.word	0x3fcfffff
 800afb8:	3ff00000 	.word	0x3ff00000
 800afbc:	7ff00000 	.word	0x7ff00000
 800afc0:	7fe00000 	.word	0x7fe00000
 800afc4:	7c9fffff 	.word	0x7c9fffff
 800afc8:	3fe00000 	.word	0x3fe00000
 800afcc:	bff00000 	.word	0xbff00000
 800afd0:	7fefffff 	.word	0x7fefffff

0800afd4 <_strtod_r>:
 800afd4:	4b01      	ldr	r3, [pc, #4]	; (800afdc <_strtod_r+0x8>)
 800afd6:	f7ff b9f3 	b.w	800a3c0 <_strtod_l>
 800afda:	bf00      	nop
 800afdc:	20000098 	.word	0x20000098

0800afe0 <_strtol_l.isra.0>:
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afe6:	d001      	beq.n	800afec <_strtol_l.isra.0+0xc>
 800afe8:	2b24      	cmp	r3, #36	; 0x24
 800afea:	d906      	bls.n	800affa <_strtol_l.isra.0+0x1a>
 800afec:	f7fe fa5c 	bl	80094a8 <__errno>
 800aff0:	2316      	movs	r3, #22
 800aff2:	6003      	str	r3, [r0, #0]
 800aff4:	2000      	movs	r0, #0
 800aff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800affa:	4f3a      	ldr	r7, [pc, #232]	; (800b0e4 <_strtol_l.isra.0+0x104>)
 800affc:	468e      	mov	lr, r1
 800affe:	4676      	mov	r6, lr
 800b000:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800b004:	5de5      	ldrb	r5, [r4, r7]
 800b006:	f015 0508 	ands.w	r5, r5, #8
 800b00a:	d1f8      	bne.n	800affe <_strtol_l.isra.0+0x1e>
 800b00c:	2c2d      	cmp	r4, #45	; 0x2d
 800b00e:	d134      	bne.n	800b07a <_strtol_l.isra.0+0x9a>
 800b010:	f89e 4000 	ldrb.w	r4, [lr]
 800b014:	f04f 0801 	mov.w	r8, #1
 800b018:	f106 0e02 	add.w	lr, r6, #2
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d05c      	beq.n	800b0da <_strtol_l.isra.0+0xfa>
 800b020:	2b10      	cmp	r3, #16
 800b022:	d10c      	bne.n	800b03e <_strtol_l.isra.0+0x5e>
 800b024:	2c30      	cmp	r4, #48	; 0x30
 800b026:	d10a      	bne.n	800b03e <_strtol_l.isra.0+0x5e>
 800b028:	f89e 4000 	ldrb.w	r4, [lr]
 800b02c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b030:	2c58      	cmp	r4, #88	; 0x58
 800b032:	d14d      	bne.n	800b0d0 <_strtol_l.isra.0+0xf0>
 800b034:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800b038:	2310      	movs	r3, #16
 800b03a:	f10e 0e02 	add.w	lr, lr, #2
 800b03e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800b042:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b046:	2600      	movs	r6, #0
 800b048:	fbbc f9f3 	udiv	r9, ip, r3
 800b04c:	4635      	mov	r5, r6
 800b04e:	fb03 ca19 	mls	sl, r3, r9, ip
 800b052:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800b056:	2f09      	cmp	r7, #9
 800b058:	d818      	bhi.n	800b08c <_strtol_l.isra.0+0xac>
 800b05a:	463c      	mov	r4, r7
 800b05c:	42a3      	cmp	r3, r4
 800b05e:	dd24      	ble.n	800b0aa <_strtol_l.isra.0+0xca>
 800b060:	2e00      	cmp	r6, #0
 800b062:	db1f      	blt.n	800b0a4 <_strtol_l.isra.0+0xc4>
 800b064:	45a9      	cmp	r9, r5
 800b066:	d31d      	bcc.n	800b0a4 <_strtol_l.isra.0+0xc4>
 800b068:	d101      	bne.n	800b06e <_strtol_l.isra.0+0x8e>
 800b06a:	45a2      	cmp	sl, r4
 800b06c:	db1a      	blt.n	800b0a4 <_strtol_l.isra.0+0xc4>
 800b06e:	fb05 4503 	mla	r5, r5, r3, r4
 800b072:	2601      	movs	r6, #1
 800b074:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800b078:	e7eb      	b.n	800b052 <_strtol_l.isra.0+0x72>
 800b07a:	2c2b      	cmp	r4, #43	; 0x2b
 800b07c:	bf08      	it	eq
 800b07e:	f89e 4000 	ldrbeq.w	r4, [lr]
 800b082:	46a8      	mov	r8, r5
 800b084:	bf08      	it	eq
 800b086:	f106 0e02 	addeq.w	lr, r6, #2
 800b08a:	e7c7      	b.n	800b01c <_strtol_l.isra.0+0x3c>
 800b08c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800b090:	2f19      	cmp	r7, #25
 800b092:	d801      	bhi.n	800b098 <_strtol_l.isra.0+0xb8>
 800b094:	3c37      	subs	r4, #55	; 0x37
 800b096:	e7e1      	b.n	800b05c <_strtol_l.isra.0+0x7c>
 800b098:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800b09c:	2f19      	cmp	r7, #25
 800b09e:	d804      	bhi.n	800b0aa <_strtol_l.isra.0+0xca>
 800b0a0:	3c57      	subs	r4, #87	; 0x57
 800b0a2:	e7db      	b.n	800b05c <_strtol_l.isra.0+0x7c>
 800b0a4:	f04f 36ff 	mov.w	r6, #4294967295
 800b0a8:	e7e4      	b.n	800b074 <_strtol_l.isra.0+0x94>
 800b0aa:	2e00      	cmp	r6, #0
 800b0ac:	da05      	bge.n	800b0ba <_strtol_l.isra.0+0xda>
 800b0ae:	2322      	movs	r3, #34	; 0x22
 800b0b0:	6003      	str	r3, [r0, #0]
 800b0b2:	4665      	mov	r5, ip
 800b0b4:	b942      	cbnz	r2, 800b0c8 <_strtol_l.isra.0+0xe8>
 800b0b6:	4628      	mov	r0, r5
 800b0b8:	e79d      	b.n	800aff6 <_strtol_l.isra.0+0x16>
 800b0ba:	f1b8 0f00 	cmp.w	r8, #0
 800b0be:	d000      	beq.n	800b0c2 <_strtol_l.isra.0+0xe2>
 800b0c0:	426d      	negs	r5, r5
 800b0c2:	2a00      	cmp	r2, #0
 800b0c4:	d0f7      	beq.n	800b0b6 <_strtol_l.isra.0+0xd6>
 800b0c6:	b10e      	cbz	r6, 800b0cc <_strtol_l.isra.0+0xec>
 800b0c8:	f10e 31ff 	add.w	r1, lr, #4294967295
 800b0cc:	6011      	str	r1, [r2, #0]
 800b0ce:	e7f2      	b.n	800b0b6 <_strtol_l.isra.0+0xd6>
 800b0d0:	2430      	movs	r4, #48	; 0x30
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d1b3      	bne.n	800b03e <_strtol_l.isra.0+0x5e>
 800b0d6:	2308      	movs	r3, #8
 800b0d8:	e7b1      	b.n	800b03e <_strtol_l.isra.0+0x5e>
 800b0da:	2c30      	cmp	r4, #48	; 0x30
 800b0dc:	d0a4      	beq.n	800b028 <_strtol_l.isra.0+0x48>
 800b0de:	230a      	movs	r3, #10
 800b0e0:	e7ad      	b.n	800b03e <_strtol_l.isra.0+0x5e>
 800b0e2:	bf00      	nop
 800b0e4:	0800e861 	.word	0x0800e861

0800b0e8 <_strtol_r>:
 800b0e8:	f7ff bf7a 	b.w	800afe0 <_strtol_l.isra.0>

0800b0ec <_write_r>:
 800b0ec:	b538      	push	{r3, r4, r5, lr}
 800b0ee:	4d07      	ldr	r5, [pc, #28]	; (800b10c <_write_r+0x20>)
 800b0f0:	4604      	mov	r4, r0
 800b0f2:	4608      	mov	r0, r1
 800b0f4:	4611      	mov	r1, r2
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	602a      	str	r2, [r5, #0]
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	f7fa fcf9 	bl	8005af2 <_write>
 800b100:	1c43      	adds	r3, r0, #1
 800b102:	d102      	bne.n	800b10a <_write_r+0x1e>
 800b104:	682b      	ldr	r3, [r5, #0]
 800b106:	b103      	cbz	r3, 800b10a <_write_r+0x1e>
 800b108:	6023      	str	r3, [r4, #0]
 800b10a:	bd38      	pop	{r3, r4, r5, pc}
 800b10c:	20000784 	.word	0x20000784

0800b110 <_close_r>:
 800b110:	b538      	push	{r3, r4, r5, lr}
 800b112:	4d06      	ldr	r5, [pc, #24]	; (800b12c <_close_r+0x1c>)
 800b114:	2300      	movs	r3, #0
 800b116:	4604      	mov	r4, r0
 800b118:	4608      	mov	r0, r1
 800b11a:	602b      	str	r3, [r5, #0]
 800b11c:	f7fa fd05 	bl	8005b2a <_close>
 800b120:	1c43      	adds	r3, r0, #1
 800b122:	d102      	bne.n	800b12a <_close_r+0x1a>
 800b124:	682b      	ldr	r3, [r5, #0]
 800b126:	b103      	cbz	r3, 800b12a <_close_r+0x1a>
 800b128:	6023      	str	r3, [r4, #0]
 800b12a:	bd38      	pop	{r3, r4, r5, pc}
 800b12c:	20000784 	.word	0x20000784

0800b130 <quorem>:
 800b130:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b134:	6903      	ldr	r3, [r0, #16]
 800b136:	690c      	ldr	r4, [r1, #16]
 800b138:	42a3      	cmp	r3, r4
 800b13a:	4607      	mov	r7, r0
 800b13c:	f2c0 8081 	blt.w	800b242 <quorem+0x112>
 800b140:	3c01      	subs	r4, #1
 800b142:	f101 0814 	add.w	r8, r1, #20
 800b146:	f100 0514 	add.w	r5, r0, #20
 800b14a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b14e:	9301      	str	r3, [sp, #4]
 800b150:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b154:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b158:	3301      	adds	r3, #1
 800b15a:	429a      	cmp	r2, r3
 800b15c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b160:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b164:	fbb2 f6f3 	udiv	r6, r2, r3
 800b168:	d331      	bcc.n	800b1ce <quorem+0x9e>
 800b16a:	f04f 0e00 	mov.w	lr, #0
 800b16e:	4640      	mov	r0, r8
 800b170:	46ac      	mov	ip, r5
 800b172:	46f2      	mov	sl, lr
 800b174:	f850 2b04 	ldr.w	r2, [r0], #4
 800b178:	b293      	uxth	r3, r2
 800b17a:	fb06 e303 	mla	r3, r6, r3, lr
 800b17e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b182:	b29b      	uxth	r3, r3
 800b184:	ebaa 0303 	sub.w	r3, sl, r3
 800b188:	0c12      	lsrs	r2, r2, #16
 800b18a:	f8dc a000 	ldr.w	sl, [ip]
 800b18e:	fb06 e202 	mla	r2, r6, r2, lr
 800b192:	fa13 f38a 	uxtah	r3, r3, sl
 800b196:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b19a:	fa1f fa82 	uxth.w	sl, r2
 800b19e:	f8dc 2000 	ldr.w	r2, [ip]
 800b1a2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800b1a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b1aa:	b29b      	uxth	r3, r3
 800b1ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b1b0:	4581      	cmp	r9, r0
 800b1b2:	f84c 3b04 	str.w	r3, [ip], #4
 800b1b6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b1ba:	d2db      	bcs.n	800b174 <quorem+0x44>
 800b1bc:	f855 300b 	ldr.w	r3, [r5, fp]
 800b1c0:	b92b      	cbnz	r3, 800b1ce <quorem+0x9e>
 800b1c2:	9b01      	ldr	r3, [sp, #4]
 800b1c4:	3b04      	subs	r3, #4
 800b1c6:	429d      	cmp	r5, r3
 800b1c8:	461a      	mov	r2, r3
 800b1ca:	d32e      	bcc.n	800b22a <quorem+0xfa>
 800b1cc:	613c      	str	r4, [r7, #16]
 800b1ce:	4638      	mov	r0, r7
 800b1d0:	f001 fc9c 	bl	800cb0c <__mcmp>
 800b1d4:	2800      	cmp	r0, #0
 800b1d6:	db24      	blt.n	800b222 <quorem+0xf2>
 800b1d8:	3601      	adds	r6, #1
 800b1da:	4628      	mov	r0, r5
 800b1dc:	f04f 0c00 	mov.w	ip, #0
 800b1e0:	f858 2b04 	ldr.w	r2, [r8], #4
 800b1e4:	f8d0 e000 	ldr.w	lr, [r0]
 800b1e8:	b293      	uxth	r3, r2
 800b1ea:	ebac 0303 	sub.w	r3, ip, r3
 800b1ee:	0c12      	lsrs	r2, r2, #16
 800b1f0:	fa13 f38e 	uxtah	r3, r3, lr
 800b1f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b1f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b1fc:	b29b      	uxth	r3, r3
 800b1fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b202:	45c1      	cmp	r9, r8
 800b204:	f840 3b04 	str.w	r3, [r0], #4
 800b208:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b20c:	d2e8      	bcs.n	800b1e0 <quorem+0xb0>
 800b20e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b212:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b216:	b922      	cbnz	r2, 800b222 <quorem+0xf2>
 800b218:	3b04      	subs	r3, #4
 800b21a:	429d      	cmp	r5, r3
 800b21c:	461a      	mov	r2, r3
 800b21e:	d30a      	bcc.n	800b236 <quorem+0x106>
 800b220:	613c      	str	r4, [r7, #16]
 800b222:	4630      	mov	r0, r6
 800b224:	b003      	add	sp, #12
 800b226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b22a:	6812      	ldr	r2, [r2, #0]
 800b22c:	3b04      	subs	r3, #4
 800b22e:	2a00      	cmp	r2, #0
 800b230:	d1cc      	bne.n	800b1cc <quorem+0x9c>
 800b232:	3c01      	subs	r4, #1
 800b234:	e7c7      	b.n	800b1c6 <quorem+0x96>
 800b236:	6812      	ldr	r2, [r2, #0]
 800b238:	3b04      	subs	r3, #4
 800b23a:	2a00      	cmp	r2, #0
 800b23c:	d1f0      	bne.n	800b220 <quorem+0xf0>
 800b23e:	3c01      	subs	r4, #1
 800b240:	e7eb      	b.n	800b21a <quorem+0xea>
 800b242:	2000      	movs	r0, #0
 800b244:	e7ee      	b.n	800b224 <quorem+0xf4>
	...

0800b248 <_dtoa_r>:
 800b248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b24c:	ed2d 8b02 	vpush	{d8}
 800b250:	ec57 6b10 	vmov	r6, r7, d0
 800b254:	b095      	sub	sp, #84	; 0x54
 800b256:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b258:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b25c:	9105      	str	r1, [sp, #20]
 800b25e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800b262:	4604      	mov	r4, r0
 800b264:	9209      	str	r2, [sp, #36]	; 0x24
 800b266:	930f      	str	r3, [sp, #60]	; 0x3c
 800b268:	b975      	cbnz	r5, 800b288 <_dtoa_r+0x40>
 800b26a:	2010      	movs	r0, #16
 800b26c:	f001 f95e 	bl	800c52c <malloc>
 800b270:	4602      	mov	r2, r0
 800b272:	6260      	str	r0, [r4, #36]	; 0x24
 800b274:	b920      	cbnz	r0, 800b280 <_dtoa_r+0x38>
 800b276:	4bb2      	ldr	r3, [pc, #712]	; (800b540 <_dtoa_r+0x2f8>)
 800b278:	21ea      	movs	r1, #234	; 0xea
 800b27a:	48b2      	ldr	r0, [pc, #712]	; (800b544 <_dtoa_r+0x2fc>)
 800b27c:	f002 fcaa 	bl	800dbd4 <__assert_func>
 800b280:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b284:	6005      	str	r5, [r0, #0]
 800b286:	60c5      	str	r5, [r0, #12]
 800b288:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b28a:	6819      	ldr	r1, [r3, #0]
 800b28c:	b151      	cbz	r1, 800b2a4 <_dtoa_r+0x5c>
 800b28e:	685a      	ldr	r2, [r3, #4]
 800b290:	604a      	str	r2, [r1, #4]
 800b292:	2301      	movs	r3, #1
 800b294:	4093      	lsls	r3, r2
 800b296:	608b      	str	r3, [r1, #8]
 800b298:	4620      	mov	r0, r4
 800b29a:	f001 f9af 	bl	800c5fc <_Bfree>
 800b29e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	601a      	str	r2, [r3, #0]
 800b2a4:	1e3b      	subs	r3, r7, #0
 800b2a6:	bfb9      	ittee	lt
 800b2a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b2ac:	9303      	strlt	r3, [sp, #12]
 800b2ae:	2300      	movge	r3, #0
 800b2b0:	f8c8 3000 	strge.w	r3, [r8]
 800b2b4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800b2b8:	4ba3      	ldr	r3, [pc, #652]	; (800b548 <_dtoa_r+0x300>)
 800b2ba:	bfbc      	itt	lt
 800b2bc:	2201      	movlt	r2, #1
 800b2be:	f8c8 2000 	strlt.w	r2, [r8]
 800b2c2:	ea33 0309 	bics.w	r3, r3, r9
 800b2c6:	d11b      	bne.n	800b300 <_dtoa_r+0xb8>
 800b2c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b2ca:	f242 730f 	movw	r3, #9999	; 0x270f
 800b2ce:	6013      	str	r3, [r2, #0]
 800b2d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b2d4:	4333      	orrs	r3, r6
 800b2d6:	f000 857a 	beq.w	800bdce <_dtoa_r+0xb86>
 800b2da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b2dc:	b963      	cbnz	r3, 800b2f8 <_dtoa_r+0xb0>
 800b2de:	4b9b      	ldr	r3, [pc, #620]	; (800b54c <_dtoa_r+0x304>)
 800b2e0:	e024      	b.n	800b32c <_dtoa_r+0xe4>
 800b2e2:	4b9b      	ldr	r3, [pc, #620]	; (800b550 <_dtoa_r+0x308>)
 800b2e4:	9300      	str	r3, [sp, #0]
 800b2e6:	3308      	adds	r3, #8
 800b2e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b2ea:	6013      	str	r3, [r2, #0]
 800b2ec:	9800      	ldr	r0, [sp, #0]
 800b2ee:	b015      	add	sp, #84	; 0x54
 800b2f0:	ecbd 8b02 	vpop	{d8}
 800b2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2f8:	4b94      	ldr	r3, [pc, #592]	; (800b54c <_dtoa_r+0x304>)
 800b2fa:	9300      	str	r3, [sp, #0]
 800b2fc:	3303      	adds	r3, #3
 800b2fe:	e7f3      	b.n	800b2e8 <_dtoa_r+0xa0>
 800b300:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b304:	2200      	movs	r2, #0
 800b306:	ec51 0b17 	vmov	r0, r1, d7
 800b30a:	2300      	movs	r3, #0
 800b30c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800b310:	f7f5 fc02 	bl	8000b18 <__aeabi_dcmpeq>
 800b314:	4680      	mov	r8, r0
 800b316:	b158      	cbz	r0, 800b330 <_dtoa_r+0xe8>
 800b318:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b31a:	2301      	movs	r3, #1
 800b31c:	6013      	str	r3, [r2, #0]
 800b31e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b320:	2b00      	cmp	r3, #0
 800b322:	f000 8551 	beq.w	800bdc8 <_dtoa_r+0xb80>
 800b326:	488b      	ldr	r0, [pc, #556]	; (800b554 <_dtoa_r+0x30c>)
 800b328:	6018      	str	r0, [r3, #0]
 800b32a:	1e43      	subs	r3, r0, #1
 800b32c:	9300      	str	r3, [sp, #0]
 800b32e:	e7dd      	b.n	800b2ec <_dtoa_r+0xa4>
 800b330:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800b334:	aa12      	add	r2, sp, #72	; 0x48
 800b336:	a913      	add	r1, sp, #76	; 0x4c
 800b338:	4620      	mov	r0, r4
 800b33a:	f001 fd07 	bl	800cd4c <__d2b>
 800b33e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b342:	4683      	mov	fp, r0
 800b344:	2d00      	cmp	r5, #0
 800b346:	d07c      	beq.n	800b442 <_dtoa_r+0x1fa>
 800b348:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b34a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800b34e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b352:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800b356:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b35a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b35e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b362:	4b7d      	ldr	r3, [pc, #500]	; (800b558 <_dtoa_r+0x310>)
 800b364:	2200      	movs	r2, #0
 800b366:	4630      	mov	r0, r6
 800b368:	4639      	mov	r1, r7
 800b36a:	f7f4 ffb5 	bl	80002d8 <__aeabi_dsub>
 800b36e:	a36e      	add	r3, pc, #440	; (adr r3, 800b528 <_dtoa_r+0x2e0>)
 800b370:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b374:	f7f5 f968 	bl	8000648 <__aeabi_dmul>
 800b378:	a36d      	add	r3, pc, #436	; (adr r3, 800b530 <_dtoa_r+0x2e8>)
 800b37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37e:	f7f4 ffad 	bl	80002dc <__adddf3>
 800b382:	4606      	mov	r6, r0
 800b384:	4628      	mov	r0, r5
 800b386:	460f      	mov	r7, r1
 800b388:	f7f5 f8f4 	bl	8000574 <__aeabi_i2d>
 800b38c:	a36a      	add	r3, pc, #424	; (adr r3, 800b538 <_dtoa_r+0x2f0>)
 800b38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b392:	f7f5 f959 	bl	8000648 <__aeabi_dmul>
 800b396:	4602      	mov	r2, r0
 800b398:	460b      	mov	r3, r1
 800b39a:	4630      	mov	r0, r6
 800b39c:	4639      	mov	r1, r7
 800b39e:	f7f4 ff9d 	bl	80002dc <__adddf3>
 800b3a2:	4606      	mov	r6, r0
 800b3a4:	460f      	mov	r7, r1
 800b3a6:	f7f5 fbff 	bl	8000ba8 <__aeabi_d2iz>
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	4682      	mov	sl, r0
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	4630      	mov	r0, r6
 800b3b2:	4639      	mov	r1, r7
 800b3b4:	f7f5 fbba 	bl	8000b2c <__aeabi_dcmplt>
 800b3b8:	b148      	cbz	r0, 800b3ce <_dtoa_r+0x186>
 800b3ba:	4650      	mov	r0, sl
 800b3bc:	f7f5 f8da 	bl	8000574 <__aeabi_i2d>
 800b3c0:	4632      	mov	r2, r6
 800b3c2:	463b      	mov	r3, r7
 800b3c4:	f7f5 fba8 	bl	8000b18 <__aeabi_dcmpeq>
 800b3c8:	b908      	cbnz	r0, 800b3ce <_dtoa_r+0x186>
 800b3ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b3ce:	f1ba 0f16 	cmp.w	sl, #22
 800b3d2:	d854      	bhi.n	800b47e <_dtoa_r+0x236>
 800b3d4:	4b61      	ldr	r3, [pc, #388]	; (800b55c <_dtoa_r+0x314>)
 800b3d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b3da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b3e2:	f7f5 fba3 	bl	8000b2c <__aeabi_dcmplt>
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d04b      	beq.n	800b482 <_dtoa_r+0x23a>
 800b3ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	930e      	str	r3, [sp, #56]	; 0x38
 800b3f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3f4:	1b5d      	subs	r5, r3, r5
 800b3f6:	1e6b      	subs	r3, r5, #1
 800b3f8:	9304      	str	r3, [sp, #16]
 800b3fa:	bf43      	ittte	mi
 800b3fc:	2300      	movmi	r3, #0
 800b3fe:	f1c5 0801 	rsbmi	r8, r5, #1
 800b402:	9304      	strmi	r3, [sp, #16]
 800b404:	f04f 0800 	movpl.w	r8, #0
 800b408:	f1ba 0f00 	cmp.w	sl, #0
 800b40c:	db3b      	blt.n	800b486 <_dtoa_r+0x23e>
 800b40e:	9b04      	ldr	r3, [sp, #16]
 800b410:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800b414:	4453      	add	r3, sl
 800b416:	9304      	str	r3, [sp, #16]
 800b418:	2300      	movs	r3, #0
 800b41a:	9306      	str	r3, [sp, #24]
 800b41c:	9b05      	ldr	r3, [sp, #20]
 800b41e:	2b09      	cmp	r3, #9
 800b420:	d869      	bhi.n	800b4f6 <_dtoa_r+0x2ae>
 800b422:	2b05      	cmp	r3, #5
 800b424:	bfc4      	itt	gt
 800b426:	3b04      	subgt	r3, #4
 800b428:	9305      	strgt	r3, [sp, #20]
 800b42a:	9b05      	ldr	r3, [sp, #20]
 800b42c:	f1a3 0302 	sub.w	r3, r3, #2
 800b430:	bfcc      	ite	gt
 800b432:	2500      	movgt	r5, #0
 800b434:	2501      	movle	r5, #1
 800b436:	2b03      	cmp	r3, #3
 800b438:	d869      	bhi.n	800b50e <_dtoa_r+0x2c6>
 800b43a:	e8df f003 	tbb	[pc, r3]
 800b43e:	4e2c      	.short	0x4e2c
 800b440:	5a4c      	.short	0x5a4c
 800b442:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800b446:	441d      	add	r5, r3
 800b448:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b44c:	2b20      	cmp	r3, #32
 800b44e:	bfc1      	itttt	gt
 800b450:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b454:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b458:	fa09 f303 	lslgt.w	r3, r9, r3
 800b45c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b460:	bfda      	itte	le
 800b462:	f1c3 0320 	rsble	r3, r3, #32
 800b466:	fa06 f003 	lslle.w	r0, r6, r3
 800b46a:	4318      	orrgt	r0, r3
 800b46c:	f7f5 f872 	bl	8000554 <__aeabi_ui2d>
 800b470:	2301      	movs	r3, #1
 800b472:	4606      	mov	r6, r0
 800b474:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b478:	3d01      	subs	r5, #1
 800b47a:	9310      	str	r3, [sp, #64]	; 0x40
 800b47c:	e771      	b.n	800b362 <_dtoa_r+0x11a>
 800b47e:	2301      	movs	r3, #1
 800b480:	e7b6      	b.n	800b3f0 <_dtoa_r+0x1a8>
 800b482:	900e      	str	r0, [sp, #56]	; 0x38
 800b484:	e7b5      	b.n	800b3f2 <_dtoa_r+0x1aa>
 800b486:	f1ca 0300 	rsb	r3, sl, #0
 800b48a:	9306      	str	r3, [sp, #24]
 800b48c:	2300      	movs	r3, #0
 800b48e:	eba8 080a 	sub.w	r8, r8, sl
 800b492:	930d      	str	r3, [sp, #52]	; 0x34
 800b494:	e7c2      	b.n	800b41c <_dtoa_r+0x1d4>
 800b496:	2300      	movs	r3, #0
 800b498:	9308      	str	r3, [sp, #32]
 800b49a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	dc39      	bgt.n	800b514 <_dtoa_r+0x2cc>
 800b4a0:	f04f 0901 	mov.w	r9, #1
 800b4a4:	f8cd 9004 	str.w	r9, [sp, #4]
 800b4a8:	464b      	mov	r3, r9
 800b4aa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b4ae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	6042      	str	r2, [r0, #4]
 800b4b4:	2204      	movs	r2, #4
 800b4b6:	f102 0614 	add.w	r6, r2, #20
 800b4ba:	429e      	cmp	r6, r3
 800b4bc:	6841      	ldr	r1, [r0, #4]
 800b4be:	d92f      	bls.n	800b520 <_dtoa_r+0x2d8>
 800b4c0:	4620      	mov	r0, r4
 800b4c2:	f001 f85b 	bl	800c57c <_Balloc>
 800b4c6:	9000      	str	r0, [sp, #0]
 800b4c8:	2800      	cmp	r0, #0
 800b4ca:	d14b      	bne.n	800b564 <_dtoa_r+0x31c>
 800b4cc:	4b24      	ldr	r3, [pc, #144]	; (800b560 <_dtoa_r+0x318>)
 800b4ce:	4602      	mov	r2, r0
 800b4d0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b4d4:	e6d1      	b.n	800b27a <_dtoa_r+0x32>
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	e7de      	b.n	800b498 <_dtoa_r+0x250>
 800b4da:	2300      	movs	r3, #0
 800b4dc:	9308      	str	r3, [sp, #32]
 800b4de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4e0:	eb0a 0903 	add.w	r9, sl, r3
 800b4e4:	f109 0301 	add.w	r3, r9, #1
 800b4e8:	2b01      	cmp	r3, #1
 800b4ea:	9301      	str	r3, [sp, #4]
 800b4ec:	bfb8      	it	lt
 800b4ee:	2301      	movlt	r3, #1
 800b4f0:	e7dd      	b.n	800b4ae <_dtoa_r+0x266>
 800b4f2:	2301      	movs	r3, #1
 800b4f4:	e7f2      	b.n	800b4dc <_dtoa_r+0x294>
 800b4f6:	2501      	movs	r5, #1
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	9305      	str	r3, [sp, #20]
 800b4fc:	9508      	str	r5, [sp, #32]
 800b4fe:	f04f 39ff 	mov.w	r9, #4294967295
 800b502:	2200      	movs	r2, #0
 800b504:	f8cd 9004 	str.w	r9, [sp, #4]
 800b508:	2312      	movs	r3, #18
 800b50a:	9209      	str	r2, [sp, #36]	; 0x24
 800b50c:	e7cf      	b.n	800b4ae <_dtoa_r+0x266>
 800b50e:	2301      	movs	r3, #1
 800b510:	9308      	str	r3, [sp, #32]
 800b512:	e7f4      	b.n	800b4fe <_dtoa_r+0x2b6>
 800b514:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b518:	f8cd 9004 	str.w	r9, [sp, #4]
 800b51c:	464b      	mov	r3, r9
 800b51e:	e7c6      	b.n	800b4ae <_dtoa_r+0x266>
 800b520:	3101      	adds	r1, #1
 800b522:	6041      	str	r1, [r0, #4]
 800b524:	0052      	lsls	r2, r2, #1
 800b526:	e7c6      	b.n	800b4b6 <_dtoa_r+0x26e>
 800b528:	636f4361 	.word	0x636f4361
 800b52c:	3fd287a7 	.word	0x3fd287a7
 800b530:	8b60c8b3 	.word	0x8b60c8b3
 800b534:	3fc68a28 	.word	0x3fc68a28
 800b538:	509f79fb 	.word	0x509f79fb
 800b53c:	3fd34413 	.word	0x3fd34413
 800b540:	0800e96e 	.word	0x0800e96e
 800b544:	0800e985 	.word	0x0800e985
 800b548:	7ff00000 	.word	0x7ff00000
 800b54c:	0800e96a 	.word	0x0800e96a
 800b550:	0800e961 	.word	0x0800e961
 800b554:	0800ebea 	.word	0x0800ebea
 800b558:	3ff80000 	.word	0x3ff80000
 800b55c:	0800eb00 	.word	0x0800eb00
 800b560:	0800e9e4 	.word	0x0800e9e4
 800b564:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b566:	9a00      	ldr	r2, [sp, #0]
 800b568:	601a      	str	r2, [r3, #0]
 800b56a:	9b01      	ldr	r3, [sp, #4]
 800b56c:	2b0e      	cmp	r3, #14
 800b56e:	f200 80ad 	bhi.w	800b6cc <_dtoa_r+0x484>
 800b572:	2d00      	cmp	r5, #0
 800b574:	f000 80aa 	beq.w	800b6cc <_dtoa_r+0x484>
 800b578:	f1ba 0f00 	cmp.w	sl, #0
 800b57c:	dd36      	ble.n	800b5ec <_dtoa_r+0x3a4>
 800b57e:	4ac3      	ldr	r2, [pc, #780]	; (800b88c <_dtoa_r+0x644>)
 800b580:	f00a 030f 	and.w	r3, sl, #15
 800b584:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b588:	ed93 7b00 	vldr	d7, [r3]
 800b58c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b590:	ea4f 172a 	mov.w	r7, sl, asr #4
 800b594:	eeb0 8a47 	vmov.f32	s16, s14
 800b598:	eef0 8a67 	vmov.f32	s17, s15
 800b59c:	d016      	beq.n	800b5cc <_dtoa_r+0x384>
 800b59e:	4bbc      	ldr	r3, [pc, #752]	; (800b890 <_dtoa_r+0x648>)
 800b5a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b5a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b5a8:	f7f5 f978 	bl	800089c <__aeabi_ddiv>
 800b5ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5b0:	f007 070f 	and.w	r7, r7, #15
 800b5b4:	2503      	movs	r5, #3
 800b5b6:	4eb6      	ldr	r6, [pc, #728]	; (800b890 <_dtoa_r+0x648>)
 800b5b8:	b957      	cbnz	r7, 800b5d0 <_dtoa_r+0x388>
 800b5ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5be:	ec53 2b18 	vmov	r2, r3, d8
 800b5c2:	f7f5 f96b 	bl	800089c <__aeabi_ddiv>
 800b5c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5ca:	e029      	b.n	800b620 <_dtoa_r+0x3d8>
 800b5cc:	2502      	movs	r5, #2
 800b5ce:	e7f2      	b.n	800b5b6 <_dtoa_r+0x36e>
 800b5d0:	07f9      	lsls	r1, r7, #31
 800b5d2:	d508      	bpl.n	800b5e6 <_dtoa_r+0x39e>
 800b5d4:	ec51 0b18 	vmov	r0, r1, d8
 800b5d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b5dc:	f7f5 f834 	bl	8000648 <__aeabi_dmul>
 800b5e0:	ec41 0b18 	vmov	d8, r0, r1
 800b5e4:	3501      	adds	r5, #1
 800b5e6:	107f      	asrs	r7, r7, #1
 800b5e8:	3608      	adds	r6, #8
 800b5ea:	e7e5      	b.n	800b5b8 <_dtoa_r+0x370>
 800b5ec:	f000 80a6 	beq.w	800b73c <_dtoa_r+0x4f4>
 800b5f0:	f1ca 0600 	rsb	r6, sl, #0
 800b5f4:	4ba5      	ldr	r3, [pc, #660]	; (800b88c <_dtoa_r+0x644>)
 800b5f6:	4fa6      	ldr	r7, [pc, #664]	; (800b890 <_dtoa_r+0x648>)
 800b5f8:	f006 020f 	and.w	r2, r6, #15
 800b5fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b604:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b608:	f7f5 f81e 	bl	8000648 <__aeabi_dmul>
 800b60c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b610:	1136      	asrs	r6, r6, #4
 800b612:	2300      	movs	r3, #0
 800b614:	2502      	movs	r5, #2
 800b616:	2e00      	cmp	r6, #0
 800b618:	f040 8085 	bne.w	800b726 <_dtoa_r+0x4de>
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d1d2      	bne.n	800b5c6 <_dtoa_r+0x37e>
 800b620:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b622:	2b00      	cmp	r3, #0
 800b624:	f000 808c 	beq.w	800b740 <_dtoa_r+0x4f8>
 800b628:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b62c:	4b99      	ldr	r3, [pc, #612]	; (800b894 <_dtoa_r+0x64c>)
 800b62e:	2200      	movs	r2, #0
 800b630:	4630      	mov	r0, r6
 800b632:	4639      	mov	r1, r7
 800b634:	f7f5 fa7a 	bl	8000b2c <__aeabi_dcmplt>
 800b638:	2800      	cmp	r0, #0
 800b63a:	f000 8081 	beq.w	800b740 <_dtoa_r+0x4f8>
 800b63e:	9b01      	ldr	r3, [sp, #4]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d07d      	beq.n	800b740 <_dtoa_r+0x4f8>
 800b644:	f1b9 0f00 	cmp.w	r9, #0
 800b648:	dd3c      	ble.n	800b6c4 <_dtoa_r+0x47c>
 800b64a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b64e:	9307      	str	r3, [sp, #28]
 800b650:	2200      	movs	r2, #0
 800b652:	4b91      	ldr	r3, [pc, #580]	; (800b898 <_dtoa_r+0x650>)
 800b654:	4630      	mov	r0, r6
 800b656:	4639      	mov	r1, r7
 800b658:	f7f4 fff6 	bl	8000648 <__aeabi_dmul>
 800b65c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b660:	3501      	adds	r5, #1
 800b662:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800b666:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b66a:	4628      	mov	r0, r5
 800b66c:	f7f4 ff82 	bl	8000574 <__aeabi_i2d>
 800b670:	4632      	mov	r2, r6
 800b672:	463b      	mov	r3, r7
 800b674:	f7f4 ffe8 	bl	8000648 <__aeabi_dmul>
 800b678:	4b88      	ldr	r3, [pc, #544]	; (800b89c <_dtoa_r+0x654>)
 800b67a:	2200      	movs	r2, #0
 800b67c:	f7f4 fe2e 	bl	80002dc <__adddf3>
 800b680:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b684:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b688:	9303      	str	r3, [sp, #12]
 800b68a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d15c      	bne.n	800b74a <_dtoa_r+0x502>
 800b690:	4b83      	ldr	r3, [pc, #524]	; (800b8a0 <_dtoa_r+0x658>)
 800b692:	2200      	movs	r2, #0
 800b694:	4630      	mov	r0, r6
 800b696:	4639      	mov	r1, r7
 800b698:	f7f4 fe1e 	bl	80002d8 <__aeabi_dsub>
 800b69c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b6a0:	4606      	mov	r6, r0
 800b6a2:	460f      	mov	r7, r1
 800b6a4:	f7f5 fa60 	bl	8000b68 <__aeabi_dcmpgt>
 800b6a8:	2800      	cmp	r0, #0
 800b6aa:	f040 8296 	bne.w	800bbda <_dtoa_r+0x992>
 800b6ae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b6b2:	4630      	mov	r0, r6
 800b6b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b6b8:	4639      	mov	r1, r7
 800b6ba:	f7f5 fa37 	bl	8000b2c <__aeabi_dcmplt>
 800b6be:	2800      	cmp	r0, #0
 800b6c0:	f040 8288 	bne.w	800bbd4 <_dtoa_r+0x98c>
 800b6c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b6c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b6cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	f2c0 8158 	blt.w	800b984 <_dtoa_r+0x73c>
 800b6d4:	f1ba 0f0e 	cmp.w	sl, #14
 800b6d8:	f300 8154 	bgt.w	800b984 <_dtoa_r+0x73c>
 800b6dc:	4b6b      	ldr	r3, [pc, #428]	; (800b88c <_dtoa_r+0x644>)
 800b6de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b6e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b6e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	f280 80e3 	bge.w	800b8b4 <_dtoa_r+0x66c>
 800b6ee:	9b01      	ldr	r3, [sp, #4]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	f300 80df 	bgt.w	800b8b4 <_dtoa_r+0x66c>
 800b6f6:	f040 826d 	bne.w	800bbd4 <_dtoa_r+0x98c>
 800b6fa:	4b69      	ldr	r3, [pc, #420]	; (800b8a0 <_dtoa_r+0x658>)
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	4640      	mov	r0, r8
 800b700:	4649      	mov	r1, r9
 800b702:	f7f4 ffa1 	bl	8000648 <__aeabi_dmul>
 800b706:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b70a:	f7f5 fa23 	bl	8000b54 <__aeabi_dcmpge>
 800b70e:	9e01      	ldr	r6, [sp, #4]
 800b710:	4637      	mov	r7, r6
 800b712:	2800      	cmp	r0, #0
 800b714:	f040 8243 	bne.w	800bb9e <_dtoa_r+0x956>
 800b718:	9d00      	ldr	r5, [sp, #0]
 800b71a:	2331      	movs	r3, #49	; 0x31
 800b71c:	f805 3b01 	strb.w	r3, [r5], #1
 800b720:	f10a 0a01 	add.w	sl, sl, #1
 800b724:	e23f      	b.n	800bba6 <_dtoa_r+0x95e>
 800b726:	07f2      	lsls	r2, r6, #31
 800b728:	d505      	bpl.n	800b736 <_dtoa_r+0x4ee>
 800b72a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b72e:	f7f4 ff8b 	bl	8000648 <__aeabi_dmul>
 800b732:	3501      	adds	r5, #1
 800b734:	2301      	movs	r3, #1
 800b736:	1076      	asrs	r6, r6, #1
 800b738:	3708      	adds	r7, #8
 800b73a:	e76c      	b.n	800b616 <_dtoa_r+0x3ce>
 800b73c:	2502      	movs	r5, #2
 800b73e:	e76f      	b.n	800b620 <_dtoa_r+0x3d8>
 800b740:	9b01      	ldr	r3, [sp, #4]
 800b742:	f8cd a01c 	str.w	sl, [sp, #28]
 800b746:	930c      	str	r3, [sp, #48]	; 0x30
 800b748:	e78d      	b.n	800b666 <_dtoa_r+0x41e>
 800b74a:	9900      	ldr	r1, [sp, #0]
 800b74c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b74e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b750:	4b4e      	ldr	r3, [pc, #312]	; (800b88c <_dtoa_r+0x644>)
 800b752:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b756:	4401      	add	r1, r0
 800b758:	9102      	str	r1, [sp, #8]
 800b75a:	9908      	ldr	r1, [sp, #32]
 800b75c:	eeb0 8a47 	vmov.f32	s16, s14
 800b760:	eef0 8a67 	vmov.f32	s17, s15
 800b764:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b768:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b76c:	2900      	cmp	r1, #0
 800b76e:	d045      	beq.n	800b7fc <_dtoa_r+0x5b4>
 800b770:	494c      	ldr	r1, [pc, #304]	; (800b8a4 <_dtoa_r+0x65c>)
 800b772:	2000      	movs	r0, #0
 800b774:	f7f5 f892 	bl	800089c <__aeabi_ddiv>
 800b778:	ec53 2b18 	vmov	r2, r3, d8
 800b77c:	f7f4 fdac 	bl	80002d8 <__aeabi_dsub>
 800b780:	9d00      	ldr	r5, [sp, #0]
 800b782:	ec41 0b18 	vmov	d8, r0, r1
 800b786:	4639      	mov	r1, r7
 800b788:	4630      	mov	r0, r6
 800b78a:	f7f5 fa0d 	bl	8000ba8 <__aeabi_d2iz>
 800b78e:	900c      	str	r0, [sp, #48]	; 0x30
 800b790:	f7f4 fef0 	bl	8000574 <__aeabi_i2d>
 800b794:	4602      	mov	r2, r0
 800b796:	460b      	mov	r3, r1
 800b798:	4630      	mov	r0, r6
 800b79a:	4639      	mov	r1, r7
 800b79c:	f7f4 fd9c 	bl	80002d8 <__aeabi_dsub>
 800b7a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b7a2:	3330      	adds	r3, #48	; 0x30
 800b7a4:	f805 3b01 	strb.w	r3, [r5], #1
 800b7a8:	ec53 2b18 	vmov	r2, r3, d8
 800b7ac:	4606      	mov	r6, r0
 800b7ae:	460f      	mov	r7, r1
 800b7b0:	f7f5 f9bc 	bl	8000b2c <__aeabi_dcmplt>
 800b7b4:	2800      	cmp	r0, #0
 800b7b6:	d165      	bne.n	800b884 <_dtoa_r+0x63c>
 800b7b8:	4632      	mov	r2, r6
 800b7ba:	463b      	mov	r3, r7
 800b7bc:	4935      	ldr	r1, [pc, #212]	; (800b894 <_dtoa_r+0x64c>)
 800b7be:	2000      	movs	r0, #0
 800b7c0:	f7f4 fd8a 	bl	80002d8 <__aeabi_dsub>
 800b7c4:	ec53 2b18 	vmov	r2, r3, d8
 800b7c8:	f7f5 f9b0 	bl	8000b2c <__aeabi_dcmplt>
 800b7cc:	2800      	cmp	r0, #0
 800b7ce:	f040 80b9 	bne.w	800b944 <_dtoa_r+0x6fc>
 800b7d2:	9b02      	ldr	r3, [sp, #8]
 800b7d4:	429d      	cmp	r5, r3
 800b7d6:	f43f af75 	beq.w	800b6c4 <_dtoa_r+0x47c>
 800b7da:	4b2f      	ldr	r3, [pc, #188]	; (800b898 <_dtoa_r+0x650>)
 800b7dc:	ec51 0b18 	vmov	r0, r1, d8
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	f7f4 ff31 	bl	8000648 <__aeabi_dmul>
 800b7e6:	4b2c      	ldr	r3, [pc, #176]	; (800b898 <_dtoa_r+0x650>)
 800b7e8:	ec41 0b18 	vmov	d8, r0, r1
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	4630      	mov	r0, r6
 800b7f0:	4639      	mov	r1, r7
 800b7f2:	f7f4 ff29 	bl	8000648 <__aeabi_dmul>
 800b7f6:	4606      	mov	r6, r0
 800b7f8:	460f      	mov	r7, r1
 800b7fa:	e7c4      	b.n	800b786 <_dtoa_r+0x53e>
 800b7fc:	ec51 0b17 	vmov	r0, r1, d7
 800b800:	f7f4 ff22 	bl	8000648 <__aeabi_dmul>
 800b804:	9b02      	ldr	r3, [sp, #8]
 800b806:	9d00      	ldr	r5, [sp, #0]
 800b808:	930c      	str	r3, [sp, #48]	; 0x30
 800b80a:	ec41 0b18 	vmov	d8, r0, r1
 800b80e:	4639      	mov	r1, r7
 800b810:	4630      	mov	r0, r6
 800b812:	f7f5 f9c9 	bl	8000ba8 <__aeabi_d2iz>
 800b816:	9011      	str	r0, [sp, #68]	; 0x44
 800b818:	f7f4 feac 	bl	8000574 <__aeabi_i2d>
 800b81c:	4602      	mov	r2, r0
 800b81e:	460b      	mov	r3, r1
 800b820:	4630      	mov	r0, r6
 800b822:	4639      	mov	r1, r7
 800b824:	f7f4 fd58 	bl	80002d8 <__aeabi_dsub>
 800b828:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b82a:	3330      	adds	r3, #48	; 0x30
 800b82c:	f805 3b01 	strb.w	r3, [r5], #1
 800b830:	9b02      	ldr	r3, [sp, #8]
 800b832:	429d      	cmp	r5, r3
 800b834:	4606      	mov	r6, r0
 800b836:	460f      	mov	r7, r1
 800b838:	f04f 0200 	mov.w	r2, #0
 800b83c:	d134      	bne.n	800b8a8 <_dtoa_r+0x660>
 800b83e:	4b19      	ldr	r3, [pc, #100]	; (800b8a4 <_dtoa_r+0x65c>)
 800b840:	ec51 0b18 	vmov	r0, r1, d8
 800b844:	f7f4 fd4a 	bl	80002dc <__adddf3>
 800b848:	4602      	mov	r2, r0
 800b84a:	460b      	mov	r3, r1
 800b84c:	4630      	mov	r0, r6
 800b84e:	4639      	mov	r1, r7
 800b850:	f7f5 f98a 	bl	8000b68 <__aeabi_dcmpgt>
 800b854:	2800      	cmp	r0, #0
 800b856:	d175      	bne.n	800b944 <_dtoa_r+0x6fc>
 800b858:	ec53 2b18 	vmov	r2, r3, d8
 800b85c:	4911      	ldr	r1, [pc, #68]	; (800b8a4 <_dtoa_r+0x65c>)
 800b85e:	2000      	movs	r0, #0
 800b860:	f7f4 fd3a 	bl	80002d8 <__aeabi_dsub>
 800b864:	4602      	mov	r2, r0
 800b866:	460b      	mov	r3, r1
 800b868:	4630      	mov	r0, r6
 800b86a:	4639      	mov	r1, r7
 800b86c:	f7f5 f95e 	bl	8000b2c <__aeabi_dcmplt>
 800b870:	2800      	cmp	r0, #0
 800b872:	f43f af27 	beq.w	800b6c4 <_dtoa_r+0x47c>
 800b876:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b878:	1e6b      	subs	r3, r5, #1
 800b87a:	930c      	str	r3, [sp, #48]	; 0x30
 800b87c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b880:	2b30      	cmp	r3, #48	; 0x30
 800b882:	d0f8      	beq.n	800b876 <_dtoa_r+0x62e>
 800b884:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b888:	e04a      	b.n	800b920 <_dtoa_r+0x6d8>
 800b88a:	bf00      	nop
 800b88c:	0800eb00 	.word	0x0800eb00
 800b890:	0800ead8 	.word	0x0800ead8
 800b894:	3ff00000 	.word	0x3ff00000
 800b898:	40240000 	.word	0x40240000
 800b89c:	401c0000 	.word	0x401c0000
 800b8a0:	40140000 	.word	0x40140000
 800b8a4:	3fe00000 	.word	0x3fe00000
 800b8a8:	4baf      	ldr	r3, [pc, #700]	; (800bb68 <_dtoa_r+0x920>)
 800b8aa:	f7f4 fecd 	bl	8000648 <__aeabi_dmul>
 800b8ae:	4606      	mov	r6, r0
 800b8b0:	460f      	mov	r7, r1
 800b8b2:	e7ac      	b.n	800b80e <_dtoa_r+0x5c6>
 800b8b4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b8b8:	9d00      	ldr	r5, [sp, #0]
 800b8ba:	4642      	mov	r2, r8
 800b8bc:	464b      	mov	r3, r9
 800b8be:	4630      	mov	r0, r6
 800b8c0:	4639      	mov	r1, r7
 800b8c2:	f7f4 ffeb 	bl	800089c <__aeabi_ddiv>
 800b8c6:	f7f5 f96f 	bl	8000ba8 <__aeabi_d2iz>
 800b8ca:	9002      	str	r0, [sp, #8]
 800b8cc:	f7f4 fe52 	bl	8000574 <__aeabi_i2d>
 800b8d0:	4642      	mov	r2, r8
 800b8d2:	464b      	mov	r3, r9
 800b8d4:	f7f4 feb8 	bl	8000648 <__aeabi_dmul>
 800b8d8:	4602      	mov	r2, r0
 800b8da:	460b      	mov	r3, r1
 800b8dc:	4630      	mov	r0, r6
 800b8de:	4639      	mov	r1, r7
 800b8e0:	f7f4 fcfa 	bl	80002d8 <__aeabi_dsub>
 800b8e4:	9e02      	ldr	r6, [sp, #8]
 800b8e6:	9f01      	ldr	r7, [sp, #4]
 800b8e8:	3630      	adds	r6, #48	; 0x30
 800b8ea:	f805 6b01 	strb.w	r6, [r5], #1
 800b8ee:	9e00      	ldr	r6, [sp, #0]
 800b8f0:	1bae      	subs	r6, r5, r6
 800b8f2:	42b7      	cmp	r7, r6
 800b8f4:	4602      	mov	r2, r0
 800b8f6:	460b      	mov	r3, r1
 800b8f8:	d137      	bne.n	800b96a <_dtoa_r+0x722>
 800b8fa:	f7f4 fcef 	bl	80002dc <__adddf3>
 800b8fe:	4642      	mov	r2, r8
 800b900:	464b      	mov	r3, r9
 800b902:	4606      	mov	r6, r0
 800b904:	460f      	mov	r7, r1
 800b906:	f7f5 f92f 	bl	8000b68 <__aeabi_dcmpgt>
 800b90a:	b9c8      	cbnz	r0, 800b940 <_dtoa_r+0x6f8>
 800b90c:	4642      	mov	r2, r8
 800b90e:	464b      	mov	r3, r9
 800b910:	4630      	mov	r0, r6
 800b912:	4639      	mov	r1, r7
 800b914:	f7f5 f900 	bl	8000b18 <__aeabi_dcmpeq>
 800b918:	b110      	cbz	r0, 800b920 <_dtoa_r+0x6d8>
 800b91a:	9b02      	ldr	r3, [sp, #8]
 800b91c:	07d9      	lsls	r1, r3, #31
 800b91e:	d40f      	bmi.n	800b940 <_dtoa_r+0x6f8>
 800b920:	4620      	mov	r0, r4
 800b922:	4659      	mov	r1, fp
 800b924:	f000 fe6a 	bl	800c5fc <_Bfree>
 800b928:	2300      	movs	r3, #0
 800b92a:	702b      	strb	r3, [r5, #0]
 800b92c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b92e:	f10a 0001 	add.w	r0, sl, #1
 800b932:	6018      	str	r0, [r3, #0]
 800b934:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b936:	2b00      	cmp	r3, #0
 800b938:	f43f acd8 	beq.w	800b2ec <_dtoa_r+0xa4>
 800b93c:	601d      	str	r5, [r3, #0]
 800b93e:	e4d5      	b.n	800b2ec <_dtoa_r+0xa4>
 800b940:	f8cd a01c 	str.w	sl, [sp, #28]
 800b944:	462b      	mov	r3, r5
 800b946:	461d      	mov	r5, r3
 800b948:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b94c:	2a39      	cmp	r2, #57	; 0x39
 800b94e:	d108      	bne.n	800b962 <_dtoa_r+0x71a>
 800b950:	9a00      	ldr	r2, [sp, #0]
 800b952:	429a      	cmp	r2, r3
 800b954:	d1f7      	bne.n	800b946 <_dtoa_r+0x6fe>
 800b956:	9a07      	ldr	r2, [sp, #28]
 800b958:	9900      	ldr	r1, [sp, #0]
 800b95a:	3201      	adds	r2, #1
 800b95c:	9207      	str	r2, [sp, #28]
 800b95e:	2230      	movs	r2, #48	; 0x30
 800b960:	700a      	strb	r2, [r1, #0]
 800b962:	781a      	ldrb	r2, [r3, #0]
 800b964:	3201      	adds	r2, #1
 800b966:	701a      	strb	r2, [r3, #0]
 800b968:	e78c      	b.n	800b884 <_dtoa_r+0x63c>
 800b96a:	4b7f      	ldr	r3, [pc, #508]	; (800bb68 <_dtoa_r+0x920>)
 800b96c:	2200      	movs	r2, #0
 800b96e:	f7f4 fe6b 	bl	8000648 <__aeabi_dmul>
 800b972:	2200      	movs	r2, #0
 800b974:	2300      	movs	r3, #0
 800b976:	4606      	mov	r6, r0
 800b978:	460f      	mov	r7, r1
 800b97a:	f7f5 f8cd 	bl	8000b18 <__aeabi_dcmpeq>
 800b97e:	2800      	cmp	r0, #0
 800b980:	d09b      	beq.n	800b8ba <_dtoa_r+0x672>
 800b982:	e7cd      	b.n	800b920 <_dtoa_r+0x6d8>
 800b984:	9a08      	ldr	r2, [sp, #32]
 800b986:	2a00      	cmp	r2, #0
 800b988:	f000 80c4 	beq.w	800bb14 <_dtoa_r+0x8cc>
 800b98c:	9a05      	ldr	r2, [sp, #20]
 800b98e:	2a01      	cmp	r2, #1
 800b990:	f300 80a8 	bgt.w	800bae4 <_dtoa_r+0x89c>
 800b994:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b996:	2a00      	cmp	r2, #0
 800b998:	f000 80a0 	beq.w	800badc <_dtoa_r+0x894>
 800b99c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b9a0:	9e06      	ldr	r6, [sp, #24]
 800b9a2:	4645      	mov	r5, r8
 800b9a4:	9a04      	ldr	r2, [sp, #16]
 800b9a6:	2101      	movs	r1, #1
 800b9a8:	441a      	add	r2, r3
 800b9aa:	4620      	mov	r0, r4
 800b9ac:	4498      	add	r8, r3
 800b9ae:	9204      	str	r2, [sp, #16]
 800b9b0:	f000 ff2a 	bl	800c808 <__i2b>
 800b9b4:	4607      	mov	r7, r0
 800b9b6:	2d00      	cmp	r5, #0
 800b9b8:	dd0b      	ble.n	800b9d2 <_dtoa_r+0x78a>
 800b9ba:	9b04      	ldr	r3, [sp, #16]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	dd08      	ble.n	800b9d2 <_dtoa_r+0x78a>
 800b9c0:	42ab      	cmp	r3, r5
 800b9c2:	9a04      	ldr	r2, [sp, #16]
 800b9c4:	bfa8      	it	ge
 800b9c6:	462b      	movge	r3, r5
 800b9c8:	eba8 0803 	sub.w	r8, r8, r3
 800b9cc:	1aed      	subs	r5, r5, r3
 800b9ce:	1ad3      	subs	r3, r2, r3
 800b9d0:	9304      	str	r3, [sp, #16]
 800b9d2:	9b06      	ldr	r3, [sp, #24]
 800b9d4:	b1fb      	cbz	r3, 800ba16 <_dtoa_r+0x7ce>
 800b9d6:	9b08      	ldr	r3, [sp, #32]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	f000 809f 	beq.w	800bb1c <_dtoa_r+0x8d4>
 800b9de:	2e00      	cmp	r6, #0
 800b9e0:	dd11      	ble.n	800ba06 <_dtoa_r+0x7be>
 800b9e2:	4639      	mov	r1, r7
 800b9e4:	4632      	mov	r2, r6
 800b9e6:	4620      	mov	r0, r4
 800b9e8:	f000 ffca 	bl	800c980 <__pow5mult>
 800b9ec:	465a      	mov	r2, fp
 800b9ee:	4601      	mov	r1, r0
 800b9f0:	4607      	mov	r7, r0
 800b9f2:	4620      	mov	r0, r4
 800b9f4:	f000 ff1e 	bl	800c834 <__multiply>
 800b9f8:	4659      	mov	r1, fp
 800b9fa:	9007      	str	r0, [sp, #28]
 800b9fc:	4620      	mov	r0, r4
 800b9fe:	f000 fdfd 	bl	800c5fc <_Bfree>
 800ba02:	9b07      	ldr	r3, [sp, #28]
 800ba04:	469b      	mov	fp, r3
 800ba06:	9b06      	ldr	r3, [sp, #24]
 800ba08:	1b9a      	subs	r2, r3, r6
 800ba0a:	d004      	beq.n	800ba16 <_dtoa_r+0x7ce>
 800ba0c:	4659      	mov	r1, fp
 800ba0e:	4620      	mov	r0, r4
 800ba10:	f000 ffb6 	bl	800c980 <__pow5mult>
 800ba14:	4683      	mov	fp, r0
 800ba16:	2101      	movs	r1, #1
 800ba18:	4620      	mov	r0, r4
 800ba1a:	f000 fef5 	bl	800c808 <__i2b>
 800ba1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	4606      	mov	r6, r0
 800ba24:	dd7c      	ble.n	800bb20 <_dtoa_r+0x8d8>
 800ba26:	461a      	mov	r2, r3
 800ba28:	4601      	mov	r1, r0
 800ba2a:	4620      	mov	r0, r4
 800ba2c:	f000 ffa8 	bl	800c980 <__pow5mult>
 800ba30:	9b05      	ldr	r3, [sp, #20]
 800ba32:	2b01      	cmp	r3, #1
 800ba34:	4606      	mov	r6, r0
 800ba36:	dd76      	ble.n	800bb26 <_dtoa_r+0x8de>
 800ba38:	2300      	movs	r3, #0
 800ba3a:	9306      	str	r3, [sp, #24]
 800ba3c:	6933      	ldr	r3, [r6, #16]
 800ba3e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ba42:	6918      	ldr	r0, [r3, #16]
 800ba44:	f000 fe90 	bl	800c768 <__hi0bits>
 800ba48:	f1c0 0020 	rsb	r0, r0, #32
 800ba4c:	9b04      	ldr	r3, [sp, #16]
 800ba4e:	4418      	add	r0, r3
 800ba50:	f010 001f 	ands.w	r0, r0, #31
 800ba54:	f000 8086 	beq.w	800bb64 <_dtoa_r+0x91c>
 800ba58:	f1c0 0320 	rsb	r3, r0, #32
 800ba5c:	2b04      	cmp	r3, #4
 800ba5e:	dd7f      	ble.n	800bb60 <_dtoa_r+0x918>
 800ba60:	f1c0 001c 	rsb	r0, r0, #28
 800ba64:	9b04      	ldr	r3, [sp, #16]
 800ba66:	4403      	add	r3, r0
 800ba68:	4480      	add	r8, r0
 800ba6a:	4405      	add	r5, r0
 800ba6c:	9304      	str	r3, [sp, #16]
 800ba6e:	f1b8 0f00 	cmp.w	r8, #0
 800ba72:	dd05      	ble.n	800ba80 <_dtoa_r+0x838>
 800ba74:	4659      	mov	r1, fp
 800ba76:	4642      	mov	r2, r8
 800ba78:	4620      	mov	r0, r4
 800ba7a:	f000 ffdb 	bl	800ca34 <__lshift>
 800ba7e:	4683      	mov	fp, r0
 800ba80:	9b04      	ldr	r3, [sp, #16]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	dd05      	ble.n	800ba92 <_dtoa_r+0x84a>
 800ba86:	4631      	mov	r1, r6
 800ba88:	461a      	mov	r2, r3
 800ba8a:	4620      	mov	r0, r4
 800ba8c:	f000 ffd2 	bl	800ca34 <__lshift>
 800ba90:	4606      	mov	r6, r0
 800ba92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d069      	beq.n	800bb6c <_dtoa_r+0x924>
 800ba98:	4631      	mov	r1, r6
 800ba9a:	4658      	mov	r0, fp
 800ba9c:	f001 f836 	bl	800cb0c <__mcmp>
 800baa0:	2800      	cmp	r0, #0
 800baa2:	da63      	bge.n	800bb6c <_dtoa_r+0x924>
 800baa4:	2300      	movs	r3, #0
 800baa6:	4659      	mov	r1, fp
 800baa8:	220a      	movs	r2, #10
 800baaa:	4620      	mov	r0, r4
 800baac:	f000 fdc8 	bl	800c640 <__multadd>
 800bab0:	9b08      	ldr	r3, [sp, #32]
 800bab2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bab6:	4683      	mov	fp, r0
 800bab8:	2b00      	cmp	r3, #0
 800baba:	f000 818f 	beq.w	800bddc <_dtoa_r+0xb94>
 800babe:	4639      	mov	r1, r7
 800bac0:	2300      	movs	r3, #0
 800bac2:	220a      	movs	r2, #10
 800bac4:	4620      	mov	r0, r4
 800bac6:	f000 fdbb 	bl	800c640 <__multadd>
 800baca:	f1b9 0f00 	cmp.w	r9, #0
 800bace:	4607      	mov	r7, r0
 800bad0:	f300 808e 	bgt.w	800bbf0 <_dtoa_r+0x9a8>
 800bad4:	9b05      	ldr	r3, [sp, #20]
 800bad6:	2b02      	cmp	r3, #2
 800bad8:	dc50      	bgt.n	800bb7c <_dtoa_r+0x934>
 800bada:	e089      	b.n	800bbf0 <_dtoa_r+0x9a8>
 800badc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bade:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bae2:	e75d      	b.n	800b9a0 <_dtoa_r+0x758>
 800bae4:	9b01      	ldr	r3, [sp, #4]
 800bae6:	1e5e      	subs	r6, r3, #1
 800bae8:	9b06      	ldr	r3, [sp, #24]
 800baea:	42b3      	cmp	r3, r6
 800baec:	bfbf      	itttt	lt
 800baee:	9b06      	ldrlt	r3, [sp, #24]
 800baf0:	9606      	strlt	r6, [sp, #24]
 800baf2:	1af2      	sublt	r2, r6, r3
 800baf4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800baf6:	bfb6      	itet	lt
 800baf8:	189b      	addlt	r3, r3, r2
 800bafa:	1b9e      	subge	r6, r3, r6
 800bafc:	930d      	strlt	r3, [sp, #52]	; 0x34
 800bafe:	9b01      	ldr	r3, [sp, #4]
 800bb00:	bfb8      	it	lt
 800bb02:	2600      	movlt	r6, #0
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	bfb5      	itete	lt
 800bb08:	eba8 0503 	sublt.w	r5, r8, r3
 800bb0c:	9b01      	ldrge	r3, [sp, #4]
 800bb0e:	2300      	movlt	r3, #0
 800bb10:	4645      	movge	r5, r8
 800bb12:	e747      	b.n	800b9a4 <_dtoa_r+0x75c>
 800bb14:	9e06      	ldr	r6, [sp, #24]
 800bb16:	9f08      	ldr	r7, [sp, #32]
 800bb18:	4645      	mov	r5, r8
 800bb1a:	e74c      	b.n	800b9b6 <_dtoa_r+0x76e>
 800bb1c:	9a06      	ldr	r2, [sp, #24]
 800bb1e:	e775      	b.n	800ba0c <_dtoa_r+0x7c4>
 800bb20:	9b05      	ldr	r3, [sp, #20]
 800bb22:	2b01      	cmp	r3, #1
 800bb24:	dc18      	bgt.n	800bb58 <_dtoa_r+0x910>
 800bb26:	9b02      	ldr	r3, [sp, #8]
 800bb28:	b9b3      	cbnz	r3, 800bb58 <_dtoa_r+0x910>
 800bb2a:	9b03      	ldr	r3, [sp, #12]
 800bb2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb30:	b9a3      	cbnz	r3, 800bb5c <_dtoa_r+0x914>
 800bb32:	9b03      	ldr	r3, [sp, #12]
 800bb34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bb38:	0d1b      	lsrs	r3, r3, #20
 800bb3a:	051b      	lsls	r3, r3, #20
 800bb3c:	b12b      	cbz	r3, 800bb4a <_dtoa_r+0x902>
 800bb3e:	9b04      	ldr	r3, [sp, #16]
 800bb40:	3301      	adds	r3, #1
 800bb42:	9304      	str	r3, [sp, #16]
 800bb44:	f108 0801 	add.w	r8, r8, #1
 800bb48:	2301      	movs	r3, #1
 800bb4a:	9306      	str	r3, [sp, #24]
 800bb4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	f47f af74 	bne.w	800ba3c <_dtoa_r+0x7f4>
 800bb54:	2001      	movs	r0, #1
 800bb56:	e779      	b.n	800ba4c <_dtoa_r+0x804>
 800bb58:	2300      	movs	r3, #0
 800bb5a:	e7f6      	b.n	800bb4a <_dtoa_r+0x902>
 800bb5c:	9b02      	ldr	r3, [sp, #8]
 800bb5e:	e7f4      	b.n	800bb4a <_dtoa_r+0x902>
 800bb60:	d085      	beq.n	800ba6e <_dtoa_r+0x826>
 800bb62:	4618      	mov	r0, r3
 800bb64:	301c      	adds	r0, #28
 800bb66:	e77d      	b.n	800ba64 <_dtoa_r+0x81c>
 800bb68:	40240000 	.word	0x40240000
 800bb6c:	9b01      	ldr	r3, [sp, #4]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	dc38      	bgt.n	800bbe4 <_dtoa_r+0x99c>
 800bb72:	9b05      	ldr	r3, [sp, #20]
 800bb74:	2b02      	cmp	r3, #2
 800bb76:	dd35      	ble.n	800bbe4 <_dtoa_r+0x99c>
 800bb78:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800bb7c:	f1b9 0f00 	cmp.w	r9, #0
 800bb80:	d10d      	bne.n	800bb9e <_dtoa_r+0x956>
 800bb82:	4631      	mov	r1, r6
 800bb84:	464b      	mov	r3, r9
 800bb86:	2205      	movs	r2, #5
 800bb88:	4620      	mov	r0, r4
 800bb8a:	f000 fd59 	bl	800c640 <__multadd>
 800bb8e:	4601      	mov	r1, r0
 800bb90:	4606      	mov	r6, r0
 800bb92:	4658      	mov	r0, fp
 800bb94:	f000 ffba 	bl	800cb0c <__mcmp>
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	f73f adbd 	bgt.w	800b718 <_dtoa_r+0x4d0>
 800bb9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bba0:	9d00      	ldr	r5, [sp, #0]
 800bba2:	ea6f 0a03 	mvn.w	sl, r3
 800bba6:	f04f 0800 	mov.w	r8, #0
 800bbaa:	4631      	mov	r1, r6
 800bbac:	4620      	mov	r0, r4
 800bbae:	f000 fd25 	bl	800c5fc <_Bfree>
 800bbb2:	2f00      	cmp	r7, #0
 800bbb4:	f43f aeb4 	beq.w	800b920 <_dtoa_r+0x6d8>
 800bbb8:	f1b8 0f00 	cmp.w	r8, #0
 800bbbc:	d005      	beq.n	800bbca <_dtoa_r+0x982>
 800bbbe:	45b8      	cmp	r8, r7
 800bbc0:	d003      	beq.n	800bbca <_dtoa_r+0x982>
 800bbc2:	4641      	mov	r1, r8
 800bbc4:	4620      	mov	r0, r4
 800bbc6:	f000 fd19 	bl	800c5fc <_Bfree>
 800bbca:	4639      	mov	r1, r7
 800bbcc:	4620      	mov	r0, r4
 800bbce:	f000 fd15 	bl	800c5fc <_Bfree>
 800bbd2:	e6a5      	b.n	800b920 <_dtoa_r+0x6d8>
 800bbd4:	2600      	movs	r6, #0
 800bbd6:	4637      	mov	r7, r6
 800bbd8:	e7e1      	b.n	800bb9e <_dtoa_r+0x956>
 800bbda:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800bbdc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800bbe0:	4637      	mov	r7, r6
 800bbe2:	e599      	b.n	800b718 <_dtoa_r+0x4d0>
 800bbe4:	9b08      	ldr	r3, [sp, #32]
 800bbe6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	f000 80fd 	beq.w	800bdea <_dtoa_r+0xba2>
 800bbf0:	2d00      	cmp	r5, #0
 800bbf2:	dd05      	ble.n	800bc00 <_dtoa_r+0x9b8>
 800bbf4:	4639      	mov	r1, r7
 800bbf6:	462a      	mov	r2, r5
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	f000 ff1b 	bl	800ca34 <__lshift>
 800bbfe:	4607      	mov	r7, r0
 800bc00:	9b06      	ldr	r3, [sp, #24]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d05c      	beq.n	800bcc0 <_dtoa_r+0xa78>
 800bc06:	6879      	ldr	r1, [r7, #4]
 800bc08:	4620      	mov	r0, r4
 800bc0a:	f000 fcb7 	bl	800c57c <_Balloc>
 800bc0e:	4605      	mov	r5, r0
 800bc10:	b928      	cbnz	r0, 800bc1e <_dtoa_r+0x9d6>
 800bc12:	4b80      	ldr	r3, [pc, #512]	; (800be14 <_dtoa_r+0xbcc>)
 800bc14:	4602      	mov	r2, r0
 800bc16:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bc1a:	f7ff bb2e 	b.w	800b27a <_dtoa_r+0x32>
 800bc1e:	693a      	ldr	r2, [r7, #16]
 800bc20:	3202      	adds	r2, #2
 800bc22:	0092      	lsls	r2, r2, #2
 800bc24:	f107 010c 	add.w	r1, r7, #12
 800bc28:	300c      	adds	r0, #12
 800bc2a:	f000 fc99 	bl	800c560 <memcpy>
 800bc2e:	2201      	movs	r2, #1
 800bc30:	4629      	mov	r1, r5
 800bc32:	4620      	mov	r0, r4
 800bc34:	f000 fefe 	bl	800ca34 <__lshift>
 800bc38:	9b00      	ldr	r3, [sp, #0]
 800bc3a:	3301      	adds	r3, #1
 800bc3c:	9301      	str	r3, [sp, #4]
 800bc3e:	9b00      	ldr	r3, [sp, #0]
 800bc40:	444b      	add	r3, r9
 800bc42:	9307      	str	r3, [sp, #28]
 800bc44:	9b02      	ldr	r3, [sp, #8]
 800bc46:	f003 0301 	and.w	r3, r3, #1
 800bc4a:	46b8      	mov	r8, r7
 800bc4c:	9306      	str	r3, [sp, #24]
 800bc4e:	4607      	mov	r7, r0
 800bc50:	9b01      	ldr	r3, [sp, #4]
 800bc52:	4631      	mov	r1, r6
 800bc54:	3b01      	subs	r3, #1
 800bc56:	4658      	mov	r0, fp
 800bc58:	9302      	str	r3, [sp, #8]
 800bc5a:	f7ff fa69 	bl	800b130 <quorem>
 800bc5e:	4603      	mov	r3, r0
 800bc60:	3330      	adds	r3, #48	; 0x30
 800bc62:	9004      	str	r0, [sp, #16]
 800bc64:	4641      	mov	r1, r8
 800bc66:	4658      	mov	r0, fp
 800bc68:	9308      	str	r3, [sp, #32]
 800bc6a:	f000 ff4f 	bl	800cb0c <__mcmp>
 800bc6e:	463a      	mov	r2, r7
 800bc70:	4681      	mov	r9, r0
 800bc72:	4631      	mov	r1, r6
 800bc74:	4620      	mov	r0, r4
 800bc76:	f000 ff65 	bl	800cb44 <__mdiff>
 800bc7a:	68c2      	ldr	r2, [r0, #12]
 800bc7c:	9b08      	ldr	r3, [sp, #32]
 800bc7e:	4605      	mov	r5, r0
 800bc80:	bb02      	cbnz	r2, 800bcc4 <_dtoa_r+0xa7c>
 800bc82:	4601      	mov	r1, r0
 800bc84:	4658      	mov	r0, fp
 800bc86:	f000 ff41 	bl	800cb0c <__mcmp>
 800bc8a:	9b08      	ldr	r3, [sp, #32]
 800bc8c:	4602      	mov	r2, r0
 800bc8e:	4629      	mov	r1, r5
 800bc90:	4620      	mov	r0, r4
 800bc92:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800bc96:	f000 fcb1 	bl	800c5fc <_Bfree>
 800bc9a:	9b05      	ldr	r3, [sp, #20]
 800bc9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc9e:	9d01      	ldr	r5, [sp, #4]
 800bca0:	ea43 0102 	orr.w	r1, r3, r2
 800bca4:	9b06      	ldr	r3, [sp, #24]
 800bca6:	430b      	orrs	r3, r1
 800bca8:	9b08      	ldr	r3, [sp, #32]
 800bcaa:	d10d      	bne.n	800bcc8 <_dtoa_r+0xa80>
 800bcac:	2b39      	cmp	r3, #57	; 0x39
 800bcae:	d029      	beq.n	800bd04 <_dtoa_r+0xabc>
 800bcb0:	f1b9 0f00 	cmp.w	r9, #0
 800bcb4:	dd01      	ble.n	800bcba <_dtoa_r+0xa72>
 800bcb6:	9b04      	ldr	r3, [sp, #16]
 800bcb8:	3331      	adds	r3, #49	; 0x31
 800bcba:	9a02      	ldr	r2, [sp, #8]
 800bcbc:	7013      	strb	r3, [r2, #0]
 800bcbe:	e774      	b.n	800bbaa <_dtoa_r+0x962>
 800bcc0:	4638      	mov	r0, r7
 800bcc2:	e7b9      	b.n	800bc38 <_dtoa_r+0x9f0>
 800bcc4:	2201      	movs	r2, #1
 800bcc6:	e7e2      	b.n	800bc8e <_dtoa_r+0xa46>
 800bcc8:	f1b9 0f00 	cmp.w	r9, #0
 800bccc:	db06      	blt.n	800bcdc <_dtoa_r+0xa94>
 800bcce:	9905      	ldr	r1, [sp, #20]
 800bcd0:	ea41 0909 	orr.w	r9, r1, r9
 800bcd4:	9906      	ldr	r1, [sp, #24]
 800bcd6:	ea59 0101 	orrs.w	r1, r9, r1
 800bcda:	d120      	bne.n	800bd1e <_dtoa_r+0xad6>
 800bcdc:	2a00      	cmp	r2, #0
 800bcde:	ddec      	ble.n	800bcba <_dtoa_r+0xa72>
 800bce0:	4659      	mov	r1, fp
 800bce2:	2201      	movs	r2, #1
 800bce4:	4620      	mov	r0, r4
 800bce6:	9301      	str	r3, [sp, #4]
 800bce8:	f000 fea4 	bl	800ca34 <__lshift>
 800bcec:	4631      	mov	r1, r6
 800bcee:	4683      	mov	fp, r0
 800bcf0:	f000 ff0c 	bl	800cb0c <__mcmp>
 800bcf4:	2800      	cmp	r0, #0
 800bcf6:	9b01      	ldr	r3, [sp, #4]
 800bcf8:	dc02      	bgt.n	800bd00 <_dtoa_r+0xab8>
 800bcfa:	d1de      	bne.n	800bcba <_dtoa_r+0xa72>
 800bcfc:	07da      	lsls	r2, r3, #31
 800bcfe:	d5dc      	bpl.n	800bcba <_dtoa_r+0xa72>
 800bd00:	2b39      	cmp	r3, #57	; 0x39
 800bd02:	d1d8      	bne.n	800bcb6 <_dtoa_r+0xa6e>
 800bd04:	9a02      	ldr	r2, [sp, #8]
 800bd06:	2339      	movs	r3, #57	; 0x39
 800bd08:	7013      	strb	r3, [r2, #0]
 800bd0a:	462b      	mov	r3, r5
 800bd0c:	461d      	mov	r5, r3
 800bd0e:	3b01      	subs	r3, #1
 800bd10:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bd14:	2a39      	cmp	r2, #57	; 0x39
 800bd16:	d050      	beq.n	800bdba <_dtoa_r+0xb72>
 800bd18:	3201      	adds	r2, #1
 800bd1a:	701a      	strb	r2, [r3, #0]
 800bd1c:	e745      	b.n	800bbaa <_dtoa_r+0x962>
 800bd1e:	2a00      	cmp	r2, #0
 800bd20:	dd03      	ble.n	800bd2a <_dtoa_r+0xae2>
 800bd22:	2b39      	cmp	r3, #57	; 0x39
 800bd24:	d0ee      	beq.n	800bd04 <_dtoa_r+0xabc>
 800bd26:	3301      	adds	r3, #1
 800bd28:	e7c7      	b.n	800bcba <_dtoa_r+0xa72>
 800bd2a:	9a01      	ldr	r2, [sp, #4]
 800bd2c:	9907      	ldr	r1, [sp, #28]
 800bd2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bd32:	428a      	cmp	r2, r1
 800bd34:	d02a      	beq.n	800bd8c <_dtoa_r+0xb44>
 800bd36:	4659      	mov	r1, fp
 800bd38:	2300      	movs	r3, #0
 800bd3a:	220a      	movs	r2, #10
 800bd3c:	4620      	mov	r0, r4
 800bd3e:	f000 fc7f 	bl	800c640 <__multadd>
 800bd42:	45b8      	cmp	r8, r7
 800bd44:	4683      	mov	fp, r0
 800bd46:	f04f 0300 	mov.w	r3, #0
 800bd4a:	f04f 020a 	mov.w	r2, #10
 800bd4e:	4641      	mov	r1, r8
 800bd50:	4620      	mov	r0, r4
 800bd52:	d107      	bne.n	800bd64 <_dtoa_r+0xb1c>
 800bd54:	f000 fc74 	bl	800c640 <__multadd>
 800bd58:	4680      	mov	r8, r0
 800bd5a:	4607      	mov	r7, r0
 800bd5c:	9b01      	ldr	r3, [sp, #4]
 800bd5e:	3301      	adds	r3, #1
 800bd60:	9301      	str	r3, [sp, #4]
 800bd62:	e775      	b.n	800bc50 <_dtoa_r+0xa08>
 800bd64:	f000 fc6c 	bl	800c640 <__multadd>
 800bd68:	4639      	mov	r1, r7
 800bd6a:	4680      	mov	r8, r0
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	220a      	movs	r2, #10
 800bd70:	4620      	mov	r0, r4
 800bd72:	f000 fc65 	bl	800c640 <__multadd>
 800bd76:	4607      	mov	r7, r0
 800bd78:	e7f0      	b.n	800bd5c <_dtoa_r+0xb14>
 800bd7a:	f1b9 0f00 	cmp.w	r9, #0
 800bd7e:	9a00      	ldr	r2, [sp, #0]
 800bd80:	bfcc      	ite	gt
 800bd82:	464d      	movgt	r5, r9
 800bd84:	2501      	movle	r5, #1
 800bd86:	4415      	add	r5, r2
 800bd88:	f04f 0800 	mov.w	r8, #0
 800bd8c:	4659      	mov	r1, fp
 800bd8e:	2201      	movs	r2, #1
 800bd90:	4620      	mov	r0, r4
 800bd92:	9301      	str	r3, [sp, #4]
 800bd94:	f000 fe4e 	bl	800ca34 <__lshift>
 800bd98:	4631      	mov	r1, r6
 800bd9a:	4683      	mov	fp, r0
 800bd9c:	f000 feb6 	bl	800cb0c <__mcmp>
 800bda0:	2800      	cmp	r0, #0
 800bda2:	dcb2      	bgt.n	800bd0a <_dtoa_r+0xac2>
 800bda4:	d102      	bne.n	800bdac <_dtoa_r+0xb64>
 800bda6:	9b01      	ldr	r3, [sp, #4]
 800bda8:	07db      	lsls	r3, r3, #31
 800bdaa:	d4ae      	bmi.n	800bd0a <_dtoa_r+0xac2>
 800bdac:	462b      	mov	r3, r5
 800bdae:	461d      	mov	r5, r3
 800bdb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdb4:	2a30      	cmp	r2, #48	; 0x30
 800bdb6:	d0fa      	beq.n	800bdae <_dtoa_r+0xb66>
 800bdb8:	e6f7      	b.n	800bbaa <_dtoa_r+0x962>
 800bdba:	9a00      	ldr	r2, [sp, #0]
 800bdbc:	429a      	cmp	r2, r3
 800bdbe:	d1a5      	bne.n	800bd0c <_dtoa_r+0xac4>
 800bdc0:	f10a 0a01 	add.w	sl, sl, #1
 800bdc4:	2331      	movs	r3, #49	; 0x31
 800bdc6:	e779      	b.n	800bcbc <_dtoa_r+0xa74>
 800bdc8:	4b13      	ldr	r3, [pc, #76]	; (800be18 <_dtoa_r+0xbd0>)
 800bdca:	f7ff baaf 	b.w	800b32c <_dtoa_r+0xe4>
 800bdce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	f47f aa86 	bne.w	800b2e2 <_dtoa_r+0x9a>
 800bdd6:	4b11      	ldr	r3, [pc, #68]	; (800be1c <_dtoa_r+0xbd4>)
 800bdd8:	f7ff baa8 	b.w	800b32c <_dtoa_r+0xe4>
 800bddc:	f1b9 0f00 	cmp.w	r9, #0
 800bde0:	dc03      	bgt.n	800bdea <_dtoa_r+0xba2>
 800bde2:	9b05      	ldr	r3, [sp, #20]
 800bde4:	2b02      	cmp	r3, #2
 800bde6:	f73f aec9 	bgt.w	800bb7c <_dtoa_r+0x934>
 800bdea:	9d00      	ldr	r5, [sp, #0]
 800bdec:	4631      	mov	r1, r6
 800bdee:	4658      	mov	r0, fp
 800bdf0:	f7ff f99e 	bl	800b130 <quorem>
 800bdf4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800bdf8:	f805 3b01 	strb.w	r3, [r5], #1
 800bdfc:	9a00      	ldr	r2, [sp, #0]
 800bdfe:	1aaa      	subs	r2, r5, r2
 800be00:	4591      	cmp	r9, r2
 800be02:	ddba      	ble.n	800bd7a <_dtoa_r+0xb32>
 800be04:	4659      	mov	r1, fp
 800be06:	2300      	movs	r3, #0
 800be08:	220a      	movs	r2, #10
 800be0a:	4620      	mov	r0, r4
 800be0c:	f000 fc18 	bl	800c640 <__multadd>
 800be10:	4683      	mov	fp, r0
 800be12:	e7eb      	b.n	800bdec <_dtoa_r+0xba4>
 800be14:	0800e9e4 	.word	0x0800e9e4
 800be18:	0800ebe9 	.word	0x0800ebe9
 800be1c:	0800e961 	.word	0x0800e961

0800be20 <rshift>:
 800be20:	6903      	ldr	r3, [r0, #16]
 800be22:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800be26:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800be2a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800be2e:	f100 0414 	add.w	r4, r0, #20
 800be32:	dd45      	ble.n	800bec0 <rshift+0xa0>
 800be34:	f011 011f 	ands.w	r1, r1, #31
 800be38:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800be3c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800be40:	d10c      	bne.n	800be5c <rshift+0x3c>
 800be42:	f100 0710 	add.w	r7, r0, #16
 800be46:	4629      	mov	r1, r5
 800be48:	42b1      	cmp	r1, r6
 800be4a:	d334      	bcc.n	800beb6 <rshift+0x96>
 800be4c:	1a9b      	subs	r3, r3, r2
 800be4e:	009b      	lsls	r3, r3, #2
 800be50:	1eea      	subs	r2, r5, #3
 800be52:	4296      	cmp	r6, r2
 800be54:	bf38      	it	cc
 800be56:	2300      	movcc	r3, #0
 800be58:	4423      	add	r3, r4
 800be5a:	e015      	b.n	800be88 <rshift+0x68>
 800be5c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800be60:	f1c1 0820 	rsb	r8, r1, #32
 800be64:	40cf      	lsrs	r7, r1
 800be66:	f105 0e04 	add.w	lr, r5, #4
 800be6a:	46a1      	mov	r9, r4
 800be6c:	4576      	cmp	r6, lr
 800be6e:	46f4      	mov	ip, lr
 800be70:	d815      	bhi.n	800be9e <rshift+0x7e>
 800be72:	1a9b      	subs	r3, r3, r2
 800be74:	009a      	lsls	r2, r3, #2
 800be76:	3a04      	subs	r2, #4
 800be78:	3501      	adds	r5, #1
 800be7a:	42ae      	cmp	r6, r5
 800be7c:	bf38      	it	cc
 800be7e:	2200      	movcc	r2, #0
 800be80:	18a3      	adds	r3, r4, r2
 800be82:	50a7      	str	r7, [r4, r2]
 800be84:	b107      	cbz	r7, 800be88 <rshift+0x68>
 800be86:	3304      	adds	r3, #4
 800be88:	1b1a      	subs	r2, r3, r4
 800be8a:	42a3      	cmp	r3, r4
 800be8c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800be90:	bf08      	it	eq
 800be92:	2300      	moveq	r3, #0
 800be94:	6102      	str	r2, [r0, #16]
 800be96:	bf08      	it	eq
 800be98:	6143      	streq	r3, [r0, #20]
 800be9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be9e:	f8dc c000 	ldr.w	ip, [ip]
 800bea2:	fa0c fc08 	lsl.w	ip, ip, r8
 800bea6:	ea4c 0707 	orr.w	r7, ip, r7
 800beaa:	f849 7b04 	str.w	r7, [r9], #4
 800beae:	f85e 7b04 	ldr.w	r7, [lr], #4
 800beb2:	40cf      	lsrs	r7, r1
 800beb4:	e7da      	b.n	800be6c <rshift+0x4c>
 800beb6:	f851 cb04 	ldr.w	ip, [r1], #4
 800beba:	f847 cf04 	str.w	ip, [r7, #4]!
 800bebe:	e7c3      	b.n	800be48 <rshift+0x28>
 800bec0:	4623      	mov	r3, r4
 800bec2:	e7e1      	b.n	800be88 <rshift+0x68>

0800bec4 <__hexdig_fun>:
 800bec4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bec8:	2b09      	cmp	r3, #9
 800beca:	d802      	bhi.n	800bed2 <__hexdig_fun+0xe>
 800becc:	3820      	subs	r0, #32
 800bece:	b2c0      	uxtb	r0, r0
 800bed0:	4770      	bx	lr
 800bed2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bed6:	2b05      	cmp	r3, #5
 800bed8:	d801      	bhi.n	800bede <__hexdig_fun+0x1a>
 800beda:	3847      	subs	r0, #71	; 0x47
 800bedc:	e7f7      	b.n	800bece <__hexdig_fun+0xa>
 800bede:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bee2:	2b05      	cmp	r3, #5
 800bee4:	d801      	bhi.n	800beea <__hexdig_fun+0x26>
 800bee6:	3827      	subs	r0, #39	; 0x27
 800bee8:	e7f1      	b.n	800bece <__hexdig_fun+0xa>
 800beea:	2000      	movs	r0, #0
 800beec:	4770      	bx	lr
	...

0800bef0 <__gethex>:
 800bef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bef4:	ed2d 8b02 	vpush	{d8}
 800bef8:	b089      	sub	sp, #36	; 0x24
 800befa:	ee08 0a10 	vmov	s16, r0
 800befe:	9304      	str	r3, [sp, #16]
 800bf00:	4bbc      	ldr	r3, [pc, #752]	; (800c1f4 <__gethex+0x304>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	9301      	str	r3, [sp, #4]
 800bf06:	4618      	mov	r0, r3
 800bf08:	468b      	mov	fp, r1
 800bf0a:	4690      	mov	r8, r2
 800bf0c:	f7f4 f988 	bl	8000220 <strlen>
 800bf10:	9b01      	ldr	r3, [sp, #4]
 800bf12:	f8db 2000 	ldr.w	r2, [fp]
 800bf16:	4403      	add	r3, r0
 800bf18:	4682      	mov	sl, r0
 800bf1a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bf1e:	9305      	str	r3, [sp, #20]
 800bf20:	1c93      	adds	r3, r2, #2
 800bf22:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bf26:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bf2a:	32fe      	adds	r2, #254	; 0xfe
 800bf2c:	18d1      	adds	r1, r2, r3
 800bf2e:	461f      	mov	r7, r3
 800bf30:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bf34:	9100      	str	r1, [sp, #0]
 800bf36:	2830      	cmp	r0, #48	; 0x30
 800bf38:	d0f8      	beq.n	800bf2c <__gethex+0x3c>
 800bf3a:	f7ff ffc3 	bl	800bec4 <__hexdig_fun>
 800bf3e:	4604      	mov	r4, r0
 800bf40:	2800      	cmp	r0, #0
 800bf42:	d13a      	bne.n	800bfba <__gethex+0xca>
 800bf44:	9901      	ldr	r1, [sp, #4]
 800bf46:	4652      	mov	r2, sl
 800bf48:	4638      	mov	r0, r7
 800bf4a:	f001 fd6b 	bl	800da24 <strncmp>
 800bf4e:	4605      	mov	r5, r0
 800bf50:	2800      	cmp	r0, #0
 800bf52:	d168      	bne.n	800c026 <__gethex+0x136>
 800bf54:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bf58:	eb07 060a 	add.w	r6, r7, sl
 800bf5c:	f7ff ffb2 	bl	800bec4 <__hexdig_fun>
 800bf60:	2800      	cmp	r0, #0
 800bf62:	d062      	beq.n	800c02a <__gethex+0x13a>
 800bf64:	4633      	mov	r3, r6
 800bf66:	7818      	ldrb	r0, [r3, #0]
 800bf68:	2830      	cmp	r0, #48	; 0x30
 800bf6a:	461f      	mov	r7, r3
 800bf6c:	f103 0301 	add.w	r3, r3, #1
 800bf70:	d0f9      	beq.n	800bf66 <__gethex+0x76>
 800bf72:	f7ff ffa7 	bl	800bec4 <__hexdig_fun>
 800bf76:	2301      	movs	r3, #1
 800bf78:	fab0 f480 	clz	r4, r0
 800bf7c:	0964      	lsrs	r4, r4, #5
 800bf7e:	4635      	mov	r5, r6
 800bf80:	9300      	str	r3, [sp, #0]
 800bf82:	463a      	mov	r2, r7
 800bf84:	4616      	mov	r6, r2
 800bf86:	3201      	adds	r2, #1
 800bf88:	7830      	ldrb	r0, [r6, #0]
 800bf8a:	f7ff ff9b 	bl	800bec4 <__hexdig_fun>
 800bf8e:	2800      	cmp	r0, #0
 800bf90:	d1f8      	bne.n	800bf84 <__gethex+0x94>
 800bf92:	9901      	ldr	r1, [sp, #4]
 800bf94:	4652      	mov	r2, sl
 800bf96:	4630      	mov	r0, r6
 800bf98:	f001 fd44 	bl	800da24 <strncmp>
 800bf9c:	b980      	cbnz	r0, 800bfc0 <__gethex+0xd0>
 800bf9e:	b94d      	cbnz	r5, 800bfb4 <__gethex+0xc4>
 800bfa0:	eb06 050a 	add.w	r5, r6, sl
 800bfa4:	462a      	mov	r2, r5
 800bfa6:	4616      	mov	r6, r2
 800bfa8:	3201      	adds	r2, #1
 800bfaa:	7830      	ldrb	r0, [r6, #0]
 800bfac:	f7ff ff8a 	bl	800bec4 <__hexdig_fun>
 800bfb0:	2800      	cmp	r0, #0
 800bfb2:	d1f8      	bne.n	800bfa6 <__gethex+0xb6>
 800bfb4:	1bad      	subs	r5, r5, r6
 800bfb6:	00ad      	lsls	r5, r5, #2
 800bfb8:	e004      	b.n	800bfc4 <__gethex+0xd4>
 800bfba:	2400      	movs	r4, #0
 800bfbc:	4625      	mov	r5, r4
 800bfbe:	e7e0      	b.n	800bf82 <__gethex+0x92>
 800bfc0:	2d00      	cmp	r5, #0
 800bfc2:	d1f7      	bne.n	800bfb4 <__gethex+0xc4>
 800bfc4:	7833      	ldrb	r3, [r6, #0]
 800bfc6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bfca:	2b50      	cmp	r3, #80	; 0x50
 800bfcc:	d13b      	bne.n	800c046 <__gethex+0x156>
 800bfce:	7873      	ldrb	r3, [r6, #1]
 800bfd0:	2b2b      	cmp	r3, #43	; 0x2b
 800bfd2:	d02c      	beq.n	800c02e <__gethex+0x13e>
 800bfd4:	2b2d      	cmp	r3, #45	; 0x2d
 800bfd6:	d02e      	beq.n	800c036 <__gethex+0x146>
 800bfd8:	1c71      	adds	r1, r6, #1
 800bfda:	f04f 0900 	mov.w	r9, #0
 800bfde:	7808      	ldrb	r0, [r1, #0]
 800bfe0:	f7ff ff70 	bl	800bec4 <__hexdig_fun>
 800bfe4:	1e43      	subs	r3, r0, #1
 800bfe6:	b2db      	uxtb	r3, r3
 800bfe8:	2b18      	cmp	r3, #24
 800bfea:	d82c      	bhi.n	800c046 <__gethex+0x156>
 800bfec:	f1a0 0210 	sub.w	r2, r0, #16
 800bff0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bff4:	f7ff ff66 	bl	800bec4 <__hexdig_fun>
 800bff8:	1e43      	subs	r3, r0, #1
 800bffa:	b2db      	uxtb	r3, r3
 800bffc:	2b18      	cmp	r3, #24
 800bffe:	d91d      	bls.n	800c03c <__gethex+0x14c>
 800c000:	f1b9 0f00 	cmp.w	r9, #0
 800c004:	d000      	beq.n	800c008 <__gethex+0x118>
 800c006:	4252      	negs	r2, r2
 800c008:	4415      	add	r5, r2
 800c00a:	f8cb 1000 	str.w	r1, [fp]
 800c00e:	b1e4      	cbz	r4, 800c04a <__gethex+0x15a>
 800c010:	9b00      	ldr	r3, [sp, #0]
 800c012:	2b00      	cmp	r3, #0
 800c014:	bf14      	ite	ne
 800c016:	2700      	movne	r7, #0
 800c018:	2706      	moveq	r7, #6
 800c01a:	4638      	mov	r0, r7
 800c01c:	b009      	add	sp, #36	; 0x24
 800c01e:	ecbd 8b02 	vpop	{d8}
 800c022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c026:	463e      	mov	r6, r7
 800c028:	4625      	mov	r5, r4
 800c02a:	2401      	movs	r4, #1
 800c02c:	e7ca      	b.n	800bfc4 <__gethex+0xd4>
 800c02e:	f04f 0900 	mov.w	r9, #0
 800c032:	1cb1      	adds	r1, r6, #2
 800c034:	e7d3      	b.n	800bfde <__gethex+0xee>
 800c036:	f04f 0901 	mov.w	r9, #1
 800c03a:	e7fa      	b.n	800c032 <__gethex+0x142>
 800c03c:	230a      	movs	r3, #10
 800c03e:	fb03 0202 	mla	r2, r3, r2, r0
 800c042:	3a10      	subs	r2, #16
 800c044:	e7d4      	b.n	800bff0 <__gethex+0x100>
 800c046:	4631      	mov	r1, r6
 800c048:	e7df      	b.n	800c00a <__gethex+0x11a>
 800c04a:	1bf3      	subs	r3, r6, r7
 800c04c:	3b01      	subs	r3, #1
 800c04e:	4621      	mov	r1, r4
 800c050:	2b07      	cmp	r3, #7
 800c052:	dc0b      	bgt.n	800c06c <__gethex+0x17c>
 800c054:	ee18 0a10 	vmov	r0, s16
 800c058:	f000 fa90 	bl	800c57c <_Balloc>
 800c05c:	4604      	mov	r4, r0
 800c05e:	b940      	cbnz	r0, 800c072 <__gethex+0x182>
 800c060:	4b65      	ldr	r3, [pc, #404]	; (800c1f8 <__gethex+0x308>)
 800c062:	4602      	mov	r2, r0
 800c064:	21de      	movs	r1, #222	; 0xde
 800c066:	4865      	ldr	r0, [pc, #404]	; (800c1fc <__gethex+0x30c>)
 800c068:	f001 fdb4 	bl	800dbd4 <__assert_func>
 800c06c:	3101      	adds	r1, #1
 800c06e:	105b      	asrs	r3, r3, #1
 800c070:	e7ee      	b.n	800c050 <__gethex+0x160>
 800c072:	f100 0914 	add.w	r9, r0, #20
 800c076:	f04f 0b00 	mov.w	fp, #0
 800c07a:	f1ca 0301 	rsb	r3, sl, #1
 800c07e:	f8cd 9008 	str.w	r9, [sp, #8]
 800c082:	f8cd b000 	str.w	fp, [sp]
 800c086:	9306      	str	r3, [sp, #24]
 800c088:	42b7      	cmp	r7, r6
 800c08a:	d340      	bcc.n	800c10e <__gethex+0x21e>
 800c08c:	9802      	ldr	r0, [sp, #8]
 800c08e:	9b00      	ldr	r3, [sp, #0]
 800c090:	f840 3b04 	str.w	r3, [r0], #4
 800c094:	eba0 0009 	sub.w	r0, r0, r9
 800c098:	1080      	asrs	r0, r0, #2
 800c09a:	0146      	lsls	r6, r0, #5
 800c09c:	6120      	str	r0, [r4, #16]
 800c09e:	4618      	mov	r0, r3
 800c0a0:	f000 fb62 	bl	800c768 <__hi0bits>
 800c0a4:	1a30      	subs	r0, r6, r0
 800c0a6:	f8d8 6000 	ldr.w	r6, [r8]
 800c0aa:	42b0      	cmp	r0, r6
 800c0ac:	dd63      	ble.n	800c176 <__gethex+0x286>
 800c0ae:	1b87      	subs	r7, r0, r6
 800c0b0:	4639      	mov	r1, r7
 800c0b2:	4620      	mov	r0, r4
 800c0b4:	f000 fefc 	bl	800ceb0 <__any_on>
 800c0b8:	4682      	mov	sl, r0
 800c0ba:	b1a8      	cbz	r0, 800c0e8 <__gethex+0x1f8>
 800c0bc:	1e7b      	subs	r3, r7, #1
 800c0be:	1159      	asrs	r1, r3, #5
 800c0c0:	f003 021f 	and.w	r2, r3, #31
 800c0c4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c0c8:	f04f 0a01 	mov.w	sl, #1
 800c0cc:	fa0a f202 	lsl.w	r2, sl, r2
 800c0d0:	420a      	tst	r2, r1
 800c0d2:	d009      	beq.n	800c0e8 <__gethex+0x1f8>
 800c0d4:	4553      	cmp	r3, sl
 800c0d6:	dd05      	ble.n	800c0e4 <__gethex+0x1f4>
 800c0d8:	1eb9      	subs	r1, r7, #2
 800c0da:	4620      	mov	r0, r4
 800c0dc:	f000 fee8 	bl	800ceb0 <__any_on>
 800c0e0:	2800      	cmp	r0, #0
 800c0e2:	d145      	bne.n	800c170 <__gethex+0x280>
 800c0e4:	f04f 0a02 	mov.w	sl, #2
 800c0e8:	4639      	mov	r1, r7
 800c0ea:	4620      	mov	r0, r4
 800c0ec:	f7ff fe98 	bl	800be20 <rshift>
 800c0f0:	443d      	add	r5, r7
 800c0f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c0f6:	42ab      	cmp	r3, r5
 800c0f8:	da4c      	bge.n	800c194 <__gethex+0x2a4>
 800c0fa:	ee18 0a10 	vmov	r0, s16
 800c0fe:	4621      	mov	r1, r4
 800c100:	f000 fa7c 	bl	800c5fc <_Bfree>
 800c104:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c106:	2300      	movs	r3, #0
 800c108:	6013      	str	r3, [r2, #0]
 800c10a:	27a3      	movs	r7, #163	; 0xa3
 800c10c:	e785      	b.n	800c01a <__gethex+0x12a>
 800c10e:	1e73      	subs	r3, r6, #1
 800c110:	9a05      	ldr	r2, [sp, #20]
 800c112:	9303      	str	r3, [sp, #12]
 800c114:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c118:	4293      	cmp	r3, r2
 800c11a:	d019      	beq.n	800c150 <__gethex+0x260>
 800c11c:	f1bb 0f20 	cmp.w	fp, #32
 800c120:	d107      	bne.n	800c132 <__gethex+0x242>
 800c122:	9b02      	ldr	r3, [sp, #8]
 800c124:	9a00      	ldr	r2, [sp, #0]
 800c126:	f843 2b04 	str.w	r2, [r3], #4
 800c12a:	9302      	str	r3, [sp, #8]
 800c12c:	2300      	movs	r3, #0
 800c12e:	9300      	str	r3, [sp, #0]
 800c130:	469b      	mov	fp, r3
 800c132:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c136:	f7ff fec5 	bl	800bec4 <__hexdig_fun>
 800c13a:	9b00      	ldr	r3, [sp, #0]
 800c13c:	f000 000f 	and.w	r0, r0, #15
 800c140:	fa00 f00b 	lsl.w	r0, r0, fp
 800c144:	4303      	orrs	r3, r0
 800c146:	9300      	str	r3, [sp, #0]
 800c148:	f10b 0b04 	add.w	fp, fp, #4
 800c14c:	9b03      	ldr	r3, [sp, #12]
 800c14e:	e00d      	b.n	800c16c <__gethex+0x27c>
 800c150:	9b03      	ldr	r3, [sp, #12]
 800c152:	9a06      	ldr	r2, [sp, #24]
 800c154:	4413      	add	r3, r2
 800c156:	42bb      	cmp	r3, r7
 800c158:	d3e0      	bcc.n	800c11c <__gethex+0x22c>
 800c15a:	4618      	mov	r0, r3
 800c15c:	9901      	ldr	r1, [sp, #4]
 800c15e:	9307      	str	r3, [sp, #28]
 800c160:	4652      	mov	r2, sl
 800c162:	f001 fc5f 	bl	800da24 <strncmp>
 800c166:	9b07      	ldr	r3, [sp, #28]
 800c168:	2800      	cmp	r0, #0
 800c16a:	d1d7      	bne.n	800c11c <__gethex+0x22c>
 800c16c:	461e      	mov	r6, r3
 800c16e:	e78b      	b.n	800c088 <__gethex+0x198>
 800c170:	f04f 0a03 	mov.w	sl, #3
 800c174:	e7b8      	b.n	800c0e8 <__gethex+0x1f8>
 800c176:	da0a      	bge.n	800c18e <__gethex+0x29e>
 800c178:	1a37      	subs	r7, r6, r0
 800c17a:	4621      	mov	r1, r4
 800c17c:	ee18 0a10 	vmov	r0, s16
 800c180:	463a      	mov	r2, r7
 800c182:	f000 fc57 	bl	800ca34 <__lshift>
 800c186:	1bed      	subs	r5, r5, r7
 800c188:	4604      	mov	r4, r0
 800c18a:	f100 0914 	add.w	r9, r0, #20
 800c18e:	f04f 0a00 	mov.w	sl, #0
 800c192:	e7ae      	b.n	800c0f2 <__gethex+0x202>
 800c194:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c198:	42a8      	cmp	r0, r5
 800c19a:	dd72      	ble.n	800c282 <__gethex+0x392>
 800c19c:	1b45      	subs	r5, r0, r5
 800c19e:	42ae      	cmp	r6, r5
 800c1a0:	dc36      	bgt.n	800c210 <__gethex+0x320>
 800c1a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c1a6:	2b02      	cmp	r3, #2
 800c1a8:	d02a      	beq.n	800c200 <__gethex+0x310>
 800c1aa:	2b03      	cmp	r3, #3
 800c1ac:	d02c      	beq.n	800c208 <__gethex+0x318>
 800c1ae:	2b01      	cmp	r3, #1
 800c1b0:	d115      	bne.n	800c1de <__gethex+0x2ee>
 800c1b2:	42ae      	cmp	r6, r5
 800c1b4:	d113      	bne.n	800c1de <__gethex+0x2ee>
 800c1b6:	2e01      	cmp	r6, #1
 800c1b8:	d10b      	bne.n	800c1d2 <__gethex+0x2e2>
 800c1ba:	9a04      	ldr	r2, [sp, #16]
 800c1bc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c1c0:	6013      	str	r3, [r2, #0]
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	6123      	str	r3, [r4, #16]
 800c1c6:	f8c9 3000 	str.w	r3, [r9]
 800c1ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c1cc:	2762      	movs	r7, #98	; 0x62
 800c1ce:	601c      	str	r4, [r3, #0]
 800c1d0:	e723      	b.n	800c01a <__gethex+0x12a>
 800c1d2:	1e71      	subs	r1, r6, #1
 800c1d4:	4620      	mov	r0, r4
 800c1d6:	f000 fe6b 	bl	800ceb0 <__any_on>
 800c1da:	2800      	cmp	r0, #0
 800c1dc:	d1ed      	bne.n	800c1ba <__gethex+0x2ca>
 800c1de:	ee18 0a10 	vmov	r0, s16
 800c1e2:	4621      	mov	r1, r4
 800c1e4:	f000 fa0a 	bl	800c5fc <_Bfree>
 800c1e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	6013      	str	r3, [r2, #0]
 800c1ee:	2750      	movs	r7, #80	; 0x50
 800c1f0:	e713      	b.n	800c01a <__gethex+0x12a>
 800c1f2:	bf00      	nop
 800c1f4:	0800ea60 	.word	0x0800ea60
 800c1f8:	0800e9e4 	.word	0x0800e9e4
 800c1fc:	0800e9f5 	.word	0x0800e9f5
 800c200:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c202:	2b00      	cmp	r3, #0
 800c204:	d1eb      	bne.n	800c1de <__gethex+0x2ee>
 800c206:	e7d8      	b.n	800c1ba <__gethex+0x2ca>
 800c208:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d1d5      	bne.n	800c1ba <__gethex+0x2ca>
 800c20e:	e7e6      	b.n	800c1de <__gethex+0x2ee>
 800c210:	1e6f      	subs	r7, r5, #1
 800c212:	f1ba 0f00 	cmp.w	sl, #0
 800c216:	d131      	bne.n	800c27c <__gethex+0x38c>
 800c218:	b127      	cbz	r7, 800c224 <__gethex+0x334>
 800c21a:	4639      	mov	r1, r7
 800c21c:	4620      	mov	r0, r4
 800c21e:	f000 fe47 	bl	800ceb0 <__any_on>
 800c222:	4682      	mov	sl, r0
 800c224:	117b      	asrs	r3, r7, #5
 800c226:	2101      	movs	r1, #1
 800c228:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c22c:	f007 071f 	and.w	r7, r7, #31
 800c230:	fa01 f707 	lsl.w	r7, r1, r7
 800c234:	421f      	tst	r7, r3
 800c236:	4629      	mov	r1, r5
 800c238:	4620      	mov	r0, r4
 800c23a:	bf18      	it	ne
 800c23c:	f04a 0a02 	orrne.w	sl, sl, #2
 800c240:	1b76      	subs	r6, r6, r5
 800c242:	f7ff fded 	bl	800be20 <rshift>
 800c246:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c24a:	2702      	movs	r7, #2
 800c24c:	f1ba 0f00 	cmp.w	sl, #0
 800c250:	d048      	beq.n	800c2e4 <__gethex+0x3f4>
 800c252:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c256:	2b02      	cmp	r3, #2
 800c258:	d015      	beq.n	800c286 <__gethex+0x396>
 800c25a:	2b03      	cmp	r3, #3
 800c25c:	d017      	beq.n	800c28e <__gethex+0x39e>
 800c25e:	2b01      	cmp	r3, #1
 800c260:	d109      	bne.n	800c276 <__gethex+0x386>
 800c262:	f01a 0f02 	tst.w	sl, #2
 800c266:	d006      	beq.n	800c276 <__gethex+0x386>
 800c268:	f8d9 0000 	ldr.w	r0, [r9]
 800c26c:	ea4a 0a00 	orr.w	sl, sl, r0
 800c270:	f01a 0f01 	tst.w	sl, #1
 800c274:	d10e      	bne.n	800c294 <__gethex+0x3a4>
 800c276:	f047 0710 	orr.w	r7, r7, #16
 800c27a:	e033      	b.n	800c2e4 <__gethex+0x3f4>
 800c27c:	f04f 0a01 	mov.w	sl, #1
 800c280:	e7d0      	b.n	800c224 <__gethex+0x334>
 800c282:	2701      	movs	r7, #1
 800c284:	e7e2      	b.n	800c24c <__gethex+0x35c>
 800c286:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c288:	f1c3 0301 	rsb	r3, r3, #1
 800c28c:	9315      	str	r3, [sp, #84]	; 0x54
 800c28e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c290:	2b00      	cmp	r3, #0
 800c292:	d0f0      	beq.n	800c276 <__gethex+0x386>
 800c294:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c298:	f104 0314 	add.w	r3, r4, #20
 800c29c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c2a0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c2a4:	f04f 0c00 	mov.w	ip, #0
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2ae:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c2b2:	d01c      	beq.n	800c2ee <__gethex+0x3fe>
 800c2b4:	3201      	adds	r2, #1
 800c2b6:	6002      	str	r2, [r0, #0]
 800c2b8:	2f02      	cmp	r7, #2
 800c2ba:	f104 0314 	add.w	r3, r4, #20
 800c2be:	d13f      	bne.n	800c340 <__gethex+0x450>
 800c2c0:	f8d8 2000 	ldr.w	r2, [r8]
 800c2c4:	3a01      	subs	r2, #1
 800c2c6:	42b2      	cmp	r2, r6
 800c2c8:	d10a      	bne.n	800c2e0 <__gethex+0x3f0>
 800c2ca:	1171      	asrs	r1, r6, #5
 800c2cc:	2201      	movs	r2, #1
 800c2ce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c2d2:	f006 061f 	and.w	r6, r6, #31
 800c2d6:	fa02 f606 	lsl.w	r6, r2, r6
 800c2da:	421e      	tst	r6, r3
 800c2dc:	bf18      	it	ne
 800c2de:	4617      	movne	r7, r2
 800c2e0:	f047 0720 	orr.w	r7, r7, #32
 800c2e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c2e6:	601c      	str	r4, [r3, #0]
 800c2e8:	9b04      	ldr	r3, [sp, #16]
 800c2ea:	601d      	str	r5, [r3, #0]
 800c2ec:	e695      	b.n	800c01a <__gethex+0x12a>
 800c2ee:	4299      	cmp	r1, r3
 800c2f0:	f843 cc04 	str.w	ip, [r3, #-4]
 800c2f4:	d8d8      	bhi.n	800c2a8 <__gethex+0x3b8>
 800c2f6:	68a3      	ldr	r3, [r4, #8]
 800c2f8:	459b      	cmp	fp, r3
 800c2fa:	db19      	blt.n	800c330 <__gethex+0x440>
 800c2fc:	6861      	ldr	r1, [r4, #4]
 800c2fe:	ee18 0a10 	vmov	r0, s16
 800c302:	3101      	adds	r1, #1
 800c304:	f000 f93a 	bl	800c57c <_Balloc>
 800c308:	4681      	mov	r9, r0
 800c30a:	b918      	cbnz	r0, 800c314 <__gethex+0x424>
 800c30c:	4b1a      	ldr	r3, [pc, #104]	; (800c378 <__gethex+0x488>)
 800c30e:	4602      	mov	r2, r0
 800c310:	2184      	movs	r1, #132	; 0x84
 800c312:	e6a8      	b.n	800c066 <__gethex+0x176>
 800c314:	6922      	ldr	r2, [r4, #16]
 800c316:	3202      	adds	r2, #2
 800c318:	f104 010c 	add.w	r1, r4, #12
 800c31c:	0092      	lsls	r2, r2, #2
 800c31e:	300c      	adds	r0, #12
 800c320:	f000 f91e 	bl	800c560 <memcpy>
 800c324:	4621      	mov	r1, r4
 800c326:	ee18 0a10 	vmov	r0, s16
 800c32a:	f000 f967 	bl	800c5fc <_Bfree>
 800c32e:	464c      	mov	r4, r9
 800c330:	6923      	ldr	r3, [r4, #16]
 800c332:	1c5a      	adds	r2, r3, #1
 800c334:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c338:	6122      	str	r2, [r4, #16]
 800c33a:	2201      	movs	r2, #1
 800c33c:	615a      	str	r2, [r3, #20]
 800c33e:	e7bb      	b.n	800c2b8 <__gethex+0x3c8>
 800c340:	6922      	ldr	r2, [r4, #16]
 800c342:	455a      	cmp	r2, fp
 800c344:	dd0b      	ble.n	800c35e <__gethex+0x46e>
 800c346:	2101      	movs	r1, #1
 800c348:	4620      	mov	r0, r4
 800c34a:	f7ff fd69 	bl	800be20 <rshift>
 800c34e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c352:	3501      	adds	r5, #1
 800c354:	42ab      	cmp	r3, r5
 800c356:	f6ff aed0 	blt.w	800c0fa <__gethex+0x20a>
 800c35a:	2701      	movs	r7, #1
 800c35c:	e7c0      	b.n	800c2e0 <__gethex+0x3f0>
 800c35e:	f016 061f 	ands.w	r6, r6, #31
 800c362:	d0fa      	beq.n	800c35a <__gethex+0x46a>
 800c364:	449a      	add	sl, r3
 800c366:	f1c6 0620 	rsb	r6, r6, #32
 800c36a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800c36e:	f000 f9fb 	bl	800c768 <__hi0bits>
 800c372:	42b0      	cmp	r0, r6
 800c374:	dbe7      	blt.n	800c346 <__gethex+0x456>
 800c376:	e7f0      	b.n	800c35a <__gethex+0x46a>
 800c378:	0800e9e4 	.word	0x0800e9e4

0800c37c <L_shift>:
 800c37c:	f1c2 0208 	rsb	r2, r2, #8
 800c380:	0092      	lsls	r2, r2, #2
 800c382:	b570      	push	{r4, r5, r6, lr}
 800c384:	f1c2 0620 	rsb	r6, r2, #32
 800c388:	6843      	ldr	r3, [r0, #4]
 800c38a:	6804      	ldr	r4, [r0, #0]
 800c38c:	fa03 f506 	lsl.w	r5, r3, r6
 800c390:	432c      	orrs	r4, r5
 800c392:	40d3      	lsrs	r3, r2
 800c394:	6004      	str	r4, [r0, #0]
 800c396:	f840 3f04 	str.w	r3, [r0, #4]!
 800c39a:	4288      	cmp	r0, r1
 800c39c:	d3f4      	bcc.n	800c388 <L_shift+0xc>
 800c39e:	bd70      	pop	{r4, r5, r6, pc}

0800c3a0 <__match>:
 800c3a0:	b530      	push	{r4, r5, lr}
 800c3a2:	6803      	ldr	r3, [r0, #0]
 800c3a4:	3301      	adds	r3, #1
 800c3a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3aa:	b914      	cbnz	r4, 800c3b2 <__match+0x12>
 800c3ac:	6003      	str	r3, [r0, #0]
 800c3ae:	2001      	movs	r0, #1
 800c3b0:	bd30      	pop	{r4, r5, pc}
 800c3b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3b6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c3ba:	2d19      	cmp	r5, #25
 800c3bc:	bf98      	it	ls
 800c3be:	3220      	addls	r2, #32
 800c3c0:	42a2      	cmp	r2, r4
 800c3c2:	d0f0      	beq.n	800c3a6 <__match+0x6>
 800c3c4:	2000      	movs	r0, #0
 800c3c6:	e7f3      	b.n	800c3b0 <__match+0x10>

0800c3c8 <__hexnan>:
 800c3c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3cc:	680b      	ldr	r3, [r1, #0]
 800c3ce:	6801      	ldr	r1, [r0, #0]
 800c3d0:	115e      	asrs	r6, r3, #5
 800c3d2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c3d6:	f013 031f 	ands.w	r3, r3, #31
 800c3da:	b087      	sub	sp, #28
 800c3dc:	bf18      	it	ne
 800c3de:	3604      	addne	r6, #4
 800c3e0:	2500      	movs	r5, #0
 800c3e2:	1f37      	subs	r7, r6, #4
 800c3e4:	4682      	mov	sl, r0
 800c3e6:	4690      	mov	r8, r2
 800c3e8:	9301      	str	r3, [sp, #4]
 800c3ea:	f846 5c04 	str.w	r5, [r6, #-4]
 800c3ee:	46b9      	mov	r9, r7
 800c3f0:	463c      	mov	r4, r7
 800c3f2:	9502      	str	r5, [sp, #8]
 800c3f4:	46ab      	mov	fp, r5
 800c3f6:	784a      	ldrb	r2, [r1, #1]
 800c3f8:	1c4b      	adds	r3, r1, #1
 800c3fa:	9303      	str	r3, [sp, #12]
 800c3fc:	b342      	cbz	r2, 800c450 <__hexnan+0x88>
 800c3fe:	4610      	mov	r0, r2
 800c400:	9105      	str	r1, [sp, #20]
 800c402:	9204      	str	r2, [sp, #16]
 800c404:	f7ff fd5e 	bl	800bec4 <__hexdig_fun>
 800c408:	2800      	cmp	r0, #0
 800c40a:	d14f      	bne.n	800c4ac <__hexnan+0xe4>
 800c40c:	9a04      	ldr	r2, [sp, #16]
 800c40e:	9905      	ldr	r1, [sp, #20]
 800c410:	2a20      	cmp	r2, #32
 800c412:	d818      	bhi.n	800c446 <__hexnan+0x7e>
 800c414:	9b02      	ldr	r3, [sp, #8]
 800c416:	459b      	cmp	fp, r3
 800c418:	dd13      	ble.n	800c442 <__hexnan+0x7a>
 800c41a:	454c      	cmp	r4, r9
 800c41c:	d206      	bcs.n	800c42c <__hexnan+0x64>
 800c41e:	2d07      	cmp	r5, #7
 800c420:	dc04      	bgt.n	800c42c <__hexnan+0x64>
 800c422:	462a      	mov	r2, r5
 800c424:	4649      	mov	r1, r9
 800c426:	4620      	mov	r0, r4
 800c428:	f7ff ffa8 	bl	800c37c <L_shift>
 800c42c:	4544      	cmp	r4, r8
 800c42e:	d950      	bls.n	800c4d2 <__hexnan+0x10a>
 800c430:	2300      	movs	r3, #0
 800c432:	f1a4 0904 	sub.w	r9, r4, #4
 800c436:	f844 3c04 	str.w	r3, [r4, #-4]
 800c43a:	f8cd b008 	str.w	fp, [sp, #8]
 800c43e:	464c      	mov	r4, r9
 800c440:	461d      	mov	r5, r3
 800c442:	9903      	ldr	r1, [sp, #12]
 800c444:	e7d7      	b.n	800c3f6 <__hexnan+0x2e>
 800c446:	2a29      	cmp	r2, #41	; 0x29
 800c448:	d156      	bne.n	800c4f8 <__hexnan+0x130>
 800c44a:	3102      	adds	r1, #2
 800c44c:	f8ca 1000 	str.w	r1, [sl]
 800c450:	f1bb 0f00 	cmp.w	fp, #0
 800c454:	d050      	beq.n	800c4f8 <__hexnan+0x130>
 800c456:	454c      	cmp	r4, r9
 800c458:	d206      	bcs.n	800c468 <__hexnan+0xa0>
 800c45a:	2d07      	cmp	r5, #7
 800c45c:	dc04      	bgt.n	800c468 <__hexnan+0xa0>
 800c45e:	462a      	mov	r2, r5
 800c460:	4649      	mov	r1, r9
 800c462:	4620      	mov	r0, r4
 800c464:	f7ff ff8a 	bl	800c37c <L_shift>
 800c468:	4544      	cmp	r4, r8
 800c46a:	d934      	bls.n	800c4d6 <__hexnan+0x10e>
 800c46c:	f1a8 0204 	sub.w	r2, r8, #4
 800c470:	4623      	mov	r3, r4
 800c472:	f853 1b04 	ldr.w	r1, [r3], #4
 800c476:	f842 1f04 	str.w	r1, [r2, #4]!
 800c47a:	429f      	cmp	r7, r3
 800c47c:	d2f9      	bcs.n	800c472 <__hexnan+0xaa>
 800c47e:	1b3b      	subs	r3, r7, r4
 800c480:	f023 0303 	bic.w	r3, r3, #3
 800c484:	3304      	adds	r3, #4
 800c486:	3401      	adds	r4, #1
 800c488:	3e03      	subs	r6, #3
 800c48a:	42b4      	cmp	r4, r6
 800c48c:	bf88      	it	hi
 800c48e:	2304      	movhi	r3, #4
 800c490:	4443      	add	r3, r8
 800c492:	2200      	movs	r2, #0
 800c494:	f843 2b04 	str.w	r2, [r3], #4
 800c498:	429f      	cmp	r7, r3
 800c49a:	d2fb      	bcs.n	800c494 <__hexnan+0xcc>
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	b91b      	cbnz	r3, 800c4a8 <__hexnan+0xe0>
 800c4a0:	4547      	cmp	r7, r8
 800c4a2:	d127      	bne.n	800c4f4 <__hexnan+0x12c>
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	603b      	str	r3, [r7, #0]
 800c4a8:	2005      	movs	r0, #5
 800c4aa:	e026      	b.n	800c4fa <__hexnan+0x132>
 800c4ac:	3501      	adds	r5, #1
 800c4ae:	2d08      	cmp	r5, #8
 800c4b0:	f10b 0b01 	add.w	fp, fp, #1
 800c4b4:	dd06      	ble.n	800c4c4 <__hexnan+0xfc>
 800c4b6:	4544      	cmp	r4, r8
 800c4b8:	d9c3      	bls.n	800c442 <__hexnan+0x7a>
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4c0:	2501      	movs	r5, #1
 800c4c2:	3c04      	subs	r4, #4
 800c4c4:	6822      	ldr	r2, [r4, #0]
 800c4c6:	f000 000f 	and.w	r0, r0, #15
 800c4ca:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c4ce:	6022      	str	r2, [r4, #0]
 800c4d0:	e7b7      	b.n	800c442 <__hexnan+0x7a>
 800c4d2:	2508      	movs	r5, #8
 800c4d4:	e7b5      	b.n	800c442 <__hexnan+0x7a>
 800c4d6:	9b01      	ldr	r3, [sp, #4]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d0df      	beq.n	800c49c <__hexnan+0xd4>
 800c4dc:	f04f 32ff 	mov.w	r2, #4294967295
 800c4e0:	f1c3 0320 	rsb	r3, r3, #32
 800c4e4:	fa22 f303 	lsr.w	r3, r2, r3
 800c4e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c4ec:	401a      	ands	r2, r3
 800c4ee:	f846 2c04 	str.w	r2, [r6, #-4]
 800c4f2:	e7d3      	b.n	800c49c <__hexnan+0xd4>
 800c4f4:	3f04      	subs	r7, #4
 800c4f6:	e7d1      	b.n	800c49c <__hexnan+0xd4>
 800c4f8:	2004      	movs	r0, #4
 800c4fa:	b007      	add	sp, #28
 800c4fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c500 <_localeconv_r>:
 800c500:	4800      	ldr	r0, [pc, #0]	; (800c504 <_localeconv_r+0x4>)
 800c502:	4770      	bx	lr
 800c504:	20000188 	.word	0x20000188

0800c508 <_lseek_r>:
 800c508:	b538      	push	{r3, r4, r5, lr}
 800c50a:	4d07      	ldr	r5, [pc, #28]	; (800c528 <_lseek_r+0x20>)
 800c50c:	4604      	mov	r4, r0
 800c50e:	4608      	mov	r0, r1
 800c510:	4611      	mov	r1, r2
 800c512:	2200      	movs	r2, #0
 800c514:	602a      	str	r2, [r5, #0]
 800c516:	461a      	mov	r2, r3
 800c518:	f7f9 fb2e 	bl	8005b78 <_lseek>
 800c51c:	1c43      	adds	r3, r0, #1
 800c51e:	d102      	bne.n	800c526 <_lseek_r+0x1e>
 800c520:	682b      	ldr	r3, [r5, #0]
 800c522:	b103      	cbz	r3, 800c526 <_lseek_r+0x1e>
 800c524:	6023      	str	r3, [r4, #0]
 800c526:	bd38      	pop	{r3, r4, r5, pc}
 800c528:	20000784 	.word	0x20000784

0800c52c <malloc>:
 800c52c:	4b02      	ldr	r3, [pc, #8]	; (800c538 <malloc+0xc>)
 800c52e:	4601      	mov	r1, r0
 800c530:	6818      	ldr	r0, [r3, #0]
 800c532:	f000 bd3d 	b.w	800cfb0 <_malloc_r>
 800c536:	bf00      	nop
 800c538:	20000030 	.word	0x20000030

0800c53c <__ascii_mbtowc>:
 800c53c:	b082      	sub	sp, #8
 800c53e:	b901      	cbnz	r1, 800c542 <__ascii_mbtowc+0x6>
 800c540:	a901      	add	r1, sp, #4
 800c542:	b142      	cbz	r2, 800c556 <__ascii_mbtowc+0x1a>
 800c544:	b14b      	cbz	r3, 800c55a <__ascii_mbtowc+0x1e>
 800c546:	7813      	ldrb	r3, [r2, #0]
 800c548:	600b      	str	r3, [r1, #0]
 800c54a:	7812      	ldrb	r2, [r2, #0]
 800c54c:	1e10      	subs	r0, r2, #0
 800c54e:	bf18      	it	ne
 800c550:	2001      	movne	r0, #1
 800c552:	b002      	add	sp, #8
 800c554:	4770      	bx	lr
 800c556:	4610      	mov	r0, r2
 800c558:	e7fb      	b.n	800c552 <__ascii_mbtowc+0x16>
 800c55a:	f06f 0001 	mvn.w	r0, #1
 800c55e:	e7f8      	b.n	800c552 <__ascii_mbtowc+0x16>

0800c560 <memcpy>:
 800c560:	440a      	add	r2, r1
 800c562:	4291      	cmp	r1, r2
 800c564:	f100 33ff 	add.w	r3, r0, #4294967295
 800c568:	d100      	bne.n	800c56c <memcpy+0xc>
 800c56a:	4770      	bx	lr
 800c56c:	b510      	push	{r4, lr}
 800c56e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c572:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c576:	4291      	cmp	r1, r2
 800c578:	d1f9      	bne.n	800c56e <memcpy+0xe>
 800c57a:	bd10      	pop	{r4, pc}

0800c57c <_Balloc>:
 800c57c:	b570      	push	{r4, r5, r6, lr}
 800c57e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c580:	4604      	mov	r4, r0
 800c582:	460d      	mov	r5, r1
 800c584:	b976      	cbnz	r6, 800c5a4 <_Balloc+0x28>
 800c586:	2010      	movs	r0, #16
 800c588:	f7ff ffd0 	bl	800c52c <malloc>
 800c58c:	4602      	mov	r2, r0
 800c58e:	6260      	str	r0, [r4, #36]	; 0x24
 800c590:	b920      	cbnz	r0, 800c59c <_Balloc+0x20>
 800c592:	4b18      	ldr	r3, [pc, #96]	; (800c5f4 <_Balloc+0x78>)
 800c594:	4818      	ldr	r0, [pc, #96]	; (800c5f8 <_Balloc+0x7c>)
 800c596:	2166      	movs	r1, #102	; 0x66
 800c598:	f001 fb1c 	bl	800dbd4 <__assert_func>
 800c59c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c5a0:	6006      	str	r6, [r0, #0]
 800c5a2:	60c6      	str	r6, [r0, #12]
 800c5a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c5a6:	68f3      	ldr	r3, [r6, #12]
 800c5a8:	b183      	cbz	r3, 800c5cc <_Balloc+0x50>
 800c5aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5ac:	68db      	ldr	r3, [r3, #12]
 800c5ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c5b2:	b9b8      	cbnz	r0, 800c5e4 <_Balloc+0x68>
 800c5b4:	2101      	movs	r1, #1
 800c5b6:	fa01 f605 	lsl.w	r6, r1, r5
 800c5ba:	1d72      	adds	r2, r6, #5
 800c5bc:	0092      	lsls	r2, r2, #2
 800c5be:	4620      	mov	r0, r4
 800c5c0:	f000 fc97 	bl	800cef2 <_calloc_r>
 800c5c4:	b160      	cbz	r0, 800c5e0 <_Balloc+0x64>
 800c5c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c5ca:	e00e      	b.n	800c5ea <_Balloc+0x6e>
 800c5cc:	2221      	movs	r2, #33	; 0x21
 800c5ce:	2104      	movs	r1, #4
 800c5d0:	4620      	mov	r0, r4
 800c5d2:	f000 fc8e 	bl	800cef2 <_calloc_r>
 800c5d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5d8:	60f0      	str	r0, [r6, #12]
 800c5da:	68db      	ldr	r3, [r3, #12]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d1e4      	bne.n	800c5aa <_Balloc+0x2e>
 800c5e0:	2000      	movs	r0, #0
 800c5e2:	bd70      	pop	{r4, r5, r6, pc}
 800c5e4:	6802      	ldr	r2, [r0, #0]
 800c5e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c5f0:	e7f7      	b.n	800c5e2 <_Balloc+0x66>
 800c5f2:	bf00      	nop
 800c5f4:	0800e96e 	.word	0x0800e96e
 800c5f8:	0800ea74 	.word	0x0800ea74

0800c5fc <_Bfree>:
 800c5fc:	b570      	push	{r4, r5, r6, lr}
 800c5fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c600:	4605      	mov	r5, r0
 800c602:	460c      	mov	r4, r1
 800c604:	b976      	cbnz	r6, 800c624 <_Bfree+0x28>
 800c606:	2010      	movs	r0, #16
 800c608:	f7ff ff90 	bl	800c52c <malloc>
 800c60c:	4602      	mov	r2, r0
 800c60e:	6268      	str	r0, [r5, #36]	; 0x24
 800c610:	b920      	cbnz	r0, 800c61c <_Bfree+0x20>
 800c612:	4b09      	ldr	r3, [pc, #36]	; (800c638 <_Bfree+0x3c>)
 800c614:	4809      	ldr	r0, [pc, #36]	; (800c63c <_Bfree+0x40>)
 800c616:	218a      	movs	r1, #138	; 0x8a
 800c618:	f001 fadc 	bl	800dbd4 <__assert_func>
 800c61c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c620:	6006      	str	r6, [r0, #0]
 800c622:	60c6      	str	r6, [r0, #12]
 800c624:	b13c      	cbz	r4, 800c636 <_Bfree+0x3a>
 800c626:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c628:	6862      	ldr	r2, [r4, #4]
 800c62a:	68db      	ldr	r3, [r3, #12]
 800c62c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c630:	6021      	str	r1, [r4, #0]
 800c632:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c636:	bd70      	pop	{r4, r5, r6, pc}
 800c638:	0800e96e 	.word	0x0800e96e
 800c63c:	0800ea74 	.word	0x0800ea74

0800c640 <__multadd>:
 800c640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c644:	690e      	ldr	r6, [r1, #16]
 800c646:	4607      	mov	r7, r0
 800c648:	4698      	mov	r8, r3
 800c64a:	460c      	mov	r4, r1
 800c64c:	f101 0014 	add.w	r0, r1, #20
 800c650:	2300      	movs	r3, #0
 800c652:	6805      	ldr	r5, [r0, #0]
 800c654:	b2a9      	uxth	r1, r5
 800c656:	fb02 8101 	mla	r1, r2, r1, r8
 800c65a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c65e:	0c2d      	lsrs	r5, r5, #16
 800c660:	fb02 c505 	mla	r5, r2, r5, ip
 800c664:	b289      	uxth	r1, r1
 800c666:	3301      	adds	r3, #1
 800c668:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c66c:	429e      	cmp	r6, r3
 800c66e:	f840 1b04 	str.w	r1, [r0], #4
 800c672:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c676:	dcec      	bgt.n	800c652 <__multadd+0x12>
 800c678:	f1b8 0f00 	cmp.w	r8, #0
 800c67c:	d022      	beq.n	800c6c4 <__multadd+0x84>
 800c67e:	68a3      	ldr	r3, [r4, #8]
 800c680:	42b3      	cmp	r3, r6
 800c682:	dc19      	bgt.n	800c6b8 <__multadd+0x78>
 800c684:	6861      	ldr	r1, [r4, #4]
 800c686:	4638      	mov	r0, r7
 800c688:	3101      	adds	r1, #1
 800c68a:	f7ff ff77 	bl	800c57c <_Balloc>
 800c68e:	4605      	mov	r5, r0
 800c690:	b928      	cbnz	r0, 800c69e <__multadd+0x5e>
 800c692:	4602      	mov	r2, r0
 800c694:	4b0d      	ldr	r3, [pc, #52]	; (800c6cc <__multadd+0x8c>)
 800c696:	480e      	ldr	r0, [pc, #56]	; (800c6d0 <__multadd+0x90>)
 800c698:	21b5      	movs	r1, #181	; 0xb5
 800c69a:	f001 fa9b 	bl	800dbd4 <__assert_func>
 800c69e:	6922      	ldr	r2, [r4, #16]
 800c6a0:	3202      	adds	r2, #2
 800c6a2:	f104 010c 	add.w	r1, r4, #12
 800c6a6:	0092      	lsls	r2, r2, #2
 800c6a8:	300c      	adds	r0, #12
 800c6aa:	f7ff ff59 	bl	800c560 <memcpy>
 800c6ae:	4621      	mov	r1, r4
 800c6b0:	4638      	mov	r0, r7
 800c6b2:	f7ff ffa3 	bl	800c5fc <_Bfree>
 800c6b6:	462c      	mov	r4, r5
 800c6b8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c6bc:	3601      	adds	r6, #1
 800c6be:	f8c3 8014 	str.w	r8, [r3, #20]
 800c6c2:	6126      	str	r6, [r4, #16]
 800c6c4:	4620      	mov	r0, r4
 800c6c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6ca:	bf00      	nop
 800c6cc:	0800e9e4 	.word	0x0800e9e4
 800c6d0:	0800ea74 	.word	0x0800ea74

0800c6d4 <__s2b>:
 800c6d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6d8:	460c      	mov	r4, r1
 800c6da:	4615      	mov	r5, r2
 800c6dc:	461f      	mov	r7, r3
 800c6de:	2209      	movs	r2, #9
 800c6e0:	3308      	adds	r3, #8
 800c6e2:	4606      	mov	r6, r0
 800c6e4:	fb93 f3f2 	sdiv	r3, r3, r2
 800c6e8:	2100      	movs	r1, #0
 800c6ea:	2201      	movs	r2, #1
 800c6ec:	429a      	cmp	r2, r3
 800c6ee:	db09      	blt.n	800c704 <__s2b+0x30>
 800c6f0:	4630      	mov	r0, r6
 800c6f2:	f7ff ff43 	bl	800c57c <_Balloc>
 800c6f6:	b940      	cbnz	r0, 800c70a <__s2b+0x36>
 800c6f8:	4602      	mov	r2, r0
 800c6fa:	4b19      	ldr	r3, [pc, #100]	; (800c760 <__s2b+0x8c>)
 800c6fc:	4819      	ldr	r0, [pc, #100]	; (800c764 <__s2b+0x90>)
 800c6fe:	21ce      	movs	r1, #206	; 0xce
 800c700:	f001 fa68 	bl	800dbd4 <__assert_func>
 800c704:	0052      	lsls	r2, r2, #1
 800c706:	3101      	adds	r1, #1
 800c708:	e7f0      	b.n	800c6ec <__s2b+0x18>
 800c70a:	9b08      	ldr	r3, [sp, #32]
 800c70c:	6143      	str	r3, [r0, #20]
 800c70e:	2d09      	cmp	r5, #9
 800c710:	f04f 0301 	mov.w	r3, #1
 800c714:	6103      	str	r3, [r0, #16]
 800c716:	dd16      	ble.n	800c746 <__s2b+0x72>
 800c718:	f104 0909 	add.w	r9, r4, #9
 800c71c:	46c8      	mov	r8, r9
 800c71e:	442c      	add	r4, r5
 800c720:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c724:	4601      	mov	r1, r0
 800c726:	3b30      	subs	r3, #48	; 0x30
 800c728:	220a      	movs	r2, #10
 800c72a:	4630      	mov	r0, r6
 800c72c:	f7ff ff88 	bl	800c640 <__multadd>
 800c730:	45a0      	cmp	r8, r4
 800c732:	d1f5      	bne.n	800c720 <__s2b+0x4c>
 800c734:	f1a5 0408 	sub.w	r4, r5, #8
 800c738:	444c      	add	r4, r9
 800c73a:	1b2d      	subs	r5, r5, r4
 800c73c:	1963      	adds	r3, r4, r5
 800c73e:	42bb      	cmp	r3, r7
 800c740:	db04      	blt.n	800c74c <__s2b+0x78>
 800c742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c746:	340a      	adds	r4, #10
 800c748:	2509      	movs	r5, #9
 800c74a:	e7f6      	b.n	800c73a <__s2b+0x66>
 800c74c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c750:	4601      	mov	r1, r0
 800c752:	3b30      	subs	r3, #48	; 0x30
 800c754:	220a      	movs	r2, #10
 800c756:	4630      	mov	r0, r6
 800c758:	f7ff ff72 	bl	800c640 <__multadd>
 800c75c:	e7ee      	b.n	800c73c <__s2b+0x68>
 800c75e:	bf00      	nop
 800c760:	0800e9e4 	.word	0x0800e9e4
 800c764:	0800ea74 	.word	0x0800ea74

0800c768 <__hi0bits>:
 800c768:	0c03      	lsrs	r3, r0, #16
 800c76a:	041b      	lsls	r3, r3, #16
 800c76c:	b9d3      	cbnz	r3, 800c7a4 <__hi0bits+0x3c>
 800c76e:	0400      	lsls	r0, r0, #16
 800c770:	2310      	movs	r3, #16
 800c772:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c776:	bf04      	itt	eq
 800c778:	0200      	lsleq	r0, r0, #8
 800c77a:	3308      	addeq	r3, #8
 800c77c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c780:	bf04      	itt	eq
 800c782:	0100      	lsleq	r0, r0, #4
 800c784:	3304      	addeq	r3, #4
 800c786:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c78a:	bf04      	itt	eq
 800c78c:	0080      	lsleq	r0, r0, #2
 800c78e:	3302      	addeq	r3, #2
 800c790:	2800      	cmp	r0, #0
 800c792:	db05      	blt.n	800c7a0 <__hi0bits+0x38>
 800c794:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c798:	f103 0301 	add.w	r3, r3, #1
 800c79c:	bf08      	it	eq
 800c79e:	2320      	moveq	r3, #32
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	4770      	bx	lr
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	e7e4      	b.n	800c772 <__hi0bits+0xa>

0800c7a8 <__lo0bits>:
 800c7a8:	6803      	ldr	r3, [r0, #0]
 800c7aa:	f013 0207 	ands.w	r2, r3, #7
 800c7ae:	4601      	mov	r1, r0
 800c7b0:	d00b      	beq.n	800c7ca <__lo0bits+0x22>
 800c7b2:	07da      	lsls	r2, r3, #31
 800c7b4:	d424      	bmi.n	800c800 <__lo0bits+0x58>
 800c7b6:	0798      	lsls	r0, r3, #30
 800c7b8:	bf49      	itett	mi
 800c7ba:	085b      	lsrmi	r3, r3, #1
 800c7bc:	089b      	lsrpl	r3, r3, #2
 800c7be:	2001      	movmi	r0, #1
 800c7c0:	600b      	strmi	r3, [r1, #0]
 800c7c2:	bf5c      	itt	pl
 800c7c4:	600b      	strpl	r3, [r1, #0]
 800c7c6:	2002      	movpl	r0, #2
 800c7c8:	4770      	bx	lr
 800c7ca:	b298      	uxth	r0, r3
 800c7cc:	b9b0      	cbnz	r0, 800c7fc <__lo0bits+0x54>
 800c7ce:	0c1b      	lsrs	r3, r3, #16
 800c7d0:	2010      	movs	r0, #16
 800c7d2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c7d6:	bf04      	itt	eq
 800c7d8:	0a1b      	lsreq	r3, r3, #8
 800c7da:	3008      	addeq	r0, #8
 800c7dc:	071a      	lsls	r2, r3, #28
 800c7de:	bf04      	itt	eq
 800c7e0:	091b      	lsreq	r3, r3, #4
 800c7e2:	3004      	addeq	r0, #4
 800c7e4:	079a      	lsls	r2, r3, #30
 800c7e6:	bf04      	itt	eq
 800c7e8:	089b      	lsreq	r3, r3, #2
 800c7ea:	3002      	addeq	r0, #2
 800c7ec:	07da      	lsls	r2, r3, #31
 800c7ee:	d403      	bmi.n	800c7f8 <__lo0bits+0x50>
 800c7f0:	085b      	lsrs	r3, r3, #1
 800c7f2:	f100 0001 	add.w	r0, r0, #1
 800c7f6:	d005      	beq.n	800c804 <__lo0bits+0x5c>
 800c7f8:	600b      	str	r3, [r1, #0]
 800c7fa:	4770      	bx	lr
 800c7fc:	4610      	mov	r0, r2
 800c7fe:	e7e8      	b.n	800c7d2 <__lo0bits+0x2a>
 800c800:	2000      	movs	r0, #0
 800c802:	4770      	bx	lr
 800c804:	2020      	movs	r0, #32
 800c806:	4770      	bx	lr

0800c808 <__i2b>:
 800c808:	b510      	push	{r4, lr}
 800c80a:	460c      	mov	r4, r1
 800c80c:	2101      	movs	r1, #1
 800c80e:	f7ff feb5 	bl	800c57c <_Balloc>
 800c812:	4602      	mov	r2, r0
 800c814:	b928      	cbnz	r0, 800c822 <__i2b+0x1a>
 800c816:	4b05      	ldr	r3, [pc, #20]	; (800c82c <__i2b+0x24>)
 800c818:	4805      	ldr	r0, [pc, #20]	; (800c830 <__i2b+0x28>)
 800c81a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c81e:	f001 f9d9 	bl	800dbd4 <__assert_func>
 800c822:	2301      	movs	r3, #1
 800c824:	6144      	str	r4, [r0, #20]
 800c826:	6103      	str	r3, [r0, #16]
 800c828:	bd10      	pop	{r4, pc}
 800c82a:	bf00      	nop
 800c82c:	0800e9e4 	.word	0x0800e9e4
 800c830:	0800ea74 	.word	0x0800ea74

0800c834 <__multiply>:
 800c834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c838:	4614      	mov	r4, r2
 800c83a:	690a      	ldr	r2, [r1, #16]
 800c83c:	6923      	ldr	r3, [r4, #16]
 800c83e:	429a      	cmp	r2, r3
 800c840:	bfb8      	it	lt
 800c842:	460b      	movlt	r3, r1
 800c844:	460d      	mov	r5, r1
 800c846:	bfbc      	itt	lt
 800c848:	4625      	movlt	r5, r4
 800c84a:	461c      	movlt	r4, r3
 800c84c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c850:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c854:	68ab      	ldr	r3, [r5, #8]
 800c856:	6869      	ldr	r1, [r5, #4]
 800c858:	eb0a 0709 	add.w	r7, sl, r9
 800c85c:	42bb      	cmp	r3, r7
 800c85e:	b085      	sub	sp, #20
 800c860:	bfb8      	it	lt
 800c862:	3101      	addlt	r1, #1
 800c864:	f7ff fe8a 	bl	800c57c <_Balloc>
 800c868:	b930      	cbnz	r0, 800c878 <__multiply+0x44>
 800c86a:	4602      	mov	r2, r0
 800c86c:	4b42      	ldr	r3, [pc, #264]	; (800c978 <__multiply+0x144>)
 800c86e:	4843      	ldr	r0, [pc, #268]	; (800c97c <__multiply+0x148>)
 800c870:	f240 115d 	movw	r1, #349	; 0x15d
 800c874:	f001 f9ae 	bl	800dbd4 <__assert_func>
 800c878:	f100 0614 	add.w	r6, r0, #20
 800c87c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c880:	4633      	mov	r3, r6
 800c882:	2200      	movs	r2, #0
 800c884:	4543      	cmp	r3, r8
 800c886:	d31e      	bcc.n	800c8c6 <__multiply+0x92>
 800c888:	f105 0c14 	add.w	ip, r5, #20
 800c88c:	f104 0314 	add.w	r3, r4, #20
 800c890:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c894:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c898:	9202      	str	r2, [sp, #8]
 800c89a:	ebac 0205 	sub.w	r2, ip, r5
 800c89e:	3a15      	subs	r2, #21
 800c8a0:	f022 0203 	bic.w	r2, r2, #3
 800c8a4:	3204      	adds	r2, #4
 800c8a6:	f105 0115 	add.w	r1, r5, #21
 800c8aa:	458c      	cmp	ip, r1
 800c8ac:	bf38      	it	cc
 800c8ae:	2204      	movcc	r2, #4
 800c8b0:	9201      	str	r2, [sp, #4]
 800c8b2:	9a02      	ldr	r2, [sp, #8]
 800c8b4:	9303      	str	r3, [sp, #12]
 800c8b6:	429a      	cmp	r2, r3
 800c8b8:	d808      	bhi.n	800c8cc <__multiply+0x98>
 800c8ba:	2f00      	cmp	r7, #0
 800c8bc:	dc55      	bgt.n	800c96a <__multiply+0x136>
 800c8be:	6107      	str	r7, [r0, #16]
 800c8c0:	b005      	add	sp, #20
 800c8c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8c6:	f843 2b04 	str.w	r2, [r3], #4
 800c8ca:	e7db      	b.n	800c884 <__multiply+0x50>
 800c8cc:	f8b3 a000 	ldrh.w	sl, [r3]
 800c8d0:	f1ba 0f00 	cmp.w	sl, #0
 800c8d4:	d020      	beq.n	800c918 <__multiply+0xe4>
 800c8d6:	f105 0e14 	add.w	lr, r5, #20
 800c8da:	46b1      	mov	r9, r6
 800c8dc:	2200      	movs	r2, #0
 800c8de:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c8e2:	f8d9 b000 	ldr.w	fp, [r9]
 800c8e6:	b2a1      	uxth	r1, r4
 800c8e8:	fa1f fb8b 	uxth.w	fp, fp
 800c8ec:	fb0a b101 	mla	r1, sl, r1, fp
 800c8f0:	4411      	add	r1, r2
 800c8f2:	f8d9 2000 	ldr.w	r2, [r9]
 800c8f6:	0c24      	lsrs	r4, r4, #16
 800c8f8:	0c12      	lsrs	r2, r2, #16
 800c8fa:	fb0a 2404 	mla	r4, sl, r4, r2
 800c8fe:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c902:	b289      	uxth	r1, r1
 800c904:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c908:	45f4      	cmp	ip, lr
 800c90a:	f849 1b04 	str.w	r1, [r9], #4
 800c90e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c912:	d8e4      	bhi.n	800c8de <__multiply+0xaa>
 800c914:	9901      	ldr	r1, [sp, #4]
 800c916:	5072      	str	r2, [r6, r1]
 800c918:	9a03      	ldr	r2, [sp, #12]
 800c91a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c91e:	3304      	adds	r3, #4
 800c920:	f1b9 0f00 	cmp.w	r9, #0
 800c924:	d01f      	beq.n	800c966 <__multiply+0x132>
 800c926:	6834      	ldr	r4, [r6, #0]
 800c928:	f105 0114 	add.w	r1, r5, #20
 800c92c:	46b6      	mov	lr, r6
 800c92e:	f04f 0a00 	mov.w	sl, #0
 800c932:	880a      	ldrh	r2, [r1, #0]
 800c934:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c938:	fb09 b202 	mla	r2, r9, r2, fp
 800c93c:	4492      	add	sl, r2
 800c93e:	b2a4      	uxth	r4, r4
 800c940:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c944:	f84e 4b04 	str.w	r4, [lr], #4
 800c948:	f851 4b04 	ldr.w	r4, [r1], #4
 800c94c:	f8be 2000 	ldrh.w	r2, [lr]
 800c950:	0c24      	lsrs	r4, r4, #16
 800c952:	fb09 2404 	mla	r4, r9, r4, r2
 800c956:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c95a:	458c      	cmp	ip, r1
 800c95c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c960:	d8e7      	bhi.n	800c932 <__multiply+0xfe>
 800c962:	9a01      	ldr	r2, [sp, #4]
 800c964:	50b4      	str	r4, [r6, r2]
 800c966:	3604      	adds	r6, #4
 800c968:	e7a3      	b.n	800c8b2 <__multiply+0x7e>
 800c96a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d1a5      	bne.n	800c8be <__multiply+0x8a>
 800c972:	3f01      	subs	r7, #1
 800c974:	e7a1      	b.n	800c8ba <__multiply+0x86>
 800c976:	bf00      	nop
 800c978:	0800e9e4 	.word	0x0800e9e4
 800c97c:	0800ea74 	.word	0x0800ea74

0800c980 <__pow5mult>:
 800c980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c984:	4615      	mov	r5, r2
 800c986:	f012 0203 	ands.w	r2, r2, #3
 800c98a:	4606      	mov	r6, r0
 800c98c:	460f      	mov	r7, r1
 800c98e:	d007      	beq.n	800c9a0 <__pow5mult+0x20>
 800c990:	4c25      	ldr	r4, [pc, #148]	; (800ca28 <__pow5mult+0xa8>)
 800c992:	3a01      	subs	r2, #1
 800c994:	2300      	movs	r3, #0
 800c996:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c99a:	f7ff fe51 	bl	800c640 <__multadd>
 800c99e:	4607      	mov	r7, r0
 800c9a0:	10ad      	asrs	r5, r5, #2
 800c9a2:	d03d      	beq.n	800ca20 <__pow5mult+0xa0>
 800c9a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c9a6:	b97c      	cbnz	r4, 800c9c8 <__pow5mult+0x48>
 800c9a8:	2010      	movs	r0, #16
 800c9aa:	f7ff fdbf 	bl	800c52c <malloc>
 800c9ae:	4602      	mov	r2, r0
 800c9b0:	6270      	str	r0, [r6, #36]	; 0x24
 800c9b2:	b928      	cbnz	r0, 800c9c0 <__pow5mult+0x40>
 800c9b4:	4b1d      	ldr	r3, [pc, #116]	; (800ca2c <__pow5mult+0xac>)
 800c9b6:	481e      	ldr	r0, [pc, #120]	; (800ca30 <__pow5mult+0xb0>)
 800c9b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c9bc:	f001 f90a 	bl	800dbd4 <__assert_func>
 800c9c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c9c4:	6004      	str	r4, [r0, #0]
 800c9c6:	60c4      	str	r4, [r0, #12]
 800c9c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c9cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c9d0:	b94c      	cbnz	r4, 800c9e6 <__pow5mult+0x66>
 800c9d2:	f240 2171 	movw	r1, #625	; 0x271
 800c9d6:	4630      	mov	r0, r6
 800c9d8:	f7ff ff16 	bl	800c808 <__i2b>
 800c9dc:	2300      	movs	r3, #0
 800c9de:	f8c8 0008 	str.w	r0, [r8, #8]
 800c9e2:	4604      	mov	r4, r0
 800c9e4:	6003      	str	r3, [r0, #0]
 800c9e6:	f04f 0900 	mov.w	r9, #0
 800c9ea:	07eb      	lsls	r3, r5, #31
 800c9ec:	d50a      	bpl.n	800ca04 <__pow5mult+0x84>
 800c9ee:	4639      	mov	r1, r7
 800c9f0:	4622      	mov	r2, r4
 800c9f2:	4630      	mov	r0, r6
 800c9f4:	f7ff ff1e 	bl	800c834 <__multiply>
 800c9f8:	4639      	mov	r1, r7
 800c9fa:	4680      	mov	r8, r0
 800c9fc:	4630      	mov	r0, r6
 800c9fe:	f7ff fdfd 	bl	800c5fc <_Bfree>
 800ca02:	4647      	mov	r7, r8
 800ca04:	106d      	asrs	r5, r5, #1
 800ca06:	d00b      	beq.n	800ca20 <__pow5mult+0xa0>
 800ca08:	6820      	ldr	r0, [r4, #0]
 800ca0a:	b938      	cbnz	r0, 800ca1c <__pow5mult+0x9c>
 800ca0c:	4622      	mov	r2, r4
 800ca0e:	4621      	mov	r1, r4
 800ca10:	4630      	mov	r0, r6
 800ca12:	f7ff ff0f 	bl	800c834 <__multiply>
 800ca16:	6020      	str	r0, [r4, #0]
 800ca18:	f8c0 9000 	str.w	r9, [r0]
 800ca1c:	4604      	mov	r4, r0
 800ca1e:	e7e4      	b.n	800c9ea <__pow5mult+0x6a>
 800ca20:	4638      	mov	r0, r7
 800ca22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca26:	bf00      	nop
 800ca28:	0800ebc8 	.word	0x0800ebc8
 800ca2c:	0800e96e 	.word	0x0800e96e
 800ca30:	0800ea74 	.word	0x0800ea74

0800ca34 <__lshift>:
 800ca34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca38:	460c      	mov	r4, r1
 800ca3a:	6849      	ldr	r1, [r1, #4]
 800ca3c:	6923      	ldr	r3, [r4, #16]
 800ca3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ca42:	68a3      	ldr	r3, [r4, #8]
 800ca44:	4607      	mov	r7, r0
 800ca46:	4691      	mov	r9, r2
 800ca48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ca4c:	f108 0601 	add.w	r6, r8, #1
 800ca50:	42b3      	cmp	r3, r6
 800ca52:	db0b      	blt.n	800ca6c <__lshift+0x38>
 800ca54:	4638      	mov	r0, r7
 800ca56:	f7ff fd91 	bl	800c57c <_Balloc>
 800ca5a:	4605      	mov	r5, r0
 800ca5c:	b948      	cbnz	r0, 800ca72 <__lshift+0x3e>
 800ca5e:	4602      	mov	r2, r0
 800ca60:	4b28      	ldr	r3, [pc, #160]	; (800cb04 <__lshift+0xd0>)
 800ca62:	4829      	ldr	r0, [pc, #164]	; (800cb08 <__lshift+0xd4>)
 800ca64:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ca68:	f001 f8b4 	bl	800dbd4 <__assert_func>
 800ca6c:	3101      	adds	r1, #1
 800ca6e:	005b      	lsls	r3, r3, #1
 800ca70:	e7ee      	b.n	800ca50 <__lshift+0x1c>
 800ca72:	2300      	movs	r3, #0
 800ca74:	f100 0114 	add.w	r1, r0, #20
 800ca78:	f100 0210 	add.w	r2, r0, #16
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	4553      	cmp	r3, sl
 800ca80:	db33      	blt.n	800caea <__lshift+0xb6>
 800ca82:	6920      	ldr	r0, [r4, #16]
 800ca84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ca88:	f104 0314 	add.w	r3, r4, #20
 800ca8c:	f019 091f 	ands.w	r9, r9, #31
 800ca90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ca94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ca98:	d02b      	beq.n	800caf2 <__lshift+0xbe>
 800ca9a:	f1c9 0e20 	rsb	lr, r9, #32
 800ca9e:	468a      	mov	sl, r1
 800caa0:	2200      	movs	r2, #0
 800caa2:	6818      	ldr	r0, [r3, #0]
 800caa4:	fa00 f009 	lsl.w	r0, r0, r9
 800caa8:	4302      	orrs	r2, r0
 800caaa:	f84a 2b04 	str.w	r2, [sl], #4
 800caae:	f853 2b04 	ldr.w	r2, [r3], #4
 800cab2:	459c      	cmp	ip, r3
 800cab4:	fa22 f20e 	lsr.w	r2, r2, lr
 800cab8:	d8f3      	bhi.n	800caa2 <__lshift+0x6e>
 800caba:	ebac 0304 	sub.w	r3, ip, r4
 800cabe:	3b15      	subs	r3, #21
 800cac0:	f023 0303 	bic.w	r3, r3, #3
 800cac4:	3304      	adds	r3, #4
 800cac6:	f104 0015 	add.w	r0, r4, #21
 800caca:	4584      	cmp	ip, r0
 800cacc:	bf38      	it	cc
 800cace:	2304      	movcc	r3, #4
 800cad0:	50ca      	str	r2, [r1, r3]
 800cad2:	b10a      	cbz	r2, 800cad8 <__lshift+0xa4>
 800cad4:	f108 0602 	add.w	r6, r8, #2
 800cad8:	3e01      	subs	r6, #1
 800cada:	4638      	mov	r0, r7
 800cadc:	612e      	str	r6, [r5, #16]
 800cade:	4621      	mov	r1, r4
 800cae0:	f7ff fd8c 	bl	800c5fc <_Bfree>
 800cae4:	4628      	mov	r0, r5
 800cae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caea:	f842 0f04 	str.w	r0, [r2, #4]!
 800caee:	3301      	adds	r3, #1
 800caf0:	e7c5      	b.n	800ca7e <__lshift+0x4a>
 800caf2:	3904      	subs	r1, #4
 800caf4:	f853 2b04 	ldr.w	r2, [r3], #4
 800caf8:	f841 2f04 	str.w	r2, [r1, #4]!
 800cafc:	459c      	cmp	ip, r3
 800cafe:	d8f9      	bhi.n	800caf4 <__lshift+0xc0>
 800cb00:	e7ea      	b.n	800cad8 <__lshift+0xa4>
 800cb02:	bf00      	nop
 800cb04:	0800e9e4 	.word	0x0800e9e4
 800cb08:	0800ea74 	.word	0x0800ea74

0800cb0c <__mcmp>:
 800cb0c:	b530      	push	{r4, r5, lr}
 800cb0e:	6902      	ldr	r2, [r0, #16]
 800cb10:	690c      	ldr	r4, [r1, #16]
 800cb12:	1b12      	subs	r2, r2, r4
 800cb14:	d10e      	bne.n	800cb34 <__mcmp+0x28>
 800cb16:	f100 0314 	add.w	r3, r0, #20
 800cb1a:	3114      	adds	r1, #20
 800cb1c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cb20:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cb24:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cb28:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cb2c:	42a5      	cmp	r5, r4
 800cb2e:	d003      	beq.n	800cb38 <__mcmp+0x2c>
 800cb30:	d305      	bcc.n	800cb3e <__mcmp+0x32>
 800cb32:	2201      	movs	r2, #1
 800cb34:	4610      	mov	r0, r2
 800cb36:	bd30      	pop	{r4, r5, pc}
 800cb38:	4283      	cmp	r3, r0
 800cb3a:	d3f3      	bcc.n	800cb24 <__mcmp+0x18>
 800cb3c:	e7fa      	b.n	800cb34 <__mcmp+0x28>
 800cb3e:	f04f 32ff 	mov.w	r2, #4294967295
 800cb42:	e7f7      	b.n	800cb34 <__mcmp+0x28>

0800cb44 <__mdiff>:
 800cb44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb48:	460c      	mov	r4, r1
 800cb4a:	4606      	mov	r6, r0
 800cb4c:	4611      	mov	r1, r2
 800cb4e:	4620      	mov	r0, r4
 800cb50:	4617      	mov	r7, r2
 800cb52:	f7ff ffdb 	bl	800cb0c <__mcmp>
 800cb56:	1e05      	subs	r5, r0, #0
 800cb58:	d110      	bne.n	800cb7c <__mdiff+0x38>
 800cb5a:	4629      	mov	r1, r5
 800cb5c:	4630      	mov	r0, r6
 800cb5e:	f7ff fd0d 	bl	800c57c <_Balloc>
 800cb62:	b930      	cbnz	r0, 800cb72 <__mdiff+0x2e>
 800cb64:	4b39      	ldr	r3, [pc, #228]	; (800cc4c <__mdiff+0x108>)
 800cb66:	4602      	mov	r2, r0
 800cb68:	f240 2132 	movw	r1, #562	; 0x232
 800cb6c:	4838      	ldr	r0, [pc, #224]	; (800cc50 <__mdiff+0x10c>)
 800cb6e:	f001 f831 	bl	800dbd4 <__assert_func>
 800cb72:	2301      	movs	r3, #1
 800cb74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cb78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb7c:	bfa4      	itt	ge
 800cb7e:	463b      	movge	r3, r7
 800cb80:	4627      	movge	r7, r4
 800cb82:	4630      	mov	r0, r6
 800cb84:	6879      	ldr	r1, [r7, #4]
 800cb86:	bfa6      	itte	ge
 800cb88:	461c      	movge	r4, r3
 800cb8a:	2500      	movge	r5, #0
 800cb8c:	2501      	movlt	r5, #1
 800cb8e:	f7ff fcf5 	bl	800c57c <_Balloc>
 800cb92:	b920      	cbnz	r0, 800cb9e <__mdiff+0x5a>
 800cb94:	4b2d      	ldr	r3, [pc, #180]	; (800cc4c <__mdiff+0x108>)
 800cb96:	4602      	mov	r2, r0
 800cb98:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cb9c:	e7e6      	b.n	800cb6c <__mdiff+0x28>
 800cb9e:	693e      	ldr	r6, [r7, #16]
 800cba0:	60c5      	str	r5, [r0, #12]
 800cba2:	6925      	ldr	r5, [r4, #16]
 800cba4:	f107 0114 	add.w	r1, r7, #20
 800cba8:	f104 0914 	add.w	r9, r4, #20
 800cbac:	f100 0e14 	add.w	lr, r0, #20
 800cbb0:	f107 0210 	add.w	r2, r7, #16
 800cbb4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800cbb8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800cbbc:	46f2      	mov	sl, lr
 800cbbe:	2700      	movs	r7, #0
 800cbc0:	f859 3b04 	ldr.w	r3, [r9], #4
 800cbc4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cbc8:	fa1f f883 	uxth.w	r8, r3
 800cbcc:	fa17 f78b 	uxtah	r7, r7, fp
 800cbd0:	0c1b      	lsrs	r3, r3, #16
 800cbd2:	eba7 0808 	sub.w	r8, r7, r8
 800cbd6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cbda:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cbde:	fa1f f888 	uxth.w	r8, r8
 800cbe2:	141f      	asrs	r7, r3, #16
 800cbe4:	454d      	cmp	r5, r9
 800cbe6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cbea:	f84a 3b04 	str.w	r3, [sl], #4
 800cbee:	d8e7      	bhi.n	800cbc0 <__mdiff+0x7c>
 800cbf0:	1b2b      	subs	r3, r5, r4
 800cbf2:	3b15      	subs	r3, #21
 800cbf4:	f023 0303 	bic.w	r3, r3, #3
 800cbf8:	3304      	adds	r3, #4
 800cbfa:	3415      	adds	r4, #21
 800cbfc:	42a5      	cmp	r5, r4
 800cbfe:	bf38      	it	cc
 800cc00:	2304      	movcc	r3, #4
 800cc02:	4419      	add	r1, r3
 800cc04:	4473      	add	r3, lr
 800cc06:	469e      	mov	lr, r3
 800cc08:	460d      	mov	r5, r1
 800cc0a:	4565      	cmp	r5, ip
 800cc0c:	d30e      	bcc.n	800cc2c <__mdiff+0xe8>
 800cc0e:	f10c 0203 	add.w	r2, ip, #3
 800cc12:	1a52      	subs	r2, r2, r1
 800cc14:	f022 0203 	bic.w	r2, r2, #3
 800cc18:	3903      	subs	r1, #3
 800cc1a:	458c      	cmp	ip, r1
 800cc1c:	bf38      	it	cc
 800cc1e:	2200      	movcc	r2, #0
 800cc20:	441a      	add	r2, r3
 800cc22:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cc26:	b17b      	cbz	r3, 800cc48 <__mdiff+0x104>
 800cc28:	6106      	str	r6, [r0, #16]
 800cc2a:	e7a5      	b.n	800cb78 <__mdiff+0x34>
 800cc2c:	f855 8b04 	ldr.w	r8, [r5], #4
 800cc30:	fa17 f488 	uxtah	r4, r7, r8
 800cc34:	1422      	asrs	r2, r4, #16
 800cc36:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800cc3a:	b2a4      	uxth	r4, r4
 800cc3c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800cc40:	f84e 4b04 	str.w	r4, [lr], #4
 800cc44:	1417      	asrs	r7, r2, #16
 800cc46:	e7e0      	b.n	800cc0a <__mdiff+0xc6>
 800cc48:	3e01      	subs	r6, #1
 800cc4a:	e7ea      	b.n	800cc22 <__mdiff+0xde>
 800cc4c:	0800e9e4 	.word	0x0800e9e4
 800cc50:	0800ea74 	.word	0x0800ea74

0800cc54 <__ulp>:
 800cc54:	b082      	sub	sp, #8
 800cc56:	ed8d 0b00 	vstr	d0, [sp]
 800cc5a:	9b01      	ldr	r3, [sp, #4]
 800cc5c:	4912      	ldr	r1, [pc, #72]	; (800cca8 <__ulp+0x54>)
 800cc5e:	4019      	ands	r1, r3
 800cc60:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800cc64:	2900      	cmp	r1, #0
 800cc66:	dd05      	ble.n	800cc74 <__ulp+0x20>
 800cc68:	2200      	movs	r2, #0
 800cc6a:	460b      	mov	r3, r1
 800cc6c:	ec43 2b10 	vmov	d0, r2, r3
 800cc70:	b002      	add	sp, #8
 800cc72:	4770      	bx	lr
 800cc74:	4249      	negs	r1, r1
 800cc76:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800cc7a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800cc7e:	f04f 0200 	mov.w	r2, #0
 800cc82:	f04f 0300 	mov.w	r3, #0
 800cc86:	da04      	bge.n	800cc92 <__ulp+0x3e>
 800cc88:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800cc8c:	fa41 f300 	asr.w	r3, r1, r0
 800cc90:	e7ec      	b.n	800cc6c <__ulp+0x18>
 800cc92:	f1a0 0114 	sub.w	r1, r0, #20
 800cc96:	291e      	cmp	r1, #30
 800cc98:	bfda      	itte	le
 800cc9a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800cc9e:	fa20 f101 	lsrle.w	r1, r0, r1
 800cca2:	2101      	movgt	r1, #1
 800cca4:	460a      	mov	r2, r1
 800cca6:	e7e1      	b.n	800cc6c <__ulp+0x18>
 800cca8:	7ff00000 	.word	0x7ff00000

0800ccac <__b2d>:
 800ccac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccae:	6905      	ldr	r5, [r0, #16]
 800ccb0:	f100 0714 	add.w	r7, r0, #20
 800ccb4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ccb8:	1f2e      	subs	r6, r5, #4
 800ccba:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ccbe:	4620      	mov	r0, r4
 800ccc0:	f7ff fd52 	bl	800c768 <__hi0bits>
 800ccc4:	f1c0 0320 	rsb	r3, r0, #32
 800ccc8:	280a      	cmp	r0, #10
 800ccca:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800cd48 <__b2d+0x9c>
 800ccce:	600b      	str	r3, [r1, #0]
 800ccd0:	dc14      	bgt.n	800ccfc <__b2d+0x50>
 800ccd2:	f1c0 0e0b 	rsb	lr, r0, #11
 800ccd6:	fa24 f10e 	lsr.w	r1, r4, lr
 800ccda:	42b7      	cmp	r7, r6
 800ccdc:	ea41 030c 	orr.w	r3, r1, ip
 800cce0:	bf34      	ite	cc
 800cce2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cce6:	2100      	movcs	r1, #0
 800cce8:	3015      	adds	r0, #21
 800ccea:	fa04 f000 	lsl.w	r0, r4, r0
 800ccee:	fa21 f10e 	lsr.w	r1, r1, lr
 800ccf2:	ea40 0201 	orr.w	r2, r0, r1
 800ccf6:	ec43 2b10 	vmov	d0, r2, r3
 800ccfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ccfc:	42b7      	cmp	r7, r6
 800ccfe:	bf3a      	itte	cc
 800cd00:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cd04:	f1a5 0608 	subcc.w	r6, r5, #8
 800cd08:	2100      	movcs	r1, #0
 800cd0a:	380b      	subs	r0, #11
 800cd0c:	d017      	beq.n	800cd3e <__b2d+0x92>
 800cd0e:	f1c0 0c20 	rsb	ip, r0, #32
 800cd12:	fa04 f500 	lsl.w	r5, r4, r0
 800cd16:	42be      	cmp	r6, r7
 800cd18:	fa21 f40c 	lsr.w	r4, r1, ip
 800cd1c:	ea45 0504 	orr.w	r5, r5, r4
 800cd20:	bf8c      	ite	hi
 800cd22:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800cd26:	2400      	movls	r4, #0
 800cd28:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800cd2c:	fa01 f000 	lsl.w	r0, r1, r0
 800cd30:	fa24 f40c 	lsr.w	r4, r4, ip
 800cd34:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cd38:	ea40 0204 	orr.w	r2, r0, r4
 800cd3c:	e7db      	b.n	800ccf6 <__b2d+0x4a>
 800cd3e:	ea44 030c 	orr.w	r3, r4, ip
 800cd42:	460a      	mov	r2, r1
 800cd44:	e7d7      	b.n	800ccf6 <__b2d+0x4a>
 800cd46:	bf00      	nop
 800cd48:	3ff00000 	.word	0x3ff00000

0800cd4c <__d2b>:
 800cd4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd50:	4689      	mov	r9, r1
 800cd52:	2101      	movs	r1, #1
 800cd54:	ec57 6b10 	vmov	r6, r7, d0
 800cd58:	4690      	mov	r8, r2
 800cd5a:	f7ff fc0f 	bl	800c57c <_Balloc>
 800cd5e:	4604      	mov	r4, r0
 800cd60:	b930      	cbnz	r0, 800cd70 <__d2b+0x24>
 800cd62:	4602      	mov	r2, r0
 800cd64:	4b25      	ldr	r3, [pc, #148]	; (800cdfc <__d2b+0xb0>)
 800cd66:	4826      	ldr	r0, [pc, #152]	; (800ce00 <__d2b+0xb4>)
 800cd68:	f240 310a 	movw	r1, #778	; 0x30a
 800cd6c:	f000 ff32 	bl	800dbd4 <__assert_func>
 800cd70:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800cd74:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cd78:	bb35      	cbnz	r5, 800cdc8 <__d2b+0x7c>
 800cd7a:	2e00      	cmp	r6, #0
 800cd7c:	9301      	str	r3, [sp, #4]
 800cd7e:	d028      	beq.n	800cdd2 <__d2b+0x86>
 800cd80:	4668      	mov	r0, sp
 800cd82:	9600      	str	r6, [sp, #0]
 800cd84:	f7ff fd10 	bl	800c7a8 <__lo0bits>
 800cd88:	9900      	ldr	r1, [sp, #0]
 800cd8a:	b300      	cbz	r0, 800cdce <__d2b+0x82>
 800cd8c:	9a01      	ldr	r2, [sp, #4]
 800cd8e:	f1c0 0320 	rsb	r3, r0, #32
 800cd92:	fa02 f303 	lsl.w	r3, r2, r3
 800cd96:	430b      	orrs	r3, r1
 800cd98:	40c2      	lsrs	r2, r0
 800cd9a:	6163      	str	r3, [r4, #20]
 800cd9c:	9201      	str	r2, [sp, #4]
 800cd9e:	9b01      	ldr	r3, [sp, #4]
 800cda0:	61a3      	str	r3, [r4, #24]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	bf14      	ite	ne
 800cda6:	2202      	movne	r2, #2
 800cda8:	2201      	moveq	r2, #1
 800cdaa:	6122      	str	r2, [r4, #16]
 800cdac:	b1d5      	cbz	r5, 800cde4 <__d2b+0x98>
 800cdae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cdb2:	4405      	add	r5, r0
 800cdb4:	f8c9 5000 	str.w	r5, [r9]
 800cdb8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cdbc:	f8c8 0000 	str.w	r0, [r8]
 800cdc0:	4620      	mov	r0, r4
 800cdc2:	b003      	add	sp, #12
 800cdc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cdc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cdcc:	e7d5      	b.n	800cd7a <__d2b+0x2e>
 800cdce:	6161      	str	r1, [r4, #20]
 800cdd0:	e7e5      	b.n	800cd9e <__d2b+0x52>
 800cdd2:	a801      	add	r0, sp, #4
 800cdd4:	f7ff fce8 	bl	800c7a8 <__lo0bits>
 800cdd8:	9b01      	ldr	r3, [sp, #4]
 800cdda:	6163      	str	r3, [r4, #20]
 800cddc:	2201      	movs	r2, #1
 800cdde:	6122      	str	r2, [r4, #16]
 800cde0:	3020      	adds	r0, #32
 800cde2:	e7e3      	b.n	800cdac <__d2b+0x60>
 800cde4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cde8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cdec:	f8c9 0000 	str.w	r0, [r9]
 800cdf0:	6918      	ldr	r0, [r3, #16]
 800cdf2:	f7ff fcb9 	bl	800c768 <__hi0bits>
 800cdf6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cdfa:	e7df      	b.n	800cdbc <__d2b+0x70>
 800cdfc:	0800e9e4 	.word	0x0800e9e4
 800ce00:	0800ea74 	.word	0x0800ea74

0800ce04 <__ratio>:
 800ce04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce08:	4688      	mov	r8, r1
 800ce0a:	4669      	mov	r1, sp
 800ce0c:	4681      	mov	r9, r0
 800ce0e:	f7ff ff4d 	bl	800ccac <__b2d>
 800ce12:	a901      	add	r1, sp, #4
 800ce14:	4640      	mov	r0, r8
 800ce16:	ec55 4b10 	vmov	r4, r5, d0
 800ce1a:	f7ff ff47 	bl	800ccac <__b2d>
 800ce1e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ce22:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ce26:	eba3 0c02 	sub.w	ip, r3, r2
 800ce2a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ce2e:	1a9b      	subs	r3, r3, r2
 800ce30:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ce34:	ec51 0b10 	vmov	r0, r1, d0
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	bfd6      	itet	le
 800ce3c:	460a      	movle	r2, r1
 800ce3e:	462a      	movgt	r2, r5
 800ce40:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ce44:	468b      	mov	fp, r1
 800ce46:	462f      	mov	r7, r5
 800ce48:	bfd4      	ite	le
 800ce4a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ce4e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ce52:	4620      	mov	r0, r4
 800ce54:	ee10 2a10 	vmov	r2, s0
 800ce58:	465b      	mov	r3, fp
 800ce5a:	4639      	mov	r1, r7
 800ce5c:	f7f3 fd1e 	bl	800089c <__aeabi_ddiv>
 800ce60:	ec41 0b10 	vmov	d0, r0, r1
 800ce64:	b003      	add	sp, #12
 800ce66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ce6a <__copybits>:
 800ce6a:	3901      	subs	r1, #1
 800ce6c:	b570      	push	{r4, r5, r6, lr}
 800ce6e:	1149      	asrs	r1, r1, #5
 800ce70:	6914      	ldr	r4, [r2, #16]
 800ce72:	3101      	adds	r1, #1
 800ce74:	f102 0314 	add.w	r3, r2, #20
 800ce78:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ce7c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ce80:	1f05      	subs	r5, r0, #4
 800ce82:	42a3      	cmp	r3, r4
 800ce84:	d30c      	bcc.n	800cea0 <__copybits+0x36>
 800ce86:	1aa3      	subs	r3, r4, r2
 800ce88:	3b11      	subs	r3, #17
 800ce8a:	f023 0303 	bic.w	r3, r3, #3
 800ce8e:	3211      	adds	r2, #17
 800ce90:	42a2      	cmp	r2, r4
 800ce92:	bf88      	it	hi
 800ce94:	2300      	movhi	r3, #0
 800ce96:	4418      	add	r0, r3
 800ce98:	2300      	movs	r3, #0
 800ce9a:	4288      	cmp	r0, r1
 800ce9c:	d305      	bcc.n	800ceaa <__copybits+0x40>
 800ce9e:	bd70      	pop	{r4, r5, r6, pc}
 800cea0:	f853 6b04 	ldr.w	r6, [r3], #4
 800cea4:	f845 6f04 	str.w	r6, [r5, #4]!
 800cea8:	e7eb      	b.n	800ce82 <__copybits+0x18>
 800ceaa:	f840 3b04 	str.w	r3, [r0], #4
 800ceae:	e7f4      	b.n	800ce9a <__copybits+0x30>

0800ceb0 <__any_on>:
 800ceb0:	f100 0214 	add.w	r2, r0, #20
 800ceb4:	6900      	ldr	r0, [r0, #16]
 800ceb6:	114b      	asrs	r3, r1, #5
 800ceb8:	4298      	cmp	r0, r3
 800ceba:	b510      	push	{r4, lr}
 800cebc:	db11      	blt.n	800cee2 <__any_on+0x32>
 800cebe:	dd0a      	ble.n	800ced6 <__any_on+0x26>
 800cec0:	f011 011f 	ands.w	r1, r1, #31
 800cec4:	d007      	beq.n	800ced6 <__any_on+0x26>
 800cec6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ceca:	fa24 f001 	lsr.w	r0, r4, r1
 800cece:	fa00 f101 	lsl.w	r1, r0, r1
 800ced2:	428c      	cmp	r4, r1
 800ced4:	d10b      	bne.n	800ceee <__any_on+0x3e>
 800ced6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ceda:	4293      	cmp	r3, r2
 800cedc:	d803      	bhi.n	800cee6 <__any_on+0x36>
 800cede:	2000      	movs	r0, #0
 800cee0:	bd10      	pop	{r4, pc}
 800cee2:	4603      	mov	r3, r0
 800cee4:	e7f7      	b.n	800ced6 <__any_on+0x26>
 800cee6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ceea:	2900      	cmp	r1, #0
 800ceec:	d0f5      	beq.n	800ceda <__any_on+0x2a>
 800ceee:	2001      	movs	r0, #1
 800cef0:	e7f6      	b.n	800cee0 <__any_on+0x30>

0800cef2 <_calloc_r>:
 800cef2:	b513      	push	{r0, r1, r4, lr}
 800cef4:	434a      	muls	r2, r1
 800cef6:	4611      	mov	r1, r2
 800cef8:	9201      	str	r2, [sp, #4]
 800cefa:	f000 f859 	bl	800cfb0 <_malloc_r>
 800cefe:	4604      	mov	r4, r0
 800cf00:	b118      	cbz	r0, 800cf0a <_calloc_r+0x18>
 800cf02:	9a01      	ldr	r2, [sp, #4]
 800cf04:	2100      	movs	r1, #0
 800cf06:	f7fc fb07 	bl	8009518 <memset>
 800cf0a:	4620      	mov	r0, r4
 800cf0c:	b002      	add	sp, #8
 800cf0e:	bd10      	pop	{r4, pc}

0800cf10 <_free_r>:
 800cf10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cf12:	2900      	cmp	r1, #0
 800cf14:	d048      	beq.n	800cfa8 <_free_r+0x98>
 800cf16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf1a:	9001      	str	r0, [sp, #4]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	f1a1 0404 	sub.w	r4, r1, #4
 800cf22:	bfb8      	it	lt
 800cf24:	18e4      	addlt	r4, r4, r3
 800cf26:	f001 f859 	bl	800dfdc <__malloc_lock>
 800cf2a:	4a20      	ldr	r2, [pc, #128]	; (800cfac <_free_r+0x9c>)
 800cf2c:	9801      	ldr	r0, [sp, #4]
 800cf2e:	6813      	ldr	r3, [r2, #0]
 800cf30:	4615      	mov	r5, r2
 800cf32:	b933      	cbnz	r3, 800cf42 <_free_r+0x32>
 800cf34:	6063      	str	r3, [r4, #4]
 800cf36:	6014      	str	r4, [r2, #0]
 800cf38:	b003      	add	sp, #12
 800cf3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cf3e:	f001 b853 	b.w	800dfe8 <__malloc_unlock>
 800cf42:	42a3      	cmp	r3, r4
 800cf44:	d90b      	bls.n	800cf5e <_free_r+0x4e>
 800cf46:	6821      	ldr	r1, [r4, #0]
 800cf48:	1862      	adds	r2, r4, r1
 800cf4a:	4293      	cmp	r3, r2
 800cf4c:	bf04      	itt	eq
 800cf4e:	681a      	ldreq	r2, [r3, #0]
 800cf50:	685b      	ldreq	r3, [r3, #4]
 800cf52:	6063      	str	r3, [r4, #4]
 800cf54:	bf04      	itt	eq
 800cf56:	1852      	addeq	r2, r2, r1
 800cf58:	6022      	streq	r2, [r4, #0]
 800cf5a:	602c      	str	r4, [r5, #0]
 800cf5c:	e7ec      	b.n	800cf38 <_free_r+0x28>
 800cf5e:	461a      	mov	r2, r3
 800cf60:	685b      	ldr	r3, [r3, #4]
 800cf62:	b10b      	cbz	r3, 800cf68 <_free_r+0x58>
 800cf64:	42a3      	cmp	r3, r4
 800cf66:	d9fa      	bls.n	800cf5e <_free_r+0x4e>
 800cf68:	6811      	ldr	r1, [r2, #0]
 800cf6a:	1855      	adds	r5, r2, r1
 800cf6c:	42a5      	cmp	r5, r4
 800cf6e:	d10b      	bne.n	800cf88 <_free_r+0x78>
 800cf70:	6824      	ldr	r4, [r4, #0]
 800cf72:	4421      	add	r1, r4
 800cf74:	1854      	adds	r4, r2, r1
 800cf76:	42a3      	cmp	r3, r4
 800cf78:	6011      	str	r1, [r2, #0]
 800cf7a:	d1dd      	bne.n	800cf38 <_free_r+0x28>
 800cf7c:	681c      	ldr	r4, [r3, #0]
 800cf7e:	685b      	ldr	r3, [r3, #4]
 800cf80:	6053      	str	r3, [r2, #4]
 800cf82:	4421      	add	r1, r4
 800cf84:	6011      	str	r1, [r2, #0]
 800cf86:	e7d7      	b.n	800cf38 <_free_r+0x28>
 800cf88:	d902      	bls.n	800cf90 <_free_r+0x80>
 800cf8a:	230c      	movs	r3, #12
 800cf8c:	6003      	str	r3, [r0, #0]
 800cf8e:	e7d3      	b.n	800cf38 <_free_r+0x28>
 800cf90:	6825      	ldr	r5, [r4, #0]
 800cf92:	1961      	adds	r1, r4, r5
 800cf94:	428b      	cmp	r3, r1
 800cf96:	bf04      	itt	eq
 800cf98:	6819      	ldreq	r1, [r3, #0]
 800cf9a:	685b      	ldreq	r3, [r3, #4]
 800cf9c:	6063      	str	r3, [r4, #4]
 800cf9e:	bf04      	itt	eq
 800cfa0:	1949      	addeq	r1, r1, r5
 800cfa2:	6021      	streq	r1, [r4, #0]
 800cfa4:	6054      	str	r4, [r2, #4]
 800cfa6:	e7c7      	b.n	800cf38 <_free_r+0x28>
 800cfa8:	b003      	add	sp, #12
 800cfaa:	bd30      	pop	{r4, r5, pc}
 800cfac:	200002c0 	.word	0x200002c0

0800cfb0 <_malloc_r>:
 800cfb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfb2:	1ccd      	adds	r5, r1, #3
 800cfb4:	f025 0503 	bic.w	r5, r5, #3
 800cfb8:	3508      	adds	r5, #8
 800cfba:	2d0c      	cmp	r5, #12
 800cfbc:	bf38      	it	cc
 800cfbe:	250c      	movcc	r5, #12
 800cfc0:	2d00      	cmp	r5, #0
 800cfc2:	4606      	mov	r6, r0
 800cfc4:	db01      	blt.n	800cfca <_malloc_r+0x1a>
 800cfc6:	42a9      	cmp	r1, r5
 800cfc8:	d903      	bls.n	800cfd2 <_malloc_r+0x22>
 800cfca:	230c      	movs	r3, #12
 800cfcc:	6033      	str	r3, [r6, #0]
 800cfce:	2000      	movs	r0, #0
 800cfd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfd2:	f001 f803 	bl	800dfdc <__malloc_lock>
 800cfd6:	4921      	ldr	r1, [pc, #132]	; (800d05c <_malloc_r+0xac>)
 800cfd8:	680a      	ldr	r2, [r1, #0]
 800cfda:	4614      	mov	r4, r2
 800cfdc:	b99c      	cbnz	r4, 800d006 <_malloc_r+0x56>
 800cfde:	4f20      	ldr	r7, [pc, #128]	; (800d060 <_malloc_r+0xb0>)
 800cfe0:	683b      	ldr	r3, [r7, #0]
 800cfe2:	b923      	cbnz	r3, 800cfee <_malloc_r+0x3e>
 800cfe4:	4621      	mov	r1, r4
 800cfe6:	4630      	mov	r0, r6
 800cfe8:	f000 fcd2 	bl	800d990 <_sbrk_r>
 800cfec:	6038      	str	r0, [r7, #0]
 800cfee:	4629      	mov	r1, r5
 800cff0:	4630      	mov	r0, r6
 800cff2:	f000 fccd 	bl	800d990 <_sbrk_r>
 800cff6:	1c43      	adds	r3, r0, #1
 800cff8:	d123      	bne.n	800d042 <_malloc_r+0x92>
 800cffa:	230c      	movs	r3, #12
 800cffc:	6033      	str	r3, [r6, #0]
 800cffe:	4630      	mov	r0, r6
 800d000:	f000 fff2 	bl	800dfe8 <__malloc_unlock>
 800d004:	e7e3      	b.n	800cfce <_malloc_r+0x1e>
 800d006:	6823      	ldr	r3, [r4, #0]
 800d008:	1b5b      	subs	r3, r3, r5
 800d00a:	d417      	bmi.n	800d03c <_malloc_r+0x8c>
 800d00c:	2b0b      	cmp	r3, #11
 800d00e:	d903      	bls.n	800d018 <_malloc_r+0x68>
 800d010:	6023      	str	r3, [r4, #0]
 800d012:	441c      	add	r4, r3
 800d014:	6025      	str	r5, [r4, #0]
 800d016:	e004      	b.n	800d022 <_malloc_r+0x72>
 800d018:	6863      	ldr	r3, [r4, #4]
 800d01a:	42a2      	cmp	r2, r4
 800d01c:	bf0c      	ite	eq
 800d01e:	600b      	streq	r3, [r1, #0]
 800d020:	6053      	strne	r3, [r2, #4]
 800d022:	4630      	mov	r0, r6
 800d024:	f000 ffe0 	bl	800dfe8 <__malloc_unlock>
 800d028:	f104 000b 	add.w	r0, r4, #11
 800d02c:	1d23      	adds	r3, r4, #4
 800d02e:	f020 0007 	bic.w	r0, r0, #7
 800d032:	1ac2      	subs	r2, r0, r3
 800d034:	d0cc      	beq.n	800cfd0 <_malloc_r+0x20>
 800d036:	1a1b      	subs	r3, r3, r0
 800d038:	50a3      	str	r3, [r4, r2]
 800d03a:	e7c9      	b.n	800cfd0 <_malloc_r+0x20>
 800d03c:	4622      	mov	r2, r4
 800d03e:	6864      	ldr	r4, [r4, #4]
 800d040:	e7cc      	b.n	800cfdc <_malloc_r+0x2c>
 800d042:	1cc4      	adds	r4, r0, #3
 800d044:	f024 0403 	bic.w	r4, r4, #3
 800d048:	42a0      	cmp	r0, r4
 800d04a:	d0e3      	beq.n	800d014 <_malloc_r+0x64>
 800d04c:	1a21      	subs	r1, r4, r0
 800d04e:	4630      	mov	r0, r6
 800d050:	f000 fc9e 	bl	800d990 <_sbrk_r>
 800d054:	3001      	adds	r0, #1
 800d056:	d1dd      	bne.n	800d014 <_malloc_r+0x64>
 800d058:	e7cf      	b.n	800cffa <_malloc_r+0x4a>
 800d05a:	bf00      	nop
 800d05c:	200002c0 	.word	0x200002c0
 800d060:	200002c4 	.word	0x200002c4

0800d064 <__ssputs_r>:
 800d064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d068:	688e      	ldr	r6, [r1, #8]
 800d06a:	429e      	cmp	r6, r3
 800d06c:	4682      	mov	sl, r0
 800d06e:	460c      	mov	r4, r1
 800d070:	4690      	mov	r8, r2
 800d072:	461f      	mov	r7, r3
 800d074:	d838      	bhi.n	800d0e8 <__ssputs_r+0x84>
 800d076:	898a      	ldrh	r2, [r1, #12]
 800d078:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d07c:	d032      	beq.n	800d0e4 <__ssputs_r+0x80>
 800d07e:	6825      	ldr	r5, [r4, #0]
 800d080:	6909      	ldr	r1, [r1, #16]
 800d082:	eba5 0901 	sub.w	r9, r5, r1
 800d086:	6965      	ldr	r5, [r4, #20]
 800d088:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d08c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d090:	3301      	adds	r3, #1
 800d092:	444b      	add	r3, r9
 800d094:	106d      	asrs	r5, r5, #1
 800d096:	429d      	cmp	r5, r3
 800d098:	bf38      	it	cc
 800d09a:	461d      	movcc	r5, r3
 800d09c:	0553      	lsls	r3, r2, #21
 800d09e:	d531      	bpl.n	800d104 <__ssputs_r+0xa0>
 800d0a0:	4629      	mov	r1, r5
 800d0a2:	f7ff ff85 	bl	800cfb0 <_malloc_r>
 800d0a6:	4606      	mov	r6, r0
 800d0a8:	b950      	cbnz	r0, 800d0c0 <__ssputs_r+0x5c>
 800d0aa:	230c      	movs	r3, #12
 800d0ac:	f8ca 3000 	str.w	r3, [sl]
 800d0b0:	89a3      	ldrh	r3, [r4, #12]
 800d0b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0b6:	81a3      	strh	r3, [r4, #12]
 800d0b8:	f04f 30ff 	mov.w	r0, #4294967295
 800d0bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0c0:	6921      	ldr	r1, [r4, #16]
 800d0c2:	464a      	mov	r2, r9
 800d0c4:	f7ff fa4c 	bl	800c560 <memcpy>
 800d0c8:	89a3      	ldrh	r3, [r4, #12]
 800d0ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d0ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d0d2:	81a3      	strh	r3, [r4, #12]
 800d0d4:	6126      	str	r6, [r4, #16]
 800d0d6:	6165      	str	r5, [r4, #20]
 800d0d8:	444e      	add	r6, r9
 800d0da:	eba5 0509 	sub.w	r5, r5, r9
 800d0de:	6026      	str	r6, [r4, #0]
 800d0e0:	60a5      	str	r5, [r4, #8]
 800d0e2:	463e      	mov	r6, r7
 800d0e4:	42be      	cmp	r6, r7
 800d0e6:	d900      	bls.n	800d0ea <__ssputs_r+0x86>
 800d0e8:	463e      	mov	r6, r7
 800d0ea:	4632      	mov	r2, r6
 800d0ec:	6820      	ldr	r0, [r4, #0]
 800d0ee:	4641      	mov	r1, r8
 800d0f0:	f000 ff5a 	bl	800dfa8 <memmove>
 800d0f4:	68a3      	ldr	r3, [r4, #8]
 800d0f6:	6822      	ldr	r2, [r4, #0]
 800d0f8:	1b9b      	subs	r3, r3, r6
 800d0fa:	4432      	add	r2, r6
 800d0fc:	60a3      	str	r3, [r4, #8]
 800d0fe:	6022      	str	r2, [r4, #0]
 800d100:	2000      	movs	r0, #0
 800d102:	e7db      	b.n	800d0bc <__ssputs_r+0x58>
 800d104:	462a      	mov	r2, r5
 800d106:	f000 ff75 	bl	800dff4 <_realloc_r>
 800d10a:	4606      	mov	r6, r0
 800d10c:	2800      	cmp	r0, #0
 800d10e:	d1e1      	bne.n	800d0d4 <__ssputs_r+0x70>
 800d110:	6921      	ldr	r1, [r4, #16]
 800d112:	4650      	mov	r0, sl
 800d114:	f7ff fefc 	bl	800cf10 <_free_r>
 800d118:	e7c7      	b.n	800d0aa <__ssputs_r+0x46>
	...

0800d11c <_svfiprintf_r>:
 800d11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d120:	4698      	mov	r8, r3
 800d122:	898b      	ldrh	r3, [r1, #12]
 800d124:	061b      	lsls	r3, r3, #24
 800d126:	b09d      	sub	sp, #116	; 0x74
 800d128:	4607      	mov	r7, r0
 800d12a:	460d      	mov	r5, r1
 800d12c:	4614      	mov	r4, r2
 800d12e:	d50e      	bpl.n	800d14e <_svfiprintf_r+0x32>
 800d130:	690b      	ldr	r3, [r1, #16]
 800d132:	b963      	cbnz	r3, 800d14e <_svfiprintf_r+0x32>
 800d134:	2140      	movs	r1, #64	; 0x40
 800d136:	f7ff ff3b 	bl	800cfb0 <_malloc_r>
 800d13a:	6028      	str	r0, [r5, #0]
 800d13c:	6128      	str	r0, [r5, #16]
 800d13e:	b920      	cbnz	r0, 800d14a <_svfiprintf_r+0x2e>
 800d140:	230c      	movs	r3, #12
 800d142:	603b      	str	r3, [r7, #0]
 800d144:	f04f 30ff 	mov.w	r0, #4294967295
 800d148:	e0d1      	b.n	800d2ee <_svfiprintf_r+0x1d2>
 800d14a:	2340      	movs	r3, #64	; 0x40
 800d14c:	616b      	str	r3, [r5, #20]
 800d14e:	2300      	movs	r3, #0
 800d150:	9309      	str	r3, [sp, #36]	; 0x24
 800d152:	2320      	movs	r3, #32
 800d154:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d158:	f8cd 800c 	str.w	r8, [sp, #12]
 800d15c:	2330      	movs	r3, #48	; 0x30
 800d15e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d308 <_svfiprintf_r+0x1ec>
 800d162:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d166:	f04f 0901 	mov.w	r9, #1
 800d16a:	4623      	mov	r3, r4
 800d16c:	469a      	mov	sl, r3
 800d16e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d172:	b10a      	cbz	r2, 800d178 <_svfiprintf_r+0x5c>
 800d174:	2a25      	cmp	r2, #37	; 0x25
 800d176:	d1f9      	bne.n	800d16c <_svfiprintf_r+0x50>
 800d178:	ebba 0b04 	subs.w	fp, sl, r4
 800d17c:	d00b      	beq.n	800d196 <_svfiprintf_r+0x7a>
 800d17e:	465b      	mov	r3, fp
 800d180:	4622      	mov	r2, r4
 800d182:	4629      	mov	r1, r5
 800d184:	4638      	mov	r0, r7
 800d186:	f7ff ff6d 	bl	800d064 <__ssputs_r>
 800d18a:	3001      	adds	r0, #1
 800d18c:	f000 80aa 	beq.w	800d2e4 <_svfiprintf_r+0x1c8>
 800d190:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d192:	445a      	add	r2, fp
 800d194:	9209      	str	r2, [sp, #36]	; 0x24
 800d196:	f89a 3000 	ldrb.w	r3, [sl]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	f000 80a2 	beq.w	800d2e4 <_svfiprintf_r+0x1c8>
 800d1a0:	2300      	movs	r3, #0
 800d1a2:	f04f 32ff 	mov.w	r2, #4294967295
 800d1a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d1aa:	f10a 0a01 	add.w	sl, sl, #1
 800d1ae:	9304      	str	r3, [sp, #16]
 800d1b0:	9307      	str	r3, [sp, #28]
 800d1b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d1b6:	931a      	str	r3, [sp, #104]	; 0x68
 800d1b8:	4654      	mov	r4, sl
 800d1ba:	2205      	movs	r2, #5
 800d1bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1c0:	4851      	ldr	r0, [pc, #324]	; (800d308 <_svfiprintf_r+0x1ec>)
 800d1c2:	f7f3 f835 	bl	8000230 <memchr>
 800d1c6:	9a04      	ldr	r2, [sp, #16]
 800d1c8:	b9d8      	cbnz	r0, 800d202 <_svfiprintf_r+0xe6>
 800d1ca:	06d0      	lsls	r0, r2, #27
 800d1cc:	bf44      	itt	mi
 800d1ce:	2320      	movmi	r3, #32
 800d1d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d1d4:	0711      	lsls	r1, r2, #28
 800d1d6:	bf44      	itt	mi
 800d1d8:	232b      	movmi	r3, #43	; 0x2b
 800d1da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d1de:	f89a 3000 	ldrb.w	r3, [sl]
 800d1e2:	2b2a      	cmp	r3, #42	; 0x2a
 800d1e4:	d015      	beq.n	800d212 <_svfiprintf_r+0xf6>
 800d1e6:	9a07      	ldr	r2, [sp, #28]
 800d1e8:	4654      	mov	r4, sl
 800d1ea:	2000      	movs	r0, #0
 800d1ec:	f04f 0c0a 	mov.w	ip, #10
 800d1f0:	4621      	mov	r1, r4
 800d1f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d1f6:	3b30      	subs	r3, #48	; 0x30
 800d1f8:	2b09      	cmp	r3, #9
 800d1fa:	d94e      	bls.n	800d29a <_svfiprintf_r+0x17e>
 800d1fc:	b1b0      	cbz	r0, 800d22c <_svfiprintf_r+0x110>
 800d1fe:	9207      	str	r2, [sp, #28]
 800d200:	e014      	b.n	800d22c <_svfiprintf_r+0x110>
 800d202:	eba0 0308 	sub.w	r3, r0, r8
 800d206:	fa09 f303 	lsl.w	r3, r9, r3
 800d20a:	4313      	orrs	r3, r2
 800d20c:	9304      	str	r3, [sp, #16]
 800d20e:	46a2      	mov	sl, r4
 800d210:	e7d2      	b.n	800d1b8 <_svfiprintf_r+0x9c>
 800d212:	9b03      	ldr	r3, [sp, #12]
 800d214:	1d19      	adds	r1, r3, #4
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	9103      	str	r1, [sp, #12]
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	bfbb      	ittet	lt
 800d21e:	425b      	neglt	r3, r3
 800d220:	f042 0202 	orrlt.w	r2, r2, #2
 800d224:	9307      	strge	r3, [sp, #28]
 800d226:	9307      	strlt	r3, [sp, #28]
 800d228:	bfb8      	it	lt
 800d22a:	9204      	strlt	r2, [sp, #16]
 800d22c:	7823      	ldrb	r3, [r4, #0]
 800d22e:	2b2e      	cmp	r3, #46	; 0x2e
 800d230:	d10c      	bne.n	800d24c <_svfiprintf_r+0x130>
 800d232:	7863      	ldrb	r3, [r4, #1]
 800d234:	2b2a      	cmp	r3, #42	; 0x2a
 800d236:	d135      	bne.n	800d2a4 <_svfiprintf_r+0x188>
 800d238:	9b03      	ldr	r3, [sp, #12]
 800d23a:	1d1a      	adds	r2, r3, #4
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	9203      	str	r2, [sp, #12]
 800d240:	2b00      	cmp	r3, #0
 800d242:	bfb8      	it	lt
 800d244:	f04f 33ff 	movlt.w	r3, #4294967295
 800d248:	3402      	adds	r4, #2
 800d24a:	9305      	str	r3, [sp, #20]
 800d24c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d318 <_svfiprintf_r+0x1fc>
 800d250:	7821      	ldrb	r1, [r4, #0]
 800d252:	2203      	movs	r2, #3
 800d254:	4650      	mov	r0, sl
 800d256:	f7f2 ffeb 	bl	8000230 <memchr>
 800d25a:	b140      	cbz	r0, 800d26e <_svfiprintf_r+0x152>
 800d25c:	2340      	movs	r3, #64	; 0x40
 800d25e:	eba0 000a 	sub.w	r0, r0, sl
 800d262:	fa03 f000 	lsl.w	r0, r3, r0
 800d266:	9b04      	ldr	r3, [sp, #16]
 800d268:	4303      	orrs	r3, r0
 800d26a:	3401      	adds	r4, #1
 800d26c:	9304      	str	r3, [sp, #16]
 800d26e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d272:	4826      	ldr	r0, [pc, #152]	; (800d30c <_svfiprintf_r+0x1f0>)
 800d274:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d278:	2206      	movs	r2, #6
 800d27a:	f7f2 ffd9 	bl	8000230 <memchr>
 800d27e:	2800      	cmp	r0, #0
 800d280:	d038      	beq.n	800d2f4 <_svfiprintf_r+0x1d8>
 800d282:	4b23      	ldr	r3, [pc, #140]	; (800d310 <_svfiprintf_r+0x1f4>)
 800d284:	bb1b      	cbnz	r3, 800d2ce <_svfiprintf_r+0x1b2>
 800d286:	9b03      	ldr	r3, [sp, #12]
 800d288:	3307      	adds	r3, #7
 800d28a:	f023 0307 	bic.w	r3, r3, #7
 800d28e:	3308      	adds	r3, #8
 800d290:	9303      	str	r3, [sp, #12]
 800d292:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d294:	4433      	add	r3, r6
 800d296:	9309      	str	r3, [sp, #36]	; 0x24
 800d298:	e767      	b.n	800d16a <_svfiprintf_r+0x4e>
 800d29a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d29e:	460c      	mov	r4, r1
 800d2a0:	2001      	movs	r0, #1
 800d2a2:	e7a5      	b.n	800d1f0 <_svfiprintf_r+0xd4>
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	3401      	adds	r4, #1
 800d2a8:	9305      	str	r3, [sp, #20]
 800d2aa:	4619      	mov	r1, r3
 800d2ac:	f04f 0c0a 	mov.w	ip, #10
 800d2b0:	4620      	mov	r0, r4
 800d2b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d2b6:	3a30      	subs	r2, #48	; 0x30
 800d2b8:	2a09      	cmp	r2, #9
 800d2ba:	d903      	bls.n	800d2c4 <_svfiprintf_r+0x1a8>
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d0c5      	beq.n	800d24c <_svfiprintf_r+0x130>
 800d2c0:	9105      	str	r1, [sp, #20]
 800d2c2:	e7c3      	b.n	800d24c <_svfiprintf_r+0x130>
 800d2c4:	fb0c 2101 	mla	r1, ip, r1, r2
 800d2c8:	4604      	mov	r4, r0
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	e7f0      	b.n	800d2b0 <_svfiprintf_r+0x194>
 800d2ce:	ab03      	add	r3, sp, #12
 800d2d0:	9300      	str	r3, [sp, #0]
 800d2d2:	462a      	mov	r2, r5
 800d2d4:	4b0f      	ldr	r3, [pc, #60]	; (800d314 <_svfiprintf_r+0x1f8>)
 800d2d6:	a904      	add	r1, sp, #16
 800d2d8:	4638      	mov	r0, r7
 800d2da:	f7fc f9c5 	bl	8009668 <_printf_float>
 800d2de:	1c42      	adds	r2, r0, #1
 800d2e0:	4606      	mov	r6, r0
 800d2e2:	d1d6      	bne.n	800d292 <_svfiprintf_r+0x176>
 800d2e4:	89ab      	ldrh	r3, [r5, #12]
 800d2e6:	065b      	lsls	r3, r3, #25
 800d2e8:	f53f af2c 	bmi.w	800d144 <_svfiprintf_r+0x28>
 800d2ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d2ee:	b01d      	add	sp, #116	; 0x74
 800d2f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2f4:	ab03      	add	r3, sp, #12
 800d2f6:	9300      	str	r3, [sp, #0]
 800d2f8:	462a      	mov	r2, r5
 800d2fa:	4b06      	ldr	r3, [pc, #24]	; (800d314 <_svfiprintf_r+0x1f8>)
 800d2fc:	a904      	add	r1, sp, #16
 800d2fe:	4638      	mov	r0, r7
 800d300:	f7fc fc56 	bl	8009bb0 <_printf_i>
 800d304:	e7eb      	b.n	800d2de <_svfiprintf_r+0x1c2>
 800d306:	bf00      	nop
 800d308:	0800ebd4 	.word	0x0800ebd4
 800d30c:	0800ebde 	.word	0x0800ebde
 800d310:	08009669 	.word	0x08009669
 800d314:	0800d065 	.word	0x0800d065
 800d318:	0800ebda 	.word	0x0800ebda

0800d31c <_sungetc_r>:
 800d31c:	b538      	push	{r3, r4, r5, lr}
 800d31e:	1c4b      	adds	r3, r1, #1
 800d320:	4614      	mov	r4, r2
 800d322:	d103      	bne.n	800d32c <_sungetc_r+0x10>
 800d324:	f04f 35ff 	mov.w	r5, #4294967295
 800d328:	4628      	mov	r0, r5
 800d32a:	bd38      	pop	{r3, r4, r5, pc}
 800d32c:	8993      	ldrh	r3, [r2, #12]
 800d32e:	f023 0320 	bic.w	r3, r3, #32
 800d332:	8193      	strh	r3, [r2, #12]
 800d334:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d336:	6852      	ldr	r2, [r2, #4]
 800d338:	b2cd      	uxtb	r5, r1
 800d33a:	b18b      	cbz	r3, 800d360 <_sungetc_r+0x44>
 800d33c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800d33e:	4293      	cmp	r3, r2
 800d340:	dd08      	ble.n	800d354 <_sungetc_r+0x38>
 800d342:	6823      	ldr	r3, [r4, #0]
 800d344:	1e5a      	subs	r2, r3, #1
 800d346:	6022      	str	r2, [r4, #0]
 800d348:	f803 5c01 	strb.w	r5, [r3, #-1]
 800d34c:	6863      	ldr	r3, [r4, #4]
 800d34e:	3301      	adds	r3, #1
 800d350:	6063      	str	r3, [r4, #4]
 800d352:	e7e9      	b.n	800d328 <_sungetc_r+0xc>
 800d354:	4621      	mov	r1, r4
 800d356:	f000 fbf5 	bl	800db44 <__submore>
 800d35a:	2800      	cmp	r0, #0
 800d35c:	d0f1      	beq.n	800d342 <_sungetc_r+0x26>
 800d35e:	e7e1      	b.n	800d324 <_sungetc_r+0x8>
 800d360:	6921      	ldr	r1, [r4, #16]
 800d362:	6823      	ldr	r3, [r4, #0]
 800d364:	b151      	cbz	r1, 800d37c <_sungetc_r+0x60>
 800d366:	4299      	cmp	r1, r3
 800d368:	d208      	bcs.n	800d37c <_sungetc_r+0x60>
 800d36a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d36e:	42a9      	cmp	r1, r5
 800d370:	d104      	bne.n	800d37c <_sungetc_r+0x60>
 800d372:	3b01      	subs	r3, #1
 800d374:	3201      	adds	r2, #1
 800d376:	6023      	str	r3, [r4, #0]
 800d378:	6062      	str	r2, [r4, #4]
 800d37a:	e7d5      	b.n	800d328 <_sungetc_r+0xc>
 800d37c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800d380:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d384:	6363      	str	r3, [r4, #52]	; 0x34
 800d386:	2303      	movs	r3, #3
 800d388:	63a3      	str	r3, [r4, #56]	; 0x38
 800d38a:	4623      	mov	r3, r4
 800d38c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d390:	6023      	str	r3, [r4, #0]
 800d392:	2301      	movs	r3, #1
 800d394:	e7dc      	b.n	800d350 <_sungetc_r+0x34>

0800d396 <__ssrefill_r>:
 800d396:	b510      	push	{r4, lr}
 800d398:	460c      	mov	r4, r1
 800d39a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d39c:	b169      	cbz	r1, 800d3ba <__ssrefill_r+0x24>
 800d39e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d3a2:	4299      	cmp	r1, r3
 800d3a4:	d001      	beq.n	800d3aa <__ssrefill_r+0x14>
 800d3a6:	f7ff fdb3 	bl	800cf10 <_free_r>
 800d3aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d3ac:	6063      	str	r3, [r4, #4]
 800d3ae:	2000      	movs	r0, #0
 800d3b0:	6360      	str	r0, [r4, #52]	; 0x34
 800d3b2:	b113      	cbz	r3, 800d3ba <__ssrefill_r+0x24>
 800d3b4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d3b6:	6023      	str	r3, [r4, #0]
 800d3b8:	bd10      	pop	{r4, pc}
 800d3ba:	6923      	ldr	r3, [r4, #16]
 800d3bc:	6023      	str	r3, [r4, #0]
 800d3be:	2300      	movs	r3, #0
 800d3c0:	6063      	str	r3, [r4, #4]
 800d3c2:	89a3      	ldrh	r3, [r4, #12]
 800d3c4:	f043 0320 	orr.w	r3, r3, #32
 800d3c8:	81a3      	strh	r3, [r4, #12]
 800d3ca:	f04f 30ff 	mov.w	r0, #4294967295
 800d3ce:	e7f3      	b.n	800d3b8 <__ssrefill_r+0x22>

0800d3d0 <__ssvfiscanf_r>:
 800d3d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3d4:	460c      	mov	r4, r1
 800d3d6:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800d3da:	2100      	movs	r1, #0
 800d3dc:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800d3e0:	49b2      	ldr	r1, [pc, #712]	; (800d6ac <__ssvfiscanf_r+0x2dc>)
 800d3e2:	91a0      	str	r1, [sp, #640]	; 0x280
 800d3e4:	f10d 0804 	add.w	r8, sp, #4
 800d3e8:	49b1      	ldr	r1, [pc, #708]	; (800d6b0 <__ssvfiscanf_r+0x2e0>)
 800d3ea:	4fb2      	ldr	r7, [pc, #712]	; (800d6b4 <__ssvfiscanf_r+0x2e4>)
 800d3ec:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800d6b8 <__ssvfiscanf_r+0x2e8>
 800d3f0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800d3f4:	4606      	mov	r6, r0
 800d3f6:	91a1      	str	r1, [sp, #644]	; 0x284
 800d3f8:	9300      	str	r3, [sp, #0]
 800d3fa:	f892 a000 	ldrb.w	sl, [r2]
 800d3fe:	f1ba 0f00 	cmp.w	sl, #0
 800d402:	f000 8151 	beq.w	800d6a8 <__ssvfiscanf_r+0x2d8>
 800d406:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800d40a:	f013 0308 	ands.w	r3, r3, #8
 800d40e:	f102 0501 	add.w	r5, r2, #1
 800d412:	d019      	beq.n	800d448 <__ssvfiscanf_r+0x78>
 800d414:	6863      	ldr	r3, [r4, #4]
 800d416:	2b00      	cmp	r3, #0
 800d418:	dd0f      	ble.n	800d43a <__ssvfiscanf_r+0x6a>
 800d41a:	6823      	ldr	r3, [r4, #0]
 800d41c:	781a      	ldrb	r2, [r3, #0]
 800d41e:	5cba      	ldrb	r2, [r7, r2]
 800d420:	0712      	lsls	r2, r2, #28
 800d422:	d401      	bmi.n	800d428 <__ssvfiscanf_r+0x58>
 800d424:	462a      	mov	r2, r5
 800d426:	e7e8      	b.n	800d3fa <__ssvfiscanf_r+0x2a>
 800d428:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d42a:	3201      	adds	r2, #1
 800d42c:	9245      	str	r2, [sp, #276]	; 0x114
 800d42e:	6862      	ldr	r2, [r4, #4]
 800d430:	3301      	adds	r3, #1
 800d432:	3a01      	subs	r2, #1
 800d434:	6062      	str	r2, [r4, #4]
 800d436:	6023      	str	r3, [r4, #0]
 800d438:	e7ec      	b.n	800d414 <__ssvfiscanf_r+0x44>
 800d43a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d43c:	4621      	mov	r1, r4
 800d43e:	4630      	mov	r0, r6
 800d440:	4798      	blx	r3
 800d442:	2800      	cmp	r0, #0
 800d444:	d0e9      	beq.n	800d41a <__ssvfiscanf_r+0x4a>
 800d446:	e7ed      	b.n	800d424 <__ssvfiscanf_r+0x54>
 800d448:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800d44c:	f040 8083 	bne.w	800d556 <__ssvfiscanf_r+0x186>
 800d450:	9341      	str	r3, [sp, #260]	; 0x104
 800d452:	9343      	str	r3, [sp, #268]	; 0x10c
 800d454:	7853      	ldrb	r3, [r2, #1]
 800d456:	2b2a      	cmp	r3, #42	; 0x2a
 800d458:	bf02      	ittt	eq
 800d45a:	2310      	moveq	r3, #16
 800d45c:	1c95      	addeq	r5, r2, #2
 800d45e:	9341      	streq	r3, [sp, #260]	; 0x104
 800d460:	220a      	movs	r2, #10
 800d462:	46ab      	mov	fp, r5
 800d464:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800d468:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800d46c:	2b09      	cmp	r3, #9
 800d46e:	d91d      	bls.n	800d4ac <__ssvfiscanf_r+0xdc>
 800d470:	4891      	ldr	r0, [pc, #580]	; (800d6b8 <__ssvfiscanf_r+0x2e8>)
 800d472:	2203      	movs	r2, #3
 800d474:	f7f2 fedc 	bl	8000230 <memchr>
 800d478:	b140      	cbz	r0, 800d48c <__ssvfiscanf_r+0xbc>
 800d47a:	2301      	movs	r3, #1
 800d47c:	eba0 0009 	sub.w	r0, r0, r9
 800d480:	fa03 f000 	lsl.w	r0, r3, r0
 800d484:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d486:	4318      	orrs	r0, r3
 800d488:	9041      	str	r0, [sp, #260]	; 0x104
 800d48a:	465d      	mov	r5, fp
 800d48c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d490:	2b78      	cmp	r3, #120	; 0x78
 800d492:	d806      	bhi.n	800d4a2 <__ssvfiscanf_r+0xd2>
 800d494:	2b57      	cmp	r3, #87	; 0x57
 800d496:	d810      	bhi.n	800d4ba <__ssvfiscanf_r+0xea>
 800d498:	2b25      	cmp	r3, #37	; 0x25
 800d49a:	d05c      	beq.n	800d556 <__ssvfiscanf_r+0x186>
 800d49c:	d856      	bhi.n	800d54c <__ssvfiscanf_r+0x17c>
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d074      	beq.n	800d58c <__ssvfiscanf_r+0x1bc>
 800d4a2:	2303      	movs	r3, #3
 800d4a4:	9347      	str	r3, [sp, #284]	; 0x11c
 800d4a6:	230a      	movs	r3, #10
 800d4a8:	9342      	str	r3, [sp, #264]	; 0x108
 800d4aa:	e081      	b.n	800d5b0 <__ssvfiscanf_r+0x1e0>
 800d4ac:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800d4ae:	fb02 1303 	mla	r3, r2, r3, r1
 800d4b2:	3b30      	subs	r3, #48	; 0x30
 800d4b4:	9343      	str	r3, [sp, #268]	; 0x10c
 800d4b6:	465d      	mov	r5, fp
 800d4b8:	e7d3      	b.n	800d462 <__ssvfiscanf_r+0x92>
 800d4ba:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800d4be:	2a20      	cmp	r2, #32
 800d4c0:	d8ef      	bhi.n	800d4a2 <__ssvfiscanf_r+0xd2>
 800d4c2:	a101      	add	r1, pc, #4	; (adr r1, 800d4c8 <__ssvfiscanf_r+0xf8>)
 800d4c4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d4c8:	0800d59b 	.word	0x0800d59b
 800d4cc:	0800d4a3 	.word	0x0800d4a3
 800d4d0:	0800d4a3 	.word	0x0800d4a3
 800d4d4:	0800d5f9 	.word	0x0800d5f9
 800d4d8:	0800d4a3 	.word	0x0800d4a3
 800d4dc:	0800d4a3 	.word	0x0800d4a3
 800d4e0:	0800d4a3 	.word	0x0800d4a3
 800d4e4:	0800d4a3 	.word	0x0800d4a3
 800d4e8:	0800d4a3 	.word	0x0800d4a3
 800d4ec:	0800d4a3 	.word	0x0800d4a3
 800d4f0:	0800d4a3 	.word	0x0800d4a3
 800d4f4:	0800d60f 	.word	0x0800d60f
 800d4f8:	0800d5e5 	.word	0x0800d5e5
 800d4fc:	0800d553 	.word	0x0800d553
 800d500:	0800d553 	.word	0x0800d553
 800d504:	0800d553 	.word	0x0800d553
 800d508:	0800d4a3 	.word	0x0800d4a3
 800d50c:	0800d5e9 	.word	0x0800d5e9
 800d510:	0800d4a3 	.word	0x0800d4a3
 800d514:	0800d4a3 	.word	0x0800d4a3
 800d518:	0800d4a3 	.word	0x0800d4a3
 800d51c:	0800d4a3 	.word	0x0800d4a3
 800d520:	0800d61f 	.word	0x0800d61f
 800d524:	0800d5f1 	.word	0x0800d5f1
 800d528:	0800d593 	.word	0x0800d593
 800d52c:	0800d4a3 	.word	0x0800d4a3
 800d530:	0800d4a3 	.word	0x0800d4a3
 800d534:	0800d61b 	.word	0x0800d61b
 800d538:	0800d4a3 	.word	0x0800d4a3
 800d53c:	0800d5e5 	.word	0x0800d5e5
 800d540:	0800d4a3 	.word	0x0800d4a3
 800d544:	0800d4a3 	.word	0x0800d4a3
 800d548:	0800d59b 	.word	0x0800d59b
 800d54c:	3b45      	subs	r3, #69	; 0x45
 800d54e:	2b02      	cmp	r3, #2
 800d550:	d8a7      	bhi.n	800d4a2 <__ssvfiscanf_r+0xd2>
 800d552:	2305      	movs	r3, #5
 800d554:	e02b      	b.n	800d5ae <__ssvfiscanf_r+0x1de>
 800d556:	6863      	ldr	r3, [r4, #4]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	dd0d      	ble.n	800d578 <__ssvfiscanf_r+0x1a8>
 800d55c:	6823      	ldr	r3, [r4, #0]
 800d55e:	781a      	ldrb	r2, [r3, #0]
 800d560:	4552      	cmp	r2, sl
 800d562:	f040 80a1 	bne.w	800d6a8 <__ssvfiscanf_r+0x2d8>
 800d566:	3301      	adds	r3, #1
 800d568:	6862      	ldr	r2, [r4, #4]
 800d56a:	6023      	str	r3, [r4, #0]
 800d56c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800d56e:	3a01      	subs	r2, #1
 800d570:	3301      	adds	r3, #1
 800d572:	6062      	str	r2, [r4, #4]
 800d574:	9345      	str	r3, [sp, #276]	; 0x114
 800d576:	e755      	b.n	800d424 <__ssvfiscanf_r+0x54>
 800d578:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d57a:	4621      	mov	r1, r4
 800d57c:	4630      	mov	r0, r6
 800d57e:	4798      	blx	r3
 800d580:	2800      	cmp	r0, #0
 800d582:	d0eb      	beq.n	800d55c <__ssvfiscanf_r+0x18c>
 800d584:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d586:	2800      	cmp	r0, #0
 800d588:	f040 8084 	bne.w	800d694 <__ssvfiscanf_r+0x2c4>
 800d58c:	f04f 30ff 	mov.w	r0, #4294967295
 800d590:	e086      	b.n	800d6a0 <__ssvfiscanf_r+0x2d0>
 800d592:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d594:	f042 0220 	orr.w	r2, r2, #32
 800d598:	9241      	str	r2, [sp, #260]	; 0x104
 800d59a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d59c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d5a0:	9241      	str	r2, [sp, #260]	; 0x104
 800d5a2:	2210      	movs	r2, #16
 800d5a4:	2b6f      	cmp	r3, #111	; 0x6f
 800d5a6:	9242      	str	r2, [sp, #264]	; 0x108
 800d5a8:	bf34      	ite	cc
 800d5aa:	2303      	movcc	r3, #3
 800d5ac:	2304      	movcs	r3, #4
 800d5ae:	9347      	str	r3, [sp, #284]	; 0x11c
 800d5b0:	6863      	ldr	r3, [r4, #4]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	dd41      	ble.n	800d63a <__ssvfiscanf_r+0x26a>
 800d5b6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d5b8:	0659      	lsls	r1, r3, #25
 800d5ba:	d404      	bmi.n	800d5c6 <__ssvfiscanf_r+0x1f6>
 800d5bc:	6823      	ldr	r3, [r4, #0]
 800d5be:	781a      	ldrb	r2, [r3, #0]
 800d5c0:	5cba      	ldrb	r2, [r7, r2]
 800d5c2:	0712      	lsls	r2, r2, #28
 800d5c4:	d440      	bmi.n	800d648 <__ssvfiscanf_r+0x278>
 800d5c6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800d5c8:	2b02      	cmp	r3, #2
 800d5ca:	dc4f      	bgt.n	800d66c <__ssvfiscanf_r+0x29c>
 800d5cc:	466b      	mov	r3, sp
 800d5ce:	4622      	mov	r2, r4
 800d5d0:	a941      	add	r1, sp, #260	; 0x104
 800d5d2:	4630      	mov	r0, r6
 800d5d4:	f000 f874 	bl	800d6c0 <_scanf_chars>
 800d5d8:	2801      	cmp	r0, #1
 800d5da:	d065      	beq.n	800d6a8 <__ssvfiscanf_r+0x2d8>
 800d5dc:	2802      	cmp	r0, #2
 800d5de:	f47f af21 	bne.w	800d424 <__ssvfiscanf_r+0x54>
 800d5e2:	e7cf      	b.n	800d584 <__ssvfiscanf_r+0x1b4>
 800d5e4:	220a      	movs	r2, #10
 800d5e6:	e7dd      	b.n	800d5a4 <__ssvfiscanf_r+0x1d4>
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	9342      	str	r3, [sp, #264]	; 0x108
 800d5ec:	2303      	movs	r3, #3
 800d5ee:	e7de      	b.n	800d5ae <__ssvfiscanf_r+0x1de>
 800d5f0:	2308      	movs	r3, #8
 800d5f2:	9342      	str	r3, [sp, #264]	; 0x108
 800d5f4:	2304      	movs	r3, #4
 800d5f6:	e7da      	b.n	800d5ae <__ssvfiscanf_r+0x1de>
 800d5f8:	4629      	mov	r1, r5
 800d5fa:	4640      	mov	r0, r8
 800d5fc:	f000 f9d8 	bl	800d9b0 <__sccl>
 800d600:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d602:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d606:	9341      	str	r3, [sp, #260]	; 0x104
 800d608:	4605      	mov	r5, r0
 800d60a:	2301      	movs	r3, #1
 800d60c:	e7cf      	b.n	800d5ae <__ssvfiscanf_r+0x1de>
 800d60e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d610:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d614:	9341      	str	r3, [sp, #260]	; 0x104
 800d616:	2300      	movs	r3, #0
 800d618:	e7c9      	b.n	800d5ae <__ssvfiscanf_r+0x1de>
 800d61a:	2302      	movs	r3, #2
 800d61c:	e7c7      	b.n	800d5ae <__ssvfiscanf_r+0x1de>
 800d61e:	9841      	ldr	r0, [sp, #260]	; 0x104
 800d620:	06c3      	lsls	r3, r0, #27
 800d622:	f53f aeff 	bmi.w	800d424 <__ssvfiscanf_r+0x54>
 800d626:	9b00      	ldr	r3, [sp, #0]
 800d628:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d62a:	1d19      	adds	r1, r3, #4
 800d62c:	9100      	str	r1, [sp, #0]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	07c0      	lsls	r0, r0, #31
 800d632:	bf4c      	ite	mi
 800d634:	801a      	strhmi	r2, [r3, #0]
 800d636:	601a      	strpl	r2, [r3, #0]
 800d638:	e6f4      	b.n	800d424 <__ssvfiscanf_r+0x54>
 800d63a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d63c:	4621      	mov	r1, r4
 800d63e:	4630      	mov	r0, r6
 800d640:	4798      	blx	r3
 800d642:	2800      	cmp	r0, #0
 800d644:	d0b7      	beq.n	800d5b6 <__ssvfiscanf_r+0x1e6>
 800d646:	e79d      	b.n	800d584 <__ssvfiscanf_r+0x1b4>
 800d648:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d64a:	3201      	adds	r2, #1
 800d64c:	9245      	str	r2, [sp, #276]	; 0x114
 800d64e:	6862      	ldr	r2, [r4, #4]
 800d650:	3a01      	subs	r2, #1
 800d652:	2a00      	cmp	r2, #0
 800d654:	6062      	str	r2, [r4, #4]
 800d656:	dd02      	ble.n	800d65e <__ssvfiscanf_r+0x28e>
 800d658:	3301      	adds	r3, #1
 800d65a:	6023      	str	r3, [r4, #0]
 800d65c:	e7ae      	b.n	800d5bc <__ssvfiscanf_r+0x1ec>
 800d65e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d660:	4621      	mov	r1, r4
 800d662:	4630      	mov	r0, r6
 800d664:	4798      	blx	r3
 800d666:	2800      	cmp	r0, #0
 800d668:	d0a8      	beq.n	800d5bc <__ssvfiscanf_r+0x1ec>
 800d66a:	e78b      	b.n	800d584 <__ssvfiscanf_r+0x1b4>
 800d66c:	2b04      	cmp	r3, #4
 800d66e:	dc06      	bgt.n	800d67e <__ssvfiscanf_r+0x2ae>
 800d670:	466b      	mov	r3, sp
 800d672:	4622      	mov	r2, r4
 800d674:	a941      	add	r1, sp, #260	; 0x104
 800d676:	4630      	mov	r0, r6
 800d678:	f000 f87a 	bl	800d770 <_scanf_i>
 800d67c:	e7ac      	b.n	800d5d8 <__ssvfiscanf_r+0x208>
 800d67e:	4b0f      	ldr	r3, [pc, #60]	; (800d6bc <__ssvfiscanf_r+0x2ec>)
 800d680:	2b00      	cmp	r3, #0
 800d682:	f43f aecf 	beq.w	800d424 <__ssvfiscanf_r+0x54>
 800d686:	466b      	mov	r3, sp
 800d688:	4622      	mov	r2, r4
 800d68a:	a941      	add	r1, sp, #260	; 0x104
 800d68c:	4630      	mov	r0, r6
 800d68e:	f7fc fbb5 	bl	8009dfc <_scanf_float>
 800d692:	e7a1      	b.n	800d5d8 <__ssvfiscanf_r+0x208>
 800d694:	89a3      	ldrh	r3, [r4, #12]
 800d696:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d69a:	bf18      	it	ne
 800d69c:	f04f 30ff 	movne.w	r0, #4294967295
 800d6a0:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800d6a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6a8:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d6aa:	e7f9      	b.n	800d6a0 <__ssvfiscanf_r+0x2d0>
 800d6ac:	0800d31d 	.word	0x0800d31d
 800d6b0:	0800d397 	.word	0x0800d397
 800d6b4:	0800e861 	.word	0x0800e861
 800d6b8:	0800ebda 	.word	0x0800ebda
 800d6bc:	08009dfd 	.word	0x08009dfd

0800d6c0 <_scanf_chars>:
 800d6c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6c4:	4615      	mov	r5, r2
 800d6c6:	688a      	ldr	r2, [r1, #8]
 800d6c8:	4680      	mov	r8, r0
 800d6ca:	460c      	mov	r4, r1
 800d6cc:	b932      	cbnz	r2, 800d6dc <_scanf_chars+0x1c>
 800d6ce:	698a      	ldr	r2, [r1, #24]
 800d6d0:	2a00      	cmp	r2, #0
 800d6d2:	bf0c      	ite	eq
 800d6d4:	2201      	moveq	r2, #1
 800d6d6:	f04f 32ff 	movne.w	r2, #4294967295
 800d6da:	608a      	str	r2, [r1, #8]
 800d6dc:	6822      	ldr	r2, [r4, #0]
 800d6de:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800d76c <_scanf_chars+0xac>
 800d6e2:	06d1      	lsls	r1, r2, #27
 800d6e4:	bf5f      	itttt	pl
 800d6e6:	681a      	ldrpl	r2, [r3, #0]
 800d6e8:	1d11      	addpl	r1, r2, #4
 800d6ea:	6019      	strpl	r1, [r3, #0]
 800d6ec:	6816      	ldrpl	r6, [r2, #0]
 800d6ee:	2700      	movs	r7, #0
 800d6f0:	69a0      	ldr	r0, [r4, #24]
 800d6f2:	b188      	cbz	r0, 800d718 <_scanf_chars+0x58>
 800d6f4:	2801      	cmp	r0, #1
 800d6f6:	d107      	bne.n	800d708 <_scanf_chars+0x48>
 800d6f8:	682b      	ldr	r3, [r5, #0]
 800d6fa:	781a      	ldrb	r2, [r3, #0]
 800d6fc:	6963      	ldr	r3, [r4, #20]
 800d6fe:	5c9b      	ldrb	r3, [r3, r2]
 800d700:	b953      	cbnz	r3, 800d718 <_scanf_chars+0x58>
 800d702:	bb27      	cbnz	r7, 800d74e <_scanf_chars+0x8e>
 800d704:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d708:	2802      	cmp	r0, #2
 800d70a:	d120      	bne.n	800d74e <_scanf_chars+0x8e>
 800d70c:	682b      	ldr	r3, [r5, #0]
 800d70e:	781b      	ldrb	r3, [r3, #0]
 800d710:	f813 3009 	ldrb.w	r3, [r3, r9]
 800d714:	071b      	lsls	r3, r3, #28
 800d716:	d41a      	bmi.n	800d74e <_scanf_chars+0x8e>
 800d718:	6823      	ldr	r3, [r4, #0]
 800d71a:	06da      	lsls	r2, r3, #27
 800d71c:	bf5e      	ittt	pl
 800d71e:	682b      	ldrpl	r3, [r5, #0]
 800d720:	781b      	ldrbpl	r3, [r3, #0]
 800d722:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d726:	682a      	ldr	r2, [r5, #0]
 800d728:	686b      	ldr	r3, [r5, #4]
 800d72a:	3201      	adds	r2, #1
 800d72c:	602a      	str	r2, [r5, #0]
 800d72e:	68a2      	ldr	r2, [r4, #8]
 800d730:	3b01      	subs	r3, #1
 800d732:	3a01      	subs	r2, #1
 800d734:	606b      	str	r3, [r5, #4]
 800d736:	3701      	adds	r7, #1
 800d738:	60a2      	str	r2, [r4, #8]
 800d73a:	b142      	cbz	r2, 800d74e <_scanf_chars+0x8e>
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	dcd7      	bgt.n	800d6f0 <_scanf_chars+0x30>
 800d740:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d744:	4629      	mov	r1, r5
 800d746:	4640      	mov	r0, r8
 800d748:	4798      	blx	r3
 800d74a:	2800      	cmp	r0, #0
 800d74c:	d0d0      	beq.n	800d6f0 <_scanf_chars+0x30>
 800d74e:	6823      	ldr	r3, [r4, #0]
 800d750:	f013 0310 	ands.w	r3, r3, #16
 800d754:	d105      	bne.n	800d762 <_scanf_chars+0xa2>
 800d756:	68e2      	ldr	r2, [r4, #12]
 800d758:	3201      	adds	r2, #1
 800d75a:	60e2      	str	r2, [r4, #12]
 800d75c:	69a2      	ldr	r2, [r4, #24]
 800d75e:	b102      	cbz	r2, 800d762 <_scanf_chars+0xa2>
 800d760:	7033      	strb	r3, [r6, #0]
 800d762:	6923      	ldr	r3, [r4, #16]
 800d764:	441f      	add	r7, r3
 800d766:	6127      	str	r7, [r4, #16]
 800d768:	2000      	movs	r0, #0
 800d76a:	e7cb      	b.n	800d704 <_scanf_chars+0x44>
 800d76c:	0800e861 	.word	0x0800e861

0800d770 <_scanf_i>:
 800d770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d774:	4698      	mov	r8, r3
 800d776:	4b74      	ldr	r3, [pc, #464]	; (800d948 <_scanf_i+0x1d8>)
 800d778:	460c      	mov	r4, r1
 800d77a:	4682      	mov	sl, r0
 800d77c:	4616      	mov	r6, r2
 800d77e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d782:	b087      	sub	sp, #28
 800d784:	ab03      	add	r3, sp, #12
 800d786:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d78a:	4b70      	ldr	r3, [pc, #448]	; (800d94c <_scanf_i+0x1dc>)
 800d78c:	69a1      	ldr	r1, [r4, #24]
 800d78e:	4a70      	ldr	r2, [pc, #448]	; (800d950 <_scanf_i+0x1e0>)
 800d790:	2903      	cmp	r1, #3
 800d792:	bf18      	it	ne
 800d794:	461a      	movne	r2, r3
 800d796:	68a3      	ldr	r3, [r4, #8]
 800d798:	9201      	str	r2, [sp, #4]
 800d79a:	1e5a      	subs	r2, r3, #1
 800d79c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d7a0:	bf88      	it	hi
 800d7a2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d7a6:	4627      	mov	r7, r4
 800d7a8:	bf82      	ittt	hi
 800d7aa:	eb03 0905 	addhi.w	r9, r3, r5
 800d7ae:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d7b2:	60a3      	strhi	r3, [r4, #8]
 800d7b4:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d7b8:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d7bc:	bf98      	it	ls
 800d7be:	f04f 0900 	movls.w	r9, #0
 800d7c2:	6023      	str	r3, [r4, #0]
 800d7c4:	463d      	mov	r5, r7
 800d7c6:	f04f 0b00 	mov.w	fp, #0
 800d7ca:	6831      	ldr	r1, [r6, #0]
 800d7cc:	ab03      	add	r3, sp, #12
 800d7ce:	7809      	ldrb	r1, [r1, #0]
 800d7d0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d7d4:	2202      	movs	r2, #2
 800d7d6:	f7f2 fd2b 	bl	8000230 <memchr>
 800d7da:	b328      	cbz	r0, 800d828 <_scanf_i+0xb8>
 800d7dc:	f1bb 0f01 	cmp.w	fp, #1
 800d7e0:	d159      	bne.n	800d896 <_scanf_i+0x126>
 800d7e2:	6862      	ldr	r2, [r4, #4]
 800d7e4:	b92a      	cbnz	r2, 800d7f2 <_scanf_i+0x82>
 800d7e6:	6822      	ldr	r2, [r4, #0]
 800d7e8:	2308      	movs	r3, #8
 800d7ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d7ee:	6063      	str	r3, [r4, #4]
 800d7f0:	6022      	str	r2, [r4, #0]
 800d7f2:	6822      	ldr	r2, [r4, #0]
 800d7f4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d7f8:	6022      	str	r2, [r4, #0]
 800d7fa:	68a2      	ldr	r2, [r4, #8]
 800d7fc:	1e51      	subs	r1, r2, #1
 800d7fe:	60a1      	str	r1, [r4, #8]
 800d800:	b192      	cbz	r2, 800d828 <_scanf_i+0xb8>
 800d802:	6832      	ldr	r2, [r6, #0]
 800d804:	1c51      	adds	r1, r2, #1
 800d806:	6031      	str	r1, [r6, #0]
 800d808:	7812      	ldrb	r2, [r2, #0]
 800d80a:	f805 2b01 	strb.w	r2, [r5], #1
 800d80e:	6872      	ldr	r2, [r6, #4]
 800d810:	3a01      	subs	r2, #1
 800d812:	2a00      	cmp	r2, #0
 800d814:	6072      	str	r2, [r6, #4]
 800d816:	dc07      	bgt.n	800d828 <_scanf_i+0xb8>
 800d818:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800d81c:	4631      	mov	r1, r6
 800d81e:	4650      	mov	r0, sl
 800d820:	4790      	blx	r2
 800d822:	2800      	cmp	r0, #0
 800d824:	f040 8085 	bne.w	800d932 <_scanf_i+0x1c2>
 800d828:	f10b 0b01 	add.w	fp, fp, #1
 800d82c:	f1bb 0f03 	cmp.w	fp, #3
 800d830:	d1cb      	bne.n	800d7ca <_scanf_i+0x5a>
 800d832:	6863      	ldr	r3, [r4, #4]
 800d834:	b90b      	cbnz	r3, 800d83a <_scanf_i+0xca>
 800d836:	230a      	movs	r3, #10
 800d838:	6063      	str	r3, [r4, #4]
 800d83a:	6863      	ldr	r3, [r4, #4]
 800d83c:	4945      	ldr	r1, [pc, #276]	; (800d954 <_scanf_i+0x1e4>)
 800d83e:	6960      	ldr	r0, [r4, #20]
 800d840:	1ac9      	subs	r1, r1, r3
 800d842:	f000 f8b5 	bl	800d9b0 <__sccl>
 800d846:	f04f 0b00 	mov.w	fp, #0
 800d84a:	68a3      	ldr	r3, [r4, #8]
 800d84c:	6822      	ldr	r2, [r4, #0]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d03d      	beq.n	800d8ce <_scanf_i+0x15e>
 800d852:	6831      	ldr	r1, [r6, #0]
 800d854:	6960      	ldr	r0, [r4, #20]
 800d856:	f891 c000 	ldrb.w	ip, [r1]
 800d85a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d85e:	2800      	cmp	r0, #0
 800d860:	d035      	beq.n	800d8ce <_scanf_i+0x15e>
 800d862:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800d866:	d124      	bne.n	800d8b2 <_scanf_i+0x142>
 800d868:	0510      	lsls	r0, r2, #20
 800d86a:	d522      	bpl.n	800d8b2 <_scanf_i+0x142>
 800d86c:	f10b 0b01 	add.w	fp, fp, #1
 800d870:	f1b9 0f00 	cmp.w	r9, #0
 800d874:	d003      	beq.n	800d87e <_scanf_i+0x10e>
 800d876:	3301      	adds	r3, #1
 800d878:	f109 39ff 	add.w	r9, r9, #4294967295
 800d87c:	60a3      	str	r3, [r4, #8]
 800d87e:	6873      	ldr	r3, [r6, #4]
 800d880:	3b01      	subs	r3, #1
 800d882:	2b00      	cmp	r3, #0
 800d884:	6073      	str	r3, [r6, #4]
 800d886:	dd1b      	ble.n	800d8c0 <_scanf_i+0x150>
 800d888:	6833      	ldr	r3, [r6, #0]
 800d88a:	3301      	adds	r3, #1
 800d88c:	6033      	str	r3, [r6, #0]
 800d88e:	68a3      	ldr	r3, [r4, #8]
 800d890:	3b01      	subs	r3, #1
 800d892:	60a3      	str	r3, [r4, #8]
 800d894:	e7d9      	b.n	800d84a <_scanf_i+0xda>
 800d896:	f1bb 0f02 	cmp.w	fp, #2
 800d89a:	d1ae      	bne.n	800d7fa <_scanf_i+0x8a>
 800d89c:	6822      	ldr	r2, [r4, #0]
 800d89e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d8a2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d8a6:	d1bf      	bne.n	800d828 <_scanf_i+0xb8>
 800d8a8:	2310      	movs	r3, #16
 800d8aa:	6063      	str	r3, [r4, #4]
 800d8ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d8b0:	e7a2      	b.n	800d7f8 <_scanf_i+0x88>
 800d8b2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800d8b6:	6022      	str	r2, [r4, #0]
 800d8b8:	780b      	ldrb	r3, [r1, #0]
 800d8ba:	f805 3b01 	strb.w	r3, [r5], #1
 800d8be:	e7de      	b.n	800d87e <_scanf_i+0x10e>
 800d8c0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d8c4:	4631      	mov	r1, r6
 800d8c6:	4650      	mov	r0, sl
 800d8c8:	4798      	blx	r3
 800d8ca:	2800      	cmp	r0, #0
 800d8cc:	d0df      	beq.n	800d88e <_scanf_i+0x11e>
 800d8ce:	6823      	ldr	r3, [r4, #0]
 800d8d0:	05d9      	lsls	r1, r3, #23
 800d8d2:	d50d      	bpl.n	800d8f0 <_scanf_i+0x180>
 800d8d4:	42bd      	cmp	r5, r7
 800d8d6:	d909      	bls.n	800d8ec <_scanf_i+0x17c>
 800d8d8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d8dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d8e0:	4632      	mov	r2, r6
 800d8e2:	4650      	mov	r0, sl
 800d8e4:	4798      	blx	r3
 800d8e6:	f105 39ff 	add.w	r9, r5, #4294967295
 800d8ea:	464d      	mov	r5, r9
 800d8ec:	42bd      	cmp	r5, r7
 800d8ee:	d028      	beq.n	800d942 <_scanf_i+0x1d2>
 800d8f0:	6822      	ldr	r2, [r4, #0]
 800d8f2:	f012 0210 	ands.w	r2, r2, #16
 800d8f6:	d113      	bne.n	800d920 <_scanf_i+0x1b0>
 800d8f8:	702a      	strb	r2, [r5, #0]
 800d8fa:	6863      	ldr	r3, [r4, #4]
 800d8fc:	9e01      	ldr	r6, [sp, #4]
 800d8fe:	4639      	mov	r1, r7
 800d900:	4650      	mov	r0, sl
 800d902:	47b0      	blx	r6
 800d904:	f8d8 3000 	ldr.w	r3, [r8]
 800d908:	6821      	ldr	r1, [r4, #0]
 800d90a:	1d1a      	adds	r2, r3, #4
 800d90c:	f8c8 2000 	str.w	r2, [r8]
 800d910:	f011 0f20 	tst.w	r1, #32
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	d00f      	beq.n	800d938 <_scanf_i+0x1c8>
 800d918:	6018      	str	r0, [r3, #0]
 800d91a:	68e3      	ldr	r3, [r4, #12]
 800d91c:	3301      	adds	r3, #1
 800d91e:	60e3      	str	r3, [r4, #12]
 800d920:	1bed      	subs	r5, r5, r7
 800d922:	44ab      	add	fp, r5
 800d924:	6925      	ldr	r5, [r4, #16]
 800d926:	445d      	add	r5, fp
 800d928:	6125      	str	r5, [r4, #16]
 800d92a:	2000      	movs	r0, #0
 800d92c:	b007      	add	sp, #28
 800d92e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d932:	f04f 0b00 	mov.w	fp, #0
 800d936:	e7ca      	b.n	800d8ce <_scanf_i+0x15e>
 800d938:	07ca      	lsls	r2, r1, #31
 800d93a:	bf4c      	ite	mi
 800d93c:	8018      	strhmi	r0, [r3, #0]
 800d93e:	6018      	strpl	r0, [r3, #0]
 800d940:	e7eb      	b.n	800d91a <_scanf_i+0x1aa>
 800d942:	2001      	movs	r0, #1
 800d944:	e7f2      	b.n	800d92c <_scanf_i+0x1bc>
 800d946:	bf00      	nop
 800d948:	0800e754 	.word	0x0800e754
 800d94c:	0800db41 	.word	0x0800db41
 800d950:	0800b0e9 	.word	0x0800b0e9
 800d954:	0800ebfe 	.word	0x0800ebfe

0800d958 <_read_r>:
 800d958:	b538      	push	{r3, r4, r5, lr}
 800d95a:	4d07      	ldr	r5, [pc, #28]	; (800d978 <_read_r+0x20>)
 800d95c:	4604      	mov	r4, r0
 800d95e:	4608      	mov	r0, r1
 800d960:	4611      	mov	r1, r2
 800d962:	2200      	movs	r2, #0
 800d964:	602a      	str	r2, [r5, #0]
 800d966:	461a      	mov	r2, r3
 800d968:	f7f8 f8a6 	bl	8005ab8 <_read>
 800d96c:	1c43      	adds	r3, r0, #1
 800d96e:	d102      	bne.n	800d976 <_read_r+0x1e>
 800d970:	682b      	ldr	r3, [r5, #0]
 800d972:	b103      	cbz	r3, 800d976 <_read_r+0x1e>
 800d974:	6023      	str	r3, [r4, #0]
 800d976:	bd38      	pop	{r3, r4, r5, pc}
 800d978:	20000784 	.word	0x20000784
 800d97c:	00000000 	.word	0x00000000

0800d980 <nan>:
 800d980:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d988 <nan+0x8>
 800d984:	4770      	bx	lr
 800d986:	bf00      	nop
 800d988:	00000000 	.word	0x00000000
 800d98c:	7ff80000 	.word	0x7ff80000

0800d990 <_sbrk_r>:
 800d990:	b538      	push	{r3, r4, r5, lr}
 800d992:	4d06      	ldr	r5, [pc, #24]	; (800d9ac <_sbrk_r+0x1c>)
 800d994:	2300      	movs	r3, #0
 800d996:	4604      	mov	r4, r0
 800d998:	4608      	mov	r0, r1
 800d99a:	602b      	str	r3, [r5, #0]
 800d99c:	f7f8 f8fa 	bl	8005b94 <_sbrk>
 800d9a0:	1c43      	adds	r3, r0, #1
 800d9a2:	d102      	bne.n	800d9aa <_sbrk_r+0x1a>
 800d9a4:	682b      	ldr	r3, [r5, #0]
 800d9a6:	b103      	cbz	r3, 800d9aa <_sbrk_r+0x1a>
 800d9a8:	6023      	str	r3, [r4, #0]
 800d9aa:	bd38      	pop	{r3, r4, r5, pc}
 800d9ac:	20000784 	.word	0x20000784

0800d9b0 <__sccl>:
 800d9b0:	b570      	push	{r4, r5, r6, lr}
 800d9b2:	780b      	ldrb	r3, [r1, #0]
 800d9b4:	4604      	mov	r4, r0
 800d9b6:	2b5e      	cmp	r3, #94	; 0x5e
 800d9b8:	bf0b      	itete	eq
 800d9ba:	784b      	ldrbeq	r3, [r1, #1]
 800d9bc:	1c48      	addne	r0, r1, #1
 800d9be:	1c88      	addeq	r0, r1, #2
 800d9c0:	2200      	movne	r2, #0
 800d9c2:	bf08      	it	eq
 800d9c4:	2201      	moveq	r2, #1
 800d9c6:	1e61      	subs	r1, r4, #1
 800d9c8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800d9cc:	f801 2f01 	strb.w	r2, [r1, #1]!
 800d9d0:	42a9      	cmp	r1, r5
 800d9d2:	d1fb      	bne.n	800d9cc <__sccl+0x1c>
 800d9d4:	b90b      	cbnz	r3, 800d9da <__sccl+0x2a>
 800d9d6:	3801      	subs	r0, #1
 800d9d8:	bd70      	pop	{r4, r5, r6, pc}
 800d9da:	f082 0101 	eor.w	r1, r2, #1
 800d9de:	54e1      	strb	r1, [r4, r3]
 800d9e0:	1c42      	adds	r2, r0, #1
 800d9e2:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800d9e6:	2d2d      	cmp	r5, #45	; 0x2d
 800d9e8:	f102 36ff 	add.w	r6, r2, #4294967295
 800d9ec:	4610      	mov	r0, r2
 800d9ee:	d006      	beq.n	800d9fe <__sccl+0x4e>
 800d9f0:	2d5d      	cmp	r5, #93	; 0x5d
 800d9f2:	d0f1      	beq.n	800d9d8 <__sccl+0x28>
 800d9f4:	b90d      	cbnz	r5, 800d9fa <__sccl+0x4a>
 800d9f6:	4630      	mov	r0, r6
 800d9f8:	e7ee      	b.n	800d9d8 <__sccl+0x28>
 800d9fa:	462b      	mov	r3, r5
 800d9fc:	e7ef      	b.n	800d9de <__sccl+0x2e>
 800d9fe:	7816      	ldrb	r6, [r2, #0]
 800da00:	2e5d      	cmp	r6, #93	; 0x5d
 800da02:	d0fa      	beq.n	800d9fa <__sccl+0x4a>
 800da04:	42b3      	cmp	r3, r6
 800da06:	dcf8      	bgt.n	800d9fa <__sccl+0x4a>
 800da08:	4618      	mov	r0, r3
 800da0a:	3001      	adds	r0, #1
 800da0c:	4286      	cmp	r6, r0
 800da0e:	5421      	strb	r1, [r4, r0]
 800da10:	dcfb      	bgt.n	800da0a <__sccl+0x5a>
 800da12:	43d8      	mvns	r0, r3
 800da14:	4430      	add	r0, r6
 800da16:	1c5d      	adds	r5, r3, #1
 800da18:	42b3      	cmp	r3, r6
 800da1a:	bfa8      	it	ge
 800da1c:	2000      	movge	r0, #0
 800da1e:	182b      	adds	r3, r5, r0
 800da20:	3202      	adds	r2, #2
 800da22:	e7de      	b.n	800d9e2 <__sccl+0x32>

0800da24 <strncmp>:
 800da24:	b510      	push	{r4, lr}
 800da26:	b16a      	cbz	r2, 800da44 <strncmp+0x20>
 800da28:	3901      	subs	r1, #1
 800da2a:	1884      	adds	r4, r0, r2
 800da2c:	f810 3b01 	ldrb.w	r3, [r0], #1
 800da30:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800da34:	4293      	cmp	r3, r2
 800da36:	d103      	bne.n	800da40 <strncmp+0x1c>
 800da38:	42a0      	cmp	r0, r4
 800da3a:	d001      	beq.n	800da40 <strncmp+0x1c>
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d1f5      	bne.n	800da2c <strncmp+0x8>
 800da40:	1a98      	subs	r0, r3, r2
 800da42:	bd10      	pop	{r4, pc}
 800da44:	4610      	mov	r0, r2
 800da46:	e7fc      	b.n	800da42 <strncmp+0x1e>

0800da48 <_strtoul_l.isra.0>:
 800da48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da4c:	4e3b      	ldr	r6, [pc, #236]	; (800db3c <_strtoul_l.isra.0+0xf4>)
 800da4e:	4686      	mov	lr, r0
 800da50:	468c      	mov	ip, r1
 800da52:	4660      	mov	r0, ip
 800da54:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800da58:	5da5      	ldrb	r5, [r4, r6]
 800da5a:	f015 0508 	ands.w	r5, r5, #8
 800da5e:	d1f8      	bne.n	800da52 <_strtoul_l.isra.0+0xa>
 800da60:	2c2d      	cmp	r4, #45	; 0x2d
 800da62:	d134      	bne.n	800dace <_strtoul_l.isra.0+0x86>
 800da64:	f89c 4000 	ldrb.w	r4, [ip]
 800da68:	f04f 0801 	mov.w	r8, #1
 800da6c:	f100 0c02 	add.w	ip, r0, #2
 800da70:	2b00      	cmp	r3, #0
 800da72:	d05e      	beq.n	800db32 <_strtoul_l.isra.0+0xea>
 800da74:	2b10      	cmp	r3, #16
 800da76:	d10c      	bne.n	800da92 <_strtoul_l.isra.0+0x4a>
 800da78:	2c30      	cmp	r4, #48	; 0x30
 800da7a:	d10a      	bne.n	800da92 <_strtoul_l.isra.0+0x4a>
 800da7c:	f89c 0000 	ldrb.w	r0, [ip]
 800da80:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800da84:	2858      	cmp	r0, #88	; 0x58
 800da86:	d14f      	bne.n	800db28 <_strtoul_l.isra.0+0xe0>
 800da88:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800da8c:	2310      	movs	r3, #16
 800da8e:	f10c 0c02 	add.w	ip, ip, #2
 800da92:	f04f 37ff 	mov.w	r7, #4294967295
 800da96:	2500      	movs	r5, #0
 800da98:	fbb7 f7f3 	udiv	r7, r7, r3
 800da9c:	fb03 f907 	mul.w	r9, r3, r7
 800daa0:	ea6f 0909 	mvn.w	r9, r9
 800daa4:	4628      	mov	r0, r5
 800daa6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800daaa:	2e09      	cmp	r6, #9
 800daac:	d818      	bhi.n	800dae0 <_strtoul_l.isra.0+0x98>
 800daae:	4634      	mov	r4, r6
 800dab0:	42a3      	cmp	r3, r4
 800dab2:	dd24      	ble.n	800dafe <_strtoul_l.isra.0+0xb6>
 800dab4:	2d00      	cmp	r5, #0
 800dab6:	db1f      	blt.n	800daf8 <_strtoul_l.isra.0+0xb0>
 800dab8:	4287      	cmp	r7, r0
 800daba:	d31d      	bcc.n	800daf8 <_strtoul_l.isra.0+0xb0>
 800dabc:	d101      	bne.n	800dac2 <_strtoul_l.isra.0+0x7a>
 800dabe:	45a1      	cmp	r9, r4
 800dac0:	db1a      	blt.n	800daf8 <_strtoul_l.isra.0+0xb0>
 800dac2:	fb00 4003 	mla	r0, r0, r3, r4
 800dac6:	2501      	movs	r5, #1
 800dac8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800dacc:	e7eb      	b.n	800daa6 <_strtoul_l.isra.0+0x5e>
 800dace:	2c2b      	cmp	r4, #43	; 0x2b
 800dad0:	bf08      	it	eq
 800dad2:	f89c 4000 	ldrbeq.w	r4, [ip]
 800dad6:	46a8      	mov	r8, r5
 800dad8:	bf08      	it	eq
 800dada:	f100 0c02 	addeq.w	ip, r0, #2
 800dade:	e7c7      	b.n	800da70 <_strtoul_l.isra.0+0x28>
 800dae0:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800dae4:	2e19      	cmp	r6, #25
 800dae6:	d801      	bhi.n	800daec <_strtoul_l.isra.0+0xa4>
 800dae8:	3c37      	subs	r4, #55	; 0x37
 800daea:	e7e1      	b.n	800dab0 <_strtoul_l.isra.0+0x68>
 800daec:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800daf0:	2e19      	cmp	r6, #25
 800daf2:	d804      	bhi.n	800dafe <_strtoul_l.isra.0+0xb6>
 800daf4:	3c57      	subs	r4, #87	; 0x57
 800daf6:	e7db      	b.n	800dab0 <_strtoul_l.isra.0+0x68>
 800daf8:	f04f 35ff 	mov.w	r5, #4294967295
 800dafc:	e7e4      	b.n	800dac8 <_strtoul_l.isra.0+0x80>
 800dafe:	2d00      	cmp	r5, #0
 800db00:	da07      	bge.n	800db12 <_strtoul_l.isra.0+0xca>
 800db02:	2322      	movs	r3, #34	; 0x22
 800db04:	f8ce 3000 	str.w	r3, [lr]
 800db08:	f04f 30ff 	mov.w	r0, #4294967295
 800db0c:	b942      	cbnz	r2, 800db20 <_strtoul_l.isra.0+0xd8>
 800db0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db12:	f1b8 0f00 	cmp.w	r8, #0
 800db16:	d000      	beq.n	800db1a <_strtoul_l.isra.0+0xd2>
 800db18:	4240      	negs	r0, r0
 800db1a:	2a00      	cmp	r2, #0
 800db1c:	d0f7      	beq.n	800db0e <_strtoul_l.isra.0+0xc6>
 800db1e:	b10d      	cbz	r5, 800db24 <_strtoul_l.isra.0+0xdc>
 800db20:	f10c 31ff 	add.w	r1, ip, #4294967295
 800db24:	6011      	str	r1, [r2, #0]
 800db26:	e7f2      	b.n	800db0e <_strtoul_l.isra.0+0xc6>
 800db28:	2430      	movs	r4, #48	; 0x30
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d1b1      	bne.n	800da92 <_strtoul_l.isra.0+0x4a>
 800db2e:	2308      	movs	r3, #8
 800db30:	e7af      	b.n	800da92 <_strtoul_l.isra.0+0x4a>
 800db32:	2c30      	cmp	r4, #48	; 0x30
 800db34:	d0a2      	beq.n	800da7c <_strtoul_l.isra.0+0x34>
 800db36:	230a      	movs	r3, #10
 800db38:	e7ab      	b.n	800da92 <_strtoul_l.isra.0+0x4a>
 800db3a:	bf00      	nop
 800db3c:	0800e861 	.word	0x0800e861

0800db40 <_strtoul_r>:
 800db40:	f7ff bf82 	b.w	800da48 <_strtoul_l.isra.0>

0800db44 <__submore>:
 800db44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db48:	460c      	mov	r4, r1
 800db4a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800db4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800db50:	4299      	cmp	r1, r3
 800db52:	d11d      	bne.n	800db90 <__submore+0x4c>
 800db54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800db58:	f7ff fa2a 	bl	800cfb0 <_malloc_r>
 800db5c:	b918      	cbnz	r0, 800db66 <__submore+0x22>
 800db5e:	f04f 30ff 	mov.w	r0, #4294967295
 800db62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db6a:	63a3      	str	r3, [r4, #56]	; 0x38
 800db6c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800db70:	6360      	str	r0, [r4, #52]	; 0x34
 800db72:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800db76:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800db7a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800db7e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800db82:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800db86:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800db8a:	6020      	str	r0, [r4, #0]
 800db8c:	2000      	movs	r0, #0
 800db8e:	e7e8      	b.n	800db62 <__submore+0x1e>
 800db90:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800db92:	0077      	lsls	r7, r6, #1
 800db94:	463a      	mov	r2, r7
 800db96:	f000 fa2d 	bl	800dff4 <_realloc_r>
 800db9a:	4605      	mov	r5, r0
 800db9c:	2800      	cmp	r0, #0
 800db9e:	d0de      	beq.n	800db5e <__submore+0x1a>
 800dba0:	eb00 0806 	add.w	r8, r0, r6
 800dba4:	4601      	mov	r1, r0
 800dba6:	4632      	mov	r2, r6
 800dba8:	4640      	mov	r0, r8
 800dbaa:	f7fe fcd9 	bl	800c560 <memcpy>
 800dbae:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800dbb2:	f8c4 8000 	str.w	r8, [r4]
 800dbb6:	e7e9      	b.n	800db8c <__submore+0x48>

0800dbb8 <__ascii_wctomb>:
 800dbb8:	b149      	cbz	r1, 800dbce <__ascii_wctomb+0x16>
 800dbba:	2aff      	cmp	r2, #255	; 0xff
 800dbbc:	bf85      	ittet	hi
 800dbbe:	238a      	movhi	r3, #138	; 0x8a
 800dbc0:	6003      	strhi	r3, [r0, #0]
 800dbc2:	700a      	strbls	r2, [r1, #0]
 800dbc4:	f04f 30ff 	movhi.w	r0, #4294967295
 800dbc8:	bf98      	it	ls
 800dbca:	2001      	movls	r0, #1
 800dbcc:	4770      	bx	lr
 800dbce:	4608      	mov	r0, r1
 800dbd0:	4770      	bx	lr
	...

0800dbd4 <__assert_func>:
 800dbd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dbd6:	4614      	mov	r4, r2
 800dbd8:	461a      	mov	r2, r3
 800dbda:	4b09      	ldr	r3, [pc, #36]	; (800dc00 <__assert_func+0x2c>)
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	4605      	mov	r5, r0
 800dbe0:	68d8      	ldr	r0, [r3, #12]
 800dbe2:	b14c      	cbz	r4, 800dbf8 <__assert_func+0x24>
 800dbe4:	4b07      	ldr	r3, [pc, #28]	; (800dc04 <__assert_func+0x30>)
 800dbe6:	9100      	str	r1, [sp, #0]
 800dbe8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dbec:	4906      	ldr	r1, [pc, #24]	; (800dc08 <__assert_func+0x34>)
 800dbee:	462b      	mov	r3, r5
 800dbf0:	f000 f9a6 	bl	800df40 <fiprintf>
 800dbf4:	f000 fc3e 	bl	800e474 <abort>
 800dbf8:	4b04      	ldr	r3, [pc, #16]	; (800dc0c <__assert_func+0x38>)
 800dbfa:	461c      	mov	r4, r3
 800dbfc:	e7f3      	b.n	800dbe6 <__assert_func+0x12>
 800dbfe:	bf00      	nop
 800dc00:	20000030 	.word	0x20000030
 800dc04:	0800ec00 	.word	0x0800ec00
 800dc08:	0800ec0d 	.word	0x0800ec0d
 800dc0c:	0800ec3b 	.word	0x0800ec3b

0800dc10 <__sflush_r>:
 800dc10:	898a      	ldrh	r2, [r1, #12]
 800dc12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc16:	4605      	mov	r5, r0
 800dc18:	0710      	lsls	r0, r2, #28
 800dc1a:	460c      	mov	r4, r1
 800dc1c:	d458      	bmi.n	800dcd0 <__sflush_r+0xc0>
 800dc1e:	684b      	ldr	r3, [r1, #4]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	dc05      	bgt.n	800dc30 <__sflush_r+0x20>
 800dc24:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	dc02      	bgt.n	800dc30 <__sflush_r+0x20>
 800dc2a:	2000      	movs	r0, #0
 800dc2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dc32:	2e00      	cmp	r6, #0
 800dc34:	d0f9      	beq.n	800dc2a <__sflush_r+0x1a>
 800dc36:	2300      	movs	r3, #0
 800dc38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dc3c:	682f      	ldr	r7, [r5, #0]
 800dc3e:	602b      	str	r3, [r5, #0]
 800dc40:	d032      	beq.n	800dca8 <__sflush_r+0x98>
 800dc42:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dc44:	89a3      	ldrh	r3, [r4, #12]
 800dc46:	075a      	lsls	r2, r3, #29
 800dc48:	d505      	bpl.n	800dc56 <__sflush_r+0x46>
 800dc4a:	6863      	ldr	r3, [r4, #4]
 800dc4c:	1ac0      	subs	r0, r0, r3
 800dc4e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dc50:	b10b      	cbz	r3, 800dc56 <__sflush_r+0x46>
 800dc52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dc54:	1ac0      	subs	r0, r0, r3
 800dc56:	2300      	movs	r3, #0
 800dc58:	4602      	mov	r2, r0
 800dc5a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dc5c:	6a21      	ldr	r1, [r4, #32]
 800dc5e:	4628      	mov	r0, r5
 800dc60:	47b0      	blx	r6
 800dc62:	1c43      	adds	r3, r0, #1
 800dc64:	89a3      	ldrh	r3, [r4, #12]
 800dc66:	d106      	bne.n	800dc76 <__sflush_r+0x66>
 800dc68:	6829      	ldr	r1, [r5, #0]
 800dc6a:	291d      	cmp	r1, #29
 800dc6c:	d82c      	bhi.n	800dcc8 <__sflush_r+0xb8>
 800dc6e:	4a2a      	ldr	r2, [pc, #168]	; (800dd18 <__sflush_r+0x108>)
 800dc70:	40ca      	lsrs	r2, r1
 800dc72:	07d6      	lsls	r6, r2, #31
 800dc74:	d528      	bpl.n	800dcc8 <__sflush_r+0xb8>
 800dc76:	2200      	movs	r2, #0
 800dc78:	6062      	str	r2, [r4, #4]
 800dc7a:	04d9      	lsls	r1, r3, #19
 800dc7c:	6922      	ldr	r2, [r4, #16]
 800dc7e:	6022      	str	r2, [r4, #0]
 800dc80:	d504      	bpl.n	800dc8c <__sflush_r+0x7c>
 800dc82:	1c42      	adds	r2, r0, #1
 800dc84:	d101      	bne.n	800dc8a <__sflush_r+0x7a>
 800dc86:	682b      	ldr	r3, [r5, #0]
 800dc88:	b903      	cbnz	r3, 800dc8c <__sflush_r+0x7c>
 800dc8a:	6560      	str	r0, [r4, #84]	; 0x54
 800dc8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dc8e:	602f      	str	r7, [r5, #0]
 800dc90:	2900      	cmp	r1, #0
 800dc92:	d0ca      	beq.n	800dc2a <__sflush_r+0x1a>
 800dc94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dc98:	4299      	cmp	r1, r3
 800dc9a:	d002      	beq.n	800dca2 <__sflush_r+0x92>
 800dc9c:	4628      	mov	r0, r5
 800dc9e:	f7ff f937 	bl	800cf10 <_free_r>
 800dca2:	2000      	movs	r0, #0
 800dca4:	6360      	str	r0, [r4, #52]	; 0x34
 800dca6:	e7c1      	b.n	800dc2c <__sflush_r+0x1c>
 800dca8:	6a21      	ldr	r1, [r4, #32]
 800dcaa:	2301      	movs	r3, #1
 800dcac:	4628      	mov	r0, r5
 800dcae:	47b0      	blx	r6
 800dcb0:	1c41      	adds	r1, r0, #1
 800dcb2:	d1c7      	bne.n	800dc44 <__sflush_r+0x34>
 800dcb4:	682b      	ldr	r3, [r5, #0]
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d0c4      	beq.n	800dc44 <__sflush_r+0x34>
 800dcba:	2b1d      	cmp	r3, #29
 800dcbc:	d001      	beq.n	800dcc2 <__sflush_r+0xb2>
 800dcbe:	2b16      	cmp	r3, #22
 800dcc0:	d101      	bne.n	800dcc6 <__sflush_r+0xb6>
 800dcc2:	602f      	str	r7, [r5, #0]
 800dcc4:	e7b1      	b.n	800dc2a <__sflush_r+0x1a>
 800dcc6:	89a3      	ldrh	r3, [r4, #12]
 800dcc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dccc:	81a3      	strh	r3, [r4, #12]
 800dcce:	e7ad      	b.n	800dc2c <__sflush_r+0x1c>
 800dcd0:	690f      	ldr	r7, [r1, #16]
 800dcd2:	2f00      	cmp	r7, #0
 800dcd4:	d0a9      	beq.n	800dc2a <__sflush_r+0x1a>
 800dcd6:	0793      	lsls	r3, r2, #30
 800dcd8:	680e      	ldr	r6, [r1, #0]
 800dcda:	bf08      	it	eq
 800dcdc:	694b      	ldreq	r3, [r1, #20]
 800dcde:	600f      	str	r7, [r1, #0]
 800dce0:	bf18      	it	ne
 800dce2:	2300      	movne	r3, #0
 800dce4:	eba6 0807 	sub.w	r8, r6, r7
 800dce8:	608b      	str	r3, [r1, #8]
 800dcea:	f1b8 0f00 	cmp.w	r8, #0
 800dcee:	dd9c      	ble.n	800dc2a <__sflush_r+0x1a>
 800dcf0:	6a21      	ldr	r1, [r4, #32]
 800dcf2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dcf4:	4643      	mov	r3, r8
 800dcf6:	463a      	mov	r2, r7
 800dcf8:	4628      	mov	r0, r5
 800dcfa:	47b0      	blx	r6
 800dcfc:	2800      	cmp	r0, #0
 800dcfe:	dc06      	bgt.n	800dd0e <__sflush_r+0xfe>
 800dd00:	89a3      	ldrh	r3, [r4, #12]
 800dd02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd06:	81a3      	strh	r3, [r4, #12]
 800dd08:	f04f 30ff 	mov.w	r0, #4294967295
 800dd0c:	e78e      	b.n	800dc2c <__sflush_r+0x1c>
 800dd0e:	4407      	add	r7, r0
 800dd10:	eba8 0800 	sub.w	r8, r8, r0
 800dd14:	e7e9      	b.n	800dcea <__sflush_r+0xda>
 800dd16:	bf00      	nop
 800dd18:	20400001 	.word	0x20400001

0800dd1c <_fflush_r>:
 800dd1c:	b538      	push	{r3, r4, r5, lr}
 800dd1e:	690b      	ldr	r3, [r1, #16]
 800dd20:	4605      	mov	r5, r0
 800dd22:	460c      	mov	r4, r1
 800dd24:	b913      	cbnz	r3, 800dd2c <_fflush_r+0x10>
 800dd26:	2500      	movs	r5, #0
 800dd28:	4628      	mov	r0, r5
 800dd2a:	bd38      	pop	{r3, r4, r5, pc}
 800dd2c:	b118      	cbz	r0, 800dd36 <_fflush_r+0x1a>
 800dd2e:	6983      	ldr	r3, [r0, #24]
 800dd30:	b90b      	cbnz	r3, 800dd36 <_fflush_r+0x1a>
 800dd32:	f000 f887 	bl	800de44 <__sinit>
 800dd36:	4b14      	ldr	r3, [pc, #80]	; (800dd88 <_fflush_r+0x6c>)
 800dd38:	429c      	cmp	r4, r3
 800dd3a:	d11b      	bne.n	800dd74 <_fflush_r+0x58>
 800dd3c:	686c      	ldr	r4, [r5, #4]
 800dd3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d0ef      	beq.n	800dd26 <_fflush_r+0xa>
 800dd46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dd48:	07d0      	lsls	r0, r2, #31
 800dd4a:	d404      	bmi.n	800dd56 <_fflush_r+0x3a>
 800dd4c:	0599      	lsls	r1, r3, #22
 800dd4e:	d402      	bmi.n	800dd56 <_fflush_r+0x3a>
 800dd50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd52:	f000 f927 	bl	800dfa4 <__retarget_lock_acquire_recursive>
 800dd56:	4628      	mov	r0, r5
 800dd58:	4621      	mov	r1, r4
 800dd5a:	f7ff ff59 	bl	800dc10 <__sflush_r>
 800dd5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dd60:	07da      	lsls	r2, r3, #31
 800dd62:	4605      	mov	r5, r0
 800dd64:	d4e0      	bmi.n	800dd28 <_fflush_r+0xc>
 800dd66:	89a3      	ldrh	r3, [r4, #12]
 800dd68:	059b      	lsls	r3, r3, #22
 800dd6a:	d4dd      	bmi.n	800dd28 <_fflush_r+0xc>
 800dd6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd6e:	f000 f91a 	bl	800dfa6 <__retarget_lock_release_recursive>
 800dd72:	e7d9      	b.n	800dd28 <_fflush_r+0xc>
 800dd74:	4b05      	ldr	r3, [pc, #20]	; (800dd8c <_fflush_r+0x70>)
 800dd76:	429c      	cmp	r4, r3
 800dd78:	d101      	bne.n	800dd7e <_fflush_r+0x62>
 800dd7a:	68ac      	ldr	r4, [r5, #8]
 800dd7c:	e7df      	b.n	800dd3e <_fflush_r+0x22>
 800dd7e:	4b04      	ldr	r3, [pc, #16]	; (800dd90 <_fflush_r+0x74>)
 800dd80:	429c      	cmp	r4, r3
 800dd82:	bf08      	it	eq
 800dd84:	68ec      	ldreq	r4, [r5, #12]
 800dd86:	e7da      	b.n	800dd3e <_fflush_r+0x22>
 800dd88:	0800ec5c 	.word	0x0800ec5c
 800dd8c:	0800ec7c 	.word	0x0800ec7c
 800dd90:	0800ec3c 	.word	0x0800ec3c

0800dd94 <std>:
 800dd94:	2300      	movs	r3, #0
 800dd96:	b510      	push	{r4, lr}
 800dd98:	4604      	mov	r4, r0
 800dd9a:	e9c0 3300 	strd	r3, r3, [r0]
 800dd9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dda2:	6083      	str	r3, [r0, #8]
 800dda4:	8181      	strh	r1, [r0, #12]
 800dda6:	6643      	str	r3, [r0, #100]	; 0x64
 800dda8:	81c2      	strh	r2, [r0, #14]
 800ddaa:	6183      	str	r3, [r0, #24]
 800ddac:	4619      	mov	r1, r3
 800ddae:	2208      	movs	r2, #8
 800ddb0:	305c      	adds	r0, #92	; 0x5c
 800ddb2:	f7fb fbb1 	bl	8009518 <memset>
 800ddb6:	4b05      	ldr	r3, [pc, #20]	; (800ddcc <std+0x38>)
 800ddb8:	6263      	str	r3, [r4, #36]	; 0x24
 800ddba:	4b05      	ldr	r3, [pc, #20]	; (800ddd0 <std+0x3c>)
 800ddbc:	62a3      	str	r3, [r4, #40]	; 0x28
 800ddbe:	4b05      	ldr	r3, [pc, #20]	; (800ddd4 <std+0x40>)
 800ddc0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ddc2:	4b05      	ldr	r3, [pc, #20]	; (800ddd8 <std+0x44>)
 800ddc4:	6224      	str	r4, [r4, #32]
 800ddc6:	6323      	str	r3, [r4, #48]	; 0x30
 800ddc8:	bd10      	pop	{r4, pc}
 800ddca:	bf00      	nop
 800ddcc:	0800a2c1 	.word	0x0800a2c1
 800ddd0:	0800a2e7 	.word	0x0800a2e7
 800ddd4:	0800a31f 	.word	0x0800a31f
 800ddd8:	0800a343 	.word	0x0800a343

0800dddc <_cleanup_r>:
 800dddc:	4901      	ldr	r1, [pc, #4]	; (800dde4 <_cleanup_r+0x8>)
 800ddde:	f000 b8c1 	b.w	800df64 <_fwalk_reent>
 800dde2:	bf00      	nop
 800dde4:	0800dd1d 	.word	0x0800dd1d

0800dde8 <__sfmoreglue>:
 800dde8:	b570      	push	{r4, r5, r6, lr}
 800ddea:	1e4a      	subs	r2, r1, #1
 800ddec:	2568      	movs	r5, #104	; 0x68
 800ddee:	4355      	muls	r5, r2
 800ddf0:	460e      	mov	r6, r1
 800ddf2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ddf6:	f7ff f8db 	bl	800cfb0 <_malloc_r>
 800ddfa:	4604      	mov	r4, r0
 800ddfc:	b140      	cbz	r0, 800de10 <__sfmoreglue+0x28>
 800ddfe:	2100      	movs	r1, #0
 800de00:	e9c0 1600 	strd	r1, r6, [r0]
 800de04:	300c      	adds	r0, #12
 800de06:	60a0      	str	r0, [r4, #8]
 800de08:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800de0c:	f7fb fb84 	bl	8009518 <memset>
 800de10:	4620      	mov	r0, r4
 800de12:	bd70      	pop	{r4, r5, r6, pc}

0800de14 <__sfp_lock_acquire>:
 800de14:	4801      	ldr	r0, [pc, #4]	; (800de1c <__sfp_lock_acquire+0x8>)
 800de16:	f000 b8c5 	b.w	800dfa4 <__retarget_lock_acquire_recursive>
 800de1a:	bf00      	nop
 800de1c:	20000790 	.word	0x20000790

0800de20 <__sfp_lock_release>:
 800de20:	4801      	ldr	r0, [pc, #4]	; (800de28 <__sfp_lock_release+0x8>)
 800de22:	f000 b8c0 	b.w	800dfa6 <__retarget_lock_release_recursive>
 800de26:	bf00      	nop
 800de28:	20000790 	.word	0x20000790

0800de2c <__sinit_lock_acquire>:
 800de2c:	4801      	ldr	r0, [pc, #4]	; (800de34 <__sinit_lock_acquire+0x8>)
 800de2e:	f000 b8b9 	b.w	800dfa4 <__retarget_lock_acquire_recursive>
 800de32:	bf00      	nop
 800de34:	2000078b 	.word	0x2000078b

0800de38 <__sinit_lock_release>:
 800de38:	4801      	ldr	r0, [pc, #4]	; (800de40 <__sinit_lock_release+0x8>)
 800de3a:	f000 b8b4 	b.w	800dfa6 <__retarget_lock_release_recursive>
 800de3e:	bf00      	nop
 800de40:	2000078b 	.word	0x2000078b

0800de44 <__sinit>:
 800de44:	b510      	push	{r4, lr}
 800de46:	4604      	mov	r4, r0
 800de48:	f7ff fff0 	bl	800de2c <__sinit_lock_acquire>
 800de4c:	69a3      	ldr	r3, [r4, #24]
 800de4e:	b11b      	cbz	r3, 800de58 <__sinit+0x14>
 800de50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de54:	f7ff bff0 	b.w	800de38 <__sinit_lock_release>
 800de58:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800de5c:	6523      	str	r3, [r4, #80]	; 0x50
 800de5e:	4b13      	ldr	r3, [pc, #76]	; (800deac <__sinit+0x68>)
 800de60:	4a13      	ldr	r2, [pc, #76]	; (800deb0 <__sinit+0x6c>)
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	62a2      	str	r2, [r4, #40]	; 0x28
 800de66:	42a3      	cmp	r3, r4
 800de68:	bf04      	itt	eq
 800de6a:	2301      	moveq	r3, #1
 800de6c:	61a3      	streq	r3, [r4, #24]
 800de6e:	4620      	mov	r0, r4
 800de70:	f000 f820 	bl	800deb4 <__sfp>
 800de74:	6060      	str	r0, [r4, #4]
 800de76:	4620      	mov	r0, r4
 800de78:	f000 f81c 	bl	800deb4 <__sfp>
 800de7c:	60a0      	str	r0, [r4, #8]
 800de7e:	4620      	mov	r0, r4
 800de80:	f000 f818 	bl	800deb4 <__sfp>
 800de84:	2200      	movs	r2, #0
 800de86:	60e0      	str	r0, [r4, #12]
 800de88:	2104      	movs	r1, #4
 800de8a:	6860      	ldr	r0, [r4, #4]
 800de8c:	f7ff ff82 	bl	800dd94 <std>
 800de90:	68a0      	ldr	r0, [r4, #8]
 800de92:	2201      	movs	r2, #1
 800de94:	2109      	movs	r1, #9
 800de96:	f7ff ff7d 	bl	800dd94 <std>
 800de9a:	68e0      	ldr	r0, [r4, #12]
 800de9c:	2202      	movs	r2, #2
 800de9e:	2112      	movs	r1, #18
 800dea0:	f7ff ff78 	bl	800dd94 <std>
 800dea4:	2301      	movs	r3, #1
 800dea6:	61a3      	str	r3, [r4, #24]
 800dea8:	e7d2      	b.n	800de50 <__sinit+0xc>
 800deaa:	bf00      	nop
 800deac:	0800e7d0 	.word	0x0800e7d0
 800deb0:	0800dddd 	.word	0x0800dddd

0800deb4 <__sfp>:
 800deb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deb6:	4607      	mov	r7, r0
 800deb8:	f7ff ffac 	bl	800de14 <__sfp_lock_acquire>
 800debc:	4b1e      	ldr	r3, [pc, #120]	; (800df38 <__sfp+0x84>)
 800debe:	681e      	ldr	r6, [r3, #0]
 800dec0:	69b3      	ldr	r3, [r6, #24]
 800dec2:	b913      	cbnz	r3, 800deca <__sfp+0x16>
 800dec4:	4630      	mov	r0, r6
 800dec6:	f7ff ffbd 	bl	800de44 <__sinit>
 800deca:	3648      	adds	r6, #72	; 0x48
 800decc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ded0:	3b01      	subs	r3, #1
 800ded2:	d503      	bpl.n	800dedc <__sfp+0x28>
 800ded4:	6833      	ldr	r3, [r6, #0]
 800ded6:	b30b      	cbz	r3, 800df1c <__sfp+0x68>
 800ded8:	6836      	ldr	r6, [r6, #0]
 800deda:	e7f7      	b.n	800decc <__sfp+0x18>
 800dedc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dee0:	b9d5      	cbnz	r5, 800df18 <__sfp+0x64>
 800dee2:	4b16      	ldr	r3, [pc, #88]	; (800df3c <__sfp+0x88>)
 800dee4:	60e3      	str	r3, [r4, #12]
 800dee6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800deea:	6665      	str	r5, [r4, #100]	; 0x64
 800deec:	f000 f859 	bl	800dfa2 <__retarget_lock_init_recursive>
 800def0:	f7ff ff96 	bl	800de20 <__sfp_lock_release>
 800def4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800def8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800defc:	6025      	str	r5, [r4, #0]
 800defe:	61a5      	str	r5, [r4, #24]
 800df00:	2208      	movs	r2, #8
 800df02:	4629      	mov	r1, r5
 800df04:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800df08:	f7fb fb06 	bl	8009518 <memset>
 800df0c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800df10:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800df14:	4620      	mov	r0, r4
 800df16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df18:	3468      	adds	r4, #104	; 0x68
 800df1a:	e7d9      	b.n	800ded0 <__sfp+0x1c>
 800df1c:	2104      	movs	r1, #4
 800df1e:	4638      	mov	r0, r7
 800df20:	f7ff ff62 	bl	800dde8 <__sfmoreglue>
 800df24:	4604      	mov	r4, r0
 800df26:	6030      	str	r0, [r6, #0]
 800df28:	2800      	cmp	r0, #0
 800df2a:	d1d5      	bne.n	800ded8 <__sfp+0x24>
 800df2c:	f7ff ff78 	bl	800de20 <__sfp_lock_release>
 800df30:	230c      	movs	r3, #12
 800df32:	603b      	str	r3, [r7, #0]
 800df34:	e7ee      	b.n	800df14 <__sfp+0x60>
 800df36:	bf00      	nop
 800df38:	0800e7d0 	.word	0x0800e7d0
 800df3c:	ffff0001 	.word	0xffff0001

0800df40 <fiprintf>:
 800df40:	b40e      	push	{r1, r2, r3}
 800df42:	b503      	push	{r0, r1, lr}
 800df44:	4601      	mov	r1, r0
 800df46:	ab03      	add	r3, sp, #12
 800df48:	4805      	ldr	r0, [pc, #20]	; (800df60 <fiprintf+0x20>)
 800df4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800df4e:	6800      	ldr	r0, [r0, #0]
 800df50:	9301      	str	r3, [sp, #4]
 800df52:	f000 f89f 	bl	800e094 <_vfiprintf_r>
 800df56:	b002      	add	sp, #8
 800df58:	f85d eb04 	ldr.w	lr, [sp], #4
 800df5c:	b003      	add	sp, #12
 800df5e:	4770      	bx	lr
 800df60:	20000030 	.word	0x20000030

0800df64 <_fwalk_reent>:
 800df64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df68:	4606      	mov	r6, r0
 800df6a:	4688      	mov	r8, r1
 800df6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800df70:	2700      	movs	r7, #0
 800df72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800df76:	f1b9 0901 	subs.w	r9, r9, #1
 800df7a:	d505      	bpl.n	800df88 <_fwalk_reent+0x24>
 800df7c:	6824      	ldr	r4, [r4, #0]
 800df7e:	2c00      	cmp	r4, #0
 800df80:	d1f7      	bne.n	800df72 <_fwalk_reent+0xe>
 800df82:	4638      	mov	r0, r7
 800df84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df88:	89ab      	ldrh	r3, [r5, #12]
 800df8a:	2b01      	cmp	r3, #1
 800df8c:	d907      	bls.n	800df9e <_fwalk_reent+0x3a>
 800df8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800df92:	3301      	adds	r3, #1
 800df94:	d003      	beq.n	800df9e <_fwalk_reent+0x3a>
 800df96:	4629      	mov	r1, r5
 800df98:	4630      	mov	r0, r6
 800df9a:	47c0      	blx	r8
 800df9c:	4307      	orrs	r7, r0
 800df9e:	3568      	adds	r5, #104	; 0x68
 800dfa0:	e7e9      	b.n	800df76 <_fwalk_reent+0x12>

0800dfa2 <__retarget_lock_init_recursive>:
 800dfa2:	4770      	bx	lr

0800dfa4 <__retarget_lock_acquire_recursive>:
 800dfa4:	4770      	bx	lr

0800dfa6 <__retarget_lock_release_recursive>:
 800dfa6:	4770      	bx	lr

0800dfa8 <memmove>:
 800dfa8:	4288      	cmp	r0, r1
 800dfaa:	b510      	push	{r4, lr}
 800dfac:	eb01 0402 	add.w	r4, r1, r2
 800dfb0:	d902      	bls.n	800dfb8 <memmove+0x10>
 800dfb2:	4284      	cmp	r4, r0
 800dfb4:	4623      	mov	r3, r4
 800dfb6:	d807      	bhi.n	800dfc8 <memmove+0x20>
 800dfb8:	1e43      	subs	r3, r0, #1
 800dfba:	42a1      	cmp	r1, r4
 800dfbc:	d008      	beq.n	800dfd0 <memmove+0x28>
 800dfbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dfc2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dfc6:	e7f8      	b.n	800dfba <memmove+0x12>
 800dfc8:	4402      	add	r2, r0
 800dfca:	4601      	mov	r1, r0
 800dfcc:	428a      	cmp	r2, r1
 800dfce:	d100      	bne.n	800dfd2 <memmove+0x2a>
 800dfd0:	bd10      	pop	{r4, pc}
 800dfd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dfd6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dfda:	e7f7      	b.n	800dfcc <memmove+0x24>

0800dfdc <__malloc_lock>:
 800dfdc:	4801      	ldr	r0, [pc, #4]	; (800dfe4 <__malloc_lock+0x8>)
 800dfde:	f7ff bfe1 	b.w	800dfa4 <__retarget_lock_acquire_recursive>
 800dfe2:	bf00      	nop
 800dfe4:	2000078c 	.word	0x2000078c

0800dfe8 <__malloc_unlock>:
 800dfe8:	4801      	ldr	r0, [pc, #4]	; (800dff0 <__malloc_unlock+0x8>)
 800dfea:	f7ff bfdc 	b.w	800dfa6 <__retarget_lock_release_recursive>
 800dfee:	bf00      	nop
 800dff0:	2000078c 	.word	0x2000078c

0800dff4 <_realloc_r>:
 800dff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dff6:	4607      	mov	r7, r0
 800dff8:	4614      	mov	r4, r2
 800dffa:	460e      	mov	r6, r1
 800dffc:	b921      	cbnz	r1, 800e008 <_realloc_r+0x14>
 800dffe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e002:	4611      	mov	r1, r2
 800e004:	f7fe bfd4 	b.w	800cfb0 <_malloc_r>
 800e008:	b922      	cbnz	r2, 800e014 <_realloc_r+0x20>
 800e00a:	f7fe ff81 	bl	800cf10 <_free_r>
 800e00e:	4625      	mov	r5, r4
 800e010:	4628      	mov	r0, r5
 800e012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e014:	f000 fa9a 	bl	800e54c <_malloc_usable_size_r>
 800e018:	42a0      	cmp	r0, r4
 800e01a:	d20f      	bcs.n	800e03c <_realloc_r+0x48>
 800e01c:	4621      	mov	r1, r4
 800e01e:	4638      	mov	r0, r7
 800e020:	f7fe ffc6 	bl	800cfb0 <_malloc_r>
 800e024:	4605      	mov	r5, r0
 800e026:	2800      	cmp	r0, #0
 800e028:	d0f2      	beq.n	800e010 <_realloc_r+0x1c>
 800e02a:	4631      	mov	r1, r6
 800e02c:	4622      	mov	r2, r4
 800e02e:	f7fe fa97 	bl	800c560 <memcpy>
 800e032:	4631      	mov	r1, r6
 800e034:	4638      	mov	r0, r7
 800e036:	f7fe ff6b 	bl	800cf10 <_free_r>
 800e03a:	e7e9      	b.n	800e010 <_realloc_r+0x1c>
 800e03c:	4635      	mov	r5, r6
 800e03e:	e7e7      	b.n	800e010 <_realloc_r+0x1c>

0800e040 <__sfputc_r>:
 800e040:	6893      	ldr	r3, [r2, #8]
 800e042:	3b01      	subs	r3, #1
 800e044:	2b00      	cmp	r3, #0
 800e046:	b410      	push	{r4}
 800e048:	6093      	str	r3, [r2, #8]
 800e04a:	da08      	bge.n	800e05e <__sfputc_r+0x1e>
 800e04c:	6994      	ldr	r4, [r2, #24]
 800e04e:	42a3      	cmp	r3, r4
 800e050:	db01      	blt.n	800e056 <__sfputc_r+0x16>
 800e052:	290a      	cmp	r1, #10
 800e054:	d103      	bne.n	800e05e <__sfputc_r+0x1e>
 800e056:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e05a:	f000 b94b 	b.w	800e2f4 <__swbuf_r>
 800e05e:	6813      	ldr	r3, [r2, #0]
 800e060:	1c58      	adds	r0, r3, #1
 800e062:	6010      	str	r0, [r2, #0]
 800e064:	7019      	strb	r1, [r3, #0]
 800e066:	4608      	mov	r0, r1
 800e068:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e06c:	4770      	bx	lr

0800e06e <__sfputs_r>:
 800e06e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e070:	4606      	mov	r6, r0
 800e072:	460f      	mov	r7, r1
 800e074:	4614      	mov	r4, r2
 800e076:	18d5      	adds	r5, r2, r3
 800e078:	42ac      	cmp	r4, r5
 800e07a:	d101      	bne.n	800e080 <__sfputs_r+0x12>
 800e07c:	2000      	movs	r0, #0
 800e07e:	e007      	b.n	800e090 <__sfputs_r+0x22>
 800e080:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e084:	463a      	mov	r2, r7
 800e086:	4630      	mov	r0, r6
 800e088:	f7ff ffda 	bl	800e040 <__sfputc_r>
 800e08c:	1c43      	adds	r3, r0, #1
 800e08e:	d1f3      	bne.n	800e078 <__sfputs_r+0xa>
 800e090:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e094 <_vfiprintf_r>:
 800e094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e098:	460d      	mov	r5, r1
 800e09a:	b09d      	sub	sp, #116	; 0x74
 800e09c:	4614      	mov	r4, r2
 800e09e:	4698      	mov	r8, r3
 800e0a0:	4606      	mov	r6, r0
 800e0a2:	b118      	cbz	r0, 800e0ac <_vfiprintf_r+0x18>
 800e0a4:	6983      	ldr	r3, [r0, #24]
 800e0a6:	b90b      	cbnz	r3, 800e0ac <_vfiprintf_r+0x18>
 800e0a8:	f7ff fecc 	bl	800de44 <__sinit>
 800e0ac:	4b89      	ldr	r3, [pc, #548]	; (800e2d4 <_vfiprintf_r+0x240>)
 800e0ae:	429d      	cmp	r5, r3
 800e0b0:	d11b      	bne.n	800e0ea <_vfiprintf_r+0x56>
 800e0b2:	6875      	ldr	r5, [r6, #4]
 800e0b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e0b6:	07d9      	lsls	r1, r3, #31
 800e0b8:	d405      	bmi.n	800e0c6 <_vfiprintf_r+0x32>
 800e0ba:	89ab      	ldrh	r3, [r5, #12]
 800e0bc:	059a      	lsls	r2, r3, #22
 800e0be:	d402      	bmi.n	800e0c6 <_vfiprintf_r+0x32>
 800e0c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e0c2:	f7ff ff6f 	bl	800dfa4 <__retarget_lock_acquire_recursive>
 800e0c6:	89ab      	ldrh	r3, [r5, #12]
 800e0c8:	071b      	lsls	r3, r3, #28
 800e0ca:	d501      	bpl.n	800e0d0 <_vfiprintf_r+0x3c>
 800e0cc:	692b      	ldr	r3, [r5, #16]
 800e0ce:	b9eb      	cbnz	r3, 800e10c <_vfiprintf_r+0x78>
 800e0d0:	4629      	mov	r1, r5
 800e0d2:	4630      	mov	r0, r6
 800e0d4:	f000 f960 	bl	800e398 <__swsetup_r>
 800e0d8:	b1c0      	cbz	r0, 800e10c <_vfiprintf_r+0x78>
 800e0da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e0dc:	07dc      	lsls	r4, r3, #31
 800e0de:	d50e      	bpl.n	800e0fe <_vfiprintf_r+0x6a>
 800e0e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e0e4:	b01d      	add	sp, #116	; 0x74
 800e0e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0ea:	4b7b      	ldr	r3, [pc, #492]	; (800e2d8 <_vfiprintf_r+0x244>)
 800e0ec:	429d      	cmp	r5, r3
 800e0ee:	d101      	bne.n	800e0f4 <_vfiprintf_r+0x60>
 800e0f0:	68b5      	ldr	r5, [r6, #8]
 800e0f2:	e7df      	b.n	800e0b4 <_vfiprintf_r+0x20>
 800e0f4:	4b79      	ldr	r3, [pc, #484]	; (800e2dc <_vfiprintf_r+0x248>)
 800e0f6:	429d      	cmp	r5, r3
 800e0f8:	bf08      	it	eq
 800e0fa:	68f5      	ldreq	r5, [r6, #12]
 800e0fc:	e7da      	b.n	800e0b4 <_vfiprintf_r+0x20>
 800e0fe:	89ab      	ldrh	r3, [r5, #12]
 800e100:	0598      	lsls	r0, r3, #22
 800e102:	d4ed      	bmi.n	800e0e0 <_vfiprintf_r+0x4c>
 800e104:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e106:	f7ff ff4e 	bl	800dfa6 <__retarget_lock_release_recursive>
 800e10a:	e7e9      	b.n	800e0e0 <_vfiprintf_r+0x4c>
 800e10c:	2300      	movs	r3, #0
 800e10e:	9309      	str	r3, [sp, #36]	; 0x24
 800e110:	2320      	movs	r3, #32
 800e112:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e116:	f8cd 800c 	str.w	r8, [sp, #12]
 800e11a:	2330      	movs	r3, #48	; 0x30
 800e11c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e2e0 <_vfiprintf_r+0x24c>
 800e120:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e124:	f04f 0901 	mov.w	r9, #1
 800e128:	4623      	mov	r3, r4
 800e12a:	469a      	mov	sl, r3
 800e12c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e130:	b10a      	cbz	r2, 800e136 <_vfiprintf_r+0xa2>
 800e132:	2a25      	cmp	r2, #37	; 0x25
 800e134:	d1f9      	bne.n	800e12a <_vfiprintf_r+0x96>
 800e136:	ebba 0b04 	subs.w	fp, sl, r4
 800e13a:	d00b      	beq.n	800e154 <_vfiprintf_r+0xc0>
 800e13c:	465b      	mov	r3, fp
 800e13e:	4622      	mov	r2, r4
 800e140:	4629      	mov	r1, r5
 800e142:	4630      	mov	r0, r6
 800e144:	f7ff ff93 	bl	800e06e <__sfputs_r>
 800e148:	3001      	adds	r0, #1
 800e14a:	f000 80aa 	beq.w	800e2a2 <_vfiprintf_r+0x20e>
 800e14e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e150:	445a      	add	r2, fp
 800e152:	9209      	str	r2, [sp, #36]	; 0x24
 800e154:	f89a 3000 	ldrb.w	r3, [sl]
 800e158:	2b00      	cmp	r3, #0
 800e15a:	f000 80a2 	beq.w	800e2a2 <_vfiprintf_r+0x20e>
 800e15e:	2300      	movs	r3, #0
 800e160:	f04f 32ff 	mov.w	r2, #4294967295
 800e164:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e168:	f10a 0a01 	add.w	sl, sl, #1
 800e16c:	9304      	str	r3, [sp, #16]
 800e16e:	9307      	str	r3, [sp, #28]
 800e170:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e174:	931a      	str	r3, [sp, #104]	; 0x68
 800e176:	4654      	mov	r4, sl
 800e178:	2205      	movs	r2, #5
 800e17a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e17e:	4858      	ldr	r0, [pc, #352]	; (800e2e0 <_vfiprintf_r+0x24c>)
 800e180:	f7f2 f856 	bl	8000230 <memchr>
 800e184:	9a04      	ldr	r2, [sp, #16]
 800e186:	b9d8      	cbnz	r0, 800e1c0 <_vfiprintf_r+0x12c>
 800e188:	06d1      	lsls	r1, r2, #27
 800e18a:	bf44      	itt	mi
 800e18c:	2320      	movmi	r3, #32
 800e18e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e192:	0713      	lsls	r3, r2, #28
 800e194:	bf44      	itt	mi
 800e196:	232b      	movmi	r3, #43	; 0x2b
 800e198:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e19c:	f89a 3000 	ldrb.w	r3, [sl]
 800e1a0:	2b2a      	cmp	r3, #42	; 0x2a
 800e1a2:	d015      	beq.n	800e1d0 <_vfiprintf_r+0x13c>
 800e1a4:	9a07      	ldr	r2, [sp, #28]
 800e1a6:	4654      	mov	r4, sl
 800e1a8:	2000      	movs	r0, #0
 800e1aa:	f04f 0c0a 	mov.w	ip, #10
 800e1ae:	4621      	mov	r1, r4
 800e1b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e1b4:	3b30      	subs	r3, #48	; 0x30
 800e1b6:	2b09      	cmp	r3, #9
 800e1b8:	d94e      	bls.n	800e258 <_vfiprintf_r+0x1c4>
 800e1ba:	b1b0      	cbz	r0, 800e1ea <_vfiprintf_r+0x156>
 800e1bc:	9207      	str	r2, [sp, #28]
 800e1be:	e014      	b.n	800e1ea <_vfiprintf_r+0x156>
 800e1c0:	eba0 0308 	sub.w	r3, r0, r8
 800e1c4:	fa09 f303 	lsl.w	r3, r9, r3
 800e1c8:	4313      	orrs	r3, r2
 800e1ca:	9304      	str	r3, [sp, #16]
 800e1cc:	46a2      	mov	sl, r4
 800e1ce:	e7d2      	b.n	800e176 <_vfiprintf_r+0xe2>
 800e1d0:	9b03      	ldr	r3, [sp, #12]
 800e1d2:	1d19      	adds	r1, r3, #4
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	9103      	str	r1, [sp, #12]
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	bfbb      	ittet	lt
 800e1dc:	425b      	neglt	r3, r3
 800e1de:	f042 0202 	orrlt.w	r2, r2, #2
 800e1e2:	9307      	strge	r3, [sp, #28]
 800e1e4:	9307      	strlt	r3, [sp, #28]
 800e1e6:	bfb8      	it	lt
 800e1e8:	9204      	strlt	r2, [sp, #16]
 800e1ea:	7823      	ldrb	r3, [r4, #0]
 800e1ec:	2b2e      	cmp	r3, #46	; 0x2e
 800e1ee:	d10c      	bne.n	800e20a <_vfiprintf_r+0x176>
 800e1f0:	7863      	ldrb	r3, [r4, #1]
 800e1f2:	2b2a      	cmp	r3, #42	; 0x2a
 800e1f4:	d135      	bne.n	800e262 <_vfiprintf_r+0x1ce>
 800e1f6:	9b03      	ldr	r3, [sp, #12]
 800e1f8:	1d1a      	adds	r2, r3, #4
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	9203      	str	r2, [sp, #12]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	bfb8      	it	lt
 800e202:	f04f 33ff 	movlt.w	r3, #4294967295
 800e206:	3402      	adds	r4, #2
 800e208:	9305      	str	r3, [sp, #20]
 800e20a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e2f0 <_vfiprintf_r+0x25c>
 800e20e:	7821      	ldrb	r1, [r4, #0]
 800e210:	2203      	movs	r2, #3
 800e212:	4650      	mov	r0, sl
 800e214:	f7f2 f80c 	bl	8000230 <memchr>
 800e218:	b140      	cbz	r0, 800e22c <_vfiprintf_r+0x198>
 800e21a:	2340      	movs	r3, #64	; 0x40
 800e21c:	eba0 000a 	sub.w	r0, r0, sl
 800e220:	fa03 f000 	lsl.w	r0, r3, r0
 800e224:	9b04      	ldr	r3, [sp, #16]
 800e226:	4303      	orrs	r3, r0
 800e228:	3401      	adds	r4, #1
 800e22a:	9304      	str	r3, [sp, #16]
 800e22c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e230:	482c      	ldr	r0, [pc, #176]	; (800e2e4 <_vfiprintf_r+0x250>)
 800e232:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e236:	2206      	movs	r2, #6
 800e238:	f7f1 fffa 	bl	8000230 <memchr>
 800e23c:	2800      	cmp	r0, #0
 800e23e:	d03f      	beq.n	800e2c0 <_vfiprintf_r+0x22c>
 800e240:	4b29      	ldr	r3, [pc, #164]	; (800e2e8 <_vfiprintf_r+0x254>)
 800e242:	bb1b      	cbnz	r3, 800e28c <_vfiprintf_r+0x1f8>
 800e244:	9b03      	ldr	r3, [sp, #12]
 800e246:	3307      	adds	r3, #7
 800e248:	f023 0307 	bic.w	r3, r3, #7
 800e24c:	3308      	adds	r3, #8
 800e24e:	9303      	str	r3, [sp, #12]
 800e250:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e252:	443b      	add	r3, r7
 800e254:	9309      	str	r3, [sp, #36]	; 0x24
 800e256:	e767      	b.n	800e128 <_vfiprintf_r+0x94>
 800e258:	fb0c 3202 	mla	r2, ip, r2, r3
 800e25c:	460c      	mov	r4, r1
 800e25e:	2001      	movs	r0, #1
 800e260:	e7a5      	b.n	800e1ae <_vfiprintf_r+0x11a>
 800e262:	2300      	movs	r3, #0
 800e264:	3401      	adds	r4, #1
 800e266:	9305      	str	r3, [sp, #20]
 800e268:	4619      	mov	r1, r3
 800e26a:	f04f 0c0a 	mov.w	ip, #10
 800e26e:	4620      	mov	r0, r4
 800e270:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e274:	3a30      	subs	r2, #48	; 0x30
 800e276:	2a09      	cmp	r2, #9
 800e278:	d903      	bls.n	800e282 <_vfiprintf_r+0x1ee>
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d0c5      	beq.n	800e20a <_vfiprintf_r+0x176>
 800e27e:	9105      	str	r1, [sp, #20]
 800e280:	e7c3      	b.n	800e20a <_vfiprintf_r+0x176>
 800e282:	fb0c 2101 	mla	r1, ip, r1, r2
 800e286:	4604      	mov	r4, r0
 800e288:	2301      	movs	r3, #1
 800e28a:	e7f0      	b.n	800e26e <_vfiprintf_r+0x1da>
 800e28c:	ab03      	add	r3, sp, #12
 800e28e:	9300      	str	r3, [sp, #0]
 800e290:	462a      	mov	r2, r5
 800e292:	4b16      	ldr	r3, [pc, #88]	; (800e2ec <_vfiprintf_r+0x258>)
 800e294:	a904      	add	r1, sp, #16
 800e296:	4630      	mov	r0, r6
 800e298:	f7fb f9e6 	bl	8009668 <_printf_float>
 800e29c:	4607      	mov	r7, r0
 800e29e:	1c78      	adds	r0, r7, #1
 800e2a0:	d1d6      	bne.n	800e250 <_vfiprintf_r+0x1bc>
 800e2a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e2a4:	07d9      	lsls	r1, r3, #31
 800e2a6:	d405      	bmi.n	800e2b4 <_vfiprintf_r+0x220>
 800e2a8:	89ab      	ldrh	r3, [r5, #12]
 800e2aa:	059a      	lsls	r2, r3, #22
 800e2ac:	d402      	bmi.n	800e2b4 <_vfiprintf_r+0x220>
 800e2ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e2b0:	f7ff fe79 	bl	800dfa6 <__retarget_lock_release_recursive>
 800e2b4:	89ab      	ldrh	r3, [r5, #12]
 800e2b6:	065b      	lsls	r3, r3, #25
 800e2b8:	f53f af12 	bmi.w	800e0e0 <_vfiprintf_r+0x4c>
 800e2bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e2be:	e711      	b.n	800e0e4 <_vfiprintf_r+0x50>
 800e2c0:	ab03      	add	r3, sp, #12
 800e2c2:	9300      	str	r3, [sp, #0]
 800e2c4:	462a      	mov	r2, r5
 800e2c6:	4b09      	ldr	r3, [pc, #36]	; (800e2ec <_vfiprintf_r+0x258>)
 800e2c8:	a904      	add	r1, sp, #16
 800e2ca:	4630      	mov	r0, r6
 800e2cc:	f7fb fc70 	bl	8009bb0 <_printf_i>
 800e2d0:	e7e4      	b.n	800e29c <_vfiprintf_r+0x208>
 800e2d2:	bf00      	nop
 800e2d4:	0800ec5c 	.word	0x0800ec5c
 800e2d8:	0800ec7c 	.word	0x0800ec7c
 800e2dc:	0800ec3c 	.word	0x0800ec3c
 800e2e0:	0800ebd4 	.word	0x0800ebd4
 800e2e4:	0800ebde 	.word	0x0800ebde
 800e2e8:	08009669 	.word	0x08009669
 800e2ec:	0800e06f 	.word	0x0800e06f
 800e2f0:	0800ebda 	.word	0x0800ebda

0800e2f4 <__swbuf_r>:
 800e2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2f6:	460e      	mov	r6, r1
 800e2f8:	4614      	mov	r4, r2
 800e2fa:	4605      	mov	r5, r0
 800e2fc:	b118      	cbz	r0, 800e306 <__swbuf_r+0x12>
 800e2fe:	6983      	ldr	r3, [r0, #24]
 800e300:	b90b      	cbnz	r3, 800e306 <__swbuf_r+0x12>
 800e302:	f7ff fd9f 	bl	800de44 <__sinit>
 800e306:	4b21      	ldr	r3, [pc, #132]	; (800e38c <__swbuf_r+0x98>)
 800e308:	429c      	cmp	r4, r3
 800e30a:	d12b      	bne.n	800e364 <__swbuf_r+0x70>
 800e30c:	686c      	ldr	r4, [r5, #4]
 800e30e:	69a3      	ldr	r3, [r4, #24]
 800e310:	60a3      	str	r3, [r4, #8]
 800e312:	89a3      	ldrh	r3, [r4, #12]
 800e314:	071a      	lsls	r2, r3, #28
 800e316:	d52f      	bpl.n	800e378 <__swbuf_r+0x84>
 800e318:	6923      	ldr	r3, [r4, #16]
 800e31a:	b36b      	cbz	r3, 800e378 <__swbuf_r+0x84>
 800e31c:	6923      	ldr	r3, [r4, #16]
 800e31e:	6820      	ldr	r0, [r4, #0]
 800e320:	1ac0      	subs	r0, r0, r3
 800e322:	6963      	ldr	r3, [r4, #20]
 800e324:	b2f6      	uxtb	r6, r6
 800e326:	4283      	cmp	r3, r0
 800e328:	4637      	mov	r7, r6
 800e32a:	dc04      	bgt.n	800e336 <__swbuf_r+0x42>
 800e32c:	4621      	mov	r1, r4
 800e32e:	4628      	mov	r0, r5
 800e330:	f7ff fcf4 	bl	800dd1c <_fflush_r>
 800e334:	bb30      	cbnz	r0, 800e384 <__swbuf_r+0x90>
 800e336:	68a3      	ldr	r3, [r4, #8]
 800e338:	3b01      	subs	r3, #1
 800e33a:	60a3      	str	r3, [r4, #8]
 800e33c:	6823      	ldr	r3, [r4, #0]
 800e33e:	1c5a      	adds	r2, r3, #1
 800e340:	6022      	str	r2, [r4, #0]
 800e342:	701e      	strb	r6, [r3, #0]
 800e344:	6963      	ldr	r3, [r4, #20]
 800e346:	3001      	adds	r0, #1
 800e348:	4283      	cmp	r3, r0
 800e34a:	d004      	beq.n	800e356 <__swbuf_r+0x62>
 800e34c:	89a3      	ldrh	r3, [r4, #12]
 800e34e:	07db      	lsls	r3, r3, #31
 800e350:	d506      	bpl.n	800e360 <__swbuf_r+0x6c>
 800e352:	2e0a      	cmp	r6, #10
 800e354:	d104      	bne.n	800e360 <__swbuf_r+0x6c>
 800e356:	4621      	mov	r1, r4
 800e358:	4628      	mov	r0, r5
 800e35a:	f7ff fcdf 	bl	800dd1c <_fflush_r>
 800e35e:	b988      	cbnz	r0, 800e384 <__swbuf_r+0x90>
 800e360:	4638      	mov	r0, r7
 800e362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e364:	4b0a      	ldr	r3, [pc, #40]	; (800e390 <__swbuf_r+0x9c>)
 800e366:	429c      	cmp	r4, r3
 800e368:	d101      	bne.n	800e36e <__swbuf_r+0x7a>
 800e36a:	68ac      	ldr	r4, [r5, #8]
 800e36c:	e7cf      	b.n	800e30e <__swbuf_r+0x1a>
 800e36e:	4b09      	ldr	r3, [pc, #36]	; (800e394 <__swbuf_r+0xa0>)
 800e370:	429c      	cmp	r4, r3
 800e372:	bf08      	it	eq
 800e374:	68ec      	ldreq	r4, [r5, #12]
 800e376:	e7ca      	b.n	800e30e <__swbuf_r+0x1a>
 800e378:	4621      	mov	r1, r4
 800e37a:	4628      	mov	r0, r5
 800e37c:	f000 f80c 	bl	800e398 <__swsetup_r>
 800e380:	2800      	cmp	r0, #0
 800e382:	d0cb      	beq.n	800e31c <__swbuf_r+0x28>
 800e384:	f04f 37ff 	mov.w	r7, #4294967295
 800e388:	e7ea      	b.n	800e360 <__swbuf_r+0x6c>
 800e38a:	bf00      	nop
 800e38c:	0800ec5c 	.word	0x0800ec5c
 800e390:	0800ec7c 	.word	0x0800ec7c
 800e394:	0800ec3c 	.word	0x0800ec3c

0800e398 <__swsetup_r>:
 800e398:	4b32      	ldr	r3, [pc, #200]	; (800e464 <__swsetup_r+0xcc>)
 800e39a:	b570      	push	{r4, r5, r6, lr}
 800e39c:	681d      	ldr	r5, [r3, #0]
 800e39e:	4606      	mov	r6, r0
 800e3a0:	460c      	mov	r4, r1
 800e3a2:	b125      	cbz	r5, 800e3ae <__swsetup_r+0x16>
 800e3a4:	69ab      	ldr	r3, [r5, #24]
 800e3a6:	b913      	cbnz	r3, 800e3ae <__swsetup_r+0x16>
 800e3a8:	4628      	mov	r0, r5
 800e3aa:	f7ff fd4b 	bl	800de44 <__sinit>
 800e3ae:	4b2e      	ldr	r3, [pc, #184]	; (800e468 <__swsetup_r+0xd0>)
 800e3b0:	429c      	cmp	r4, r3
 800e3b2:	d10f      	bne.n	800e3d4 <__swsetup_r+0x3c>
 800e3b4:	686c      	ldr	r4, [r5, #4]
 800e3b6:	89a3      	ldrh	r3, [r4, #12]
 800e3b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e3bc:	0719      	lsls	r1, r3, #28
 800e3be:	d42c      	bmi.n	800e41a <__swsetup_r+0x82>
 800e3c0:	06dd      	lsls	r5, r3, #27
 800e3c2:	d411      	bmi.n	800e3e8 <__swsetup_r+0x50>
 800e3c4:	2309      	movs	r3, #9
 800e3c6:	6033      	str	r3, [r6, #0]
 800e3c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e3cc:	81a3      	strh	r3, [r4, #12]
 800e3ce:	f04f 30ff 	mov.w	r0, #4294967295
 800e3d2:	e03e      	b.n	800e452 <__swsetup_r+0xba>
 800e3d4:	4b25      	ldr	r3, [pc, #148]	; (800e46c <__swsetup_r+0xd4>)
 800e3d6:	429c      	cmp	r4, r3
 800e3d8:	d101      	bne.n	800e3de <__swsetup_r+0x46>
 800e3da:	68ac      	ldr	r4, [r5, #8]
 800e3dc:	e7eb      	b.n	800e3b6 <__swsetup_r+0x1e>
 800e3de:	4b24      	ldr	r3, [pc, #144]	; (800e470 <__swsetup_r+0xd8>)
 800e3e0:	429c      	cmp	r4, r3
 800e3e2:	bf08      	it	eq
 800e3e4:	68ec      	ldreq	r4, [r5, #12]
 800e3e6:	e7e6      	b.n	800e3b6 <__swsetup_r+0x1e>
 800e3e8:	0758      	lsls	r0, r3, #29
 800e3ea:	d512      	bpl.n	800e412 <__swsetup_r+0x7a>
 800e3ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e3ee:	b141      	cbz	r1, 800e402 <__swsetup_r+0x6a>
 800e3f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e3f4:	4299      	cmp	r1, r3
 800e3f6:	d002      	beq.n	800e3fe <__swsetup_r+0x66>
 800e3f8:	4630      	mov	r0, r6
 800e3fa:	f7fe fd89 	bl	800cf10 <_free_r>
 800e3fe:	2300      	movs	r3, #0
 800e400:	6363      	str	r3, [r4, #52]	; 0x34
 800e402:	89a3      	ldrh	r3, [r4, #12]
 800e404:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e408:	81a3      	strh	r3, [r4, #12]
 800e40a:	2300      	movs	r3, #0
 800e40c:	6063      	str	r3, [r4, #4]
 800e40e:	6923      	ldr	r3, [r4, #16]
 800e410:	6023      	str	r3, [r4, #0]
 800e412:	89a3      	ldrh	r3, [r4, #12]
 800e414:	f043 0308 	orr.w	r3, r3, #8
 800e418:	81a3      	strh	r3, [r4, #12]
 800e41a:	6923      	ldr	r3, [r4, #16]
 800e41c:	b94b      	cbnz	r3, 800e432 <__swsetup_r+0x9a>
 800e41e:	89a3      	ldrh	r3, [r4, #12]
 800e420:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e424:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e428:	d003      	beq.n	800e432 <__swsetup_r+0x9a>
 800e42a:	4621      	mov	r1, r4
 800e42c:	4630      	mov	r0, r6
 800e42e:	f000 f84d 	bl	800e4cc <__smakebuf_r>
 800e432:	89a0      	ldrh	r0, [r4, #12]
 800e434:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e438:	f010 0301 	ands.w	r3, r0, #1
 800e43c:	d00a      	beq.n	800e454 <__swsetup_r+0xbc>
 800e43e:	2300      	movs	r3, #0
 800e440:	60a3      	str	r3, [r4, #8]
 800e442:	6963      	ldr	r3, [r4, #20]
 800e444:	425b      	negs	r3, r3
 800e446:	61a3      	str	r3, [r4, #24]
 800e448:	6923      	ldr	r3, [r4, #16]
 800e44a:	b943      	cbnz	r3, 800e45e <__swsetup_r+0xc6>
 800e44c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e450:	d1ba      	bne.n	800e3c8 <__swsetup_r+0x30>
 800e452:	bd70      	pop	{r4, r5, r6, pc}
 800e454:	0781      	lsls	r1, r0, #30
 800e456:	bf58      	it	pl
 800e458:	6963      	ldrpl	r3, [r4, #20]
 800e45a:	60a3      	str	r3, [r4, #8]
 800e45c:	e7f4      	b.n	800e448 <__swsetup_r+0xb0>
 800e45e:	2000      	movs	r0, #0
 800e460:	e7f7      	b.n	800e452 <__swsetup_r+0xba>
 800e462:	bf00      	nop
 800e464:	20000030 	.word	0x20000030
 800e468:	0800ec5c 	.word	0x0800ec5c
 800e46c:	0800ec7c 	.word	0x0800ec7c
 800e470:	0800ec3c 	.word	0x0800ec3c

0800e474 <abort>:
 800e474:	b508      	push	{r3, lr}
 800e476:	2006      	movs	r0, #6
 800e478:	f000 f898 	bl	800e5ac <raise>
 800e47c:	2001      	movs	r0, #1
 800e47e:	f7f7 fb11 	bl	8005aa4 <_exit>

0800e482 <__swhatbuf_r>:
 800e482:	b570      	push	{r4, r5, r6, lr}
 800e484:	460e      	mov	r6, r1
 800e486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e48a:	2900      	cmp	r1, #0
 800e48c:	b096      	sub	sp, #88	; 0x58
 800e48e:	4614      	mov	r4, r2
 800e490:	461d      	mov	r5, r3
 800e492:	da07      	bge.n	800e4a4 <__swhatbuf_r+0x22>
 800e494:	2300      	movs	r3, #0
 800e496:	602b      	str	r3, [r5, #0]
 800e498:	89b3      	ldrh	r3, [r6, #12]
 800e49a:	061a      	lsls	r2, r3, #24
 800e49c:	d410      	bmi.n	800e4c0 <__swhatbuf_r+0x3e>
 800e49e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e4a2:	e00e      	b.n	800e4c2 <__swhatbuf_r+0x40>
 800e4a4:	466a      	mov	r2, sp
 800e4a6:	f000 f89d 	bl	800e5e4 <_fstat_r>
 800e4aa:	2800      	cmp	r0, #0
 800e4ac:	dbf2      	blt.n	800e494 <__swhatbuf_r+0x12>
 800e4ae:	9a01      	ldr	r2, [sp, #4]
 800e4b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e4b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e4b8:	425a      	negs	r2, r3
 800e4ba:	415a      	adcs	r2, r3
 800e4bc:	602a      	str	r2, [r5, #0]
 800e4be:	e7ee      	b.n	800e49e <__swhatbuf_r+0x1c>
 800e4c0:	2340      	movs	r3, #64	; 0x40
 800e4c2:	2000      	movs	r0, #0
 800e4c4:	6023      	str	r3, [r4, #0]
 800e4c6:	b016      	add	sp, #88	; 0x58
 800e4c8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e4cc <__smakebuf_r>:
 800e4cc:	898b      	ldrh	r3, [r1, #12]
 800e4ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e4d0:	079d      	lsls	r5, r3, #30
 800e4d2:	4606      	mov	r6, r0
 800e4d4:	460c      	mov	r4, r1
 800e4d6:	d507      	bpl.n	800e4e8 <__smakebuf_r+0x1c>
 800e4d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e4dc:	6023      	str	r3, [r4, #0]
 800e4de:	6123      	str	r3, [r4, #16]
 800e4e0:	2301      	movs	r3, #1
 800e4e2:	6163      	str	r3, [r4, #20]
 800e4e4:	b002      	add	sp, #8
 800e4e6:	bd70      	pop	{r4, r5, r6, pc}
 800e4e8:	ab01      	add	r3, sp, #4
 800e4ea:	466a      	mov	r2, sp
 800e4ec:	f7ff ffc9 	bl	800e482 <__swhatbuf_r>
 800e4f0:	9900      	ldr	r1, [sp, #0]
 800e4f2:	4605      	mov	r5, r0
 800e4f4:	4630      	mov	r0, r6
 800e4f6:	f7fe fd5b 	bl	800cfb0 <_malloc_r>
 800e4fa:	b948      	cbnz	r0, 800e510 <__smakebuf_r+0x44>
 800e4fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e500:	059a      	lsls	r2, r3, #22
 800e502:	d4ef      	bmi.n	800e4e4 <__smakebuf_r+0x18>
 800e504:	f023 0303 	bic.w	r3, r3, #3
 800e508:	f043 0302 	orr.w	r3, r3, #2
 800e50c:	81a3      	strh	r3, [r4, #12]
 800e50e:	e7e3      	b.n	800e4d8 <__smakebuf_r+0xc>
 800e510:	4b0d      	ldr	r3, [pc, #52]	; (800e548 <__smakebuf_r+0x7c>)
 800e512:	62b3      	str	r3, [r6, #40]	; 0x28
 800e514:	89a3      	ldrh	r3, [r4, #12]
 800e516:	6020      	str	r0, [r4, #0]
 800e518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e51c:	81a3      	strh	r3, [r4, #12]
 800e51e:	9b00      	ldr	r3, [sp, #0]
 800e520:	6163      	str	r3, [r4, #20]
 800e522:	9b01      	ldr	r3, [sp, #4]
 800e524:	6120      	str	r0, [r4, #16]
 800e526:	b15b      	cbz	r3, 800e540 <__smakebuf_r+0x74>
 800e528:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e52c:	4630      	mov	r0, r6
 800e52e:	f000 f86b 	bl	800e608 <_isatty_r>
 800e532:	b128      	cbz	r0, 800e540 <__smakebuf_r+0x74>
 800e534:	89a3      	ldrh	r3, [r4, #12]
 800e536:	f023 0303 	bic.w	r3, r3, #3
 800e53a:	f043 0301 	orr.w	r3, r3, #1
 800e53e:	81a3      	strh	r3, [r4, #12]
 800e540:	89a0      	ldrh	r0, [r4, #12]
 800e542:	4305      	orrs	r5, r0
 800e544:	81a5      	strh	r5, [r4, #12]
 800e546:	e7cd      	b.n	800e4e4 <__smakebuf_r+0x18>
 800e548:	0800dddd 	.word	0x0800dddd

0800e54c <_malloc_usable_size_r>:
 800e54c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e550:	1f18      	subs	r0, r3, #4
 800e552:	2b00      	cmp	r3, #0
 800e554:	bfbc      	itt	lt
 800e556:	580b      	ldrlt	r3, [r1, r0]
 800e558:	18c0      	addlt	r0, r0, r3
 800e55a:	4770      	bx	lr

0800e55c <_raise_r>:
 800e55c:	291f      	cmp	r1, #31
 800e55e:	b538      	push	{r3, r4, r5, lr}
 800e560:	4604      	mov	r4, r0
 800e562:	460d      	mov	r5, r1
 800e564:	d904      	bls.n	800e570 <_raise_r+0x14>
 800e566:	2316      	movs	r3, #22
 800e568:	6003      	str	r3, [r0, #0]
 800e56a:	f04f 30ff 	mov.w	r0, #4294967295
 800e56e:	bd38      	pop	{r3, r4, r5, pc}
 800e570:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e572:	b112      	cbz	r2, 800e57a <_raise_r+0x1e>
 800e574:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e578:	b94b      	cbnz	r3, 800e58e <_raise_r+0x32>
 800e57a:	4620      	mov	r0, r4
 800e57c:	f000 f830 	bl	800e5e0 <_getpid_r>
 800e580:	462a      	mov	r2, r5
 800e582:	4601      	mov	r1, r0
 800e584:	4620      	mov	r0, r4
 800e586:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e58a:	f000 b817 	b.w	800e5bc <_kill_r>
 800e58e:	2b01      	cmp	r3, #1
 800e590:	d00a      	beq.n	800e5a8 <_raise_r+0x4c>
 800e592:	1c59      	adds	r1, r3, #1
 800e594:	d103      	bne.n	800e59e <_raise_r+0x42>
 800e596:	2316      	movs	r3, #22
 800e598:	6003      	str	r3, [r0, #0]
 800e59a:	2001      	movs	r0, #1
 800e59c:	e7e7      	b.n	800e56e <_raise_r+0x12>
 800e59e:	2400      	movs	r4, #0
 800e5a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e5a4:	4628      	mov	r0, r5
 800e5a6:	4798      	blx	r3
 800e5a8:	2000      	movs	r0, #0
 800e5aa:	e7e0      	b.n	800e56e <_raise_r+0x12>

0800e5ac <raise>:
 800e5ac:	4b02      	ldr	r3, [pc, #8]	; (800e5b8 <raise+0xc>)
 800e5ae:	4601      	mov	r1, r0
 800e5b0:	6818      	ldr	r0, [r3, #0]
 800e5b2:	f7ff bfd3 	b.w	800e55c <_raise_r>
 800e5b6:	bf00      	nop
 800e5b8:	20000030 	.word	0x20000030

0800e5bc <_kill_r>:
 800e5bc:	b538      	push	{r3, r4, r5, lr}
 800e5be:	4d07      	ldr	r5, [pc, #28]	; (800e5dc <_kill_r+0x20>)
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	4604      	mov	r4, r0
 800e5c4:	4608      	mov	r0, r1
 800e5c6:	4611      	mov	r1, r2
 800e5c8:	602b      	str	r3, [r5, #0]
 800e5ca:	f7f7 fa5b 	bl	8005a84 <_kill>
 800e5ce:	1c43      	adds	r3, r0, #1
 800e5d0:	d102      	bne.n	800e5d8 <_kill_r+0x1c>
 800e5d2:	682b      	ldr	r3, [r5, #0]
 800e5d4:	b103      	cbz	r3, 800e5d8 <_kill_r+0x1c>
 800e5d6:	6023      	str	r3, [r4, #0]
 800e5d8:	bd38      	pop	{r3, r4, r5, pc}
 800e5da:	bf00      	nop
 800e5dc:	20000784 	.word	0x20000784

0800e5e0 <_getpid_r>:
 800e5e0:	f7f7 ba48 	b.w	8005a74 <_getpid>

0800e5e4 <_fstat_r>:
 800e5e4:	b538      	push	{r3, r4, r5, lr}
 800e5e6:	4d07      	ldr	r5, [pc, #28]	; (800e604 <_fstat_r+0x20>)
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	4604      	mov	r4, r0
 800e5ec:	4608      	mov	r0, r1
 800e5ee:	4611      	mov	r1, r2
 800e5f0:	602b      	str	r3, [r5, #0]
 800e5f2:	f7f7 faa6 	bl	8005b42 <_fstat>
 800e5f6:	1c43      	adds	r3, r0, #1
 800e5f8:	d102      	bne.n	800e600 <_fstat_r+0x1c>
 800e5fa:	682b      	ldr	r3, [r5, #0]
 800e5fc:	b103      	cbz	r3, 800e600 <_fstat_r+0x1c>
 800e5fe:	6023      	str	r3, [r4, #0]
 800e600:	bd38      	pop	{r3, r4, r5, pc}
 800e602:	bf00      	nop
 800e604:	20000784 	.word	0x20000784

0800e608 <_isatty_r>:
 800e608:	b538      	push	{r3, r4, r5, lr}
 800e60a:	4d06      	ldr	r5, [pc, #24]	; (800e624 <_isatty_r+0x1c>)
 800e60c:	2300      	movs	r3, #0
 800e60e:	4604      	mov	r4, r0
 800e610:	4608      	mov	r0, r1
 800e612:	602b      	str	r3, [r5, #0]
 800e614:	f7f7 faa5 	bl	8005b62 <_isatty>
 800e618:	1c43      	adds	r3, r0, #1
 800e61a:	d102      	bne.n	800e622 <_isatty_r+0x1a>
 800e61c:	682b      	ldr	r3, [r5, #0]
 800e61e:	b103      	cbz	r3, 800e622 <_isatty_r+0x1a>
 800e620:	6023      	str	r3, [r4, #0]
 800e622:	bd38      	pop	{r3, r4, r5, pc}
 800e624:	20000784 	.word	0x20000784

0800e628 <_init>:
 800e628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e62a:	bf00      	nop
 800e62c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e62e:	bc08      	pop	{r3}
 800e630:	469e      	mov	lr, r3
 800e632:	4770      	bx	lr

0800e634 <_fini>:
 800e634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e636:	bf00      	nop
 800e638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e63a:	bc08      	pop	{r3}
 800e63c:	469e      	mov	lr, r3
 800e63e:	4770      	bx	lr
