[1] Advanced Micro Devices 2016. APP SDK - A Complete Development Platform.
Advanced Micro Devices. http://developer.amd.com/tools-and-sdks/opencl-zone/
amd-accelerated-parallel-processing-app-sdk/.

[2] Gene M. Amdahl. 1967. Validity of the single processor approach to achieving
large scale computing capabilities. Proceedings of the April 18-20, 1967, spring
joint computer conference on - AFIPS ’67 (Spring) (1967), 483. https://doi.org/
10.1145/1465482.1465560

[3] Dan Anderson. 2012. How to tell if SPARC T4 crypto is being used? https:
/blogs.oracle.com/DanX/entry/how_to_tell_if_sparc.

[4] Krste Asanovic, Rastislav Bodik, James Demmel, Tony Keaveny, Kurt Keutzer,
John Kubiatowicz, Nelson Morgan, David Patterson, Koushik Sen, John
LogCA: A High-Level Performance Model for Hardware Accelerators
[5] Wawrzynek, David Wessel, and Katherine Yelick. 2009. A View of the Parallel Computing Landscape. Commun. ACM 52, 10 (oct 2009), 56-67. https:
/doi.org/10.1145/1562764.1562783

[6] Nathan Beckmann and Daniel Sanchez. 2016. Cache Calculus: Modeling Caches
through Differential Equations. Computer Architecture Letters PP, 99 (2016),
1. http://ieeexplore.iece.org/Ipdocs/epic03/wrapper-htm?arnumber=73667538\
delimiter"026E30F $npapers3://publication/doi/10.1109/LCA.2015.25 12873

[7] C. Cascaval, S$. Chatterjee, H. Franke, K. J. Gildea, and P. Pattnaik. 2010. A
taxonomy of accelerator architectures and their programming models. [BM
Journal of Research and Development 54 (2010), 5:1-5:10. https://doi.org/10.
1147/JRD.2010.2059721

[8] Eric §. Chung, Peter a. Milder, James C. Hoe, and Ken Mai. 2010. Single-Chip
Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and
GPGPUs? 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (dec 2010), 225-236. https://doi.org/10.1109/MICRO.2010.36

[9] Jason Cong, Zhenman Fang, Michael Gill, and Glenn Reinman, 2015. PARADE:
A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration. In 2015 IEEE/ACM International Conference on
Computer-Aided Design. Austin, TX.

[10] D Culler, R Karp, D Patterson, and A Sahay. 1993. LogP: Towards a realistic
model of parallel computation. In Proceedings of the Fourth ACM SIGPLAN
Symposium on Principles and Practice of Parallel Programming. 1-12. http:
//dl.acm.org/citation.cfm?id=155333

[11] Bruno da Silva, An Braeken, Erik H D’Hollander, and Abdellah Touhafi. 2013.
Performance Modeling for FPGAs: Extending the Roofline Model with Highlevel Synthesis Tools. Int. J. Reconfig. Comput. 2013 (jan 2013), 7:7—-7:7.
https://doi.org/10.1155/2013/428078

[12] Mayank Daga, Ashwin M. Aji, and Wu-chun Feng. 2011. On the Efficacy of a
Fused CPU+GPU Processor (or APU) for Parallel Computing. In 2011 Symposium
on Application Accelerators in High-Performance Computing. Ieee, 141-149.
https://doi.org/10.1109/SAAHPC.2011.29

[13] Hadi Esmaeilzadeh, Emily Blem, Renee St. Amant, Karthikeyan Sankaralingam,
and Doug Burger. 2011. Dark silicon and the end of multicore scaling. In
Proceeding of the 38th annual international symposium on Computer architecture - ISCA ’11, ACM Press, New York, New York, USA, 365. https:
/doi.org/10.1145/2000064.2000108

[14] H. Franke, J. Xenidis, C. Basso, B. M. Bass, S. S. Woodward, J. D. Brown, and
C. L. Johnson. 2010. Introduction to the wire-speed processor and architecture.
IBM Journal of Research and Development 54 (2010), 3:1-3:11. https://doi.org/
10.1147/JRD.2009.2036980

[15] Venkatraman Govindaraju, Chen Han Ho, and Karthikeyan Sankaralingam. 2011.
Dynamically specialized datapaths for energy efficient computing. In Proceedings
- International Symposium on High-Performance Computer Architecture. 503-514.
https://doi.org/10.1109/HPCA.2011.5749755

[16] Shay Gueron. 2012. Intel Advanced Encryption Standard (AES) Instructions Set.
Technical Report. Intel Corporation. https://software.intel.com/sites/default/files/
article/165683/aes- wp-2012-09-22-v01.pdf

[17] Rehan Hameed, Wajahat Qadeer, Megan Wachs, Omid Azizi, Alex Solomatnikov,
Benjamin C. Lee, Stephen Richardson, Christos Kozyrakis, and Mark Horowitz.
2010. Understanding sources of inefficiency in general-purpose chips. Proceedings of the 37th annual international symposium on Computer architecture - ISCA
°10 (2010), 37. https://doi.org/10.1145/1815961.1815968

[18] Mark Hempstead, Gu-Yeon Wei, and David Brooks. 2009. Navigo: An earlystage model to study power-constrained architectures and specialization. In JSCA
Workshop on Modeling, Benchmarking, and Simulations (MoBS).

[19] John L Hennessy and David A Patterson. 2006. Computer Architecture, Fourth
Edition: A Quantitative Approach. 704 pages. https://doi.org/10.1.1.115.1881
Mark D Hill and Michael R Marty. 2008. Amdahl’s Law in the Multicore Era.
Computer 41,7 (jul 2008), 33-38. https://doi.org/10.1109/MC.2008.209
[20] Sunpyo Hong and Hyesoon Kim. 2009. An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness. In Proceedings
of the 36th Annual International Symposium on Computer Architecture, Vol. 37.
152-163. https://doi.org/10.1145/1555815.1555775

[21] Sunpyo Hong and Hyesoon Kim. 2010. An integrated GPU power and performance model. In Proceedings of the 37th Annual International Symposium on
Computer Architecture, Vol. 38. 2830—-289. https://doi.org/10.1145/1816038.
1815998

[22] Haipeng Jia, Yunquan Zhang, Guoping Long, Jianliang Xu, Shengen Yan, and
Yan Li. 2012. GPURoofline: A Model for Guiding Performance Optimizations on
GPUs. In Proceedings of the 18th International Conference on Parallel Processing
(Euro-Par’ 12). Springer-Verlag, Berlin, Heidelberg, 920-932. https://doi.org/10.
1007/978-3-642-32820-6_90

[23] Onur Kocberber, Boris Grot, Javier Picorel, Babak Falsafi, Kevin Lim, and
Parthasarathy Ranganathan. 2013. Meet the Walkers: Accelerating Index Traversals for In-memory Databases. In Proceedings of the 46th Annual IEEE/ACM
International Symposium on Microarchitecture (MICRO-46). ACM, New York,
NY, USA, 468-479. https://doi.org/10.1145/2540708.2540748

[24] Karthik Kumar, Jibang Liu, Yung Hsiang Lu, and Bharat Bhargava. 2013. A
survey of computation offloading for mobile systems. Mobile Networks and
Applications 18 (2013), 129-140. https://doi.org/10.1007/s11036-012-0368-0
[25] Snehasish Kumar, Naveen Vedula, Arrvindh Shriraman, and Vijayalakshmi Srinivasan. 2015. DASX: Hardware Accelerator for Software Data Structures. In
Proceedings of the 29th ACM on International Conference on Supercomputing
(ICS ’15), ACM, New York, NY, USA, 361-372. https://doi.org/10.1145/2751205.
2751231

[26] Maysam Lavasani, Hari Angepat, and Derek Chiou. 2014. An FPGA-based InLine Accelerator for Memeached. IEEE Comput. Archit. Lett. 13, 2 Gul 2014),
57-60. https://doi.org/10.1109/L-CA.2013.17

[27] John D C Little and Stephen C Graves. 2008. Little’s law. In Building intuition.
Springer, 81-100.

[28] U Lopez-Novoa, A Mendiburu, and J Miguel-Alonso. 2015. A Survey of Performance Modeling and Simulation Techniques for Accelerator-Based Computing.
Parallel and Distributed Systems, IEEE Transactions on 26, | (jan 2015), 272-281.
https://doi.org/10.1109/TPDS.2014.2308216

[29] M. R. Meswani, L. Carrington, D. Unat, A. Snavely, S. Baden, and S. Poole.
2013. Modeling and predicting performance of high performance computing
applications on hardware accelerators. International Journal of High Performance Computing Applications 27 (2013), 89-108. https://doi.org/10.1177/
1094342012468180

[30] National Institute of Standards and Technology 2001. Advanced Encryption
Standard (AES). National Institute of Standards and Technology. https://doi.org/
10.6028/NIST.FIPS.197.

[31] National Institute of Standards and Technology 2008. Secure Hash Standard.
National Institute of Standards and Technology. http://csrc.nist.gov/publications/
fips/fips1 80-3/fips180-3_final.pdf.

[32] 8 Nilakantan, $ Battle, and M Hempstead. 2013. Metrics for Early-Stage Modeling of Many-Accelerator Architectures. Computer Architecture Letters 12, 1 (jan
2013), 25-28. https://doi.org/10.1109/L-CA.2012.9

[33] Cedric Nugteren and Henk Corporaal. 2012. The Boat Hull Model : Enabling
Performance Prediction for Parallel Computing Prior to Code Development Categories and Subject Descriptors. In Proceedings of the 9th Conference on Computing Frontiers. ACM, 203—-212.

[34] OpenSSL Software Foundation 2015. OpenSSL, Cryptography and SSL/TLS
Tootkit. OpenSSL Software Foundation. https://openss].org.

[35] Sanjay Patel. 2009. Sun’s Next-Generation Multithreaded Processor: Rainbow
Falls. In 21st Hot Chip Symposium. http://www.hotchips.org/wp-content/uploads/
he

[36] Sanjay Patel and Wen-mei W. Hwu. 2008. Accelerator Architectures. IEEE Micro
28, 4 (jul 2008), 4-12. https://doi.org/10.1109/MM.2008.50

[37] Stephen Phillips. 2014. M7: Next Generation SPARC. In 26th Hot Chip Symposium,

[38] Phil Rogers. 2013. Heterogeneous system architecture overview. In Hot Chips.
[39] Yoshiei Sato, Ryuichi Nagaoka, Akihiro Musa, Ryusuke Egawa, Hiroyuki Takizawa, Koki Okabe, and Hiroaki Kobayashi. 2009. Performance tuning and
analysis of future vector processors based on the roofline model. Proceedings
of the 10th MEDEA workshop on MEmory performance DEaling with Applications, systems and architecture - MEDEA ’09 (2009), 7. https://doi.org/10.1145/
1621960.1621962

[40] M Shah, J Barren, J Brooks, R Golla, G Grohoski, N Gura, R Hetherington, P
Jordan, M Luttrell, C Olson, B Sana, D Sheahan, L Spracklen, and A Wynn.
2007. UltraSPARC T2: A highly-treaded, power-efficient, SPARC SOC. In
Solid-State Circuits Conference, 2007. ASSCC 07. IEEE Asian. 22-25. https:
/Aoi.org/10.1109/ASSCC.2007.4425786

[41] Manish Shah, Robert Golla, Gregory Grohoski, Paul Jordan, Jama Barreh, Jeffrey
Brooks, Mark Greenberg, Gideon Levinsky, Mark Luttrell, Christopher Olson,
Zeid Samoail, Matt Smittle, and Thomas Ziaja. 2012. Sparc T4: A dynamically
threaded server-on-a-chip. IEEE Micro 32 (2012), 8-19. https://doi.org/10.1109/
MM.2012.1

[42] Yakun Sophia Shao, Brandon Reagen, Gu-Yeon Wei, and David Brooks. 2014.
Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large
Design Space Exploration of Customized Architectures. In International Symposium on Computer Architecture (ISCA).

[43] Soekris Engineering 2016. vpn 1401, for Std. PCI-sockets. Soekris Engineering.
http://soekris.com/products/vpn- 1401 html.

[44] Shuaien Song, Chunyi Su, Barry Rountree, and Kirk W. Cameron. 2013. A
simplified and accurate model of power-performance efficiency on emergent GPU
architectures. In Proceedings - IEEE 27th International Parallel and Distributed
Processing Symposium, IPDPS 2013. 673-686. https://doi.org/10.1109/IPDPS.
2013.73

[45] Jeff Stuecheli. 2013. POWERS. In 25th Hot Chip Symposium.

[46] Ning Sun and Chi-Chang Lin. 2007. Using the Cryptographic Accelerators in the
UltraSPARC T1 and T2 processors. Technical Report. http://www.oracle.com/
technetwork/server-storage/solaris/documentation/819-5782-150147.pdf
ISCA °17, June 24-28, 2017, Toronto, ON, Canada

[47] S. Tabik, G. Ortega, and E. M. Garzén. 2014. Performance evaluation of kernel fusion BLAS routines on the GPU: iterative solvers as case study. The
Journal of Supercomputing 70, 2 (nov 2014), 577-587. https://doi.org/10.1007/
§11227-014-1102-4

[48] Y C Tay. 2013. Analytical Performance Modeling for Computer Systems (2nd
ed.). Morgan & Claypool Publishers.

[49] MB Taylor. 2012. Is dark silicon useful?: harnessing the four horsemen of the
coming dark silicon apocalypse. In Design Automation Conference (DAC), 2012
49th ACM/EDACAEEE. 1131-1136. https://doi.org/10.1145/2228360.2228567
[50] G Venkatesh, J Sampson, N Goulding, S Garcia, V Bryksin, J Lugo-Martinez,
S Swanson, and M B Taylor. 2010. Conservation cores: Reducing the energy
of mature computations. In International Conference on Architectural Support
for Programming Languages and Operating Systems - ASPLOS. 205-218. https:
/doi.org/10.1145/1736020.1736044

[51] Ganesh Venkatesh, Jack Sampson, Nathan Goulding-Hotta, Sravanthi Kota
Venkata, Michael Bedford Taylor, and Steven Swanson. 2011. QsCores: Trading Dark Silicon for Scalable Energy Efficiency with Quasi-Specific Cores. In
Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture - MICRO-44 ’ 11,163. https://doi.org/10.1145/2155620.2155640
[52] Guibin Wang, Yisong Lin, and Wei Yi. 2010. Kernel Fusion: An Effective
Method for Better Power Efficiency on Multithreaded GPU. In Green Computing
and Communications (GreenCom), 2010 IEEE/ACM Int’l Conference on Cyber,
Physical and Social Computing (CPSCom). 344-350. https://doi.org/10.1109/
GreenCom-CPSCom.2010.102

[53] Eric W. Weisstein. 2015. Newton’s Method. From MathWorld — A Wolfram Web
Resource. http://mathworld.wolfram.com/NewtonsMethod.html.

[54] Samuel Williams, Andrew Waterman, and David Patterson. 2009. Roofline: an
insightful visual performance model for multicore architectures. Commun. ACM
52 (2009), 65-76. https://doi.org/10.1145/1498765.1498785

[55] Lisa Wu, Andrea Lottarini, Timothy K Paine, Martha A Kim, and Kenneth A
Ross. 2014. Q100: The Architecture and Design of a Database Processing Unit.
In Proceedings of the 19th International Conference on Architectural Support
for Programming Languages and Operating Systems (ASPLOS 714). ACM, New
York, NY, USA, 255-268. https://doi.org/10.1145/2541940.2541961

[56] Moein Pahlavan Yali. 2014. FPGA-Roofline: An Insightful Model for FPGAbased Hardware Accelerators in Modern Embedded Systems. Ph.D. Dissertation.
Virginia Polytechnic Institute and State University.

[57] Yao Zhang and John D. Owens. 2011. A quantitative performance analysis
model for GPU architectures. In Proceedings - International Symposium on HighPerformance Computer Architecture. 382-393. https://doi.org/10.1109/HPCA.
2011.5749745
