From a737fe14e4f8bd3ab7cb3f0c56437d990a081a63 Mon Sep 17 00:00:00 2001
From: Sandor Yu <R01008@freescale.com>
Date: Fri, 11 Apr 2014 13:36:25 +0800
Subject: [PATCH 0388/1074] ENGR00307014-04 ARM: imx6x: Set vadc clock source
 from Pll3

Set vadc clock parent to PLL3 USB OTG.

Signed-off-by: Sandor Yu <R01008@freescale.com>
[Original patch taken from git://git.freescale.com/imx/linux-2.6-imx.git]
Signed-off-by: Biyao Zhai <biyao.zhai@windriver.com>
---
 arch/arm/mach-imx/clk-imx6sx.c |    3 +++
 1 files changed, 3 insertions(+), 0 deletions(-)

diff --git a/arch/arm/mach-imx/clk-imx6sx.c b/arch/arm/mach-imx/clk-imx6sx.c
index 4206d41..5064851 100644
--- a/arch/arm/mach-imx/clk-imx6sx.c
+++ b/arch/arm/mach-imx/clk-imx6sx.c
@@ -456,6 +456,9 @@ static void __init imx6sx_clocks_init(struct device_node *ccm_node)
 	clk_set_rate(clks[IMX6SX_CLK_ENET_REF], 125000000);
 	clk_set_rate(clks[IMX6SX_CLK_ENET2_REF], 125000000);
 
+	/* Set parent clock for vadc */
+	clk_set_parent(clks[IMX6SX_CLK_VID_SEL], clks[IMX6SX_CLK_PLL3_USB_OTG]);
+
 	/* default parent of can_sel clock is invalid, manually set it here */
 	clk_set_parent(clks[IMX6SX_CLK_CAN_SEL], clks[IMX6SX_CLK_PLL3_60M]);
 
-- 
1.7.5.4

