{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642193002268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642193002268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 04:43:21 2022 " "Processing started: Sat Jan 15 04:43:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642193002268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642193002268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AC4 -c AC4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AC4 -c AC4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642193002268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1642193003229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder1 " "Found entity 1: FullAdder1" {  } { { "FullAdder1.bdf" "" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/FullAdder1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193003643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642193003643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA4 " "Found entity 1: FA4" {  } { { "FA4.bdf" "" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/FA4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193003643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642193003643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.bdf" "" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/MUX4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193003643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642193003643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.bdf" "" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193003643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642193003643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datareg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datareg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DataReg " "Found entity 1: DataReg" {  } { { "DataReg.bdf" "" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/DataReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193003655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642193003655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ac4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AC4 " "Found entity 1: AC4" {  } { { "AC4.bdf" "" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/AC4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193003655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642193003655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AC4 " "Elaborating entity \"AC4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1642193004154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst3 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst3\"" {  } { { "AC4.bdf" "inst3" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/AC4.bdf" { { 8 -144 224 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193004312 ""}
{ "Warning" "WSGN_SEARCH_FILE" "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/and_2.bdf 1 1 " "Using design file //vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/and_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.bdf" "" { Schematic "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/and_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193004373 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642193004373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 FSM:inst3\|and_2:inst14 " "Elaborating entity \"and_2\" for hierarchy \"FSM:inst3\|and_2:inst14\"" {  } { { "FSM.bdf" "inst14" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/FSM.bdf" { { 192 912 1008 288 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193004385 ""}
{ "Warning" "WSGN_SEARCH_FILE" "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/dff_1.bdf 1 1 " "Using design file //vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/dff_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Found entity 1: DFF_1" {  } { { "dff_1.bdf" "" { Schematic "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/dff_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193004470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642193004470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_1 FSM:inst3\|DFF_1:inst10 " "Elaborating entity \"DFF_1\" for hierarchy \"FSM:inst3\|DFF_1:inst10\"" {  } { { "FSM.bdf" "inst10" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/FSM.bdf" { { 176 544 640 272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193004483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/not_1.bdf 1 1 " "Using design file //vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/not_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Found entity 1: not_1" {  } { { "not_1.bdf" "" { Schematic "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/not_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193004848 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642193004848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_1 FSM:inst3\|not_1:inst " "Elaborating entity \"not_1\" for hierarchy \"FSM:inst3\|not_1:inst\"" {  } { { "FSM.bdf" "inst" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/FSM.bdf" { { 416 -80 16 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193004896 ""}
{ "Warning" "WSGN_SEARCH_FILE" "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/xor_2.bdf 1 1 " "Using design file //vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/xor_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "xor_2.bdf" "" { Schematic "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/xor_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193005042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642193005042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2 FSM:inst3\|xor_2:inst7 " "Elaborating entity \"xor_2\" for hierarchy \"FSM:inst3\|xor_2:inst7\"" {  } { { "FSM.bdf" "inst7" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/FSM.bdf" { { 560 544 640 656 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193005055 ""}
{ "Warning" "WSGN_SEARCH_FILE" "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/or_3.bdf 1 1 " "Using design file //vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/or_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_3 " "Found entity 1: or_3" {  } { { "or_3.bdf" "" { Schematic "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/or_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193005298 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642193005298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_3 FSM:inst3\|or_3:inst13 " "Elaborating entity \"or_3\" for hierarchy \"FSM:inst3\|or_3:inst13\"" {  } { { "FSM.bdf" "inst13" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/FSM.bdf" { { 192 760 856 288 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193005310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataReg DataReg:inst4 " "Elaborating entity \"DataReg\" for hierarchy \"DataReg:inst4\"" {  } { { "AC4.bdf" "inst4" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/AC4.bdf" { { 160 336 920 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193005456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 MUX4:inst " "Elaborating entity \"MUX4\" for hierarchy \"MUX4:inst\"" {  } { { "AC4.bdf" "inst" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/AC4.bdf" { { 384 512 728 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193005663 ""}
{ "Warning" "WSGN_SEARCH_FILE" "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/mux_2.bdf 1 1 " "Using design file //vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/mux_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.bdf" "" { Schematic "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/mux_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193005712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642193005712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 MUX4:inst\|mux_2:inst " "Elaborating entity \"mux_2\" for hierarchy \"MUX4:inst\|mux_2:inst\"" {  } { { "MUX4.bdf" "inst" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/MUX4.bdf" { { 176 280 376 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193005736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA4 FA4:inst1 " "Elaborating entity \"FA4\" for hierarchy \"FA4:inst1\"" {  } { { "AC4.bdf" "inst1" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/AC4.bdf" { { 608 352 824 768 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193005833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder1 FA4:inst1\|FullAdder1:inst4 " "Elaborating entity \"FullAdder1\" for hierarchy \"FA4:inst1\|FullAdder1:inst4\"" {  } { { "FA4.bdf" "inst4" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/FA4.bdf" { { 224 272 368 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193005906 ""}
{ "Warning" "WSGN_SEARCH_FILE" "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/or_2.bdf 1 1 " "Using design file //vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/or_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or_2.bdf" "" { Schematic "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/or_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193006198 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642193006198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 FA4:inst1\|FullAdder1:inst4\|or_2:inst5 " "Elaborating entity \"or_2\" for hierarchy \"FA4:inst1\|FullAdder1:inst4\|or_2:inst5\"" {  } { { "FullAdder1.bdf" "inst5" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/FullAdder1.bdf" { { 328 648 744 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193006283 ""}
{ "Warning" "WSGN_SEARCH_FILE" "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/gnd_1.bdf 1 1 " "Using design file //vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/gnd_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 gnd_1 " "Found entity 1: gnd_1" {  } { { "gnd_1.bdf" "" { Schematic "//vboxsvr/lab2_b09502075/lab2_2/ntuee_logicdesign_lib/elements/gnd_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642193006734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642193006734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gnd_1 FA4:inst1\|gnd_1:inst5 " "Elaborating entity \"gnd_1\" for hierarchy \"FA4:inst1\|gnd_1:inst5\"" {  } { { "FA4.bdf" "inst5" { Schematic "C:/Users/SCLD-user/Desktop/new lab2_2/Lab2_2/FA4.bdf" { { 296 744 816 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642193006746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1642193009026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1642193010187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642193010187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1642193010428 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1642193010428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1642193010428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1642193010428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642193010493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 04:43:30 2022 " "Processing ended: Sat Jan 15 04:43:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642193010493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642193010493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642193010493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642193010493 ""}
