// Seed: 1291538321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1 ==? id_3)
    if (1) assign id_10 = 1'b0;
    else begin
      #1 begin
        $display(1, id_9);
      end
      assume (id_9 == id_7) $display(id_1);
    end
  always @(1'b0 == !1 or posedge id_6 != id_4) begin
    id_9 = 1 < id_3;
    {id_4} += 1'b0;
  end
  assign id_10 = 1'h0 * id_6 - id_7;
  assign id_8  = 1;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    output wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wire id_6,
    input wor id_7,
    output wire id_8,
    output wand id_9,
    output tri0 id_10,
    output wor id_11,
    input supply1 id_12,
    input supply0 id_13,
    output supply0 id_14,
    input uwire id_15,
    output tri id_16,
    input wand id_17,
    output logic id_18,
    output tri1 id_19,
    input tri1 id_20,
    input uwire id_21,
    inout tri1 id_22
);
  always @(posedge 1 or posedge 1) begin
    id_18 <= 1;
  end
  wire id_24;
  module_0(
      id_24, id_24, id_24, id_24, id_24, id_24, id_24, id_24, id_24, id_24, id_24, id_24, id_24
  );
endmodule
