|modulo_codificador_unidade_rolhas
REG_R[0] => REG_RU[0].DATAIN
REG_R[1] => WideAnd1.IN0
REG_R[1] => WideAnd3.IN0
REG_R[1] => WideAnd5.IN0
REG_R[1] => WideAnd7.IN0
REG_R[1] => WideAnd9.IN0
REG_R[1] => WideAnd12.IN0
REG_R[1] => WideAnd13.IN0
REG_R[1] => WideAnd16.IN0
REG_R[1] => WideAnd18.IN0
REG_R[1] => WideAnd22.IN0
REG_R[1] => WideAnd25.IN0
REG_R[1] => WideAnd27.IN0
REG_R[1] => WideAnd30.IN0
REG_R[1] => WideAnd33.IN0
REG_R[1] => WideAnd34.IN0
REG_R[1] => WideAnd35.IN0
REG_R[1] => WideAnd0.IN0
REG_R[1] => WideAnd2.IN0
REG_R[1] => WideAnd4.IN0
REG_R[1] => WideAnd6.IN0
REG_R[1] => WideAnd8.IN0
REG_R[1] => WideAnd10.IN0
REG_R[1] => WideAnd14.IN0
REG_R[1] => WideAnd19.IN0
REG_R[1] => WideAnd20.IN0
REG_R[1] => WideAnd21.IN0
REG_R[1] => WideAnd23.IN0
REG_R[1] => WideAnd24.IN0
REG_R[1] => WideAnd26.IN0
REG_R[1] => WideAnd28.IN0
REG_R[1] => WideAnd29.IN0
REG_R[1] => WideAnd31.IN0
REG_R[1] => WideAnd32.IN0
REG_R[2] => WideAnd2.IN1
REG_R[2] => WideAnd3.IN1
REG_R[2] => WideAnd6.IN1
REG_R[2] => WideAnd7.IN1
REG_R[2] => WideAnd13.IN1
REG_R[2] => WideAnd14.IN1
REG_R[2] => WideAnd15.IN0
REG_R[2] => WideAnd16.IN1
REG_R[2] => WideAnd17.IN0
REG_R[2] => WideAnd18.IN1
REG_R[2] => WideAnd19.IN1
REG_R[2] => WideAnd23.IN1
REG_R[2] => WideAnd28.IN1
REG_R[2] => WideAnd30.IN1
REG_R[2] => WideAnd32.IN1
REG_R[2] => WideAnd34.IN1
REG_R[2] => WideAnd0.IN1
REG_R[2] => WideAnd1.IN1
REG_R[2] => WideAnd4.IN1
REG_R[2] => WideAnd5.IN1
REG_R[2] => WideAnd8.IN1
REG_R[2] => WideAnd10.IN1
REG_R[2] => WideAnd11.IN0
REG_R[2] => WideAnd12.IN1
REG_R[2] => WideAnd20.IN1
REG_R[2] => WideAnd21.IN1
REG_R[2] => WideAnd22.IN1
REG_R[2] => WideAnd24.IN1
REG_R[2] => WideAnd25.IN1
REG_R[2] => WideAnd29.IN1
REG_R[2] => WideAnd35.IN1
REG_R[3] => WideAnd0.IN2
REG_R[3] => WideAnd2.IN2
REG_R[3] => WideAnd5.IN2
REG_R[3] => WideAnd7.IN2
REG_R[3] => WideAnd8.IN2
REG_R[3] => WideAnd11.IN1
REG_R[3] => WideAnd14.IN2
REG_R[3] => WideAnd18.IN2
REG_R[3] => WideAnd20.IN2
REG_R[3] => WideAnd23.IN2
REG_R[3] => WideAnd25.IN2
REG_R[3] => WideAnd27.IN1
REG_R[3] => WideAnd29.IN2
REG_R[3] => WideAnd30.IN2
REG_R[3] => WideAnd31.IN1
REG_R[3] => WideAnd32.IN2
REG_R[3] => WideAnd1.IN2
REG_R[3] => WideAnd3.IN2
REG_R[3] => WideAnd4.IN2
REG_R[3] => WideAnd6.IN2
REG_R[3] => WideAnd12.IN2
REG_R[3] => WideAnd13.IN2
REG_R[3] => WideAnd15.IN1
REG_R[3] => WideAnd17.IN1
REG_R[3] => WideAnd21.IN2
REG_R[3] => WideAnd24.IN2
REG_R[3] => WideAnd26.IN1
REG_R[3] => WideAnd28.IN2
REG_R[3] => WideAnd33.IN1
REG_R[3] => WideAnd34.IN2
REG_R[3] => WideAnd35.IN2
REG_R[4] => WideAnd1.IN3
REG_R[4] => WideAnd2.IN3
REG_R[4] => WideAnd4.IN3
REG_R[4] => WideAnd5.IN3
REG_R[4] => WideAnd8.IN3
REG_R[4] => WideAnd10.IN2
REG_R[4] => WideAnd11.IN2
REG_R[4] => WideAnd13.IN3
REG_R[4] => WideAnd15.IN2
REG_R[4] => WideAnd16.IN2
REG_R[4] => WideAnd20.IN3
REG_R[4] => WideAnd24.IN3
REG_R[4] => WideAnd25.IN3
REG_R[4] => WideAnd29.IN3
REG_R[4] => WideAnd34.IN3
REG_R[4] => WideAnd0.IN3
REG_R[4] => WideAnd3.IN3
REG_R[4] => WideAnd6.IN3
REG_R[4] => WideAnd7.IN3
REG_R[4] => WideAnd12.IN3
REG_R[4] => WideAnd14.IN3
REG_R[4] => WideAnd17.IN2
REG_R[4] => WideAnd18.IN3
REG_R[4] => WideAnd19.IN2
REG_R[4] => WideAnd21.IN3
REG_R[4] => WideAnd22.IN2
REG_R[4] => WideAnd23.IN3
REG_R[4] => WideAnd26.IN2
REG_R[4] => WideAnd27.IN2
REG_R[4] => WideAnd31.IN2
REG_R[4] => WideAnd33.IN2
REG_R[5] => WideAnd3.IN4
REG_R[5] => WideAnd4.IN4
REG_R[5] => WideAnd5.IN4
REG_R[5] => WideAnd9.IN1
REG_R[5] => WideAnd12.IN4
REG_R[5] => WideAnd13.IN4
REG_R[5] => WideAnd19.IN3
REG_R[5] => WideAnd26.IN3
REG_R[5] => WideAnd27.IN3
REG_R[5] => WideAnd28.IN3
REG_R[5] => WideAnd29.IN4
REG_R[5] => WideAnd30.IN3
REG_R[5] => WideAnd0.IN4
REG_R[5] => WideAnd1.IN4
REG_R[5] => WideAnd2.IN4
REG_R[5] => WideAnd10.IN3
REG_R[5] => WideAnd11.IN3
REG_R[5] => WideAnd17.IN3
REG_R[5] => WideAnd22.IN3
REG_R[5] => WideAnd23.IN4
REG_R[5] => WideAnd24.IN4
REG_R[5] => WideAnd25.IN4
REG_R[5] => WideAnd33.IN3
REG_R[5] => WideAnd34.IN4
REG_R[5] => WideAnd35.IN3
REG_R[6] => WideAnd6.IN4
REG_R[6] => WideAnd7.IN4
REG_R[6] => WideAnd8.IN4
REG_R[6] => WideAnd9.IN2
REG_R[6] => WideAnd14.IN4
REG_R[6] => WideAnd15.IN3
REG_R[6] => WideAnd16.IN3
REG_R[6] => WideAnd21.IN4
REG_R[6] => WideAnd22.IN4
REG_R[6] => WideAnd31.IN3
REG_R[6] => WideAnd32.IN3
REG_R[6] => WideAnd35.IN4
REG_R[6] => WideAnd0.IN5
REG_R[6] => WideAnd1.IN5
REG_R[6] => WideAnd2.IN5
REG_R[6] => WideAnd10.IN4
REG_R[6] => WideAnd11.IN4
REG_R[6] => WideAnd12.IN5
REG_R[6] => WideAnd17.IN4
REG_R[6] => WideAnd18.IN4
REG_R[6] => WideAnd20.IN4
REG_R[6] => WideAnd24.IN5
REG_R[6] => WideAnd25.IN5
REG_R[6] => WideAnd33.IN4
REG_RU[0] <= REG_R[0].DB_MAX_OUTPUT_PORT_TYPE
REG_RU[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
REG_RU[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
REG_RU[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


