/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire [32:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [17:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [10:0] celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[27] & in_data[6]);
  assign celloutsig_1_7z = ~(celloutsig_1_2z[14] & celloutsig_1_4z[1]);
  assign celloutsig_0_15z = ~(1'h0 & celloutsig_0_4z);
  assign celloutsig_0_4z = in_data[25] ^ in_data[91];
  assign celloutsig_0_45z = celloutsig_0_14z[3] ^ _02_;
  assign celloutsig_1_8z = celloutsig_1_7z ^ celloutsig_1_6z;
  assign celloutsig_0_21z = in_data[56] ^ celloutsig_0_11z;
  reg [5:0] _11_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 6'h00;
    else _11_ <= { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  assign { _01_, _03_[4], _02_, _03_[2], _00_, _03_[0] } = _11_;
  assign celloutsig_1_4z = { in_data[118:114], celloutsig_1_3z } & { celloutsig_1_2z[18:14], celloutsig_1_3z };
  assign celloutsig_1_19z = in_data[137:123] & { celloutsig_1_5z[16:14], celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[89:81] & { in_data[33:27], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = { celloutsig_0_2z[6], celloutsig_0_0z, celloutsig_0_0z, 1'h0, celloutsig_0_0z, 2'h0 } == in_data[82:76];
  assign celloutsig_1_15z = { in_data[176:175], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z } == celloutsig_1_5z[11:2];
  assign celloutsig_0_12z = { _02_, _03_[2], _00_, _03_[0], celloutsig_0_6z, celloutsig_0_0z, _01_, _03_[4], _02_, _03_[2], _00_, _03_[0], celloutsig_0_11z, celloutsig_0_7z } < { in_data[4], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_46z = 1'h0 & ~(celloutsig_0_26z[3]);
  assign celloutsig_1_0z = in_data[134] & ~(in_data[110]);
  assign celloutsig_0_5z = in_data[36] & ~(1'h0);
  assign celloutsig_1_6z = celloutsig_1_5z[9] & ~(celloutsig_1_5z[3]);
  assign celloutsig_0_7z = 1'h0 & ~(celloutsig_0_6z);
  assign celloutsig_0_9z = celloutsig_0_5z & ~(in_data[49]);
  assign celloutsig_0_20z = celloutsig_0_12z & ~(_03_[4]);
  assign celloutsig_0_19z[32:4] = celloutsig_0_11z ? { celloutsig_0_18z[10:7], 1'h0, celloutsig_0_18z[5:1], celloutsig_0_12z, _01_, _03_[4], _02_, _03_[2], _00_, _03_[0], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_14z[3], celloutsig_0_14z[3], celloutsig_0_14z[1:0], celloutsig_0_13z[2], 2'h0, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_3z } : in_data[32:4];
  assign celloutsig_0_26z = celloutsig_0_6z ? { celloutsig_0_19z[29:17], in_data[37], celloutsig_0_0z, celloutsig_0_15z, in_data[37], celloutsig_0_20z } : { _03_[0], celloutsig_0_17z, celloutsig_0_3z, in_data[37:29], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_0_6z = celloutsig_0_3z & celloutsig_0_2z[0];
  assign celloutsig_0_11z = in_data[64] & celloutsig_0_5z;
  assign celloutsig_0_17z = celloutsig_0_9z & celloutsig_0_5z;
  assign celloutsig_1_3z = | celloutsig_1_2z[14:7];
  assign celloutsig_1_18z = | { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z[6:4], celloutsig_1_0z };
  assign celloutsig_0_16z = | { _02_, _01_, _00_, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_9z, _03_[4], _03_[2], _03_[0], celloutsig_0_7z, in_data[14:3] };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[101:100], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[162:157], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } - { in_data[137:122], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z[4:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } - celloutsig_1_2z[17:0];
  always_latch
    if (clkin_data[32]) celloutsig_1_11z = 11'h000;
    else if (!clkin_data[96]) celloutsig_1_11z = { celloutsig_1_5z[11:3], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_13z[2] = celloutsig_0_7z & in_data[33];
  assign { celloutsig_0_14z[3], celloutsig_0_14z[1:0] } = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z } & { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z };
  assign { celloutsig_0_18z[2], celloutsig_0_18z[5], celloutsig_0_18z[1], celloutsig_0_18z[3], celloutsig_0_18z[0], celloutsig_0_18z[4], celloutsig_0_18z[11:7] } = { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z[4:0] } & { celloutsig_0_4z, in_data[31], celloutsig_0_5z, in_data[29], celloutsig_0_6z, in_data[30], in_data[37:33] };
  assign { _03_[5], _03_[3], _03_[1] } = { _01_, _02_, _00_ };
  assign celloutsig_0_13z[1:0] = 2'h0;
  assign celloutsig_0_14z[2] = celloutsig_0_14z[3];
  assign celloutsig_0_18z[6] = 1'h0;
  assign celloutsig_0_19z[3:0] = { celloutsig_0_13z[2], 2'h0, celloutsig_0_0z };
  assign { out_data[128], out_data[110:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
