

================================================================
== Vivado HLS Report for 'bubbleSort'
================================================================
* Date:           Thu Jul 15 21:02:19 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        bubbleSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  514|    3|  515|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |   32|  512|  2 ~ 32  |          -|          -|      16|    no    |
        | + Loop 1.1  |    0|   30|         2|          -|          -| 0 ~ 15 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!operation_V_load)
	5  / (operation_V_load)
2 --> 
	3  / (!tmp_1)
	6  / (tmp_1)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %indexOutputData) nounwind, !map !19

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !25

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @bubbleSort_str) nounwind

ST_1: indexOutputData_read [1/1] 0.00ns
:3  %indexOutputData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %indexOutputData) nounwind

ST_1: operation_V_load [1/1] 0.00ns
:4  %operation_V_load = load i1* @operation_V, align 1

ST_1: stg_12 [1/1] 1.57ns
:5  br i1 %operation_V_load, label %4, label %.preheader

ST_1: tmp [1/1] 0.00ns
:0  %tmp = sext i8 %indexOutputData_read to i64

ST_1: A_addr [1/1] 0.00ns
:1  %A_addr = getelementptr inbounds [16 x i16]* @A, i64 0, i64 %tmp

ST_1: A_load [2/2] 2.39ns
:2  %A_load = load i16* %A_addr, align 2


 <State 2>: 1.57ns
ST_2: indvars_iv_i [1/1] 0.00ns
.preheader:0  %indvars_iv_i = phi i5 [ %i, %3 ], [ 15, %0 ]

ST_2: tmp_1 [1/1] 0.00ns
.preheader:1  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %indvars_iv_i, i32 4)

ST_2: empty [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_2: stg_19 [1/1] 1.57ns
.preheader:3  br i1 %tmp_1, label %bubbleAlgorithm.exit, label %.preheader.i


 <State 3>: 3.14ns
ST_3: j_i [1/1] 0.00ns
.preheader.i:0  %j_i = phi i4 [ %j, %._crit_edge.i ], [ 0, %.preheader ]

ST_3: j_i_cast [1/1] 0.00ns
.preheader.i:1  %j_i_cast = zext i4 %j_i to i5

ST_3: exitcond_i [1/1] 2.37ns
.preheader.i:2  %exitcond_i = icmp eq i5 %j_i_cast, %indvars_iv_i

ST_3: empty_2 [1/1] 0.00ns
.preheader.i:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0) nounwind

ST_3: j [1/1] 0.75ns
.preheader.i:4  %j = add i4 %j_i, 1

ST_3: stg_25 [1/1] 0.00ns
.preheader.i:5  br i1 %exitcond_i, label %3, label %1

ST_3: tmp_1_i [1/1] 0.00ns
:0  %tmp_1_i = zext i4 %j_i to i64

ST_3: A_addr_1 [1/1] 0.00ns
:1  %A_addr_1 = getelementptr inbounds [16 x i16]* @A, i64 0, i64 %tmp_1_i

ST_3: temp [2/2] 2.39ns
:2  %temp = load i16* %A_addr_1, align 2

ST_3: tmp_4_i [1/1] 0.00ns
:3  %tmp_4_i = zext i4 %j to i64

ST_3: A_addr_2 [1/1] 0.00ns
:4  %A_addr_2 = getelementptr inbounds [16 x i16]* @A, i64 0, i64 %tmp_4_i

ST_3: A_load_2 [2/2] 2.39ns
:5  %A_load_2 = load i16* %A_addr_2, align 2

ST_3: i [1/1] 1.67ns
:0  %i = add i5 %indvars_iv_i, -1

ST_3: stg_33 [1/1] 0.00ns
:1  br label %.preheader


 <State 4>: 5.16ns
ST_4: temp [1/2] 2.39ns
:2  %temp = load i16* %A_addr_1, align 2

ST_4: A_load_2 [1/2] 2.39ns
:5  %A_load_2 = load i16* %A_addr_2, align 2

ST_4: tmp_5_i [1/1] 2.77ns
:6  %tmp_5_i = icmp sgt i16 %temp, %A_load_2

ST_4: stg_37 [1/1] 0.00ns
:7  br i1 %tmp_5_i, label %2, label %._crit_edge.i

ST_4: stg_38 [1/1] 2.39ns
:0  store i16 %A_load_2, i16* %A_addr_1, align 2

ST_4: stg_39 [1/1] 2.39ns
:1  store i16 %temp, i16* %A_addr_2, align 2

ST_4: stg_40 [1/1] 0.00ns
:2  br label %._crit_edge.i

ST_4: stg_41 [1/1] 0.00ns
._crit_edge.i:0  br label %.preheader.i


 <State 5>: 3.96ns
ST_5: A_load [1/2] 2.39ns
:2  %A_load = load i16* %A_addr, align 2

ST_5: stg_43 [1/1] 1.57ns
:3  br label %bubbleAlgorithm.exit


 <State 6>: 0.00ns
ST_6: p_0 [1/1] 0.00ns
bubbleAlgorithm.exit:0  %p_0 = phi i16 [ %A_load, %4 ], [ 0, %.preheader ]

ST_6: stg_45 [1/1] 0.00ns
bubbleAlgorithm.exit:1  ret i16 %p_0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indexOutputData]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ operation_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=1; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7                (specbitsmap      ) [ 0000000]
stg_8                (specbitsmap      ) [ 0000000]
stg_9                (spectopmodule    ) [ 0000000]
indexOutputData_read (read             ) [ 0000000]
operation_V_load     (load             ) [ 0100000]
stg_12               (br               ) [ 0111100]
tmp                  (sext             ) [ 0000000]
A_addr               (getelementptr    ) [ 0000010]
indvars_iv_i         (phi              ) [ 0011100]
tmp_1                (bitselect        ) [ 0011100]
empty                (speclooptripcount) [ 0000000]
stg_19               (br               ) [ 0011111]
j_i                  (phi              ) [ 0001000]
j_i_cast             (zext             ) [ 0000000]
exitcond_i           (icmp             ) [ 0011100]
empty_2              (speclooptripcount) [ 0000000]
j                    (add              ) [ 0011100]
stg_25               (br               ) [ 0000000]
tmp_1_i              (zext             ) [ 0000000]
A_addr_1             (getelementptr    ) [ 0000100]
tmp_4_i              (zext             ) [ 0000000]
A_addr_2             (getelementptr    ) [ 0000100]
i                    (add              ) [ 0111100]
stg_33               (br               ) [ 0111100]
temp                 (load             ) [ 0000000]
A_load_2             (load             ) [ 0000000]
tmp_5_i              (icmp             ) [ 0011100]
stg_37               (br               ) [ 0000000]
stg_38               (store            ) [ 0000000]
stg_39               (store            ) [ 0000000]
stg_40               (br               ) [ 0000000]
stg_41               (br               ) [ 0011100]
A_load               (load             ) [ 0010011]
stg_43               (br               ) [ 0010011]
p_0                  (phi              ) [ 0000001]
stg_45               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indexOutputData">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indexOutputData"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="operation_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bubbleSort_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="indexOutputData_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indexOutputData_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="A_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="8" slack="0"/>
<pin id="46" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="4" slack="0"/>
<pin id="51" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="3" bw="4" slack="0"/>
<pin id="70" dir="0" index="4" bw="16" slack="0"/>
<pin id="52" dir="1" index="2" bw="16" slack="0"/>
<pin id="71" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/1 temp/3 A_load_2/3 stg_38/4 stg_39/4 "/>
</bind>
</comp>

<comp id="54" class="1004" name="A_addr_1_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="A_addr_2_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/3 "/>
</bind>
</comp>

<comp id="75" class="1005" name="indvars_iv_i_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="1"/>
<pin id="77" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_i (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="indvars_iv_i_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="5" slack="1"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv_i/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="j_i_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="1"/>
<pin id="89" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="j_i_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="1" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/3 "/>
</bind>
</comp>

<comp id="98" class="1005" name="p_0_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="1"/>
<pin id="100" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_0_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="operation_V_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="operation_V_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="5" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_i_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_i_cast/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="exitcond_i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="1"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_1_i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_4_i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="1"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_5_i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="A_addr_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="1"/>
<pin id="169" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="178" class="1005" name="j_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="183" class="1005" name="A_addr_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="1"/>
<pin id="185" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="A_addr_2_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="1"/>
<pin id="197" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="203" class="1005" name="A_load_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="1"/>
<pin id="205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="54" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="62" pin="3"/><net_sink comp="49" pin=3"/></net>

<net id="73"><net_src comp="49" pin="5"/><net_sink comp="49" pin=4"/></net>

<net id="74"><net_src comp="49" pin="2"/><net_sink comp="49" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="86"><net_src comp="79" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="36" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="79" pin="4"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="91" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="75" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="91" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="91" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="150"><net_src comp="136" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="156"><net_src comp="75" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="49" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="49" pin="5"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="42" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="181"><net_src comp="136" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="186"><net_src comp="54" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="49" pin=3"/></net>

<net id="192"><net_src comp="62" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="49" pin=3"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="198"><net_src comp="152" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="206"><net_src comp="49" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="102" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {4 }
 - Input state : 
	Port: bubbleSort : indexOutputData | {1 }
	Port: bubbleSort : operation_V | {1 }
	Port: bubbleSort : A | {1 3 4 5 }
  - Chain level:
	State 1
		stg_12 : 1
		A_addr : 1
		A_load : 2
	State 2
		tmp_1 : 1
		stg_19 : 2
	State 3
		j_i_cast : 1
		exitcond_i : 2
		j : 1
		stg_25 : 3
		tmp_1_i : 1
		A_addr_1 : 2
		temp : 3
		tmp_4_i : 2
		A_addr_2 : 3
		A_load_2 : 4
	State 4
		tmp_5_i : 1
		stg_37 : 2
		stg_38 : 1
		stg_39 : 1
	State 5
	State 6
		stg_45 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |             j_fu_136            |    0    |    4    |
|          |             i_fu_152            |    0    |    5    |
|----------|---------------------------------|---------|---------|
|   icmp   |        exitcond_i_fu_130        |    0    |    2    |
|          |          tmp_5_i_fu_158         |    0    |    6    |
|----------|---------------------------------|---------|---------|
|   read   | indexOutputData_read_read_fu_36 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |            tmp_fu_113           |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|           tmp_1_fu_118          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         j_i_cast_fu_126         |    0    |    0    |
|   zext   |          tmp_1_i_fu_142         |    0    |    0    |
|          |          tmp_4_i_fu_147         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    17   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  A_addr_1_reg_183 |    4   |
|  A_addr_2_reg_189 |    4   |
|   A_addr_reg_167  |    4   |
|   A_load_reg_203  |   16   |
|     i_reg_195     |    5   |
|indvars_iv_i_reg_75|    5   |
|     j_i_reg_87    |    4   |
|     j_reg_178     |    4   |
|     p_0_reg_98    |   16   |
+-------------------+--------+
|       Total       |   62   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_49  |  p0  |   5  |   4  |   20   ||    4    |
|   grp_access_fu_49  |  p3  |   3  |   4  |   12   ||    4    |
| indvars_iv_i_reg_75 |  p0  |   2  |   5  |   10   ||    5    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   42   ||  5.081  ||    13   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   17   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   13   |
|  Register |    -   |   62   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   62   |   30   |
+-----------+--------+--------+--------+
