{
  "design": {
    "design_info": {
      "boundary_crc": "0x984C741ACF6FF2ED",
      "device": "xczu9eg-ffvb1156-2-e",
      "gen_directory": "c:Access_Control_List.gen/sources_1/bd/BD_ACL",
      "name": "BD_ACL",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "other_perph": {
        "axi_clk_led": {
          "xlslice_0": "",
          "c_counter_binary_0": ""
        },
        "mgt_tx_clk_led": {
          "xlslice_0": "",
          "c_counter_binary_0": ""
        },
        "reset_invert_led": "",
        "rx_clk_led": {
          "xlslice_0": "",
          "c_counter_binary_0": ""
        },
        "axi_timer_1": "",
        "sfp_tx_disable": ""
      },
      "zynq_ps": {
        "ps_irq_concat": "",
        "ps_rst_75": "",
        "axi_pl_ps": {
          "xbar": "",
          "s00_couplers": {
            "auto_us": ""
          },
          "s01_couplers": {
            "auto_us": ""
          },
          "s02_couplers": {
            "auto_us": ""
          },
          "m00_couplers": {},
          "s01_mmu": "",
          "s02_mmu": ""
        },
        "ps_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          },
          "s01_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "zusp_ps": ""
      },
      "axi_eth_0": "",
      "axi_eth_0_dma": "",
      "ACL_top_v1_0_0": ""
    },
    "interface_ports": {
      "mgt_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "mgt_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "mgt_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "sgmii": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:sgmii:1.0",
        "vlnv": "xilinx.com:interface:sgmii_rtl:1.0",
        "port_maps": {
          "RXN": {
            "physical_name": "sgmii_rxn",
            "direction": "I"
          },
          "RXP": {
            "physical_name": "sgmii_rxp",
            "direction": "I"
          },
          "TXN": {
            "physical_name": "sgmii_txn",
            "direction": "O"
          },
          "TXP": {
            "physical_name": "sgmii_txp",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "axi_lite_clk_led": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "axil_reset_led": {
        "direction": "O"
      },
      "mgt_clk_led": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "rx_clk_led": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "sfp_tx_dis": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "other_perph": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "CLK1": {
            "type": "clk",
            "direction": "I"
          },
          "Dout1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Res": {
            "direction": "O"
          },
          "dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interrupt": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_clk_led": {
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "Dout": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "3",
                "xci_name": "BD_ACL_xlslice_0_0",
                "xci_path": "ip\\BD_ACL_xlslice_0_0\\BD_ACL_xlslice_0_0.xci",
                "inst_hier_path": "other_perph/axi_clk_led/xlslice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "24"
                  },
                  "DIN_TO": {
                    "value": "24"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "c_counter_binary_0": {
                "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
                "ip_revision": "17",
                "xci_name": "BD_ACL_c_counter_binary_0_0",
                "xci_path": "ip\\BD_ACL_c_counter_binary_0_0\\BD_ACL_c_counter_binary_0_0.xci",
                "inst_hier_path": "other_perph/axi_clk_led/c_counter_binary_0",
                "parameters": {
                  "Output_Width": {
                    "value": "32"
                  },
                  "Restrict_Count": {
                    "value": "false"
                  }
                }
              }
            },
            "nets": {
              "CLK_1": {
                "ports": [
                  "CLK",
                  "c_counter_binary_0/CLK"
                ]
              },
              "c_counter_binary_0_Q": {
                "ports": [
                  "c_counter_binary_0/Q",
                  "xlslice_0/Din"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "Dout"
                ]
              }
            }
          },
          "mgt_tx_clk_led": {
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "Dout": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "3",
                "xci_name": "BD_ACL_xlslice_0_1",
                "xci_path": "ip\\BD_ACL_xlslice_0_1\\BD_ACL_xlslice_0_1.xci",
                "inst_hier_path": "other_perph/mgt_tx_clk_led/xlslice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "24"
                  },
                  "DIN_TO": {
                    "value": "24"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "c_counter_binary_0": {
                "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
                "ip_revision": "17",
                "xci_name": "BD_ACL_c_counter_binary_0_1",
                "xci_path": "ip\\BD_ACL_c_counter_binary_0_1\\BD_ACL_c_counter_binary_0_1.xci",
                "inst_hier_path": "other_perph/mgt_tx_clk_led/c_counter_binary_0",
                "parameters": {
                  "Output_Width": {
                    "value": "32"
                  },
                  "Restrict_Count": {
                    "value": "false"
                  }
                }
              }
            },
            "nets": {
              "CLK_1": {
                "ports": [
                  "CLK",
                  "c_counter_binary_0/CLK"
                ]
              },
              "c_counter_binary_0_Q": {
                "ports": [
                  "c_counter_binary_0/Q",
                  "xlslice_0/Din"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "Dout"
                ]
              }
            }
          },
          "reset_invert_led": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "ip_revision": "5",
            "xci_name": "BD_ACL_reset_invert_led_0",
            "xci_path": "ip\\BD_ACL_reset_invert_led_0\\BD_ACL_reset_invert_led_0.xci",
            "inst_hier_path": "other_perph/reset_invert_led",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "rx_clk_led": {
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "Dout": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "3",
                "xci_name": "BD_ACL_xlslice_0_2",
                "xci_path": "ip\\BD_ACL_xlslice_0_2\\BD_ACL_xlslice_0_2.xci",
                "inst_hier_path": "other_perph/rx_clk_led/xlslice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "24"
                  },
                  "DIN_TO": {
                    "value": "24"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "c_counter_binary_0": {
                "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
                "ip_revision": "17",
                "xci_name": "BD_ACL_c_counter_binary_0_2",
                "xci_path": "ip\\BD_ACL_c_counter_binary_0_2\\BD_ACL_c_counter_binary_0_2.xci",
                "inst_hier_path": "other_perph/rx_clk_led/c_counter_binary_0",
                "parameters": {
                  "Output_Width": {
                    "value": "32"
                  },
                  "Restrict_Count": {
                    "value": "false"
                  }
                }
              }
            },
            "nets": {
              "CLK_1": {
                "ports": [
                  "CLK",
                  "c_counter_binary_0/CLK"
                ]
              },
              "c_counter_binary_0_Q": {
                "ports": [
                  "c_counter_binary_0/Q",
                  "xlslice_0/Din"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "Dout"
                ]
              }
            }
          },
          "axi_timer_1": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "ip_revision": "31",
            "xci_name": "BD_ACL_axi_timer_1_0",
            "xci_path": "ip\\BD_ACL_axi_timer_1_0\\BD_ACL_axi_timer_1_0.xci",
            "inst_hier_path": "other_perph/axi_timer_1"
          },
          "sfp_tx_disable": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "BD_ACL_sfp_tx_disable_0",
            "xci_path": "ip\\BD_ACL_sfp_tx_disable_0\\BD_ACL_sfp_tx_disable_0.xci",
            "inst_hier_path": "other_perph/sfp_tx_disable",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "axi_timer_1/S_AXI"
            ]
          }
        },
        "nets": {
          "CLK1_1": {
            "ports": [
              "CLK1",
              "mgt_tx_clk_led/CLK"
            ]
          },
          "CLK_1": {
            "ports": [
              "CLK",
              "rx_clk_led/CLK"
            ]
          },
          "axi_clk_led_Dout": {
            "ports": [
              "axi_clk_led/Dout",
              "Dout3"
            ]
          },
          "axi_timer_1_interrupt": {
            "ports": [
              "axi_timer_1/interrupt",
              "interrupt"
            ]
          },
          "mgt_tx_clk_led_Dout": {
            "ports": [
              "mgt_tx_clk_led/Dout",
              "Dout2"
            ]
          },
          "reset_invert_led_Res": {
            "ports": [
              "reset_invert_led/Res",
              "Res"
            ]
          },
          "rx_clk_led_Dout": {
            "ports": [
              "rx_clk_led/Dout",
              "Dout1"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "axi_clk_led/CLK",
              "axi_timer_1/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_timer_1/s_axi_aresetn",
              "reset_invert_led/Op1"
            ]
          },
          "sfp_tx_disable_dout": {
            "ports": [
              "sfp_tx_disable/dout",
              "dout"
            ]
          }
        }
      },
      "zynq_ps": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "In0": {
            "direction": "I"
          },
          "In1": {
            "direction": "I"
          },
          "In2": {
            "direction": "I"
          },
          "In3": {
            "direction": "I"
          },
          "clk_50": {
            "type": "clk",
            "direction": "O"
          },
          "clk_75": {
            "type": "clk",
            "direction": "O"
          },
          "emio_gpio_o": {
            "direction": "O",
            "left": "94",
            "right": "0"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "perph_aresetn_75": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "ps_irq_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "5",
            "xci_name": "BD_ACL_ps_irq_concat_0",
            "xci_path": "ip\\BD_ACL_ps_irq_concat_0\\BD_ACL_ps_irq_concat_0.xci",
            "inst_hier_path": "zynq_ps/ps_irq_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "ps_rst_75": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "BD_ACL_ps_rst_75_0",
            "xci_path": "ip\\BD_ACL_ps_rst_75_0\\BD_ACL_ps_rst_75_0.xci",
            "inst_hier_path": "zynq_ps/ps_rst_75"
          },
          "axi_pl_ps": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\BD_ACL_axi_pl_ps_0\\BD_ACL_axi_pl_ps_0.xci",
            "inst_hier_path": "zynq_ps/axi_pl_ps",
            "xci_name": "BD_ACL_axi_pl_ps_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "BD_ACL_xbar_0",
                "xci_path": "ip\\BD_ACL_xbar_0\\BD_ACL_xbar_0.xci",
                "inst_hier_path": "zynq_ps/axi_pl_ps/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S02_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "BD_ACL_auto_us_0",
                    "xci_path": "ip\\BD_ACL_auto_us_0\\BD_ACL_auto_us_0.xci",
                    "inst_hier_path": "zynq_ps/axi_pl_ps/s00_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "BD_ACL_auto_us_1",
                    "xci_path": "ip\\BD_ACL_auto_us_1\\BD_ACL_auto_us_1.xci",
                    "inst_hier_path": "zynq_ps/axi_pl_ps/s01_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "BD_ACL_auto_us_2",
                    "xci_path": "ip\\BD_ACL_auto_us_2\\BD_ACL_auto_us_2.xci",
                    "inst_hier_path": "zynq_ps/axi_pl_ps/s02_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s02_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "ip_revision": "27",
                "xci_name": "BD_ACL_s01_mmu_0",
                "xci_path": "ip\\BD_ACL_s01_mmu_0\\BD_ACL_s01_mmu_0.xci",
                "inst_hier_path": "zynq_ps/axi_pl_ps/s01_mmu",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s02_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "ip_revision": "27",
                "xci_name": "BD_ACL_s02_mmu_0",
                "xci_path": "ip\\BD_ACL_s02_mmu_0\\BD_ACL_s02_mmu_0.xci",
                "inst_hier_path": "zynq_ps/axi_pl_ps/s02_mmu",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "S01_AXI_1": {
                "interface_ports": [
                  "s01_mmu/S_AXI",
                  "S01_AXI"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "s02_mmu/S_AXI",
                  "S02_AXI"
                ]
              },
              "axi_pl_ps_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_pl_ps": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s01_mmu_M_AXI": {
                "interface_ports": [
                  "s01_mmu/M_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "s02_mmu_M_AXI": {
                "interface_ports": [
                  "s02_mmu/M_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK",
                  "s01_mmu/aclk"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s01_mmu/aresetn"
                ]
              },
              "S02_ACLK_1": {
                "ports": [
                  "S02_ACLK",
                  "s02_couplers/S_ACLK",
                  "s02_mmu/aclk"
                ]
              },
              "S02_ARESETN_1": {
                "ports": [
                  "S02_ARESETN",
                  "s02_couplers/S_ARESETN",
                  "s02_mmu/aresetn"
                ]
              },
              "axi_pl_ps_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_pl_ps_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "ps_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\BD_ACL_ps_axi_periph_0\\BD_ACL_ps_axi_periph_0.xci",
            "inst_hier_path": "zynq_ps/ps_axi_periph",
            "xci_name": "BD_ACL_ps_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "BD_ACL_xbar_1",
                "xci_path": "ip\\BD_ACL_xbar_1\\BD_ACL_xbar_1.xci",
                "inst_hier_path": "zynq_ps/ps_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "BD_ACL_auto_ds_0",
                    "xci_path": "ip\\BD_ACL_auto_ds_0\\BD_ACL_auto_ds_0.xci",
                    "inst_hier_path": "zynq_ps/ps_axi_periph/s00_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "BD_ACL_auto_pc_0",
                    "xci_path": "ip\\BD_ACL_auto_pc_0\\BD_ACL_auto_pc_0.xci",
                    "inst_hier_path": "zynq_ps/ps_axi_periph/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "BD_ACL_auto_ds_1",
                    "xci_path": "ip\\BD_ACL_auto_ds_1\\BD_ACL_auto_ds_1.xci",
                    "inst_hier_path": "zynq_ps/ps_axi_periph/s01_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "BD_ACL_auto_pc_1",
                    "xci_path": "ip\\BD_ACL_auto_pc_1\\BD_ACL_auto_pc_1.xci",
                    "inst_hier_path": "zynq_ps/ps_axi_periph/s01_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_ps_axi_periph": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_ps_axi_periph": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_ps_axi_periph": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "ps_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "ps_axi_periph_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN"
                ]
              },
              "ps_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "ps_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "zusp_ps": {
            "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
            "ip_revision": "1",
            "xci_name": "BD_ACL_zusp_ps_0",
            "xci_path": "ip\\BD_ACL_zusp_ps_0\\BD_ACL_zusp_ps_0.xci",
            "inst_hier_path": "zynq_ps/zusp_ps",
            "parameters": {
              "CAN0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "CAN1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "CSU_BOARD_INTERFACE": {
                "value": "custom"
              },
              "DP_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GEM0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GEM1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GEM2_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GEM3_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GPIO_BOARD_INTERFACE": {
                "value": "custom"
              },
              "IIC0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "IIC1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "NAND_BOARD_INTERFACE": {
                "value": "custom"
              },
              "PCIE_BOARD_INTERFACE": {
                "value": "custom"
              },
              "PJTAG_BOARD_INTERFACE": {
                "value": "custom"
              },
              "PMU_BOARD_INTERFACE": {
                "value": "custom"
              },
              "PSU_BANK_0_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_1_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_2_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_3_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_DDR_RAM_HIGHADDR": {
                "value": "0xFFFFFFFF"
              },
              "PSU_DDR_RAM_HIGHADDR_OFFSET": {
                "value": "0x800000000"
              },
              "PSU_DDR_RAM_LOWADDR_OFFSET": {
                "value": "0x80000000"
              },
              "PSU_DYNAMIC_DDR_CONFIG_EN": {
                "value": "1"
              },
              "PSU_MIO_0_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_0_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_0_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_10_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_10_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_10_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_10_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_11_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_11_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_11_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_11_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_12_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_12_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_12_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_13_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_13_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_13_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_13_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_13_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_14_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_14_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_14_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_14_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_15_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_15_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_15_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_15_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_16_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_16_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_16_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_16_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_17_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_17_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_17_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_17_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_18_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_18_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_19_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_19_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_19_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_1_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_1_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_1_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_1_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_20_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_20_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_20_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_21_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_21_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_22_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_22_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_22_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_22_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_22_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_23_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_23_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_23_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_23_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_23_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_24_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_24_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_24_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_25_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_25_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_26_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_26_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_26_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_26_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_26_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_27_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_27_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_27_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_28_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_28_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_29_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_29_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_29_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_2_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_2_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_2_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_2_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_30_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_30_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_31_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_31_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_31_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_32_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_32_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_32_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_32_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_32_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_33_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_33_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_33_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_33_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_33_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_34_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_34_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_34_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_35_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_35_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_35_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_35_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_35_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_36_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_36_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_36_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_36_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_36_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_37_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_37_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_37_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_37_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_37_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_38_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_38_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_38_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_38_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_38_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_39_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_39_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_39_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_39_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_3_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_3_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_3_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_3_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_40_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_40_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_40_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_40_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_41_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_41_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_41_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_41_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_42_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_42_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_42_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_42_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_43_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_43_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_43_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_43_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_43_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_44_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_44_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_45_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_45_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_46_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_46_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_46_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_46_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_47_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_47_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_47_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_47_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_48_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_48_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_48_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_48_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_49_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_49_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_49_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_49_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_4_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_4_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_4_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_4_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_50_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_50_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_50_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_50_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_51_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_51_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_51_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_52_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_52_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_53_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_53_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_54_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_54_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_54_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_54_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_55_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_55_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_56_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_56_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_56_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_56_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_57_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_57_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_57_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_57_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_58_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_58_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_58_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_59_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_59_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_59_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_59_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_5_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_5_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_5_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_60_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_60_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_60_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_60_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_61_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_61_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_61_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_61_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_62_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_62_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_62_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_62_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_63_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_63_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_63_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_63_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_64_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_64_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_64_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_65_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_65_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_65_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_66_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_66_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_66_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_67_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_67_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_67_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_68_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_68_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_68_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_69_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_69_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_69_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_6_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_6_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_6_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_70_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_70_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_71_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_71_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_72_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_72_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_73_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_73_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_74_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_74_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_75_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_75_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_76_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_76_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_76_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_77_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_77_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_77_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_77_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_7_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_7_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_7_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_8_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_8_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_8_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_8_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_9_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_9_INPUT_TYPE": {
                "value": "schmitt"
              },
              "PSU_MIO_9_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_9_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_TREE_PERIPHERALS": {
                "value": [
                  "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0",
                  "MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#PCIE#GPIO1 MIO#GPIO1 MIO#PMU GPO 2#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD",
                  "1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem",
                  "3#Gem 3#Gem 3#MDIO 3#MDIO 3"
                ]
              },
              "PSU_MIO_TREE_SIGNALS": {
                "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#reset_n#gpio1[32]#gpio1[33]#gpo[2]#gpio1[35]#gpio1[36]#gpio1[37]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
              },
              "PSU_SD0_INTERNAL_BUS_WIDTH": {
                "value": "8"
              },
              "PSU_SD1_INTERNAL_BUS_WIDTH": {
                "value": "8"
              },
              "PSU_SMC_CYCLE_T0": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T1": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T2": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T3": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T4": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T5": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T6": {
                "value": "NA"
              },
              "PSU_USB3__DUAL_CLOCK_ENABLE": {
                "value": "1"
              },
              "PSU_VALUE_SILVERSION": {
                "value": "3"
              },
              "PSU__ACPU0__POWER__ON": {
                "value": "1"
              },
              "PSU__ACPU1__POWER__ON": {
                "value": "1"
              },
              "PSU__ACPU2__POWER__ON": {
                "value": "1"
              },
              "PSU__ACPU3__POWER__ON": {
                "value": "1"
              },
              "PSU__ACTUAL__IP": {
                "value": "1"
              },
              "PSU__ACT_DDR_FREQ_MHZ": {
                "value": "1066.560059"
              },
              "PSU__AUX_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "PSU__CAN0_LOOP_CAN1__ENABLE": {
                "value": "0"
              },
              "PSU__CAN0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__CAN1__GRP_CLK__ENABLE": {
                "value": "0"
              },
              "PSU__CAN1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__CAN1__PERIPHERAL__IO": {
                "value": "MIO 24 .. 25"
              },
              "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
                "value": "1199.880127"
              },
              "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
                "value": "1200"
              },
              "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI0_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI1_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI2_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI3_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI4_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI5_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
                "value": "1"
              },
              "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
                "value": "1"
              },
              "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
                "value": "1"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
                "value": "249.975021"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
                "value": "249.975021"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
                "value": "533.280029"
              },
              "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
                "value": "1067"
              },
              "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "599.940063"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
                "value": "600"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
                "value": "24.997501"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
                "value": "25"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
                "value": "0"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
                "value": "26.783037"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
                "value": "27"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
                "value": "299.970032"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
                "value": "300"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
                "value": "VPLL"
              },
              "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
                "value": "0"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "599.940063"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
                "value": "600"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
                "value": "499.950043"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
                "value": "-1"
              },
              "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
                "value": "-1"
              },
              "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
                "value": "-1"
              },
              "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
                "value": "NA"
              },
              "PSU__CRF_APB__GTGREF0__ENABLE": {
                "value": "NA"
              },
              "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
                "value": "249.975021"
              },
              "PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
                "value": "249.975021"
              },
              "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "99.990005"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
                "value": "533.280029"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
                "value": "533.33"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "499.950043"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__AFI6__ENABLE": {
                "value": "0"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
                "value": "49.995003"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
                "value": "50"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.990005"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
                "value": "499.950043"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ": {
                "value": "400"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
                "value": "249.975021"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
                "value": "1000"
              },
              "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
                "value": "6"
              },
              "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
                "value": "1000"
              },
              "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
                "value": "1499.850098"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
                "value": "1500"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
                "value": "124.987511"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
                "value": "249.975021"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.990005"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.990005"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "249.975021"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "99.990005"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "499.950043"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
                "value": "187.481262"
              },
              "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.990005"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
                "value": "49.995003"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
                "value": "50"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
                "value": "124.987511"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
                "value": "187.481262"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
                "value": "214"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
                "value": "214"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.990005"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.990005"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.990005"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
                "value": "249.975021"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
                "value": "19.998001"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
                "value": "20"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB3__ENABLE": {
                "value": "1"
              },
              "PSU__CSUPMU__PERIPHERAL__VALID": {
                "value": "1"
              },
              "PSU__CSU__CSU_TAMPER_0__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_10__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_11__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_12__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_1__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_2__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_3__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_4__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_5__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_6__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_7__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_8__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_9__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__AL": {
                "value": "0"
              },
              "PSU__DDRC__BG_ADDR_COUNT": {
                "value": "2"
              },
              "PSU__DDRC__BRC_MAPPING": {
                "value": "ROW_BANK_COL"
              },
              "PSU__DDRC__BUS_WIDTH": {
                "value": "64 Bit"
              },
              "PSU__DDRC__CL": {
                "value": "15"
              },
              "PSU__DDRC__CLOCK_STOP_EN": {
                "value": "0"
              },
              "PSU__DDRC__COMPONENTS": {
                "value": "UDIMM"
              },
              "PSU__DDRC__CWL": {
                "value": "14"
              },
              "PSU__DDRC__DDR4_ADDR_MAPPING": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_CRC_CONTROL": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_T_REF_MODE": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_T_REF_RANGE": {
                "value": "Normal (0-85)"
              },
              "PSU__DDRC__DEVICE_CAPACITY": {
                "value": "4096 MBits"
              },
              "PSU__DDRC__DM_DBI": {
                "value": "DM_NO_DBI"
              },
              "PSU__DDRC__DRAM_WIDTH": {
                "value": "8 Bits"
              },
              "PSU__DDRC__ECC": {
                "value": "Disabled"
              },
              "PSU__DDRC__ECC_SCRUB": {
                "value": "0"
              },
              "PSU__DDRC__ENABLE": {
                "value": "1"
              },
              "PSU__DDRC__ENABLE_2T_TIMING": {
                "value": "0"
              },
              "PSU__DDRC__ENABLE_DP_SWITCH": {
                "value": "0"
              },
              "PSU__DDRC__EN_2ND_CLK": {
                "value": "0"
              },
              "PSU__DDRC__FGRM": {
                "value": "1X"
              },
              "PSU__DDRC__FREQ_MHZ": {
                "value": "1066.50"
              },
              "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
                "value": "0"
              },
              "PSU__DDRC__LP_ASR": {
                "value": "manual normal"
              },
              "PSU__DDRC__MEMORY_TYPE": {
                "value": "DDR 4"
              },
              "PSU__DDRC__PARITY_ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__PER_BANK_REFRESH": {
                "value": "0"
              },
              "PSU__DDRC__PHY_DBI_MODE": {
                "value": "0"
              },
              "PSU__DDRC__PLL_BYPASS": {
                "value": "0"
              },
              "PSU__DDRC__PWR_DOWN_EN": {
                "value": "0"
              },
              "PSU__DDRC__RANK_ADDR_COUNT": {
                "value": "0"
              },
              "PSU__DDRC__RD_DQS_CENTER": {
                "value": "0"
              },
              "PSU__DDRC__ROW_ADDR_COUNT": {
                "value": "15"
              },
              "PSU__DDRC__SELF_REF_ABORT": {
                "value": "0"
              },
              "PSU__DDRC__SPEED_BIN": {
                "value": "DDR4_2133P"
              },
              "PSU__DDRC__STATIC_RD_MODE": {
                "value": "0"
              },
              "PSU__DDRC__TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_READ_GATE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PSU__DDRC__T_FAW": {
                "value": "30.0"
              },
              "PSU__DDRC__T_RAS_MIN": {
                "value": "33"
              },
              "PSU__DDRC__T_RC": {
                "value": "47.06"
              },
              "PSU__DDRC__T_RCD": {
                "value": "15"
              },
              "PSU__DDRC__T_RP": {
                "value": "15"
              },
              "PSU__DDRC__VIDEO_BUFFER_SIZE": {
                "value": "0"
              },
              "PSU__DDRC__VREF": {
                "value": "1"
              },
              "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
                "value": "1"
              },
              "PSU__DDR_QOS_ENABLE": {
                "value": "0"
              },
              "PSU__DDR_SW_REFRESH_ENABLED": {
                "value": "1"
              },
              "PSU__DDR__INTERFACE__FREQMHZ": {
                "value": "533.500"
              },
              "PSU__DEVICE_TYPE": {
                "value": "EG"
              },
              "PSU__DISPLAYPORT__LANE0__ENABLE": {
                "value": "1"
              },
              "PSU__DISPLAYPORT__LANE0__IO": {
                "value": "GT Lane1"
              },
              "PSU__DISPLAYPORT__LANE1__ENABLE": {
                "value": "0"
              },
              "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__DLL__ISUSED": {
                "value": "1"
              },
              "PSU__DPAUX__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__DPAUX__PERIPHERAL__IO": {
                "value": "MIO 27 .. 30"
              },
              "PSU__DP__LANE_SEL": {
                "value": "Single Lower"
              },
              "PSU__DP__REF_CLK_FREQ": {
                "value": "27"
              },
              "PSU__DP__REF_CLK_SEL": {
                "value": "Ref Clk3"
              },
              "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
                "value": "0"
              },
              "PSU__ENET0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__ENET1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__ENET2__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__ENET3__FIFO__ENABLE": {
                "value": "0"
              },
              "PSU__ENET3__GRP_MDIO__ENABLE": {
                "value": "1"
              },
              "PSU__ENET3__GRP_MDIO__IO": {
                "value": "MIO 76 .. 77"
              },
              "PSU__ENET3__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__ENET3__PERIPHERAL__IO": {
                "value": "MIO 64 .. 75"
              },
              "PSU__ENET3__PTP__ENABLE": {
                "value": "0"
              },
              "PSU__ENET3__TSU__ENABLE": {
                "value": "0"
              },
              "PSU__EN_AXI_STATUS_PORTS": {
                "value": "0"
              },
              "PSU__EN_EMIO_TRACE": {
                "value": "0"
              },
              "PSU__EP__IP": {
                "value": "0"
              },
              "PSU__EXPAND__CORESIGHT": {
                "value": "0"
              },
              "PSU__EXPAND__FPD_SLAVES": {
                "value": "0"
              },
              "PSU__EXPAND__GIC": {
                "value": "0"
              },
              "PSU__EXPAND__LOWER_LPS_SLAVES": {
                "value": "1"
              },
              "PSU__EXPAND__UPPER_LPS_SLAVES": {
                "value": "0"
              },
              "PSU__FPDMASTERS_COHERENCY": {
                "value": "0"
              },
              "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
                "value": "99.990005"
              },
              "PSU__FPGA_PL0_ENABLE": {
                "value": "1"
              },
              "PSU__FPGA_PL1_ENABLE": {
                "value": "1"
              },
              "PSU__FPGA_PL2_ENABLE": {
                "value": "0"
              },
              "PSU__FPGA_PL3_ENABLE": {
                "value": "0"
              },
              "PSU__FP__POWER__ON": {
                "value": "1"
              },
              "PSU__FTM__CTI_IN_0": {
                "value": "0"
              },
              "PSU__FTM__CTI_IN_1": {
                "value": "0"
              },
              "PSU__FTM__CTI_IN_2": {
                "value": "0"
              },
              "PSU__FTM__CTI_IN_3": {
                "value": "0"
              },
              "PSU__FTM__CTI_OUT_0": {
                "value": "0"
              },
              "PSU__FTM__CTI_OUT_1": {
                "value": "0"
              },
              "PSU__FTM__CTI_OUT_2": {
                "value": "0"
              },
              "PSU__FTM__CTI_OUT_3": {
                "value": "0"
              },
              "PSU__FTM__GPI": {
                "value": "0"
              },
              "PSU__FTM__GPO": {
                "value": "0"
              },
              "PSU__GEM3_COHERENCY": {
                "value": "0"
              },
              "PSU__GEM3_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__GEM__TSU__ENABLE": {
                "value": "0"
              },
              "PSU__GEN_IPI_0__MASTER": {
                "value": "APU"
              },
              "PSU__GEN_IPI_10__MASTER": {
                "value": "NONE"
              },
              "PSU__GEN_IPI_1__MASTER": {
                "value": "RPU0"
              },
              "PSU__GEN_IPI_2__MASTER": {
                "value": "RPU1"
              },
              "PSU__GEN_IPI_3__MASTER": {
                "value": "PMU"
              },
              "PSU__GEN_IPI_4__MASTER": {
                "value": "PMU"
              },
              "PSU__GEN_IPI_5__MASTER": {
                "value": "PMU"
              },
              "PSU__GEN_IPI_6__MASTER": {
                "value": "PMU"
              },
              "PSU__GEN_IPI_7__MASTER": {
                "value": "NONE"
              },
              "PSU__GEN_IPI_8__MASTER": {
                "value": "NONE"
              },
              "PSU__GEN_IPI_9__MASTER": {
                "value": "NONE"
              },
              "PSU__GPIO0_MIO__IO": {
                "value": "MIO 0 .. 25"
              },
              "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO1_MIO__IO": {
                "value": "MIO 26 .. 51"
              },
              "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__GPIO_EMIO_WIDTH": {
                "value": "95"
              },
              "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO_EMIO__PERIPHERAL__IO": {
                "value": "95"
              },
              "PSU__GPIO_EMIO__WIDTH": {
                "value": "[94:0]"
              },
              "PSU__GPU_PP0__POWER__ON": {
                "value": "1"
              },
              "PSU__GPU_PP1__POWER__ON": {
                "value": "1"
              },
              "PSU__GT_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "PSU__GT__LINK_SPEED": {
                "value": "HBR"
              },
              "PSU__GT__PRE_EMPH_LVL_4": {
                "value": "0"
              },
              "PSU__GT__VLT_SWNG_LVL_4": {
                "value": "0"
              },
              "PSU__HPM0_FPD__NUM_READ_THREADS": {
                "value": "4"
              },
              "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PSU__HPM0_LPD__NUM_READ_THREADS": {
                "value": "4"
              },
              "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PSU__HPM1_FPD__NUM_READ_THREADS": {
                "value": "4"
              },
              "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PSU__I2C0_LOOP_I2C1__ENABLE": {
                "value": "0"
              },
              "PSU__I2C0__GRP_INT__ENABLE": {
                "value": "0"
              },
              "PSU__I2C0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__I2C0__PERIPHERAL__IO": {
                "value": "MIO 14 .. 15"
              },
              "PSU__I2C1__GRP_INT__ENABLE": {
                "value": "0"
              },
              "PSU__I2C1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__I2C1__PERIPHERAL__IO": {
                "value": "MIO 16 .. 17"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
                "value": "99.990005"
              },
              "PSU__IRQ_P2F_ADMA_CHAN__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_AIB_AXI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_AMS__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APM_FPD__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_COMM__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_CPUMNT__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_CTI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_EXTERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_IPI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_L2ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_PMU__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_REGS__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_ATB_LPD__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_CAN1__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_CLKMON__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_CSUPMU_WDT__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_DDR_SS__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_DPDMA__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_DPORT__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_EFUSE__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_ENT3_WAKEUP__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_ENT3__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_FPD_APB__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_FP_WDT__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_GDMA_CHAN__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_GPIO__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_GPU__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_I2C0__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_I2C1__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_LPD_APB__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_LPD_APM__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_LP_WDT__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_OCM_ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PCIE_DMA__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PCIE_MSC__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PCIE_MSI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PL_IPI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_QSPI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_RPU_IPI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_RPU_PERMON__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_RTC_ALARM__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_RTC_SECONDS__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_SATA__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_SDIO1_WAKE__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_SDIO1__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC0__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC0__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC0__INT2": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC1__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC1__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC1__INT2": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC2__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC2__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC2__INT2": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC3__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC3__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC3__INT2": {
                "value": "0"
              },
              "PSU__IRQ_P2F_UART0__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_UART1__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_OTG__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_OTG__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_XMPU_FPD__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_XMPU_LPD__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
                "value": "0"
              },
              "PSU__L2_BANK0__POWER__ON": {
                "value": "1"
              },
              "PSU__LPDMA0_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA1_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA2_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA3_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA4_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA5_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA6_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA7_COHERENCY": {
                "value": "0"
              },
              "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
                "value": "APB"
              },
              "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__MAXIGP0__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__MAXIGP1__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
                "value": "1"
              },
              "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
                "value": "1"
              },
              "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
                "value": "1"
              },
              "PSU__NAND__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__NAND__READY_BUSY__ENABLE": {
                "value": "0"
              },
              "PSU__NUM_FABRIC_RESETS": {
                "value": "1"
              },
              "PSU__OCM_BANK0__POWER__ON": {
                "value": "1"
              },
              "PSU__OCM_BANK1__POWER__ON": {
                "value": "1"
              },
              "PSU__OCM_BANK2__POWER__ON": {
                "value": "1"
              },
              "PSU__OCM_BANK3__POWER__ON": {
                "value": "1"
              },
              "PSU__OVERRIDE_HPX_QOS": {
                "value": "0"
              },
              "PSU__OVERRIDE__BASIC_CLOCK": {
                "value": "0"
              },
              "PSU__PCIE__ACS_VIOLAION": {
                "value": "0"
              },
              "PSU__PCIE__AER_CAPABILITY": {
                "value": "0"
              },
              "PSU__PCIE__BAR0_ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__BAR0_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__BAR1_ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__BAR1_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__BAR2_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__BAR3_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__BAR4_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__BAR5_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__CLASS_CODE_BASE": {
                "value": "0x06"
              },
              "PSU__PCIE__CLASS_CODE_INTERFACE": {
                "value": "0x0"
              },
              "PSU__PCIE__CLASS_CODE_SUB": {
                "value": "0x4"
              },
              "PSU__PCIE__CLASS_CODE_VALUE": {
                "value": "0x60400"
              },
              "PSU__PCIE__CRS_SW_VISIBILITY": {
                "value": "1"
              },
              "PSU__PCIE__DEVICE_ID": {
                "value": "0xD021"
              },
              "PSU__PCIE__DEVICE_PORT_TYPE": {
                "value": "Root Port"
              },
              "PSU__PCIE__EROM_ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__EROM_VAL": {
                "value": "0x0"
              },
              "PSU__PCIE__INTX_GENERATION": {
                "value": "0"
              },
              "PSU__PCIE__LANE0__ENABLE": {
                "value": "1"
              },
              "PSU__PCIE__LANE0__IO": {
                "value": "GT Lane0"
              },
              "PSU__PCIE__LANE1__ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__LANE2__ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__LANE3__ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__LINK_SPEED": {
                "value": "5.0 Gb/s"
              },
              "PSU__PCIE__MAXIMUM_LINK_WIDTH": {
                "value": "x1"
              },
              "PSU__PCIE__MAX_PAYLOAD_SIZE": {
                "value": "256 bytes"
              },
              "PSU__PCIE__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
                "value": "1"
              },
              "PSU__PCIE__PERIPHERAL__ROOTPORT_IO": {
                "value": "MIO 31"
              },
              "PSU__PCIE__REF_CLK_FREQ": {
                "value": "100"
              },
              "PSU__PCIE__REF_CLK_SEL": {
                "value": "Ref Clk0"
              },
              "PSU__PCIE__RESET__POLARITY": {
                "value": "Active Low"
              },
              "PSU__PCIE__REVISION_ID": {
                "value": "0x0"
              },
              "PSU__PCIE__SUBSYSTEM_ID": {
                "value": "0x7"
              },
              "PSU__PCIE__SUBSYSTEM_VENDOR_ID": {
                "value": "0x10EE"
              },
              "PSU__PCIE__VENDOR_ID": {
                "value": "0x10EE"
              },
              "PSU__PJTAG__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__PL_CLK0_BUF": {
                "value": "TRUE"
              },
              "PSU__PL_CLK1_BUF": {
                "value": "TRUE"
              },
              "PSU__PL__POWER__ON": {
                "value": "1"
              },
              "PSU__PMU_COHERENCY": {
                "value": "0"
              },
              "PSU__PMU__AIBACK__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__EMIO_GPI__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__EMIO_GPO__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI0__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI1__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI2__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI3__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI4__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI5__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPO0__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPO1__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPO2__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO2__IO": {
                "value": "MIO 34"
              },
              "PSU__PMU__GPO2__POLARITY": {
                "value": "high"
              },
              "PSU__PMU__GPO3__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPO4__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPO5__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__PLERROR__ENABLE": {
                "value": "0"
              },
              "PSU__PRESET_APPLIED": {
                "value": "1"
              },
              "PSU__PROTECTION__DDR_SEGMENTS": {
                "value": "NONE"
              },
              "PSU__PROTECTION__ENABLE": {
                "value": "0"
              },
              "PSU__PROTECTION__FPD_SEGMENTS": {
                "value": [
                  "SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware           |           SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure",
                  ";WrAllowed:Read/Write;subsystemId:PMU Firmware           |           SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware           |           SA:0xFD020000",
                  ";SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware           |           SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   ",
                  "       |         SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware           |           SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure",
                  ";WrAllowed:Read/Write;subsystemId:PMU Firmware           |           SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware           |           SA:0xFD5D0000",
                  ";SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
                ]
              },
              "PSU__PROTECTION__LPD_SEGMENTS": {
                "value": [
                  "SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU",
                  "Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU",
                  "Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU",
                  "Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
                ]
              },
              "PSU__PROTECTION__MASTERS": {
                "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
              },
              "PSU__PROTECTION__MASTERS_TZ": {
                "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
              },
              "PSU__PROTECTION__OCM_SEGMENTS": {
                "value": "NONE"
              },
              "PSU__PROTECTION__PRESUBSYSTEMS": {
                "value": "NONE"
              },
              "PSU__PROTECTION__SLAVES": {
                "value": [
                  "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
                  "Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
                ]
              },
              "PSU__PROTECTION__SUBSYSTEMS": {
                "value": "PMU Firmware:PMU"
              },
              "PSU__PSS_ALT_REF_CLK__ENABLE": {
                "value": "0"
              },
              "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "PSU__PSS_REF_CLK__FREQMHZ": {
                "value": "33.330"
              },
              "PSU__QSPI_COHERENCY": {
                "value": "0"
              },
              "PSU__QSPI_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__QSPI__GRP_FBCLK__ENABLE": {
                "value": "1"
              },
              "PSU__QSPI__GRP_FBCLK__IO": {
                "value": "MIO 6"
              },
              "PSU__QSPI__PERIPHERAL__DATA_MODE": {
                "value": "x4"
              },
              "PSU__QSPI__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__QSPI__PERIPHERAL__IO": {
                "value": "MIO 0 .. 12"
              },
              "PSU__QSPI__PERIPHERAL__MODE": {
                "value": "Dual Parallel"
              },
              "PSU__REPORT__DBGLOG": {
                "value": "0"
              },
              "PSU__RPU_COHERENCY": {
                "value": "0"
              },
              "PSU__RPU__POWER__ON": {
                "value": "1"
              },
              "PSU__SATA__LANE0__ENABLE": {
                "value": "0"
              },
              "PSU__SATA__LANE1__IO": {
                "value": "GT Lane3"
              },
              "PSU__SATA__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SATA__REF_CLK_FREQ": {
                "value": "125"
              },
              "PSU__SATA__REF_CLK_SEL": {
                "value": "Ref Clk1"
              },
              "PSU__SAXIGP2__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__SD0__CLK_100_SDR_OTAP_DLY": {
                "value": "0x3"
              },
              "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
                "value": "0x3"
              },
              "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
                "value": "0x3D"
              },
              "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
                "value": "0x4"
              },
              "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
                "value": "0x15"
              },
              "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
                "value": "0x5"
              },
              "PSU__SD0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SD0__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__SD1_COHERENCY": {
                "value": "0"
              },
              "PSU__SD1_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__SD1__CLK_100_SDR_OTAP_DLY": {
                "value": "0x3"
              },
              "PSU__SD1__CLK_200_SDR_OTAP_DLY": {
                "value": "0x3"
              },
              "PSU__SD1__CLK_50_DDR_ITAP_DLY": {
                "value": "0x3D"
              },
              "PSU__SD1__CLK_50_DDR_OTAP_DLY": {
                "value": "0x4"
              },
              "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
                "value": "0x15"
              },
              "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
                "value": "0x5"
              },
              "PSU__SD1__DATA_TRANSFER_MODE": {
                "value": "8Bit"
              },
              "PSU__SD1__GRP_CD__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__GRP_CD__IO": {
                "value": "MIO 45"
              },
              "PSU__SD1__GRP_POW__ENABLE": {
                "value": "0"
              },
              "PSU__SD1__GRP_WP__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__GRP_WP__IO": {
                "value": "MIO 44"
              },
              "PSU__SD1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__PERIPHERAL__IO": {
                "value": "MIO 39 .. 51"
              },
              "PSU__SD1__SLOT_TYPE": {
                "value": "SD 3.0"
              },
              "PSU__SPI0_LOOP_SPI1__ENABLE": {
                "value": "0"
              },
              "PSU__SPI0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SPI1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT0__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SWDT0__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__SWDT0__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT1__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SWDT1__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__SWDT1__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__TCM0A__POWER__ON": {
                "value": "1"
              },
              "PSU__TCM0B__POWER__ON": {
                "value": "1"
              },
              "PSU__TCM1A__POWER__ON": {
                "value": "1"
              },
              "PSU__TCM1B__POWER__ON": {
                "value": "1"
              },
              "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__TRACE__INTERNAL_WIDTH": {
                "value": "32"
              },
              "PSU__TRACE__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__TRISTATE__INVERTED": {
                "value": "1"
              },
              "PSU__TSU__BUFG_PORT_PAIR": {
                "value": "0"
              },
              "PSU__TTC0__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC0__PERIPHERAL__IO": {
                "value": "MIO 6 .. 7"
              },
              "PSU__TTC0__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC1__PERIPHERAL__IO": {
                "value": "MIO 12 .. 13"
              },
              "PSU__TTC1__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC2__PERIPHERAL__IO": {
                "value": "MIO 50 .. 51"
              },
              "PSU__TTC2__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC3__PERIPHERAL__IO": {
                "value": "MIO 56 .. 57"
              },
              "PSU__TTC3__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__UART0_LOOP_UART1__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__BAUD_RATE": {
                "value": "115200"
              },
              "PSU__UART0__MODEM__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__UART0__PERIPHERAL__IO": {
                "value": "MIO 18 .. 19"
              },
              "PSU__UART1__BAUD_RATE": {
                "value": "115200"
              },
              "PSU__UART1__MODEM__ENABLE": {
                "value": "0"
              },
              "PSU__UART1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__UART1__PERIPHERAL__IO": {
                "value": "MIO 20 .. 21"
              },
              "PSU__USB0_COHERENCY": {
                "value": "0"
              },
              "PSU__USB0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__USB0__PERIPHERAL__IO": {
                "value": "MIO 52 .. 63"
              },
              "PSU__USB0__REF_CLK_FREQ": {
                "value": "26"
              },
              "PSU__USB0__REF_CLK_SEL": {
                "value": "Ref Clk2"
              },
              "PSU__USB1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__USB2_0__EMIO__ENABLE": {
                "value": "0"
              },
              "PSU__USB3_0__EMIO__ENABLE": {
                "value": "0"
              },
              "PSU__USB3_0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__USB3_0__PERIPHERAL__IO": {
                "value": "GT Lane2"
              },
              "PSU__USB__RESET__MODE": {
                "value": "Boot Pin"
              },
              "PSU__USB__RESET__POLARITY": {
                "value": "Active Low"
              },
              "PSU__USE_DIFF_RW_CLK_GP2": {
                "value": "0"
              },
              "PSU__USE__ADMA": {
                "value": "0"
              },
              "PSU__USE__APU_LEGACY_INTERRUPT": {
                "value": "0"
              },
              "PSU__USE__AUDIO": {
                "value": "0"
              },
              "PSU__USE__CLK": {
                "value": "0"
              },
              "PSU__USE__CLK0": {
                "value": "0"
              },
              "PSU__USE__CLK1": {
                "value": "0"
              },
              "PSU__USE__CLK2": {
                "value": "0"
              },
              "PSU__USE__CLK3": {
                "value": "0"
              },
              "PSU__USE__CROSS_TRIGGER": {
                "value": "0"
              },
              "PSU__USE__DDR_INTF_REQUESTED": {
                "value": "0"
              },
              "PSU__USE__DEBUG__TEST": {
                "value": "0"
              },
              "PSU__USE__EVENT_RPU": {
                "value": "0"
              },
              "PSU__USE__FABRIC__RST": {
                "value": "1"
              },
              "PSU__USE__FTM": {
                "value": "0"
              },
              "PSU__USE__GDMA": {
                "value": "0"
              },
              "PSU__USE__IRQ": {
                "value": "0"
              },
              "PSU__USE__IRQ0": {
                "value": "1"
              },
              "PSU__USE__IRQ1": {
                "value": "0"
              },
              "PSU__USE__M_AXI_GP0": {
                "value": "1"
              },
              "PSU__USE__M_AXI_GP1": {
                "value": "1"
              },
              "PSU__USE__M_AXI_GP2": {
                "value": "0"
              },
              "PSU__USE__PROC_EVENT_BUS": {
                "value": "0"
              },
              "PSU__USE__RPU_LEGACY_INTERRUPT": {
                "value": "0"
              },
              "PSU__USE__RST0": {
                "value": "0"
              },
              "PSU__USE__RST1": {
                "value": "0"
              },
              "PSU__USE__RST2": {
                "value": "0"
              },
              "PSU__USE__RST3": {
                "value": "0"
              },
              "PSU__USE__RTC": {
                "value": "0"
              },
              "PSU__USE__STM": {
                "value": "0"
              },
              "PSU__USE__S_AXI_ACE": {
                "value": "0"
              },
              "PSU__USE__S_AXI_ACP": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP0": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP1": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP2": {
                "value": "1"
              },
              "PSU__USE__S_AXI_GP3": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP4": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP5": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP6": {
                "value": "0"
              },
              "PSU__USE__USB3_0_HUB": {
                "value": "0"
              },
              "PSU__USE__USB3_1_HUB": {
                "value": "0"
              },
              "PSU__USE__VIDEO": {
                "value": "0"
              },
              "PSU__VIDEO_REF_CLK__ENABLE": {
                "value": "0"
              },
              "PSU__VIDEO_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "QSPI_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SATA_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SD0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SD1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SPI0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SPI1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SUBPRESET1": {
                "value": "Custom"
              },
              "SUBPRESET2": {
                "value": "Custom"
              },
              "SWDT0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SWDT1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TRACE_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TTC0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TTC1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TTC2_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TTC3_BOARD_INTERFACE": {
                "value": "custom"
              },
              "UART0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "UART1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "USB0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "USB1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "preset": {
                "value": "None"
              }
            },
            "interface_ports": {
              "M_AXI_HPM0_FPD": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0xA0000000",
                  "maximum": "0x0047FFFFFFFF",
                  "width": "40"
                }
              },
              "M_AXI_HPM1_FPD": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0xB0000000",
                  "maximum": "0x007FFFFFFFFF",
                  "width": "40"
                }
              },
              "S_AXI_HP0_FPD": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "SAXIGP2"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "1T",
                  "width": "40",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                        "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                        "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                        "base_address": "0x80000000",
                        "range": "512M",
                        "width": "32",
                        "usage": "register"
                      },
                      "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                        "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                        "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                        "base_address": "0xB0000000",
                        "range": "256M",
                        "width": "32",
                        "usage": "register"
                      },
                      "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                        "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                        "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                        "base_address": "0x000500000000",
                        "range": "4G",
                        "width": "35",
                        "usage": "register"
                      },
                      "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                        "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                        "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                        "base_address": "0x004800000000",
                        "range": "224G",
                        "width": "39",
                        "usage": "register"
                      },
                      "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                        "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                        "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                        "base_address": "0xA0000000",
                        "range": "256M",
                        "width": "32",
                        "usage": "register"
                      },
                      "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                        "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                        "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                        "base_address": "0x000400000000",
                        "range": "4G",
                        "width": "35",
                        "usage": "register"
                      },
                      "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                        "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                        "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                        "base_address": "0x001000000000",
                        "range": "224G",
                        "width": "39",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "axi_pl_ps/S00_AXI"
            ]
          },
          "S00_AXI_2": {
            "interface_ports": [
              "ps_axi_periph/S00_AXI",
              "zusp_ps/M_AXI_HPM0_FPD"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "S01_AXI",
              "axi_pl_ps/S01_AXI"
            ]
          },
          "S02_AXI_1": {
            "interface_ports": [
              "S02_AXI",
              "axi_pl_ps/S02_AXI"
            ]
          },
          "axi_pl_ps_M00_AXI": {
            "interface_ports": [
              "axi_pl_ps/M00_AXI",
              "zusp_ps/S_AXI_HP0_FPD"
            ]
          },
          "ps_axi_periph_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "ps_axi_periph/M00_AXI"
            ]
          },
          "ps_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "ps_axi_periph/M01_AXI"
            ]
          },
          "ps_axi_periph_M02_AXI": {
            "interface_ports": [
              "M02_AXI",
              "ps_axi_periph/M02_AXI"
            ]
          },
          "zusp_ps_M_AXI_HPM1_FPD": {
            "interface_ports": [
              "ps_axi_periph/S01_AXI",
              "zusp_ps/M_AXI_HPM1_FPD"
            ]
          }
        },
        "nets": {
          "ACLK_1": {
            "ports": [
              "zusp_ps/pl_clk0",
              "clk_75",
              "axi_pl_ps/ACLK",
              "axi_pl_ps/S00_ACLK",
              "axi_pl_ps/S01_ACLK",
              "axi_pl_ps/S02_ACLK",
              "axi_pl_ps/M00_ACLK",
              "ps_axi_periph/ACLK",
              "ps_axi_periph/S00_ACLK",
              "ps_axi_periph/S01_ACLK",
              "ps_axi_periph/M00_ACLK",
              "ps_axi_periph/M01_ACLK",
              "ps_axi_periph/M02_ACLK",
              "ps_rst_75/slowest_sync_clk",
              "zusp_ps/maxihpm0_fpd_aclk",
              "zusp_ps/maxihpm1_fpd_aclk",
              "zusp_ps/saxihp0_fpd_aclk"
            ]
          },
          "ARESETN_1": {
            "ports": [
              "ps_rst_75/interconnect_aresetn",
              "axi_pl_ps/ARESETN",
              "ps_axi_periph/ARESETN"
            ]
          },
          "In0_1": {
            "ports": [
              "In0",
              "ps_irq_concat/In0"
            ]
          },
          "In1_1": {
            "ports": [
              "In1",
              "ps_irq_concat/In1"
            ]
          },
          "In2_1": {
            "ports": [
              "In2",
              "ps_irq_concat/In2"
            ]
          },
          "In3_1": {
            "ports": [
              "In3",
              "ps_irq_concat/In3"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "ps_rst_75/peripheral_aresetn",
              "perph_aresetn_75",
              "axi_pl_ps/S00_ARESETN",
              "axi_pl_ps/S01_ARESETN",
              "axi_pl_ps/S02_ARESETN",
              "axi_pl_ps/M00_ARESETN",
              "ps_axi_periph/S00_ARESETN",
              "ps_axi_periph/S01_ARESETN",
              "ps_axi_periph/M00_ARESETN",
              "ps_axi_periph/M01_ARESETN",
              "ps_axi_periph/M02_ARESETN"
            ]
          },
          "ps_irq_concat_dout": {
            "ports": [
              "ps_irq_concat/dout",
              "zusp_ps/pl_ps_irq0"
            ]
          },
          "ps_rst_75_peripheral_reset": {
            "ports": [
              "ps_rst_75/peripheral_reset",
              "peripheral_reset"
            ]
          },
          "zusp_ps_pl_clk1": {
            "ports": [
              "zusp_ps/pl_clk1",
              "clk_50"
            ]
          },
          "zusp_ps_pl_resetn0": {
            "ports": [
              "zusp_ps/pl_resetn0",
              "ps_rst_75/ext_reset_in"
            ]
          }
        }
      },
      "axi_eth_0": {
        "vlnv": "xilinx.com:ip:axi_ethernet:7.2",
        "ip_revision": "14",
        "xci_name": "BD_ACL_axi_eth_0_0",
        "xci_path": "ip\\BD_ACL_axi_eth_0_0\\BD_ACL_axi_eth_0_0.xci",
        "inst_hier_path": "axi_eth_0",
        "parameters": {
          "PHYADDR": {
            "value": "2"
          },
          "PHY_TYPE": {
            "value": "SGMII"
          },
          "RXCSUM": {
            "value": "Full"
          },
          "RXMEM": {
            "value": "32k"
          },
          "Statistics_Reset": {
            "value": "true"
          },
          "TXCSUM": {
            "value": "Full"
          },
          "TXMEM": {
            "value": "32k"
          },
          "gtlocation": {
            "value": "X1Y13"
          },
          "gtrefclkrate": {
            "value": "156.25"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "18"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            },
            "memory_map_ref": "s_axi"
          },
          "s_axis_txd": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_txc": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxd": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxs": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "mdio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "sgmii": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:sgmii:1.0",
            "vlnv": "xilinx.com:interface:sgmii_rtl:1.0"
          },
          "mgt_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "TYPE": {
                "value": "ETH_MGT_CLK"
              }
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi": {
              "address_blocks": {
                "Reg0": {
                  "base_address": "0",
                  "range": "256K",
                  "width": "18",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "18",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "axi_eth_0_dma": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "ip_revision": "30",
        "xci_name": "BD_ACL_axi_eth_0_dma_0",
        "xci_path": "ip\\BD_ACL_axi_eth_0_dma_0\\BD_ACL_axi_eth_0_dma_0.xci",
        "inst_hier_path": "axi_eth_0_dma",
        "parameters": {
          "c_include_mm2s_dre": {
            "value": "1"
          },
          "c_include_s2mm_dre": {
            "value": "1"
          },
          "c_sg_length_width": {
            "value": "16"
          },
          "c_sg_use_stsapp_length": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_SG": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_SG",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_SG": {
              "range": "4G",
              "width": "32"
            },
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "ACL_top_v1_0_0": {
        "vlnv": "xilinx.com:module_ref:ACL_top_v1_0:1.0",
        "ip_revision": "1",
        "xci_name": "BD_ACL_ACL_top_v1_0_0_0",
        "xci_path": "ip\\BD_ACL_ACL_top_v1_0_0_0\\BD_ACL_ACL_top_v1_0_0_0.xci",
        "inst_hier_path": "ACL_top_v1_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ACL_top_v1_0",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis_rxd": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_rxd_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TSTRB": {
                "physical_name": "m_axis_rxd_tstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_rxd_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_rxd_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_rxd_tready",
                "direction": "I"
              }
            }
          },
          "m_axis_rxs": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_rxs_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TSTRB": {
                "physical_name": "m_axis_rxs_tstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_rxs_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_rxs_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_rxs_tready",
                "direction": "I"
              }
            }
          },
          "s_axis_rxd": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_rxd_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TSTRB": {
                "physical_name": "s_axis_rxd_tstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_rxd_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_rxd_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_rxd_tready",
                "direction": "O"
              }
            }
          },
          "s_axis_rxs": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_rxs_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TSTRB": {
                "physical_name": "s_axis_rxs_tstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_rxs_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_rxs_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_rxs_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "s_axis_rxd_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis_rxd",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s_axis_rxd_aresetn",
                "value_src": "constant"
              }
            }
          },
          "s_axis_rxd_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "s_axis_rxs_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis_rxs",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s_axis_rxs_aresetn",
                "value_src": "constant"
              }
            }
          },
          "s_axis_rxs_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "m_axis_rxd_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis_rxd",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "m_axis_rxd_aresetn",
                "value_src": "constant"
              }
            }
          },
          "m_axis_rxd_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "m_axis_rxs_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis_rxs",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "m_axis_rxs_aresetn",
                "value_src": "constant"
              }
            }
          },
          "m_axis_rxs_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "ACL_top_v1_0_0_m_axis_rxd": {
        "interface_ports": [
          "ACL_top_v1_0_0/m_axis_rxd",
          "axi_eth_0_dma/S_AXIS_S2MM"
        ]
      },
      "ACL_top_v1_0_0_m_axis_rxs": {
        "interface_ports": [
          "ACL_top_v1_0_0/m_axis_rxs",
          "axi_eth_0_dma/S_AXIS_STS"
        ]
      },
      "S_AXI_1": {
        "interface_ports": [
          "other_perph/S_AXI",
          "zynq_ps/M02_AXI"
        ]
      },
      "axi_eth_0_dma_M_AXIS_CNTRL": {
        "interface_ports": [
          "axi_eth_0/s_axis_txc",
          "axi_eth_0_dma/M_AXIS_CNTRL"
        ]
      },
      "axi_eth_0_dma_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_eth_0/s_axis_txd",
          "axi_eth_0_dma/M_AXIS_MM2S"
        ]
      },
      "axi_eth_0_dma_M_AXI_MM2S": {
        "interface_ports": [
          "axi_eth_0_dma/M_AXI_MM2S",
          "zynq_ps/S01_AXI"
        ]
      },
      "axi_eth_0_dma_M_AXI_S2MM": {
        "interface_ports": [
          "axi_eth_0_dma/M_AXI_S2MM",
          "zynq_ps/S02_AXI"
        ]
      },
      "axi_eth_0_dma_M_AXI_SG": {
        "interface_ports": [
          "axi_eth_0_dma/M_AXI_SG",
          "zynq_ps/S00_AXI"
        ]
      },
      "axi_eth_0_m_axis_rxd": {
        "interface_ports": [
          "axi_eth_0/m_axis_rxd",
          "ACL_top_v1_0_0/s_axis_rxd"
        ]
      },
      "axi_eth_0_m_axis_rxs": {
        "interface_ports": [
          "axi_eth_0/m_axis_rxs",
          "ACL_top_v1_0_0/s_axis_rxs"
        ]
      },
      "axi_eth_0_sgmii": {
        "interface_ports": [
          "sgmii",
          "axi_eth_0/sgmii"
        ]
      },
      "mgt_clk_1": {
        "interface_ports": [
          "mgt_clk",
          "axi_eth_0/mgt_clk"
        ]
      },
      "zynq_ps_M00_AXI": {
        "interface_ports": [
          "axi_eth_0_dma/S_AXI_LITE",
          "zynq_ps/M00_AXI"
        ]
      },
      "zynq_ps_M01_AXI": {
        "interface_ports": [
          "axi_eth_0/s_axi",
          "zynq_ps/M01_AXI"
        ]
      }
    },
    "nets": {
      "axi_eth_0_dma_mm2s_cntrl_reset_out_n": {
        "ports": [
          "axi_eth_0_dma/mm2s_cntrl_reset_out_n",
          "axi_eth_0/axi_txc_arstn"
        ]
      },
      "axi_eth_0_dma_mm2s_introut": {
        "ports": [
          "axi_eth_0_dma/mm2s_introut",
          "zynq_ps/In0"
        ]
      },
      "axi_eth_0_dma_mm2s_prmry_reset_out_n": {
        "ports": [
          "axi_eth_0_dma/mm2s_prmry_reset_out_n",
          "axi_eth_0/axi_txd_arstn"
        ]
      },
      "axi_eth_0_dma_s2mm_introut": {
        "ports": [
          "axi_eth_0_dma/s2mm_introut",
          "zynq_ps/In1"
        ]
      },
      "axi_eth_0_dma_s2mm_prmry_reset_out_n": {
        "ports": [
          "axi_eth_0_dma/s2mm_prmry_reset_out_n",
          "axi_eth_0/axi_rxd_arstn"
        ]
      },
      "axi_eth_0_dma_s2mm_sts_reset_out_n": {
        "ports": [
          "axi_eth_0_dma/s2mm_sts_reset_out_n",
          "axi_eth_0/axi_rxs_arstn"
        ]
      },
      "axi_eth_0_interrupt": {
        "ports": [
          "axi_eth_0/interrupt",
          "zynq_ps/In2"
        ]
      },
      "axi_eth_0_rxuserclk2_out": {
        "ports": [
          "axi_eth_0/rxuserclk2_out",
          "other_perph/CLK"
        ]
      },
      "axi_eth_0_userclk2_out": {
        "ports": [
          "axi_eth_0/userclk2_out",
          "other_perph/CLK1"
        ]
      },
      "other_perph_Dout1": {
        "ports": [
          "other_perph/Dout1",
          "rx_clk_led"
        ]
      },
      "other_perph_Dout2": {
        "ports": [
          "other_perph/Dout2",
          "mgt_clk_led"
        ]
      },
      "other_perph_Dout3": {
        "ports": [
          "other_perph/Dout3",
          "axi_lite_clk_led"
        ]
      },
      "other_perph_Res": {
        "ports": [
          "other_perph/Res",
          "axil_reset_led"
        ]
      },
      "other_perph_dout": {
        "ports": [
          "other_perph/dout",
          "sfp_tx_dis"
        ]
      },
      "other_perph_interrupt": {
        "ports": [
          "other_perph/interrupt",
          "zynq_ps/In3"
        ]
      },
      "s_axi_aclk_1": {
        "ports": [
          "zynq_ps/clk_75",
          "other_perph/s_axi_aclk",
          "axi_eth_0/s_axi_lite_clk",
          "axi_eth_0/axis_clk",
          "axi_eth_0_dma/s_axi_lite_aclk",
          "axi_eth_0_dma/m_axi_sg_aclk",
          "axi_eth_0_dma/m_axi_mm2s_aclk",
          "axi_eth_0_dma/m_axi_s2mm_aclk",
          "ACL_top_v1_0_0/s_axis_rxd_aclk",
          "ACL_top_v1_0_0/s_axis_rxs_aclk",
          "ACL_top_v1_0_0/m_axis_rxd_aclk",
          "ACL_top_v1_0_0/m_axis_rxs_aclk"
        ]
      },
      "s_axi_aresetn_1": {
        "ports": [
          "zynq_ps/perph_aresetn_75",
          "other_perph/s_axi_aresetn",
          "axi_eth_0/s_axi_lite_resetn",
          "axi_eth_0_dma/axi_resetn",
          "ACL_top_v1_0_0/s_axis_rxd_aresetn",
          "ACL_top_v1_0_0/s_axis_rxs_aresetn",
          "ACL_top_v1_0_0/m_axis_rxd_aresetn",
          "ACL_top_v1_0_0/m_axis_rxs_aresetn"
        ]
      },
      "zynq_ps_clk_50": {
        "ports": [
          "zynq_ps/clk_50",
          "axi_eth_0/ref_clk"
        ]
      }
    },
    "addressing": {
      "/zynq_ps/zusp_ps": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_eth_0_Reg0": {
                "address_block": "/axi_eth_0/s_axi/Reg0",
                "offset": "0x00A0000000",
                "range": "256K"
              },
              "SEG_axi_eth_0_dma_Reg": {
                "address_block": "/axi_eth_0_dma/S_AXI_LITE/Reg",
                "offset": "0x00A0040000",
                "range": "64K"
              },
              "SEG_axi_timer_1_Reg": {
                "address_block": "/other_perph/axi_timer_1/S_AXI/Reg",
                "offset": "0x00A0050000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_eth_0_dma": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_zusp_ps_HP0_AFIFM6": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_AFIFM6",
                "offset": "0xFF9B0000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_AMS": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_AMS",
                "offset": "0xFFA50000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_APM": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_APM",
                "offset": "0xFFA00000",
                "range": "256K"
              },
              "SEG_zusp_ps_HP0_CAN1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_CAN1",
                "offset": "0xFF070000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_CRL_APB": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_CRL_APB",
                "offset": "0xFF5E0000",
                "range": "128K"
              },
              "SEG_zusp_ps_HP0_CSU": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_CSU",
                "offset": "0xFFCA0000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_CSUDMA": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_CSUDMA",
                "offset": "0xFFC80000",
                "range": "128K"
              },
              "SEG_zusp_ps_HP0_DDR_HIGH": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_DDR_LOW": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zusp_ps_HP0_EFUSE": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_EFUSE",
                "offset": "0xFFCC0000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_GEM3": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_GEM3",
                "offset": "0xFF0E0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_GPIO": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_GPIO",
                "offset": "0xFF0A0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_I2C0": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_I2C0",
                "offset": "0xFF020000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_I2C1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_I2C1",
                "offset": "0xFF030000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_IOUSLCR": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IOUSLCR",
                "offset": "0xFF180000",
                "range": "512K"
              },
              "SEG_zusp_ps_HP0_IOU_SCNTR": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IOU_SCNTR",
                "offset": "0xFF250000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IOU_SCNTRS": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IOU_SCNTRS",
                "offset": "0xFF260000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IOU_SECURE_SLCR": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IOU_SECURE_SLCR",
                "offset": "0xFF240000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IPI": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IPI",
                "offset": "0xFF300000",
                "range": "1M"
              },
              "SEG_zusp_ps_HP0_IPI_BUFFERS": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IPI_BUFFERS",
                "offset": "0xFF990000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_LDMA": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_LDMA",
                "offset": "0xFFA80000",
                "range": "512K"
              },
              "SEG_zusp_ps_HP0_LPD_SLCR": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_SLCR",
                "offset": "0xFF400000",
                "range": "1M"
              },
              "SEG_zusp_ps_HP0_LPD_XPPU": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_XPPU",
                "offset": "0xFF980000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_LPD_XPPU_SINK": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_XPPU_SINK",
                "offset": "0xFF9C0000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_MBISTJTAG": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_MBISTJTAG",
                "offset": "0xFFCF0000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_OCM": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM",
                "offset": "0xFFFC0000",
                "range": "256K"
              },
              "SEG_zusp_ps_HP0_OCM_CTRL": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM_CTRL",
                "offset": "0xFF960000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_OCM_XMPU_CFG": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM_XMPU_CFG",
                "offset": "0xFFA70000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_PCIE_LOW": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_PCIE_LOW",
                "offset": "0xE0000000",
                "range": "256M"
              },
              "SEG_zusp_ps_HP0_PMU_GLOBAL": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_PMU_GLOBAL",
                "offset": "0xFFD80000",
                "range": "256K"
              },
              "SEG_zusp_ps_HP0_QSPI": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              },
              "SEG_zusp_ps_HP0_QSPI_CTRL": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_QSPI_CTRL",
                "offset": "0xFF0F0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_RPU": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_RPU",
                "offset": "0xFF9A0000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_RSA": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_RSA",
                "offset": "0xFFCE0000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_RTC": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_RTC",
                "offset": "0xFFA60000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_SD1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_SD1",
                "offset": "0xFF170000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_SWDT": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_SWDT",
                "offset": "0xFF150000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_TTC0": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC0",
                "offset": "0xFF110000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_TTC1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC1",
                "offset": "0xFF120000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_TTC2": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC2",
                "offset": "0xFF130000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_TTC3": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC3",
                "offset": "0xFF140000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_UART0": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_UART0",
                "offset": "0xFF000000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_UART1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_UART1",
                "offset": "0xFF010000",
                "range": "64K"
              },
              "SEG_zusp_ps_HP0_USB0": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_USB0",
                "offset": "0xFF9D0000",
                "range": "64K",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_zusp_ps_HP0_AFIFM6": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_AFIFM6",
                "offset": "0xFF9B0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_AMS": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_AMS",
                "offset": "0xFFA50000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_APM": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_APM",
                "offset": "0xFFA00000",
                "range": "256K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_CAN1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_CAN1",
                "offset": "0xFF070000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_CSU": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_CSU",
                "offset": "0xFFCA0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_CSUDMA": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_CSUDMA",
                "offset": "0xFFC80000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_DDR_HIGH": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_DDR_LOW": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zusp_ps_HP0_EFUSE": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_EFUSE",
                "offset": "0xFFCC0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_GEM3": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_GEM3",
                "offset": "0xFF0E0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_GPIO": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_GPIO",
                "offset": "0xFF0A0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_I2C0": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_I2C0",
                "offset": "0xFF020000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_I2C1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_I2C1",
                "offset": "0xFF030000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IOUSLCR": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IOUSLCR",
                "offset": "0xFF180000",
                "range": "512K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IOU_SCNTR": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IOU_SCNTR",
                "offset": "0xFF250000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IOU_SCNTRS": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IOU_SCNTRS",
                "offset": "0xFF260000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IOU_SECURE_SLCR": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IOU_SECURE_SLCR",
                "offset": "0xFF240000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IPI": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IPI",
                "offset": "0xFF300000",
                "range": "1M",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IPI_BUFFERS": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IPI_BUFFERS",
                "offset": "0xFF990000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_LDMA": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_LDMA",
                "offset": "0xFFA80000",
                "range": "512K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_LPD_SLCR": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_SLCR",
                "offset": "0xFF400000",
                "range": "1M",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_LPD_XPPU": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_XPPU",
                "offset": "0xFF980000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_LPD_XPPU_SINK": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_XPPU_SINK",
                "offset": "0xFF9C0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_MBISTJTAG": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_MBISTJTAG",
                "offset": "0xFFCF0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_OCM": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM",
                "offset": "0xFFFC0000",
                "range": "256K"
              },
              "SEG_zusp_ps_HP0_OCM_CTRL": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM_CTRL",
                "offset": "0xFF960000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_OCM_XMPU_CFG": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM_XMPU_CFG",
                "offset": "0xFFA70000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_PCIE_LOW": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_PCIE_LOW",
                "offset": "0xE0000000",
                "range": "256M"
              },
              "SEG_zusp_ps_HP0_PMU_GLOBAL": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_PMU_GLOBAL",
                "offset": "0xFFD80000",
                "range": "256K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_QSPI": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              },
              "SEG_zusp_ps_HP0_QSPI_CTRL": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_QSPI_CTRL",
                "offset": "0xFF0F0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_RPU": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_RPU",
                "offset": "0xFF9A0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_RSA": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_RSA",
                "offset": "0xFFCE0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_RTC": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_RTC",
                "offset": "0xFFA60000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_SD1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_SD1",
                "offset": "0xFF170000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_SWDT": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_SWDT",
                "offset": "0xFF150000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_TTC0": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC0",
                "offset": "0xFF110000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_TTC1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC1",
                "offset": "0xFF120000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_TTC2": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC2",
                "offset": "0xFF130000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_TTC3": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC3",
                "offset": "0xFF140000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_UART0": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_UART0",
                "offset": "0xFF000000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_UART1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_UART1",
                "offset": "0xFF010000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_USB0": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_USB0",
                "offset": "0xFF9D0000",
                "range": "64K",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zusp_ps_HP0_AFIFM6": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_AFIFM6",
                "offset": "0xFF9B0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_AMS": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_AMS",
                "offset": "0xFFA50000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_APM": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_APM",
                "offset": "0xFFA00000",
                "range": "256K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_CAN1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_CAN1",
                "offset": "0xFF070000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_CSU": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_CSU",
                "offset": "0xFFCA0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_CSUDMA": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_CSUDMA",
                "offset": "0xFFC80000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_DDR_HIGH": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_DDR_LOW": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zusp_ps_HP0_EFUSE": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_EFUSE",
                "offset": "0xFFCC0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_GEM3": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_GEM3",
                "offset": "0xFF0E0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_GPIO": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_GPIO",
                "offset": "0xFF0A0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_I2C0": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_I2C0",
                "offset": "0xFF020000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_I2C1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_I2C1",
                "offset": "0xFF030000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IOUSLCR": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IOUSLCR",
                "offset": "0xFF180000",
                "range": "512K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IOU_SCNTR": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IOU_SCNTR",
                "offset": "0xFF250000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IOU_SCNTRS": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IOU_SCNTRS",
                "offset": "0xFF260000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IOU_SECURE_SLCR": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IOU_SECURE_SLCR",
                "offset": "0xFF240000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IPI": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IPI",
                "offset": "0xFF300000",
                "range": "1M",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_IPI_BUFFERS": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_IPI_BUFFERS",
                "offset": "0xFF990000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_LDMA": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_LDMA",
                "offset": "0xFFA80000",
                "range": "512K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_LPD_SLCR": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_SLCR",
                "offset": "0xFF400000",
                "range": "1M",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_LPD_XPPU": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_XPPU",
                "offset": "0xFF980000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_LPD_XPPU_SINK": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_XPPU_SINK",
                "offset": "0xFF9C0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_MBISTJTAG": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_MBISTJTAG",
                "offset": "0xFFCF0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_OCM": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM",
                "offset": "0xFFFC0000",
                "range": "256K"
              },
              "SEG_zusp_ps_HP0_OCM_CTRL": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM_CTRL",
                "offset": "0xFF960000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_OCM_XMPU_CFG": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM_XMPU_CFG",
                "offset": "0xFFA70000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_PCIE_LOW": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_PCIE_LOW",
                "offset": "0xE0000000",
                "range": "256M"
              },
              "SEG_zusp_ps_HP0_PMU_GLOBAL": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_PMU_GLOBAL",
                "offset": "0xFFD80000",
                "range": "256K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_QSPI": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              },
              "SEG_zusp_ps_HP0_QSPI_CTRL": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_QSPI_CTRL",
                "offset": "0xFF0F0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_RPU": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_RPU",
                "offset": "0xFF9A0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_RSA": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_RSA",
                "offset": "0xFFCE0000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_RTC": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_RTC",
                "offset": "0xFFA60000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_SD1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_SD1",
                "offset": "0xFF170000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_SWDT": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_SWDT",
                "offset": "0xFF150000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_TTC0": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC0",
                "offset": "0xFF110000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_TTC1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC1",
                "offset": "0xFF120000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_TTC2": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC2",
                "offset": "0xFF130000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_TTC3": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC3",
                "offset": "0xFF140000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_UART0": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_UART0",
                "offset": "0xFF000000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_UART1": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_UART1",
                "offset": "0xFF010000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_zusp_ps_HP0_USB0": {
                "address_block": "/zynq_ps/zusp_ps/SAXIGP2/HP0_USB0",
                "offset": "0xFF9D0000",
                "range": "64K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}