int\r\nF_1 ( T_1 * V_1 , unsigned int * V_2 ,\r\nunsigned int * V_3 , unsigned int * V_4 )\r\n{\r\nregister unsigned int V_5 , V_6 ;\r\nregister int V_7 ;\r\nV_5 = * V_1 ;\r\nV_7 = F_2 ( V_5 ) - V_8 ;\r\nif ( V_7 > V_9 + 1 ) {\r\nif ( F_3 ( V_5 ) ) {\r\nV_6 = 0 ;\r\n} else {\r\nV_6 = 0xffffffff ;\r\n}\r\nif ( F_4 () ) {\r\nreturn ( V_10 ) ;\r\n}\r\nF_5 () ;\r\n* V_3 = V_6 ;\r\nreturn ( V_11 ) ;\r\n}\r\nif ( V_7 >= 0 ) {\r\nif ( F_3 ( V_5 ) ) {\r\nV_6 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_10 ) ;\r\n}\r\nF_5 () ;\r\n* V_3 = V_6 ;\r\nreturn ( V_11 ) ;\r\n}\r\nF_6 ( V_5 ) ;\r\nF_7 ( V_5 , V_7 , V_6 ) ;\r\n* V_3 = V_6 ;\r\nif ( F_8 ( V_5 , V_7 ) ) {\r\nif ( F_9 () ) return ( V_12 ) ;\r\nelse F_10 () ;\r\n}\r\n}\r\nelse {\r\n* V_3 = 0 ;\r\nif ( F_11 ( V_5 ) ) {\r\nif ( F_9 () ) return ( V_12 ) ;\r\nelse F_10 () ;\r\n}\r\n}\r\nreturn ( V_11 ) ;\r\n}\r\nint\r\nF_12 ( T_1 * V_1 , unsigned int * V_2 ,\r\nT_2 * V_3 , unsigned int * V_4 )\r\n{\r\nregister int V_7 ;\r\nregister unsigned int V_5 , V_13 , V_14 ;\r\nV_5 = * V_1 ;\r\nV_7 = F_2 ( V_5 ) - V_8 ;\r\nif ( V_7 > V_15 + 1 ) {\r\nif ( F_3 ( V_5 ) ) {\r\nV_13 = V_14 = 0 ;\r\n} else {\r\nV_13 = V_14 = 0xffffffff ;\r\n}\r\nif ( F_4 () ) {\r\nreturn ( V_10 ) ;\r\n}\r\nF_5 () ;\r\nF_13 ( V_13 , V_14 , V_3 ) ;\r\nreturn ( V_11 ) ;\r\n}\r\nif ( V_7 >= 0 ) {\r\nif ( F_3 ( V_5 ) ) {\r\nV_13 = V_14 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_10 ) ;\r\n}\r\nF_5 () ;\r\nF_13 ( V_13 , V_14 , V_3 ) ;\r\nreturn ( V_11 ) ;\r\n}\r\nF_6 ( V_5 ) ;\r\nF_14 ( V_5 , V_7 , V_13 , V_14 ) ;\r\nF_13 ( V_13 , V_14 , V_3 ) ;\r\nif ( F_8 ( V_5 , V_7 ) ) {\r\nif ( F_9 () ) return ( V_12 ) ;\r\nelse F_10 () ;\r\n}\r\n}\r\nelse {\r\nF_15 ( V_13 , V_14 ) ;\r\nF_13 ( V_13 , V_14 , V_3 ) ;\r\nif ( F_11 ( V_5 ) ) {\r\nif ( F_9 () ) return ( V_12 ) ;\r\nelse F_10 () ;\r\n}\r\n}\r\nreturn ( V_11 ) ;\r\n}\r\nint\r\nF_16 ( T_3 * V_1 , unsigned int * V_2 ,\r\nunsigned int * V_3 , unsigned int * V_4 )\r\n{\r\nregister unsigned int V_16 , V_17 , V_6 ;\r\nregister int V_7 ;\r\nF_17 ( V_1 , V_16 , V_17 ) ;\r\nV_7 = F_18 ( V_16 ) - V_18 ;\r\nif ( V_7 > V_9 + 1 ) {\r\nif ( F_19 ( V_16 ) ) {\r\nV_6 = 0 ;\r\n} else {\r\nV_6 = 0xffffffff ;\r\n}\r\nif ( F_4 () ) {\r\nreturn ( V_10 ) ;\r\n}\r\nF_5 () ;\r\n* V_3 = V_6 ;\r\nreturn ( V_11 ) ;\r\n}\r\nif ( V_7 >= 0 ) {\r\nif ( F_19 ( V_16 ) ) {\r\nV_6 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_10 ) ;\r\n}\r\nF_5 () ;\r\n* V_3 = V_6 ;\r\nreturn ( V_11 ) ;\r\n}\r\nF_20 ( V_16 ) ;\r\nF_21 ( V_16 , V_17 , V_7 , V_6 ) ;\r\n* V_3 = V_6 ;\r\nif ( F_22 ( V_16 , V_17 , V_7 ) ) {\r\nif ( F_9 () ) return ( V_12 ) ;\r\nelse F_10 () ;\r\n}\r\n}\r\nelse {\r\n* V_3 = 0 ;\r\nif ( F_23 ( V_16 , V_17 ) ) {\r\nif ( F_9 () ) return ( V_12 ) ;\r\nelse F_10 () ;\r\n}\r\n}\r\nreturn ( V_11 ) ;\r\n}\r\nint\r\nF_24 ( T_3 * V_1 , unsigned int * V_2 ,\r\nT_2 * V_3 , unsigned int * V_4 )\r\n{\r\nregister int V_7 ;\r\nregister unsigned int V_16 , V_17 , V_13 , V_14 ;\r\nF_17 ( V_1 , V_16 , V_17 ) ;\r\nV_7 = F_18 ( V_16 ) - V_18 ;\r\nif ( V_7 > V_15 + 1 ) {\r\nif ( F_19 ( V_16 ) ) {\r\nV_13 = V_14 = 0 ;\r\n} else {\r\nV_13 = V_14 = 0xffffffff ;\r\n}\r\nif ( F_4 () ) {\r\nreturn ( V_10 ) ;\r\n}\r\nF_5 () ;\r\nF_13 ( V_13 , V_14 , V_3 ) ;\r\nreturn ( V_11 ) ;\r\n}\r\nif ( V_7 >= 0 ) {\r\nif ( F_19 ( V_16 ) ) {\r\nV_13 = V_14 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_10 ) ;\r\n}\r\nF_5 () ;\r\nF_13 ( V_13 , V_14 , V_3 ) ;\r\nreturn ( V_11 ) ;\r\n}\r\nF_20 ( V_16 ) ;\r\nF_25 ( V_16 , V_17 , V_7 ,\r\nV_13 , V_14 ) ;\r\nF_13 ( V_13 , V_14 , V_3 ) ;\r\nif ( F_22 ( V_16 , V_17 , V_7 ) ) {\r\nif ( F_9 () ) return ( V_12 ) ;\r\nelse F_10 () ;\r\n}\r\n}\r\nelse {\r\nF_15 ( V_13 , V_14 ) ;\r\nF_13 ( V_13 , V_14 , V_3 ) ;\r\nif ( F_23 ( V_16 , V_17 ) ) {\r\nif ( F_9 () ) return ( V_12 ) ;\r\nelse F_10 () ;\r\n}\r\n}\r\nreturn ( V_11 ) ;\r\n}
