// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _danke_core_HH_
#define _danke_core_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "danke_core_sdiv_3dEe.h"
#include "danke_core_mul_32eOg.h"
#include "danke_core_regfilbkb.h"

namespace ap_rtl {

struct danke_core : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > instruction_memory_V_address0;
    sc_out< sc_logic > instruction_memory_V_ce0;
    sc_in< sc_lv<25> > instruction_memory_V_q0;
    sc_out< sc_lv<10> > data_memory_V_address0;
    sc_out< sc_logic > data_memory_V_ce0;
    sc_out< sc_logic > data_memory_V_we0;
    sc_out< sc_lv<32> > data_memory_V_d0;
    sc_in< sc_lv<32> > data_memory_V_q0;
    sc_in< sc_lv<1> > halted_V_i;
    sc_out< sc_lv<1> > halted_V_o;
    sc_out< sc_logic > halted_V_o_ap_vld;
    sc_in< sc_lv<32> > core_id;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    danke_core(sc_module_name name);
    SC_HAS_PROCESS(danke_core);

    ~danke_core();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    danke_core_regfilbkb* regfile_V_U;
    danke_core_regfilbkb* special_regfile_V_U;
    danke_core_sdiv_3dEe<1,36,32,32,32>* danke_core_sdiv_3dEe_U1;
    danke_core_mul_32eOg<1,2,32,32,32>* danke_core_mul_32eOg_U2;
    sc_signal< sc_lv<39> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > halted_V_read_read_fu_134_p2;
    sc_signal< sc_lv<1> > halted_V_read_reg_679;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_halted_V_read_reg_679;
    sc_signal< sc_lv<32> > t_V_load_1_reg_683;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<25> > ir_V_reg_694;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state40_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_flag00011001;
    sc_signal< sc_lv<3> > opcode_V_fu_352_p4;
    sc_signal< sc_lv<3> > opcode_V_reg_699;
    sc_signal< sc_lv<6> > sr1_V_fu_362_p4;
    sc_signal< sc_lv<6> > sr1_V_reg_709;
    sc_signal< sc_lv<6> > sr2_V_fu_372_p4;
    sc_signal< sc_lv<6> > sr2_V_reg_714;
    sc_signal< sc_lv<6> > dr_V_reg_720;
    sc_signal< sc_lv<4> > intop_V_fu_392_p1;
    sc_signal< sc_lv<4> > intop_V_reg_727;
    sc_signal< sc_lv<10> > offset_V_fu_396_p1;
    sc_signal< sc_lv<10> > offset_V_reg_731;
    sc_signal< sc_lv<1> > tmp_13_reg_736;
    sc_signal< sc_lv<32> > special_regfile_V_q0;
    sc_signal< sc_lv<32> > special_regfile_V_lo_reg_751;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_flag00011001;
    sc_signal< sc_lv<32> > special_regfile_V_q1;
    sc_signal< sc_lv<32> > special_regfile_V_lo_1_reg_761;
    sc_signal< sc_lv<1> > sel_tmp_fu_446_p2;
    sc_signal< sc_lv<1> > sel_tmp_reg_771;
    sc_signal< sc_lv<1> > sel_tmp1_fu_451_p2;
    sc_signal< sc_lv<1> > sel_tmp1_reg_776;
    sc_signal< sc_lv<1> > sel_tmp2_fu_456_p2;
    sc_signal< sc_lv<1> > sel_tmp2_reg_781;
    sc_signal< sc_lv<32> > op1_V_fu_461_p3;
    sc_signal< sc_lv<32> > op1_V_reg_786;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_flag00011001;
    sc_signal< sc_lv<32> > rhs_V_fu_527_p3;
    sc_signal< sc_lv<32> > rhs_V_reg_806;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_flag00011001;
    sc_signal< sc_lv<1> > grp_fu_331_p3;
    sc_signal< sc_lv<1> > tmp_16_reg_835;
    sc_signal< sc_lv<32> > r_V_6_fu_576_p2;
    sc_signal< sc_lv<32> > r_V_7_fu_580_p2;
    sc_signal< sc_lv<32> > r_V_7_reg_844;
    sc_signal< sc_lv<1> > tmp_15_reg_849;
    sc_signal< sc_lv<32> > r_V_4_fu_585_p2;
    sc_signal< sc_lv<32> > r_V_5_fu_589_p2;
    sc_signal< sc_lv<32> > r_V_5_reg_858;
    sc_signal< sc_lv<32> > result_V_12_fu_598_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage35;
    sc_signal< bool > ap_block_state9_pp0_stage35_iter0;
    sc_signal< bool > ap_block_pp0_stage35_flag00011001;
    sc_signal< sc_lv<32> > r_V_9_fu_603_p2;
    sc_signal< sc_lv<32> > r_V_8_fu_607_p2;
    sc_signal< sc_lv<32> > result_V_9_fu_615_p1;
    sc_signal< sc_lv<32> > result_V_8_fu_619_p1;
    sc_signal< sc_lv<32> > result_V_7_fu_633_p1;
    sc_signal< sc_lv<32> > result_V_6_fu_643_p1;
    sc_signal< sc_lv<32> > result_V_5_fu_647_p1;
    sc_signal< sc_lv<32> > result_V_4_fu_655_p1;
    sc_signal< sc_lv<32> > result_V_1_fu_659_p2;
    sc_signal< sc_lv<32> > grp_fu_313_p2;
    sc_signal< sc_lv<32> > grp_fu_663_p2;
    sc_signal< sc_lv<32> > result_V_2_reg_918;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage34;
    sc_signal< bool > ap_block_state38_pp0_stage34_iter0;
    sc_signal< bool > ap_block_pp0_stage34_flag00011001;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage36_iter0;
    sc_signal< bool > ap_block_pp0_stage36_flag00011011;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage36;
    sc_signal< bool > ap_block_pp0_stage1_flag00011011;
    sc_signal< sc_lv<5> > regfile_V_address0;
    sc_signal< sc_logic > regfile_V_ce0;
    sc_signal< sc_logic > regfile_V_we0;
    sc_signal< sc_lv<32> > regfile_V_d0;
    sc_signal< sc_lv<32> > regfile_V_q0;
    sc_signal< sc_lv<5> > regfile_V_address1;
    sc_signal< sc_logic > regfile_V_ce1;
    sc_signal< sc_lv<32> > regfile_V_q1;
    sc_signal< sc_lv<5> > special_regfile_V_address0;
    sc_signal< sc_logic > special_regfile_V_ce0;
    sc_signal< sc_logic > special_regfile_V_we0;
    sc_signal< sc_lv<5> > special_regfile_V_address1;
    sc_signal< sc_logic > special_regfile_V_ce1;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp0_iter0_p_1_reg_255;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp0_iter1_p_1_reg_255;
    sc_signal< bool > ap_block_pp0_stage36_flag00011001;
    sc_signal< sc_lv<32> > p_1_phi_fu_259_p36;
    sc_signal< sc_lv<32> > grp_fu_538_p2;
    sc_signal< bool > ap_block_pp0_stage1_flag00000000;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_flag00011001;
    sc_signal< sc_lv<64> > tmp_fu_347_p1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<64> > tmp_s_fu_418_p1;
    sc_signal< sc_lv<64> > tmp_4_fu_433_p1;
    sc_signal< sc_lv<64> > tmp_1_fu_438_p1;
    sc_signal< bool > ap_block_pp0_stage2_flag00000000;
    sc_signal< sc_lv<64> > tmp_5_fu_442_p1;
    sc_signal< sc_lv<64> > tmp_3_fu_534_p1;
    sc_signal< bool > ap_block_pp0_stage3_flag00000000;
    sc_signal< sc_lv<64> > tmp_7_fu_545_p1;
    sc_signal< bool > ap_block_pp0_stage4_flag00000000;
    sc_signal< sc_lv<64> > tmp_9_fu_550_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_594_p1;
    sc_signal< bool > ap_block_pp0_stage5_flag00000000;
    sc_signal< sc_lv<64> > tmp_10_fu_667_p1;
    sc_signal< sc_lv<32> > t_V_fu_116;
    sc_signal< sc_lv<32> > grp_fu_302_p2;
    sc_signal< sc_lv<32> > grp_fu_317_p2;
    sc_signal< sc_lv<32> > pc_V_fu_566_p2;
    sc_signal< bool > ap_block_pp0_stage36_flag00000000;
    sc_signal< bool > ap_block_pp0_stage36_flag00001001;
    sc_signal< bool > ap_block_pp0_stage35_flag00000000;
    sc_signal< sc_lv<6> > r_V_fu_408_p2;
    sc_signal< sc_lv<33> > r_V_cast_fu_414_p1;
    sc_signal< sc_lv<6> > r_V_1_fu_423_p2;
    sc_signal< sc_lv<33> > r_V_1_cast_fu_429_p1;
    sc_signal< sc_lv<1> > tmp1_fu_477_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_481_p2;
    sc_signal< sc_lv<32> > op2_V_fu_474_p1;
    sc_signal< sc_lv<1> > sel_tmp9_fu_494_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_499_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_504_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_467_p3;
    sc_signal< sc_lv<1> > tmp3_fu_515_p2;
    sc_signal< sc_lv<1> > tmp2_fu_509_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_521_p2;
    sc_signal< sc_lv<32> > sel_tmp5_fu_486_p3;
    sc_signal< sc_lv<32> > grp_fu_538_p0;
    sc_signal< sc_lv<32> > grp_fu_538_p1;
    sc_signal< sc_lv<1> > grp_fu_327_p2;
    sc_signal< sc_lv<10> > p_0130_0_pn_fu_555_p3;
    sc_signal< sc_lv<32> > p_0130_0_pn_cast_fu_562_p1;
    sc_signal< sc_lv<32> > grp_fu_338_p2;
    sc_signal< sc_lv<1> > val_assign_6_fu_611_p2;
    sc_signal< sc_lv<1> > slt1_fu_623_p2;
    sc_signal< sc_lv<1> > rev1_fu_627_p2;
    sc_signal< sc_lv<1> > grp_fu_343_p2;
    sc_signal< sc_lv<1> > rev_fu_637_p2;
    sc_signal< sc_lv<1> > val_assign_1_fu_651_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage33;
    sc_signal< bool > ap_block_pp0_stage33_flag00000000;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<39> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_flag00011011;
    sc_signal< bool > ap_block_pp0_stage3_flag00011011;
    sc_signal< bool > ap_block_pp0_stage4_flag00011011;
    sc_signal< bool > ap_block_pp0_stage5_flag00011011;
    sc_signal< bool > ap_block_state10_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_flag00011011;
    sc_signal< bool > ap_block_pp0_stage6_flag00011001;
    sc_signal< bool > ap_block_state11_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_flag00011011;
    sc_signal< bool > ap_block_pp0_stage7_flag00011001;
    sc_signal< bool > ap_block_state12_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_flag00011011;
    sc_signal< bool > ap_block_pp0_stage8_flag00011001;
    sc_signal< bool > ap_block_state13_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_flag00011011;
    sc_signal< bool > ap_block_pp0_stage9_flag00011001;
    sc_signal< bool > ap_block_state14_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_flag00011011;
    sc_signal< bool > ap_block_pp0_stage10_flag00011001;
    sc_signal< bool > ap_block_state15_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_flag00011011;
    sc_signal< bool > ap_block_pp0_stage11_flag00011001;
    sc_signal< bool > ap_block_state16_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_flag00011011;
    sc_signal< bool > ap_block_pp0_stage12_flag00011001;
    sc_signal< bool > ap_block_state17_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_flag00011011;
    sc_signal< bool > ap_block_pp0_stage13_flag00011001;
    sc_signal< bool > ap_block_state18_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_flag00011011;
    sc_signal< bool > ap_block_pp0_stage14_flag00011001;
    sc_signal< bool > ap_block_state19_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_flag00011011;
    sc_signal< bool > ap_block_pp0_stage15_flag00011001;
    sc_signal< bool > ap_block_state20_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_flag00011011;
    sc_signal< bool > ap_block_pp0_stage16_flag00011001;
    sc_signal< bool > ap_block_state21_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_flag00011011;
    sc_signal< bool > ap_block_pp0_stage17_flag00011001;
    sc_signal< bool > ap_block_state22_pp0_stage18_iter0;
    sc_signal< bool > ap_block_pp0_stage18_flag00011011;
    sc_signal< bool > ap_block_pp0_stage18_flag00011001;
    sc_signal< bool > ap_block_state23_pp0_stage19_iter0;
    sc_signal< bool > ap_block_pp0_stage19_flag00011011;
    sc_signal< bool > ap_block_pp0_stage19_flag00011001;
    sc_signal< bool > ap_block_state24_pp0_stage20_iter0;
    sc_signal< bool > ap_block_pp0_stage20_flag00011011;
    sc_signal< bool > ap_block_pp0_stage20_flag00011001;
    sc_signal< bool > ap_block_state25_pp0_stage21_iter0;
    sc_signal< bool > ap_block_pp0_stage21_flag00011011;
    sc_signal< bool > ap_block_pp0_stage21_flag00011001;
    sc_signal< bool > ap_block_state26_pp0_stage22_iter0;
    sc_signal< bool > ap_block_pp0_stage22_flag00011011;
    sc_signal< bool > ap_block_pp0_stage22_flag00011001;
    sc_signal< bool > ap_block_state27_pp0_stage23_iter0;
    sc_signal< bool > ap_block_pp0_stage23_flag00011011;
    sc_signal< bool > ap_block_pp0_stage23_flag00011001;
    sc_signal< bool > ap_block_state28_pp0_stage24_iter0;
    sc_signal< bool > ap_block_pp0_stage24_flag00011011;
    sc_signal< bool > ap_block_pp0_stage24_flag00011001;
    sc_signal< bool > ap_block_state29_pp0_stage25_iter0;
    sc_signal< bool > ap_block_pp0_stage25_flag00011011;
    sc_signal< bool > ap_block_pp0_stage25_flag00011001;
    sc_signal< bool > ap_block_state30_pp0_stage26_iter0;
    sc_signal< bool > ap_block_pp0_stage26_flag00011011;
    sc_signal< bool > ap_block_pp0_stage26_flag00011001;
    sc_signal< bool > ap_block_state31_pp0_stage27_iter0;
    sc_signal< bool > ap_block_pp0_stage27_flag00011011;
    sc_signal< bool > ap_block_pp0_stage27_flag00011001;
    sc_signal< bool > ap_block_state32_pp0_stage28_iter0;
    sc_signal< bool > ap_block_pp0_stage28_flag00011011;
    sc_signal< bool > ap_block_pp0_stage28_flag00011001;
    sc_signal< bool > ap_block_state33_pp0_stage29_iter0;
    sc_signal< bool > ap_block_pp0_stage29_flag00011011;
    sc_signal< bool > ap_block_pp0_stage29_flag00011001;
    sc_signal< bool > ap_block_state34_pp0_stage30_iter0;
    sc_signal< bool > ap_block_pp0_stage30_flag00011011;
    sc_signal< bool > ap_block_pp0_stage30_flag00011001;
    sc_signal< bool > ap_block_state35_pp0_stage31_iter0;
    sc_signal< bool > ap_block_pp0_stage31_flag00011011;
    sc_signal< bool > ap_block_pp0_stage31_flag00011001;
    sc_signal< bool > ap_block_state36_pp0_stage32_iter0;
    sc_signal< bool > ap_block_pp0_stage32_flag00011011;
    sc_signal< bool > ap_block_pp0_stage32_flag00011001;
    sc_signal< bool > ap_block_state37_pp0_stage33_iter0;
    sc_signal< bool > ap_block_pp0_stage33_flag00011011;
    sc_signal< bool > ap_block_pp0_stage33_flag00011001;
    sc_signal< bool > ap_block_pp0_stage34_flag00011011;
    sc_signal< bool > ap_block_pp0_stage35_flag00011011;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_274;
    sc_signal< bool > ap_condition_282;
    sc_signal< bool > ap_condition_290;
    sc_signal< bool > ap_condition_298;
    sc_signal< bool > ap_condition_306;
    sc_signal< bool > ap_condition_314;
    sc_signal< bool > ap_condition_322;
    sc_signal< bool > ap_condition_330;
    sc_signal< bool > ap_condition_338;
    sc_signal< bool > ap_condition_1140;
    sc_signal< bool > ap_condition_346;
    sc_signal< bool > ap_condition_1145;
    sc_signal< bool > ap_condition_1149;
    sc_signal< bool > ap_condition_250;
    sc_signal< bool > ap_condition_1154;
    sc_signal< bool > ap_condition_229;
    sc_signal< bool > ap_condition_1159;
    sc_signal< bool > ap_condition_1164;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<39> ap_ST_fsm_state1;
    static const sc_lv<39> ap_ST_fsm_pp0_stage0;
    static const sc_lv<39> ap_ST_fsm_pp0_stage1;
    static const sc_lv<39> ap_ST_fsm_pp0_stage2;
    static const sc_lv<39> ap_ST_fsm_pp0_stage3;
    static const sc_lv<39> ap_ST_fsm_pp0_stage36;
    static const sc_lv<39> ap_ST_fsm_pp0_stage4;
    static const sc_lv<39> ap_ST_fsm_pp0_stage5;
    static const sc_lv<39> ap_ST_fsm_pp0_stage35;
    static const sc_lv<39> ap_ST_fsm_pp0_stage6;
    static const sc_lv<39> ap_ST_fsm_pp0_stage7;
    static const sc_lv<39> ap_ST_fsm_pp0_stage8;
    static const sc_lv<39> ap_ST_fsm_pp0_stage9;
    static const sc_lv<39> ap_ST_fsm_pp0_stage10;
    static const sc_lv<39> ap_ST_fsm_pp0_stage11;
    static const sc_lv<39> ap_ST_fsm_pp0_stage12;
    static const sc_lv<39> ap_ST_fsm_pp0_stage13;
    static const sc_lv<39> ap_ST_fsm_pp0_stage14;
    static const sc_lv<39> ap_ST_fsm_pp0_stage15;
    static const sc_lv<39> ap_ST_fsm_pp0_stage16;
    static const sc_lv<39> ap_ST_fsm_pp0_stage17;
    static const sc_lv<39> ap_ST_fsm_pp0_stage18;
    static const sc_lv<39> ap_ST_fsm_pp0_stage19;
    static const sc_lv<39> ap_ST_fsm_pp0_stage20;
    static const sc_lv<39> ap_ST_fsm_pp0_stage21;
    static const sc_lv<39> ap_ST_fsm_pp0_stage22;
    static const sc_lv<39> ap_ST_fsm_pp0_stage23;
    static const sc_lv<39> ap_ST_fsm_pp0_stage24;
    static const sc_lv<39> ap_ST_fsm_pp0_stage25;
    static const sc_lv<39> ap_ST_fsm_pp0_stage26;
    static const sc_lv<39> ap_ST_fsm_pp0_stage27;
    static const sc_lv<39> ap_ST_fsm_pp0_stage28;
    static const sc_lv<39> ap_ST_fsm_pp0_stage29;
    static const sc_lv<39> ap_ST_fsm_pp0_stage30;
    static const sc_lv<39> ap_ST_fsm_pp0_stage31;
    static const sc_lv<39> ap_ST_fsm_pp0_stage32;
    static const sc_lv<39> ap_ST_fsm_pp0_stage33;
    static const sc_lv<39> ap_ST_fsm_pp0_stage34;
    static const sc_lv<39> ap_ST_fsm_state41;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_26;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage33();
    void thread_ap_CS_fsm_pp0_stage34();
    void thread_ap_CS_fsm_pp0_stage35();
    void thread_ap_CS_fsm_pp0_stage36();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state41();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_pp0_stage10_flag00011001();
    void thread_ap_block_pp0_stage10_flag00011011();
    void thread_ap_block_pp0_stage11_flag00011001();
    void thread_ap_block_pp0_stage11_flag00011011();
    void thread_ap_block_pp0_stage12_flag00011001();
    void thread_ap_block_pp0_stage12_flag00011011();
    void thread_ap_block_pp0_stage13_flag00011001();
    void thread_ap_block_pp0_stage13_flag00011011();
    void thread_ap_block_pp0_stage14_flag00011001();
    void thread_ap_block_pp0_stage14_flag00011011();
    void thread_ap_block_pp0_stage15_flag00011001();
    void thread_ap_block_pp0_stage15_flag00011011();
    void thread_ap_block_pp0_stage16_flag00011001();
    void thread_ap_block_pp0_stage16_flag00011011();
    void thread_ap_block_pp0_stage17_flag00011001();
    void thread_ap_block_pp0_stage17_flag00011011();
    void thread_ap_block_pp0_stage18_flag00011001();
    void thread_ap_block_pp0_stage18_flag00011011();
    void thread_ap_block_pp0_stage19_flag00011001();
    void thread_ap_block_pp0_stage19_flag00011011();
    void thread_ap_block_pp0_stage1_flag00000000();
    void thread_ap_block_pp0_stage1_flag00011001();
    void thread_ap_block_pp0_stage1_flag00011011();
    void thread_ap_block_pp0_stage20_flag00011001();
    void thread_ap_block_pp0_stage20_flag00011011();
    void thread_ap_block_pp0_stage21_flag00011001();
    void thread_ap_block_pp0_stage21_flag00011011();
    void thread_ap_block_pp0_stage22_flag00011001();
    void thread_ap_block_pp0_stage22_flag00011011();
    void thread_ap_block_pp0_stage23_flag00011001();
    void thread_ap_block_pp0_stage23_flag00011011();
    void thread_ap_block_pp0_stage24_flag00011001();
    void thread_ap_block_pp0_stage24_flag00011011();
    void thread_ap_block_pp0_stage25_flag00011001();
    void thread_ap_block_pp0_stage25_flag00011011();
    void thread_ap_block_pp0_stage26_flag00011001();
    void thread_ap_block_pp0_stage26_flag00011011();
    void thread_ap_block_pp0_stage27_flag00011001();
    void thread_ap_block_pp0_stage27_flag00011011();
    void thread_ap_block_pp0_stage28_flag00011001();
    void thread_ap_block_pp0_stage28_flag00011011();
    void thread_ap_block_pp0_stage29_flag00011001();
    void thread_ap_block_pp0_stage29_flag00011011();
    void thread_ap_block_pp0_stage2_flag00000000();
    void thread_ap_block_pp0_stage2_flag00011001();
    void thread_ap_block_pp0_stage2_flag00011011();
    void thread_ap_block_pp0_stage30_flag00011001();
    void thread_ap_block_pp0_stage30_flag00011011();
    void thread_ap_block_pp0_stage31_flag00011001();
    void thread_ap_block_pp0_stage31_flag00011011();
    void thread_ap_block_pp0_stage32_flag00011001();
    void thread_ap_block_pp0_stage32_flag00011011();
    void thread_ap_block_pp0_stage33_flag00000000();
    void thread_ap_block_pp0_stage33_flag00011001();
    void thread_ap_block_pp0_stage33_flag00011011();
    void thread_ap_block_pp0_stage34_flag00011001();
    void thread_ap_block_pp0_stage34_flag00011011();
    void thread_ap_block_pp0_stage35_flag00000000();
    void thread_ap_block_pp0_stage35_flag00011001();
    void thread_ap_block_pp0_stage35_flag00011011();
    void thread_ap_block_pp0_stage36_flag00000000();
    void thread_ap_block_pp0_stage36_flag00001001();
    void thread_ap_block_pp0_stage36_flag00011001();
    void thread_ap_block_pp0_stage36_flag00011011();
    void thread_ap_block_pp0_stage3_flag00000000();
    void thread_ap_block_pp0_stage3_flag00011001();
    void thread_ap_block_pp0_stage3_flag00011011();
    void thread_ap_block_pp0_stage4_flag00000000();
    void thread_ap_block_pp0_stage4_flag00011001();
    void thread_ap_block_pp0_stage4_flag00011011();
    void thread_ap_block_pp0_stage5_flag00000000();
    void thread_ap_block_pp0_stage5_flag00011001();
    void thread_ap_block_pp0_stage5_flag00011011();
    void thread_ap_block_pp0_stage6_flag00011001();
    void thread_ap_block_pp0_stage6_flag00011011();
    void thread_ap_block_pp0_stage7_flag00011001();
    void thread_ap_block_pp0_stage7_flag00011011();
    void thread_ap_block_pp0_stage8_flag00011001();
    void thread_ap_block_pp0_stage8_flag00011011();
    void thread_ap_block_pp0_stage9_flag00011001();
    void thread_ap_block_pp0_stage9_flag00011011();
    void thread_ap_block_state10_pp0_stage6_iter0();
    void thread_ap_block_state11_pp0_stage7_iter0();
    void thread_ap_block_state12_pp0_stage8_iter0();
    void thread_ap_block_state13_pp0_stage9_iter0();
    void thread_ap_block_state14_pp0_stage10_iter0();
    void thread_ap_block_state15_pp0_stage11_iter0();
    void thread_ap_block_state16_pp0_stage12_iter0();
    void thread_ap_block_state17_pp0_stage13_iter0();
    void thread_ap_block_state18_pp0_stage14_iter0();
    void thread_ap_block_state19_pp0_stage15_iter0();
    void thread_ap_block_state20_pp0_stage16_iter0();
    void thread_ap_block_state21_pp0_stage17_iter0();
    void thread_ap_block_state22_pp0_stage18_iter0();
    void thread_ap_block_state23_pp0_stage19_iter0();
    void thread_ap_block_state24_pp0_stage20_iter0();
    void thread_ap_block_state25_pp0_stage21_iter0();
    void thread_ap_block_state26_pp0_stage22_iter0();
    void thread_ap_block_state27_pp0_stage23_iter0();
    void thread_ap_block_state28_pp0_stage24_iter0();
    void thread_ap_block_state29_pp0_stage25_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage26_iter0();
    void thread_ap_block_state31_pp0_stage27_iter0();
    void thread_ap_block_state32_pp0_stage28_iter0();
    void thread_ap_block_state33_pp0_stage29_iter0();
    void thread_ap_block_state34_pp0_stage30_iter0();
    void thread_ap_block_state35_pp0_stage31_iter0();
    void thread_ap_block_state36_pp0_stage32_iter0();
    void thread_ap_block_state37_pp0_stage33_iter0();
    void thread_ap_block_state38_pp0_stage34_iter0();
    void thread_ap_block_state39_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage1_iter1();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage36_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage35_iter0();
    void thread_ap_condition_1140();
    void thread_ap_condition_1145();
    void thread_ap_condition_1149();
    void thread_ap_condition_1154();
    void thread_ap_condition_1159();
    void thread_ap_condition_1164();
    void thread_ap_condition_229();
    void thread_ap_condition_250();
    void thread_ap_condition_274();
    void thread_ap_condition_282();
    void thread_ap_condition_290();
    void thread_ap_condition_298();
    void thread_ap_condition_306();
    void thread_ap_condition_314();
    void thread_ap_condition_322();
    void thread_ap_condition_330();
    void thread_ap_condition_338();
    void thread_ap_condition_346();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_memory_V_address0();
    void thread_data_memory_V_ce0();
    void thread_data_memory_V_d0();
    void thread_data_memory_V_we0();
    void thread_grp_fu_302_p2();
    void thread_grp_fu_313_p2();
    void thread_grp_fu_317_p2();
    void thread_grp_fu_327_p2();
    void thread_grp_fu_331_p3();
    void thread_grp_fu_338_p2();
    void thread_grp_fu_343_p2();
    void thread_grp_fu_538_p0();
    void thread_grp_fu_538_p1();
    void thread_halted_V_o();
    void thread_halted_V_o_ap_vld();
    void thread_halted_V_read_read_fu_134_p2();
    void thread_instruction_memory_V_address0();
    void thread_instruction_memory_V_ce0();
    void thread_intop_V_fu_392_p1();
    void thread_offset_V_fu_396_p1();
    void thread_op1_V_fu_461_p3();
    void thread_op2_V_fu_474_p1();
    void thread_opcode_V_fu_352_p4();
    void thread_p_0130_0_pn_cast_fu_562_p1();
    void thread_p_0130_0_pn_fu_555_p3();
    void thread_p_1_phi_fu_259_p36();
    void thread_pc_V_fu_566_p2();
    void thread_r_V_1_cast_fu_429_p1();
    void thread_r_V_1_fu_423_p2();
    void thread_r_V_4_fu_585_p2();
    void thread_r_V_5_fu_589_p2();
    void thread_r_V_6_fu_576_p2();
    void thread_r_V_7_fu_580_p2();
    void thread_r_V_8_fu_607_p2();
    void thread_r_V_9_fu_603_p2();
    void thread_r_V_cast_fu_414_p1();
    void thread_r_V_fu_408_p2();
    void thread_regfile_V_address0();
    void thread_regfile_V_address1();
    void thread_regfile_V_ce0();
    void thread_regfile_V_ce1();
    void thread_regfile_V_d0();
    void thread_regfile_V_we0();
    void thread_result_V_12_fu_598_p2();
    void thread_result_V_1_fu_659_p2();
    void thread_result_V_4_fu_655_p1();
    void thread_result_V_5_fu_647_p1();
    void thread_result_V_6_fu_643_p1();
    void thread_result_V_7_fu_633_p1();
    void thread_result_V_8_fu_619_p1();
    void thread_result_V_9_fu_615_p1();
    void thread_rev1_fu_627_p2();
    void thread_rev_fu_637_p2();
    void thread_rhs_V_fu_527_p3();
    void thread_sel_tmp1_fu_451_p2();
    void thread_sel_tmp2_fu_456_p2();
    void thread_sel_tmp3_fu_499_p2();
    void thread_sel_tmp4_fu_481_p2();
    void thread_sel_tmp5_fu_486_p3();
    void thread_sel_tmp6_fu_504_p2();
    void thread_sel_tmp7_fu_521_p2();
    void thread_sel_tmp9_fu_494_p2();
    void thread_sel_tmp_fu_446_p2();
    void thread_slt1_fu_623_p2();
    void thread_special_regfile_V_address0();
    void thread_special_regfile_V_address1();
    void thread_special_regfile_V_ce0();
    void thread_special_regfile_V_ce1();
    void thread_special_regfile_V_we0();
    void thread_sr1_V_fu_362_p4();
    void thread_sr2_V_fu_372_p4();
    void thread_tmp1_fu_477_p2();
    void thread_tmp2_fu_509_p2();
    void thread_tmp3_fu_515_p2();
    void thread_tmp_10_fu_667_p1();
    void thread_tmp_14_fu_467_p3();
    void thread_tmp_1_fu_438_p1();
    void thread_tmp_3_fu_534_p1();
    void thread_tmp_4_fu_433_p1();
    void thread_tmp_5_fu_442_p1();
    void thread_tmp_6_fu_594_p1();
    void thread_tmp_7_fu_545_p1();
    void thread_tmp_9_fu_550_p1();
    void thread_tmp_fu_347_p1();
    void thread_tmp_s_fu_418_p1();
    void thread_val_assign_1_fu_651_p2();
    void thread_val_assign_6_fu_611_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
