// Seed: 1420208282
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  assign module_1.id_5 = 0;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_9;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri  id_2,
    output tri0 id_3
    , id_15,
    input  wand id_4,
    output wand id_5,
    input  wire id_6,
    input  wor  id_7,
    output wand id_8,
    input  tri1 id_9,
    output wor  id_10,
    input  wand id_11,
    input  tri1 id_12,
    input  wand id_13
);
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
