

================================================================
== Vivado HLS Report for 'final_perm'
================================================================
* Date:           Sat Aug 15 11:40:43 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       No_directive
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.980|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   43|   43|   43|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   42|   42|        14|          -|          -|     3|    no    |
        | + L2     |   12|   12|         4|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%P_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %P_2_read)" [Inversion_LUP1/inverse.cpp:221]   --->   Operation 7 'read' 'P_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%P_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %P_1_read)" [Inversion_LUP1/inverse.cpp:221]   --->   Operation 8 'read' 'P_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%P_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %P_0_read)" [Inversion_LUP1/inverse.cpp:221]   --->   Operation 9 'read' 'P_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [Inversion_LUP1/inverse.cpp:224]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %L1_end ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.95ns)   --->   "%icmp_ln224 = icmp eq i2 %i_0, -1" [Inversion_LUP1/inverse.cpp:224]   --->   Operation 12 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 13 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [Inversion_LUP1/inverse.cpp:224]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln224, label %4, label %L1_begin" [Inversion_LUP1/inverse.cpp:224]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str23) nounwind" [Inversion_LUP1/inverse.cpp:225]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str23)" [Inversion_LUP1/inverse.cpp:225]   --->   Operation 17 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i2 %i_0 to i5" [Inversion_LUP1/inverse.cpp:226]   --->   Operation 18 'zext' 'zext_ln226' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %2" [Inversion_LUP1/inverse.cpp:226]   --->   Operation 19 'br' <Predicate = (!icmp_ln224)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [Inversion_LUP1/inverse.cpp:231]   --->   Operation 20 'ret' <Predicate = (icmp_ln224)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.69>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %L1_begin ], [ %j, %branch0 ]"   --->   Operation 21 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.95ns)   --->   "%icmp_ln226 = icmp eq i2 %j_0, -1" [Inversion_LUP1/inverse.cpp:226]   --->   Operation 22 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 23 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.56ns)   --->   "%j = add i2 %j_0, 1" [Inversion_LUP1/inverse.cpp:226]   --->   Operation 24 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln226, label %L1_end, label %3" [Inversion_LUP1/inverse.cpp:226]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str24) nounwind" [Inversion_LUP1/inverse.cpp:227]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.81ns)   --->   "switch i2 %i_0, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 27 'switch' <Predicate = (!icmp_ln226)> <Delay = 1.81>
ST_3 : Operation 28 [1/1] (1.81ns)   --->   "br label %branch0" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 28 'br' <Predicate = (!icmp_ln226 & i_0 == 1)> <Delay = 1.81>
ST_3 : Operation 29 [1/1] (1.81ns)   --->   "br label %branch0" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 29 'br' <Predicate = (!icmp_ln226 & i_0 != 0 & i_0 != 1)> <Delay = 1.81>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%phi_ln228 = phi float [ %P_1_read_1, %branch1 ], [ %P_2_read_1, %branch2 ], [ %P_0_read_1, %3 ]" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 30 'phi' 'phi_ln228' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %phi_ln228 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 31 'bitcast' 'p_Val2_s' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 32 'partselect' 'tmp_V' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 33 'trunc' 'tmp_V_1' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 34 'zext' 'zext_ln339' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 35 'add' 'add_ln339' <Predicate = (!icmp_ln226)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 36 'bitselect' 'isNeg' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 37 'sub' 'sub_ln1311' <Predicate = (!icmp_ln226)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 38 'sext' 'sext_ln1311' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 39 'select' 'ush' <Predicate = (!icmp_ln226)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str23, i32 %tmp_s)" [Inversion_LUP1/inverse.cpp:230]   --->   Operation 40 'specregionend' 'empty' <Predicate = (icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [Inversion_LUP1/inverse.cpp:224]   --->   Operation 41 'br' <Predicate = (icmp_ln226)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.98>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln228)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 42 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 43 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 44 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 45 'sext' 'sext_ln1311_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 46 'sext' 'sext_ln1311_2' <Predicate = (isNeg)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 47 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 48 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 49 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 50 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln662 = zext i1 %tmp to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 51 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 52 'partselect' 'tmp_31' <Predicate = (!isNeg)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 53 'select' 'p_Val2_4' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i32 %p_Val2_4 to i5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 54 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.78ns)   --->   "%sub_ln228_1 = sub i5 0, %trunc_ln657" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 55 'sub' 'sub_ln228_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln228)   --->   "%trunc_ln228 = trunc i32 %p_Val2_4 to i5" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 56 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln228)   --->   "%select_ln59 = select i1 %p_Result_s, i5 %sub_ln228_1, i5 %trunc_ln228" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 57 'select' 'select_ln59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i2 %j_0 to i5" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 58 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_0, i2 0)" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 59 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln228_1 = zext i4 %tmp_32 to i5" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 60 'zext' 'zext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.73ns)   --->   "%sub_ln228 = sub i5 %zext_ln228_1, %zext_ln228" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 61 'sub' 'sub_ln228' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln228 = add i5 %sub_ln228, %select_ln59" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 62 'add' 'add_ln228' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln228_1 = add i5 %sub_ln228, %zext_ln226" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 63 'add' 'add_ln228_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln228 = sext i5 %add_ln228 to i64" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 64 'sext' 'sext_ln228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%UL_inv_addr = getelementptr [9 x float]* %UL_inv, i64 0, i64 %sext_ln228" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 65 'getelementptr' 'UL_inv_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (2.32ns)   --->   "%UL_inv_load = load float* %UL_inv_addr, align 4" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 66 'load' 'UL_inv_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln228_1 = sext i5 %add_ln228_1 to i64" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 67 'sext' 'sext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%A_inv_addr = getelementptr [9 x float]* %A_inv, i64 0, i64 %sext_ln228_1" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 68 'getelementptr' 'A_inv_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (2.32ns)   --->   "%UL_inv_load = load float* %UL_inv_addr, align 4" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 69 'load' 'UL_inv_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 70 [1/1] (2.32ns)   --->   "store float %UL_inv_load, float* %A_inv_addr, align 4" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [Inversion_LUP1/inverse.cpp:226]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Inversion_LUP1/inverse.cpp:224) [11]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', Inversion_LUP1/inverse.cpp:226) [22]  (1.77 ns)

 <State 3>: 4.7ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x', Inversion_LUP1/inverse.cpp:228) with incoming values : ('P[2]', Inversion_LUP1/inverse.cpp:221) ('P[1]', Inversion_LUP1/inverse.cpp:221) ('P[0]', Inversion_LUP1/inverse.cpp:221) [35]  (1.81 ns)
	'phi' operation ('x', Inversion_LUP1/inverse.cpp:228) with incoming values : ('P[2]', Inversion_LUP1/inverse.cpp:221) ('P[1]', Inversion_LUP1/inverse.cpp:221) ('P[0]', Inversion_LUP1/inverse.cpp:221) [35]  (0 ns)
	'sub' operation ('sub_ln1311', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228) [45]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228) [47]  (0.968 ns)

 <State 4>: 7.98ns
The critical path consists of the following:
	'shl' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228) [52]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228) [56]  (4.42 ns)
	'sub' operation ('sub_ln228_1', Inversion_LUP1/inverse.cpp:228) [58]  (1.78 ns)
	'select' operation ('select_ln59', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228) [60]  (0 ns)
	'add' operation ('add_ln228', Inversion_LUP1/inverse.cpp:228) [65]  (1.78 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('UL_inv_addr', Inversion_LUP1/inverse.cpp:228) [67]  (0 ns)
	'load' operation ('UL_inv_load', Inversion_LUP1/inverse.cpp:228) on array 'UL_inv' [71]  (2.32 ns)

 <State 6>: 4.64ns
The critical path consists of the following:
	'load' operation ('UL_inv_load', Inversion_LUP1/inverse.cpp:228) on array 'UL_inv' [71]  (2.32 ns)
	'store' operation ('store_ln228', Inversion_LUP1/inverse.cpp:228) of variable 'UL_inv_load', Inversion_LUP1/inverse.cpp:228 on array 'A_inv' [72]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
