##############################################################
#
# Xilinx Core Generator version K.39
# Date: Sat Apr 19 22:22:11 2014
#
##############################################################
#
#  This file contains the customisation parameters for a
#  Xilinx CORE Generator IP GUI. It is strongly recommended
#  that you do not manually alter this file as it may cause
#  unexpected and unsupported behavior.
#
##############################################################
#
# BEGIN Project Options
SET addpads = False
SET asysymbol = True
SET busformat = BusFormatAngleBracketNotRipped
SET createndf = False
SET designentry = VHDL
SET device = xc2vp50
SET devicefamily = virtex2p
SET flowvendor = Foundation_iSE
SET formalverification = False
SET foundationsym = False
SET implementationfiletype = Ngc
SET package = ff1152
SET removerpms = False
SET simulationfiles = Behavioral
SET speedgrade = -7
SET verilogsim = True
SET vhdlsim = True
# END Project Options
# BEGIN Select
SELECT Content_Addressable_Memory family Xilinx,_Inc. 6.1
# END Select
# BEGIN Parameters
CSET address_resolution=Lowest
CSET coefficient_file=no_coe_file_loaded
CSET component_name=ipmatch
CSET data_width=32
CSET depth=16
CSET enable=false
CSET load_initialization_file=false
CSET match_address_type=Binary_Encoded
CSET memory_type=SRL16E
CSET multiple_match_flag=false
CSET read_only_cam=false
CSET read_warning_flag=false
CSET register_outputs=false
CSET simultaneous_read_write=false
CSET single_match_flag=false
CSET ternary_mode=Ternary_Mode_Off
# END Parameters
GENERATE
# CRC:  f0ea6a9

