// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _tanh_HH_
#define _tanh_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "LSTM_Top_fptrunc_dEe.h"
#include "LSTM_Top_fpext_32eOg.h"
#include "LSTM_Top_dsub_64nibs.h"
#include "LSTM_Top_dadd_64nfYi.h"
#include "LSTM_Top_ddiv_64ng8j.h"
#include "LSTM_Top_dexp_64nhbi.h"

namespace ap_rtl {

struct tanh : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > res_address0;
    sc_out< sc_logic > res_ce0;
    sc_out< sc_logic > res_we0;
    sc_out< sc_lv<32> > res_d0;
    sc_out< sc_lv<6> > res_address1;
    sc_out< sc_logic > res_ce1;
    sc_out< sc_logic > res_we1;
    sc_out< sc_lv<32> > res_d1;
    sc_out< sc_lv<6> > a_address0;
    sc_out< sc_logic > a_ce0;
    sc_in< sc_lv<32> > a_q0;
    sc_out< sc_lv<6> > a_address1;
    sc_out< sc_logic > a_ce1;
    sc_in< sc_lv<32> > a_q1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    tanh(sc_module_name name);
    SC_HAS_PROCESS(tanh);

    ~tanh();

    sc_trace_file* mVcdFile;

    LSTM_Top_fptrunc_dEe<1,2,64,32>* LSTM_Top_fptrunc_dEe_U25;
    LSTM_Top_fptrunc_dEe<1,2,64,32>* LSTM_Top_fptrunc_dEe_U26;
    LSTM_Top_fpext_32eOg<1,2,32,64>* LSTM_Top_fpext_32eOg_U27;
    LSTM_Top_fpext_32eOg<1,2,32,64>* LSTM_Top_fpext_32eOg_U28;
    LSTM_Top_fpext_32eOg<1,2,32,64>* LSTM_Top_fpext_32eOg_U29;
    LSTM_Top_fpext_32eOg<1,2,32,64>* LSTM_Top_fpext_32eOg_U30;
    LSTM_Top_dsub_64nibs<1,5,64,64,64>* LSTM_Top_dsub_64nibs_U31;
    LSTM_Top_dadd_64nfYi<1,5,64,64,64>* LSTM_Top_dadd_64nfYi_U32;
    LSTM_Top_dsub_64nibs<1,5,64,64,64>* LSTM_Top_dsub_64nibs_U33;
    LSTM_Top_dadd_64nfYi<1,5,64,64,64>* LSTM_Top_dadd_64nfYi_U34;
    LSTM_Top_ddiv_64ng8j<1,31,64,64,64>* LSTM_Top_ddiv_64ng8j_U35;
    LSTM_Top_ddiv_64ng8j<1,31,64,64,64>* LSTM_Top_ddiv_64ng8j_U36;
    LSTM_Top_dexp_64nhbi<1,18,64,64,64>* LSTM_Top_dexp_64nhbi_U37;
    LSTM_Top_dexp_64nhbi<1,18,64,64,64>* LSTM_Top_dexp_64nhbi_U38;
    LSTM_Top_dexp_64nhbi<1,18,64,64,64>* LSTM_Top_dexp_64nhbi_U39;
    LSTM_Top_dexp_64nhbi<1,18,64,64,64>* LSTM_Top_dexp_64nhbi_U40;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > i_0_0_reg_90;
    sc_signal< sc_lv<1> > icmp_ln90_fu_167_p2;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter32;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter33;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter34;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter35;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter36;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter37;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter38;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter39;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter40;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter41;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter42;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter43;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter44;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter45;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter46;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter47;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter48;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter49;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter50;
    sc_signal< bool > ap_block_state53_pp0_stage0_iter51;
    sc_signal< bool > ap_block_state54_pp0_stage0_iter52;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter53;
    sc_signal< bool > ap_block_state56_pp0_stage0_iter54;
    sc_signal< bool > ap_block_state57_pp0_stage0_iter55;
    sc_signal< bool > ap_block_state58_pp0_stage0_iter56;
    sc_signal< bool > ap_block_state59_pp0_stage0_iter57;
    sc_signal< bool > ap_block_state60_pp0_stage0_iter58;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter44_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter45_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter46_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter47_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter48_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter49_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter50_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter51_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter52_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter53_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter54_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter55_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter56_reg;
    sc_signal< sc_lv<1> > icmp_ln90_reg_229_pp0_iter57_reg;
    sc_signal< sc_lv<64> > zext_ln94_fu_177_p1;
    sc_signal< sc_lv<64> > zext_ln94_reg_233;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter16_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter22_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter23_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter24_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter25_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter26_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter27_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter28_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter29_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter30_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter31_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter32_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter33_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter34_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter35_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter36_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter37_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter38_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter39_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter40_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter41_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter42_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter43_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter44_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter45_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter46_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter47_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter48_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter49_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter50_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter51_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter52_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter53_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter54_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter55_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter56_reg;
    sc_signal< sc_lv<64> > zext_ln94_reg_233_pp0_iter57_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_fu_188_p1;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter16_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter22_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter23_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter24_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter25_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter26_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter27_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter28_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter29_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter30_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter31_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter32_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter33_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter34_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter35_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter36_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter37_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter38_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter39_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter40_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter41_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter42_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter43_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter44_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter45_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter46_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter47_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter48_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter49_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter50_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter51_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter52_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter53_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter54_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter55_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter56_reg;
    sc_signal< sc_lv<64> > zext_ln94_1_reg_243_pp0_iter57_reg;
    sc_signal< sc_lv<7> > add_ln90_fu_193_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<64> > grp_fu_109_p1;
    sc_signal< sc_lv<64> > tmp1_reg_278;
    sc_signal< sc_lv<64> > grp_fu_113_p1;
    sc_signal< sc_lv<64> > tmp_3_reg_283;
    sc_signal< sc_lv<64> > grp_fu_116_p1;
    sc_signal< sc_lv<64> > tmp_s_reg_288;
    sc_signal< sc_lv<64> > grp_fu_120_p1;
    sc_signal< sc_lv<64> > tmp_3_1_reg_293;
    sc_signal< sc_lv<64> > grp_fu_147_p2;
    sc_signal< sc_lv<64> > tmp_1_reg_298;
    sc_signal< sc_lv<64> > grp_fu_152_p2;
    sc_signal< sc_lv<64> > tmp_4_reg_304;
    sc_signal< sc_lv<64> > grp_fu_157_p2;
    sc_signal< sc_lv<64> > tmp_1_1_reg_310;
    sc_signal< sc_lv<64> > grp_fu_162_p2;
    sc_signal< sc_lv<64> > tmp_4_1_reg_316;
    sc_signal< sc_lv<64> > grp_fu_123_p2;
    sc_signal< sc_lv<64> > tmp_5_reg_322;
    sc_signal< sc_lv<64> > grp_fu_127_p2;
    sc_signal< sc_lv<64> > tmp_6_reg_327;
    sc_signal< sc_lv<64> > grp_fu_131_p2;
    sc_signal< sc_lv<64> > tmp_5_1_reg_332;
    sc_signal< sc_lv<64> > grp_fu_135_p2;
    sc_signal< sc_lv<64> > tmp_6_1_reg_337;
    sc_signal< sc_lv<64> > grp_fu_139_p2;
    sc_signal< sc_lv<64> > tmp_7_reg_342;
    sc_signal< sc_lv<64> > grp_fu_143_p2;
    sc_signal< sc_lv<64> > tmp_7_1_reg_347;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter48;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter49;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter50;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter51;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter52;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter53;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter54;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter55;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter56;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter57;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter58;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > grp_fu_101_p1;
    sc_signal< sc_lv<32> > grp_fu_105_p1;
    sc_signal< sc_lv<32> > grp_fu_113_p0;
    sc_signal< sc_lv<32> > grp_fu_120_p0;
    sc_signal< sc_lv<6> > empty_3_fu_173_p1;
    sc_signal< sc_lv<6> > or_ln90_fu_182_p2;
    sc_signal< sc_lv<32> > bitcast_ln94_fu_199_p1;
    sc_signal< sc_lv<32> > xor_ln94_fu_203_p2;
    sc_signal< sc_lv<32> > bitcast_ln94_2_fu_214_p1;
    sc_signal< sc_lv<32> > xor_ln94_1_fu_218_p2;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state61;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<64> ap_const_lv64_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_a_address0();
    void thread_a_address1();
    void thread_a_ce0();
    void thread_a_ce1();
    void thread_add_ln90_fu_193_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state61();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state29_pp0_stage0_iter27();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter28();
    void thread_ap_block_state31_pp0_stage0_iter29();
    void thread_ap_block_state32_pp0_stage0_iter30();
    void thread_ap_block_state33_pp0_stage0_iter31();
    void thread_ap_block_state34_pp0_stage0_iter32();
    void thread_ap_block_state35_pp0_stage0_iter33();
    void thread_ap_block_state36_pp0_stage0_iter34();
    void thread_ap_block_state37_pp0_stage0_iter35();
    void thread_ap_block_state38_pp0_stage0_iter36();
    void thread_ap_block_state39_pp0_stage0_iter37();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state40_pp0_stage0_iter38();
    void thread_ap_block_state41_pp0_stage0_iter39();
    void thread_ap_block_state42_pp0_stage0_iter40();
    void thread_ap_block_state43_pp0_stage0_iter41();
    void thread_ap_block_state44_pp0_stage0_iter42();
    void thread_ap_block_state45_pp0_stage0_iter43();
    void thread_ap_block_state46_pp0_stage0_iter44();
    void thread_ap_block_state47_pp0_stage0_iter45();
    void thread_ap_block_state48_pp0_stage0_iter46();
    void thread_ap_block_state49_pp0_stage0_iter47();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state50_pp0_stage0_iter48();
    void thread_ap_block_state51_pp0_stage0_iter49();
    void thread_ap_block_state52_pp0_stage0_iter50();
    void thread_ap_block_state53_pp0_stage0_iter51();
    void thread_ap_block_state54_pp0_stage0_iter52();
    void thread_ap_block_state55_pp0_stage0_iter53();
    void thread_ap_block_state56_pp0_stage0_iter54();
    void thread_ap_block_state57_pp0_stage0_iter55();
    void thread_ap_block_state58_pp0_stage0_iter56();
    void thread_ap_block_state59_pp0_stage0_iter57();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state60_pp0_stage0_iter58();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_bitcast_ln94_2_fu_214_p1();
    void thread_bitcast_ln94_fu_199_p1();
    void thread_empty_3_fu_173_p1();
    void thread_grp_fu_113_p0();
    void thread_grp_fu_120_p0();
    void thread_icmp_ln90_fu_167_p2();
    void thread_or_ln90_fu_182_p2();
    void thread_res_address0();
    void thread_res_address1();
    void thread_res_ce0();
    void thread_res_ce1();
    void thread_res_d0();
    void thread_res_d1();
    void thread_res_we0();
    void thread_res_we1();
    void thread_xor_ln94_1_fu_218_p2();
    void thread_xor_ln94_fu_203_p2();
    void thread_zext_ln94_1_fu_188_p1();
    void thread_zext_ln94_fu_177_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
