#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12071bae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12071bc50 .scope module, "PriorityQueue" "PriorityQueue" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 32 "enq_tag_in";
    .port_info 5 /INPUT 1 "enq_in";
    .port_info 6 /OUTPUT 1 "full_out";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 32 "tag_out";
    .port_info 9 /OUTPUT 1 "empty_out";
    .port_info 10 /OUTPUT 1 "valid_out";
P_0x12071bdc0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x12071be00 .param/l "DEPTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x12071be40 .param/l "TAG_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
v0x12072d950 .array "Q_data", 0 7, 31 0;
o0x1180080a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12072da00_0 .net "clk_in", 0 0, o0x1180080a0;  0 drivers
v0x12072daa0_0 .var "curval", 31 0;
v0x12072db30_0 .var "data_out", 31 0;
o0x1180087c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12072dbc0_0 .net "deq_in", 0 0, o0x1180087c0;  0 drivers
v0x12072dca0_0 .var "empty_out", 0 0;
o0x118008820 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12072dd40_0 .net "enq_data_in", 31 0, o0x118008820;  0 drivers
o0x118008850 .functor BUFZ 1, C4<z>; HiZ drive
v0x12072ddf0_0 .net "enq_in", 0 0, o0x118008850;  0 drivers
o0x118008880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12072de90_0 .net "enq_tag_in", 31 0, o0x118008880;  0 drivers
v0x12072dfa0_0 .var "full_out", 0 0;
v0x12072e040_0 .var "nelts", 3 0;
v0x12072e0f0_0 .var "pq_fifo_initialized", 0 0;
v0x12072e190_0 .var "push_lru", 0 0;
v0x12072e240 .array "queue", 0 7, 31 0;
v0x12072e350_0 .var "read_ptr", 3 0;
v0x12072e410_0 .var "rem_lru", 0 0;
v0x12072e4c0_0 .var "rst_fifo_in", 0 0;
o0x118008ac0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12072e670_0 .net "rst_in", 0 0, o0x118008ac0;  0 drivers
v0x12072e700_0 .var "tag_out", 31 0;
v0x12072e790 .array "valid", 0 7, 0 0;
v0x12072e860_0 .var "valid_out", 0 0;
v0x12072e900_0 .net "write_ptr", 3 0, v0x12072cf50_0;  1 drivers
v0x12072e790_0 .array/port v0x12072e790, 0;
v0x12072e790_1 .array/port v0x12072e790, 1;
v0x12072e790_2 .array/port v0x12072e790, 2;
E_0x120713830/0 .event anyedge, v0x12072e040_0, v0x12072e790_0, v0x12072e790_1, v0x12072e790_2;
v0x12072e790_3 .array/port v0x12072e790, 3;
v0x12072e790_4 .array/port v0x12072e790, 4;
v0x12072e790_5 .array/port v0x12072e790, 5;
v0x12072e790_6 .array/port v0x12072e790, 6;
E_0x120713830/1 .event anyedge, v0x12072e790_3, v0x12072e790_4, v0x12072e790_5, v0x12072e790_6;
v0x12072e790_7 .array/port v0x12072e790, 7;
v0x12072e240_0 .array/port v0x12072e240, 0;
v0x12072e240_1 .array/port v0x12072e240, 1;
v0x12072e240_2 .array/port v0x12072e240, 2;
E_0x120713830/2 .event anyedge, v0x12072e790_7, v0x12072e240_0, v0x12072e240_1, v0x12072e240_2;
v0x12072e240_3 .array/port v0x12072e240, 3;
v0x12072e240_4 .array/port v0x12072e240, 4;
v0x12072e240_5 .array/port v0x12072e240, 5;
v0x12072e240_6 .array/port v0x12072e240, 6;
E_0x120713830/3 .event anyedge, v0x12072e240_3, v0x12072e240_4, v0x12072e240_5, v0x12072e240_6;
v0x12072e240_7 .array/port v0x12072e240, 7;
E_0x120713830/4 .event anyedge, v0x12072e240_7;
E_0x120713830 .event/or E_0x120713830/0, E_0x120713830/1, E_0x120713830/2, E_0x120713830/3, E_0x120713830/4;
S_0x12071c270 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 41, 3 41 0, S_0x12071bc50;
 .timescale -9 -12;
v0x12071c430_0 .var/2s "i", 31 0;
S_0x12072c3b0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 64, 3 64 0, S_0x12071bc50;
 .timescale -9 -12;
v0x12072c580_0 .var/2s "i", 31 0;
S_0x12072c610 .scope module, "lru_cache" "PQ_FIFO" 3 50, 3 113 0, S_0x12071bc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 4 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 4 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x12072c7f0 .param/l "DATA_WIDTH" 0 3 113, +C4<000000000000000000000000000000100>;
P_0x12072c830 .param/l "DEPTH" 0 3 113, +C4<00000000000000000000000000001000>;
v0x12072cea0_0 .net "clk_in", 0 0, o0x1180080a0;  alias, 0 drivers
v0x12072cf50_0 .var "data_out", 3 0;
v0x12072cff0_0 .net "deq_in", 0 0, v0x12072e410_0;  1 drivers
v0x12072d080_0 .var "empty_out", 0 0;
v0x12072d110_0 .net "enq_data_in", 3 0, v0x12072e350_0;  1 drivers
v0x12072d1c0_0 .net "enq_in", 0 0, v0x12072e190_0;  1 drivers
v0x12072d260_0 .var "full_out", 0 0;
v0x12072d300 .array "queue", 0 7, 3 0;
v0x12072d460_0 .var "read_ptr", 3 0;
v0x12072d570_0 .net "rst_in", 0 0, v0x12072e4c0_0;  1 drivers
v0x12072d610 .array "valid", 0 7, 0 0;
v0x12072d720_0 .var "valid_out", 0 0;
v0x12072d7c0_0 .var "write_ptr", 3 0;
E_0x12072c900 .event posedge, v0x12072cea0_0;
v0x12072d610_0 .array/port v0x12072d610, 0;
v0x12072d610_1 .array/port v0x12072d610, 1;
E_0x12072cb40/0 .event anyedge, v0x12072d460_0, v0x12072d7c0_0, v0x12072d610_0, v0x12072d610_1;
v0x12072d610_2 .array/port v0x12072d610, 2;
v0x12072d610_3 .array/port v0x12072d610, 3;
v0x12072d610_4 .array/port v0x12072d610, 4;
v0x12072d610_5 .array/port v0x12072d610, 5;
E_0x12072cb40/1 .event anyedge, v0x12072d610_2, v0x12072d610_3, v0x12072d610_4, v0x12072d610_5;
v0x12072d610_6 .array/port v0x12072d610, 6;
v0x12072d610_7 .array/port v0x12072d610, 7;
v0x12072d300_0 .array/port v0x12072d300, 0;
v0x12072d300_1 .array/port v0x12072d300, 1;
E_0x12072cb40/2 .event anyedge, v0x12072d610_6, v0x12072d610_7, v0x12072d300_0, v0x12072d300_1;
v0x12072d300_2 .array/port v0x12072d300, 2;
v0x12072d300_3 .array/port v0x12072d300, 3;
v0x12072d300_4 .array/port v0x12072d300, 4;
v0x12072d300_5 .array/port v0x12072d300, 5;
E_0x12072cb40/3 .event anyedge, v0x12072d300_2, v0x12072d300_3, v0x12072d300_4, v0x12072d300_5;
v0x12072d300_6 .array/port v0x12072d300, 6;
v0x12072d300_7 .array/port v0x12072d300, 7;
E_0x12072cb40/4 .event anyedge, v0x12072d300_6, v0x12072d300_7;
E_0x12072cb40 .event/or E_0x12072cb40/0, E_0x12072cb40/1, E_0x12072cb40/2, E_0x12072cb40/3, E_0x12072cb40/4;
S_0x12072cc10 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 140, 3 140 0, S_0x12072c610;
 .timescale -9 -12;
v0x12072cde0_0 .var/2s "i", 31 0;
S_0x12071c070 .scope module, "pq_fifo_tb" "pq_fifo_tb" 4 4;
 .timescale -9 -12;
v0x120730520_0 .var "clk_in", 0 0;
v0x1207305e0_0 .net "data_out", 31 0, v0x12072fb20_0;  1 drivers
v0x120730670_0 .var "deq_in", 0 0;
v0x120730720_0 .net "empty_out", 0 0, v0x12072fc50_0;  1 drivers
v0x1207307d0_0 .var "enq_data_in", 31 0;
v0x1207308a0_0 .var "enq_in", 0 0;
v0x120730950_0 .net "full_out", 0 0, v0x12072fe30_0;  1 drivers
v0x120730a00_0 .var "rst_in", 0 0;
v0x120730ab0_0 .net "valid_out", 0 0, v0x1207302f0_0;  1 drivers
S_0x12072eac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 54, 4 54 0, S_0x12071c070;
 .timescale -9 -12;
v0x12072ec90_0 .var/2s "i", 31 0;
S_0x12072ed50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 97, 4 97 0, S_0x12071c070;
 .timescale -9 -12;
v0x12072ef20_0 .var/2s "i", 31 0;
S_0x12072efb0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 108, 4 108 0, S_0x12071c070;
 .timescale -9 -12;
v0x12072f170_0 .var/2s "i", 31 0;
S_0x12072f200 .scope module, "Q" "PQ_FIFO" 4 19, 3 113 0, S_0x12071c070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x12072f3c0 .param/l "DATA_WIDTH" 0 3 113, +C4<00000000000000000000000000100000>;
P_0x12072f400 .param/l "DEPTH" 0 3 113, +C4<00000000000000000000000000001000>;
v0x12072fa70_0 .net "clk_in", 0 0, v0x120730520_0;  1 drivers
v0x12072fb20_0 .var "data_out", 31 0;
v0x12072fbc0_0 .net "deq_in", 0 0, v0x120730670_0;  1 drivers
v0x12072fc50_0 .var "empty_out", 0 0;
v0x12072fce0_0 .net "enq_data_in", 31 0, v0x1207307d0_0;  1 drivers
v0x12072fd90_0 .net "enq_in", 0 0, v0x1207308a0_0;  1 drivers
v0x12072fe30_0 .var "full_out", 0 0;
v0x12072fed0 .array "queue", 0 7, 31 0;
v0x120730030_0 .var "read_ptr", 3 0;
v0x120730140_0 .net "rst_in", 0 0, v0x120730a00_0;  1 drivers
v0x1207301e0 .array "valid", 0 7, 0 0;
v0x1207302f0_0 .var "valid_out", 0 0;
v0x120730390_0 .var "write_ptr", 3 0;
E_0x12072f6b0 .event posedge, v0x12072fa70_0;
v0x1207301e0_0 .array/port v0x1207301e0, 0;
v0x1207301e0_1 .array/port v0x1207301e0, 1;
E_0x12072f710/0 .event anyedge, v0x120730030_0, v0x120730390_0, v0x1207301e0_0, v0x1207301e0_1;
v0x1207301e0_2 .array/port v0x1207301e0, 2;
v0x1207301e0_3 .array/port v0x1207301e0, 3;
v0x1207301e0_4 .array/port v0x1207301e0, 4;
v0x1207301e0_5 .array/port v0x1207301e0, 5;
E_0x12072f710/1 .event anyedge, v0x1207301e0_2, v0x1207301e0_3, v0x1207301e0_4, v0x1207301e0_5;
v0x1207301e0_6 .array/port v0x1207301e0, 6;
v0x1207301e0_7 .array/port v0x1207301e0, 7;
v0x12072fed0_0 .array/port v0x12072fed0, 0;
v0x12072fed0_1 .array/port v0x12072fed0, 1;
E_0x12072f710/2 .event anyedge, v0x1207301e0_6, v0x1207301e0_7, v0x12072fed0_0, v0x12072fed0_1;
v0x12072fed0_2 .array/port v0x12072fed0, 2;
v0x12072fed0_3 .array/port v0x12072fed0, 3;
v0x12072fed0_4 .array/port v0x12072fed0, 4;
v0x12072fed0_5 .array/port v0x12072fed0, 5;
E_0x12072f710/3 .event anyedge, v0x12072fed0_2, v0x12072fed0_3, v0x12072fed0_4, v0x12072fed0_5;
v0x12072fed0_6 .array/port v0x12072fed0, 6;
v0x12072fed0_7 .array/port v0x12072fed0, 7;
E_0x12072f710/4 .event anyedge, v0x12072fed0_6, v0x12072fed0_7;
E_0x12072f710 .event/or E_0x12072f710/0, E_0x12072f710/1, E_0x12072f710/2, E_0x12072f710/3, E_0x12072f710/4;
S_0x12072f7e0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 140, 3 140 0, S_0x12072f200;
 .timescale -9 -12;
v0x12072f9b0_0 .var/2s "i", 31 0;
    .scope S_0x12072c610;
T_0 ;
Ewait_0 .event/or E_0x12072cb40, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12072d460_0;
    %load/vec4 v0x12072d7c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.0, 4;
    %load/vec4 v0x12072d460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12072d610, 4;
    %nor/r;
    %and;
T_0.0;
    %store/vec4 v0x12072d080_0, 0, 1;
    %load/vec4 v0x12072d460_0;
    %load/vec4 v0x12072d7c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.1, 4;
    %load/vec4 v0x12072d460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12072d610, 4;
    %and;
T_0.1;
    %store/vec4 v0x12072d260_0, 0, 1;
    %load/vec4 v0x12072d460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12072d300, 4;
    %store/vec4 v0x12072cf50_0, 0, 4;
    %load/vec4 v0x12072d460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12072d610, 4;
    %store/vec4 v0x12072d720_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12072c610;
T_1 ;
    %wait E_0x12072c900;
    %load/vec4 v0x12072d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x12072cc10;
    %jmp t_0;
    .scope S_0x12072cc10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12072cde0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x12072cde0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x12072cde0_0;
    %pad/s 4;
    %ix/getv/s 3, v0x12072cde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072d300, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x12072cde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072d610, 0, 4;
    %load/vec4 v0x12072cde0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12072cde0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x12072c610;
t_0 %join;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12072cf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072d260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072d080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12072d460_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12072d7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072d720_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12072cff0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v0x12072d080_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x12072d460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12072d610, 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12072d460_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072d610, 0, 4;
    %load/vec4 v0x12072d460_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x12072d460_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x12072d460_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072d720_0, 0;
T_1.5 ;
    %load/vec4 v0x12072d1c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v0x12072d260_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x12072d7c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12072d610, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x12072d110_0;
    %load/vec4 v0x12072d7c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072d300, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12072d7c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072d610, 0, 4;
    %load/vec4 v0x12072d7c0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %load/vec4 v0x12072d7c0_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x12072d7c0_0, 0;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12071bc50;
T_2 ;
Ewait_1 .event/or E_0x120713830, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x12072e040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x12072dca0_0, 0, 1;
    %load/vec4 v0x12072e040_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x12072dfa0_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12072daa0_0, 0, 32;
    %fork t_3, S_0x12071c270;
    %jmp t_2;
    .scope S_0x12071c270;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12071c430_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x12071c430_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v0x12071c430_0;
    %load/vec4a v0x12072e790, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %ix/getv/s 4, v0x12071c430_0;
    %load/vec4a v0x12072e240, 4;
    %load/vec4 v0x12072daa0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12071c430_0;
    %pad/s 4;
    %store/vec4 v0x12072e350_0, 0, 4;
    %ix/getv/s 4, v0x12071c430_0;
    %load/vec4a v0x12072e240, 4;
    %store/vec4 v0x12072daa0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x12071c430_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12071c430_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x12071bc50;
t_2 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12071bc50;
T_3 ;
    %wait E_0x12072c900;
    %load/vec4 v0x12072e670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_5, S_0x12072c3b0;
    %jmp t_4;
    .scope S_0x12072c3b0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12072c580_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x12072c580_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12072c580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072e240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12072c580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072d950, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x12072c580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072e790, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12072e350_0, 0;
    %load/vec4 v0x12072c580_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12072c580_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12071bc50;
t_4 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12072db30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072dfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072dca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072e860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12072e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072e0f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12072e0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12072e4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12072e0f0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x12072e4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072e4c0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x12072dbc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.11, 10;
    %load/vec4 v0x12072dca0_0;
    %nor/r;
    %and;
T_3.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v0x12072e350_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12072e790, 4;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x12072e350_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12072d950, 4;
    %assign/vec4 v0x12072db30_0, 0;
    %load/vec4 v0x12072e350_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12072e240, 4;
    %assign/vec4 v0x12072e700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12072e190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12072e860_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12072e350_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072e790, 0, 4;
    %load/vec4 v0x12072e350_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.12, 8;
    %load/vec4 v0x12072e350_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %assign/vec4 v0x12072e350_0, 0;
    %load/vec4 v0x12072e040_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x12072e040_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072e860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072e190_0, 0;
T_3.9 ;
    %load/vec4 v0x12072ddf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.17, 10;
    %load/vec4 v0x12072dfa0_0;
    %nor/r;
    %and;
T_3.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.16, 9;
    %load/vec4 v0x12072e900_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12072e790, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x12072e040_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x12072e040_0, 0;
    %load/vec4 v0x12072dd40_0;
    %load/vec4 v0x12072e900_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072d950, 0, 4;
    %load/vec4 v0x12072de90_0;
    %load/vec4 v0x12072e900_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072e240, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12072e410_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12072e900_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072e790, 0, 4;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072e410_0, 0;
T_3.15 ;
T_3.7 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12072f200;
T_4 ;
Ewait_2 .event/or E_0x12072f710, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x120730030_0;
    %load/vec4 v0x120730390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.0, 4;
    %load/vec4 v0x120730030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1207301e0, 4;
    %nor/r;
    %and;
T_4.0;
    %store/vec4 v0x12072fc50_0, 0, 1;
    %load/vec4 v0x120730030_0;
    %load/vec4 v0x120730390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.1, 4;
    %load/vec4 v0x120730030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1207301e0, 4;
    %and;
T_4.1;
    %store/vec4 v0x12072fe30_0, 0, 1;
    %load/vec4 v0x120730030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12072fed0, 4;
    %store/vec4 v0x12072fb20_0, 0, 32;
    %load/vec4 v0x120730030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1207301e0, 4;
    %store/vec4 v0x1207302f0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12072f200;
T_5 ;
    %wait E_0x12072f6b0;
    %load/vec4 v0x120730140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_7, S_0x12072f7e0;
    %jmp t_6;
    .scope S_0x12072f7e0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12072f9b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x12072f9b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0x12072f9b0_0;
    %ix/getv/s 3, v0x12072f9b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072fed0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x12072f9b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1207301e0, 0, 4;
    %load/vec4 v0x12072f9b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12072f9b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x12072f200;
t_6 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12072fb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072fe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072fc50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120730030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120730390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1207302f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12072fbc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v0x12072fc50_0;
    %nor/r;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x120730030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1207301e0, 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x120730030_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1207301e0, 0, 4;
    %load/vec4 v0x120730030_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %load/vec4 v0x120730030_0;
    %addi 1, 0, 4;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0x120730030_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1207302f0_0, 0;
T_5.5 ;
    %load/vec4 v0x12072fd90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.13, 10;
    %load/vec4 v0x12072fe30_0;
    %nor/r;
    %and;
T_5.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v0x120730390_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1207301e0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0x12072fce0_0;
    %load/vec4 v0x120730390_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072fed0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x120730390_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1207301e0, 0, 4;
    %load/vec4 v0x120730390_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_5.14, 8;
    %load/vec4 v0x120730390_0;
    %addi 1, 0, 4;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %assign/vec4 v0x120730390_0, 0;
T_5.10 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12071c070;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x120730520_0;
    %nor/r;
    %store/vec4 v0x120730520_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12071c070;
T_7 ;
    %vpi_call/w 4 39 "$dumpfile", "pq_fifo_tb.vcd" {0 0 0};
    %vpi_call/w 4 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12071c070 {0 0 0};
    %vpi_call/w 4 41 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120730520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120730a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207308a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1207307d0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120730a00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120730a00_0, 0, 1;
    %fork t_9, S_0x12072eac0;
    %jmp t_8;
    .scope S_0x12072eac0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12072ec90_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x12072ec90_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_7.1, 5;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207308a0_0, 0, 1;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x1207307d0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207308a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207308a0_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x1207307d0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207308a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %load/vec4 v0x12072ec90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12072ec90_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x12071c070;
t_8 %join;
    %fork t_11, S_0x12072ed50;
    %jmp t_10;
    .scope S_0x12072ed50;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12072ef20_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x12072ef20_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x120730950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207308a0_0, 0, 1;
    %load/vec4 v0x12072ef20_0;
    %store/vec4 v0x1207307d0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207308a0_0, 0, 1;
T_7.4 ;
    %load/vec4 v0x12072ef20_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12072ef20_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x12071c070;
t_10 %join;
    %fork t_13, S_0x12072efb0;
    %jmp t_12;
    .scope S_0x12072efb0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12072f170_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x12072f170_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x120730720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120730670_0, 0, 1;
T_7.8 ;
    %load/vec4 v0x12072f170_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12072f170_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %end;
    .scope S_0x12071c070;
t_12 %join;
    %delay 200000, 0;
    %vpi_call/w 4 118 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 4 119 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "hdl/pq.sv";
    "sim/pq_fifo_tb.sv";
