
GrzalekV4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013a1c  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006cc  08013c70  08013c70  00014c70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801433c  0801433c  000161d4  2**0
                  CONTENTS
  4 .ARM          00000008  0801433c  0801433c  0001533c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014344  08014344  000161d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014344  08014344  00015344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014348  08014348  00015348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0801434c  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  200001d4  08014520  000161d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ec  08014520  000164ec  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000161d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023df9  00000000  00000000  0001620a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003715  00000000  00000000  0003a003  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017f8  00000000  00000000  0003d718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012c0  00000000  00000000  0003ef10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037efe  00000000  00000000  000401d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ef09  00000000  00000000  000780ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015645f  00000000  00000000  00096fd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ed436  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008468  00000000  00000000  001ed47c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001f58e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	08013c54 	.word	0x08013c54

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	08013c54 	.word	0x08013c54

08000290 <strcmp>:
 8000290:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000294:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000298:	2a01      	cmp	r2, #1
 800029a:	bf28      	it	cs
 800029c:	429a      	cmpcs	r2, r3
 800029e:	d0f7      	beq.n	8000290 <strcmp>
 80002a0:	1ad0      	subs	r0, r2, r3
 80002a2:	4770      	bx	lr

080002a4 <strlen>:
 80002a4:	4603      	mov	r3, r0
 80002a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002aa:	2a00      	cmp	r2, #0
 80002ac:	d1fb      	bne.n	80002a6 <strlen+0x2>
 80002ae:	1a18      	subs	r0, r3, r0
 80002b0:	3801      	subs	r0, #1
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_drsub>:
 80002b4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b8:	e002      	b.n	80002c0 <__adddf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_dsub>:
 80002bc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002c0 <__adddf3>:
 80002c0:	b530      	push	{r4, r5, lr}
 80002c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ca:	ea94 0f05 	teq	r4, r5
 80002ce:	bf08      	it	eq
 80002d0:	ea90 0f02 	teqeq	r0, r2
 80002d4:	bf1f      	itttt	ne
 80002d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e6:	f000 80e2 	beq.w	80004ae <__adddf3+0x1ee>
 80002ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f2:	bfb8      	it	lt
 80002f4:	426d      	neglt	r5, r5
 80002f6:	dd0c      	ble.n	8000312 <__adddf3+0x52>
 80002f8:	442c      	add	r4, r5
 80002fa:	ea80 0202 	eor.w	r2, r0, r2
 80002fe:	ea81 0303 	eor.w	r3, r1, r3
 8000302:	ea82 0000 	eor.w	r0, r2, r0
 8000306:	ea83 0101 	eor.w	r1, r3, r1
 800030a:	ea80 0202 	eor.w	r2, r0, r2
 800030e:	ea81 0303 	eor.w	r3, r1, r3
 8000312:	2d36      	cmp	r5, #54	@ 0x36
 8000314:	bf88      	it	hi
 8000316:	bd30      	pophi	{r4, r5, pc}
 8000318:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800031c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000320:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000324:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x70>
 800032a:	4240      	negs	r0, r0
 800032c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000330:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000334:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000338:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x84>
 800033e:	4252      	negs	r2, r2
 8000340:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000344:	ea94 0f05 	teq	r4, r5
 8000348:	f000 80a7 	beq.w	800049a <__adddf3+0x1da>
 800034c:	f1a4 0401 	sub.w	r4, r4, #1
 8000350:	f1d5 0e20 	rsbs	lr, r5, #32
 8000354:	db0d      	blt.n	8000372 <__adddf3+0xb2>
 8000356:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035a:	fa22 f205 	lsr.w	r2, r2, r5
 800035e:	1880      	adds	r0, r0, r2
 8000360:	f141 0100 	adc.w	r1, r1, #0
 8000364:	fa03 f20e 	lsl.w	r2, r3, lr
 8000368:	1880      	adds	r0, r0, r2
 800036a:	fa43 f305 	asr.w	r3, r3, r5
 800036e:	4159      	adcs	r1, r3
 8000370:	e00e      	b.n	8000390 <__adddf3+0xd0>
 8000372:	f1a5 0520 	sub.w	r5, r5, #32
 8000376:	f10e 0e20 	add.w	lr, lr, #32
 800037a:	2a01      	cmp	r2, #1
 800037c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000380:	bf28      	it	cs
 8000382:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	18c0      	adds	r0, r0, r3
 800038c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000390:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000394:	d507      	bpl.n	80003a6 <__adddf3+0xe6>
 8000396:	f04f 0e00 	mov.w	lr, #0
 800039a:	f1dc 0c00 	rsbs	ip, ip, #0
 800039e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003aa:	d31b      	bcc.n	80003e4 <__adddf3+0x124>
 80003ac:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003b0:	d30c      	bcc.n	80003cc <__adddf3+0x10c>
 80003b2:	0849      	lsrs	r1, r1, #1
 80003b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003bc:	f104 0401 	add.w	r4, r4, #1
 80003c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c8:	f080 809a 	bcs.w	8000500 <__adddf3+0x240>
 80003cc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003d0:	bf08      	it	eq
 80003d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d6:	f150 0000 	adcs.w	r0, r0, #0
 80003da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003de:	ea41 0105 	orr.w	r1, r1, r5
 80003e2:	bd30      	pop	{r4, r5, pc}
 80003e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e8:	4140      	adcs	r0, r0
 80003ea:	eb41 0101 	adc.w	r1, r1, r1
 80003ee:	3c01      	subs	r4, #1
 80003f0:	bf28      	it	cs
 80003f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f6:	d2e9      	bcs.n	80003cc <__adddf3+0x10c>
 80003f8:	f091 0f00 	teq	r1, #0
 80003fc:	bf04      	itt	eq
 80003fe:	4601      	moveq	r1, r0
 8000400:	2000      	moveq	r0, #0
 8000402:	fab1 f381 	clz	r3, r1
 8000406:	bf08      	it	eq
 8000408:	3320      	addeq	r3, #32
 800040a:	f1a3 030b 	sub.w	r3, r3, #11
 800040e:	f1b3 0220 	subs.w	r2, r3, #32
 8000412:	da0c      	bge.n	800042e <__adddf3+0x16e>
 8000414:	320c      	adds	r2, #12
 8000416:	dd08      	ble.n	800042a <__adddf3+0x16a>
 8000418:	f102 0c14 	add.w	ip, r2, #20
 800041c:	f1c2 020c 	rsb	r2, r2, #12
 8000420:	fa01 f00c 	lsl.w	r0, r1, ip
 8000424:	fa21 f102 	lsr.w	r1, r1, r2
 8000428:	e00c      	b.n	8000444 <__adddf3+0x184>
 800042a:	f102 0214 	add.w	r2, r2, #20
 800042e:	bfd8      	it	le
 8000430:	f1c2 0c20 	rsble	ip, r2, #32
 8000434:	fa01 f102 	lsl.w	r1, r1, r2
 8000438:	fa20 fc0c 	lsr.w	ip, r0, ip
 800043c:	bfdc      	itt	le
 800043e:	ea41 010c 	orrle.w	r1, r1, ip
 8000442:	4090      	lslle	r0, r2
 8000444:	1ae4      	subs	r4, r4, r3
 8000446:	bfa2      	ittt	ge
 8000448:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800044c:	4329      	orrge	r1, r5
 800044e:	bd30      	popge	{r4, r5, pc}
 8000450:	ea6f 0404 	mvn.w	r4, r4
 8000454:	3c1f      	subs	r4, #31
 8000456:	da1c      	bge.n	8000492 <__adddf3+0x1d2>
 8000458:	340c      	adds	r4, #12
 800045a:	dc0e      	bgt.n	800047a <__adddf3+0x1ba>
 800045c:	f104 0414 	add.w	r4, r4, #20
 8000460:	f1c4 0220 	rsb	r2, r4, #32
 8000464:	fa20 f004 	lsr.w	r0, r0, r4
 8000468:	fa01 f302 	lsl.w	r3, r1, r2
 800046c:	ea40 0003 	orr.w	r0, r0, r3
 8000470:	fa21 f304 	lsr.w	r3, r1, r4
 8000474:	ea45 0103 	orr.w	r1, r5, r3
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f1c4 040c 	rsb	r4, r4, #12
 800047e:	f1c4 0220 	rsb	r2, r4, #32
 8000482:	fa20 f002 	lsr.w	r0, r0, r2
 8000486:	fa01 f304 	lsl.w	r3, r1, r4
 800048a:	ea40 0003 	orr.w	r0, r0, r3
 800048e:	4629      	mov	r1, r5
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	fa21 f004 	lsr.w	r0, r1, r4
 8000496:	4629      	mov	r1, r5
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	f094 0f00 	teq	r4, #0
 800049e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004a2:	bf06      	itte	eq
 80004a4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a8:	3401      	addeq	r4, #1
 80004aa:	3d01      	subne	r5, #1
 80004ac:	e74e      	b.n	800034c <__adddf3+0x8c>
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf18      	it	ne
 80004b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b8:	d029      	beq.n	800050e <__adddf3+0x24e>
 80004ba:	ea94 0f05 	teq	r4, r5
 80004be:	bf08      	it	eq
 80004c0:	ea90 0f02 	teqeq	r0, r2
 80004c4:	d005      	beq.n	80004d2 <__adddf3+0x212>
 80004c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ca:	bf04      	itt	eq
 80004cc:	4619      	moveq	r1, r3
 80004ce:	4610      	moveq	r0, r2
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	ea91 0f03 	teq	r1, r3
 80004d6:	bf1e      	ittt	ne
 80004d8:	2100      	movne	r1, #0
 80004da:	2000      	movne	r0, #0
 80004dc:	bd30      	popne	{r4, r5, pc}
 80004de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e2:	d105      	bne.n	80004f0 <__adddf3+0x230>
 80004e4:	0040      	lsls	r0, r0, #1
 80004e6:	4149      	adcs	r1, r1
 80004e8:	bf28      	it	cs
 80004ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f4:	bf3c      	itt	cc
 80004f6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004fa:	bd30      	popcc	{r4, r5, pc}
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000500:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000504:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000508:	f04f 0000 	mov.w	r0, #0
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000512:	bf1a      	itte	ne
 8000514:	4619      	movne	r1, r3
 8000516:	4610      	movne	r0, r2
 8000518:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800051c:	bf1c      	itt	ne
 800051e:	460b      	movne	r3, r1
 8000520:	4602      	movne	r2, r0
 8000522:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000526:	bf06      	itte	eq
 8000528:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800052c:	ea91 0f03 	teqeq	r1, r3
 8000530:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	bf00      	nop

08000538 <__aeabi_ui2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054c:	f04f 0500 	mov.w	r5, #0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e750      	b.n	80003f8 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_i2d>:
 8000558:	f090 0f00 	teq	r0, #0
 800055c:	bf04      	itt	eq
 800055e:	2100      	moveq	r1, #0
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000568:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000570:	bf48      	it	mi
 8000572:	4240      	negmi	r0, r0
 8000574:	f04f 0100 	mov.w	r1, #0
 8000578:	e73e      	b.n	80003f8 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_f2d>:
 800057c:	0042      	lsls	r2, r0, #1
 800057e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000582:	ea4f 0131 	mov.w	r1, r1, rrx
 8000586:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058a:	bf1f      	itttt	ne
 800058c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000590:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000594:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000598:	4770      	bxne	lr
 800059a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059e:	bf08      	it	eq
 80005a0:	4770      	bxeq	lr
 80005a2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a6:	bf04      	itt	eq
 80005a8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005ac:	4770      	bxeq	lr
 80005ae:	b530      	push	{r4, r5, lr}
 80005b0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005bc:	e71c      	b.n	80003f8 <__adddf3+0x138>
 80005be:	bf00      	nop

080005c0 <__aeabi_ul2d>:
 80005c0:	ea50 0201 	orrs.w	r2, r0, r1
 80005c4:	bf08      	it	eq
 80005c6:	4770      	bxeq	lr
 80005c8:	b530      	push	{r4, r5, lr}
 80005ca:	f04f 0500 	mov.w	r5, #0
 80005ce:	e00a      	b.n	80005e6 <__aeabi_l2d+0x16>

080005d0 <__aeabi_l2d>:
 80005d0:	ea50 0201 	orrs.w	r2, r0, r1
 80005d4:	bf08      	it	eq
 80005d6:	4770      	bxeq	lr
 80005d8:	b530      	push	{r4, r5, lr}
 80005da:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005de:	d502      	bpl.n	80005e6 <__aeabi_l2d+0x16>
 80005e0:	4240      	negs	r0, r0
 80005e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ea:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f2:	f43f aed8 	beq.w	80003a6 <__adddf3+0xe6>
 80005f6:	f04f 0203 	mov.w	r2, #3
 80005fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fe:	bf18      	it	ne
 8000600:	3203      	addne	r2, #3
 8000602:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000606:	bf18      	it	ne
 8000608:	3203      	addne	r2, #3
 800060a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060e:	f1c2 0320 	rsb	r3, r2, #32
 8000612:	fa00 fc03 	lsl.w	ip, r0, r3
 8000616:	fa20 f002 	lsr.w	r0, r0, r2
 800061a:	fa01 fe03 	lsl.w	lr, r1, r3
 800061e:	ea40 000e 	orr.w	r0, r0, lr
 8000622:	fa21 f102 	lsr.w	r1, r1, r2
 8000626:	4414      	add	r4, r2
 8000628:	e6bd      	b.n	80003a6 <__adddf3+0xe6>
 800062a:	bf00      	nop

0800062c <__aeabi_dmul>:
 800062c:	b570      	push	{r4, r5, r6, lr}
 800062e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000632:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000636:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063a:	bf1d      	ittte	ne
 800063c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000640:	ea94 0f0c 	teqne	r4, ip
 8000644:	ea95 0f0c 	teqne	r5, ip
 8000648:	f000 f8de 	bleq	8000808 <__aeabi_dmul+0x1dc>
 800064c:	442c      	add	r4, r5
 800064e:	ea81 0603 	eor.w	r6, r1, r3
 8000652:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000656:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065e:	bf18      	it	ne
 8000660:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800066c:	d038      	beq.n	80006e0 <__aeabi_dmul+0xb4>
 800066e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000672:	f04f 0500 	mov.w	r5, #0
 8000676:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000682:	f04f 0600 	mov.w	r6, #0
 8000686:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068a:	f09c 0f00 	teq	ip, #0
 800068e:	bf18      	it	ne
 8000690:	f04e 0e01 	orrne.w	lr, lr, #1
 8000694:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000698:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800069c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006a0:	d204      	bcs.n	80006ac <__aeabi_dmul+0x80>
 80006a2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a6:	416d      	adcs	r5, r5
 80006a8:	eb46 0606 	adc.w	r6, r6, r6
 80006ac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006bc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c4:	bf88      	it	hi
 80006c6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006ca:	d81e      	bhi.n	800070a <__aeabi_dmul+0xde>
 80006cc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006d0:	bf08      	it	eq
 80006d2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d6:	f150 0000 	adcs.w	r0, r0, #0
 80006da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e4:	ea46 0101 	orr.w	r1, r6, r1
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	ea81 0103 	eor.w	r1, r1, r3
 80006f0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f4:	bfc2      	ittt	gt
 80006f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000704:	f04f 0e00 	mov.w	lr, #0
 8000708:	3c01      	subs	r4, #1
 800070a:	f300 80ab 	bgt.w	8000864 <__aeabi_dmul+0x238>
 800070e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000712:	bfde      	ittt	le
 8000714:	2000      	movle	r0, #0
 8000716:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800071a:	bd70      	pople	{r4, r5, r6, pc}
 800071c:	f1c4 0400 	rsb	r4, r4, #0
 8000720:	3c20      	subs	r4, #32
 8000722:	da35      	bge.n	8000790 <__aeabi_dmul+0x164>
 8000724:	340c      	adds	r4, #12
 8000726:	dc1b      	bgt.n	8000760 <__aeabi_dmul+0x134>
 8000728:	f104 0414 	add.w	r4, r4, #20
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f305 	lsl.w	r3, r0, r5
 8000734:	fa20 f004 	lsr.w	r0, r0, r4
 8000738:	fa01 f205 	lsl.w	r2, r1, r5
 800073c:	ea40 0002 	orr.w	r0, r0, r2
 8000740:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000744:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	fa21 f604 	lsr.w	r6, r1, r4
 8000750:	eb42 0106 	adc.w	r1, r2, r6
 8000754:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000758:	bf08      	it	eq
 800075a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075e:	bd70      	pop	{r4, r5, r6, pc}
 8000760:	f1c4 040c 	rsb	r4, r4, #12
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f304 	lsl.w	r3, r0, r4
 800076c:	fa20 f005 	lsr.w	r0, r0, r5
 8000770:	fa01 f204 	lsl.w	r2, r1, r4
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	f141 0100 	adc.w	r1, r1, #0
 8000784:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000788:	bf08      	it	eq
 800078a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078e:	bd70      	pop	{r4, r5, r6, pc}
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f205 	lsl.w	r2, r0, r5
 8000798:	ea4e 0e02 	orr.w	lr, lr, r2
 800079c:	fa20 f304 	lsr.w	r3, r0, r4
 80007a0:	fa01 f205 	lsl.w	r2, r1, r5
 80007a4:	ea43 0302 	orr.w	r3, r3, r2
 80007a8:	fa21 f004 	lsr.w	r0, r1, r4
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	fa21 f204 	lsr.w	r2, r1, r4
 80007b4:	ea20 0002 	bic.w	r0, r0, r2
 80007b8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c0:	bf08      	it	eq
 80007c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c6:	bd70      	pop	{r4, r5, r6, pc}
 80007c8:	f094 0f00 	teq	r4, #0
 80007cc:	d10f      	bne.n	80007ee <__aeabi_dmul+0x1c2>
 80007ce:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007d2:	0040      	lsls	r0, r0, #1
 80007d4:	eb41 0101 	adc.w	r1, r1, r1
 80007d8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3c01      	subeq	r4, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1a6>
 80007e2:	ea41 0106 	orr.w	r1, r1, r6
 80007e6:	f095 0f00 	teq	r5, #0
 80007ea:	bf18      	it	ne
 80007ec:	4770      	bxne	lr
 80007ee:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007f2:	0052      	lsls	r2, r2, #1
 80007f4:	eb43 0303 	adc.w	r3, r3, r3
 80007f8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007fc:	bf08      	it	eq
 80007fe:	3d01      	subeq	r5, #1
 8000800:	d0f7      	beq.n	80007f2 <__aeabi_dmul+0x1c6>
 8000802:	ea43 0306 	orr.w	r3, r3, r6
 8000806:	4770      	bx	lr
 8000808:	ea94 0f0c 	teq	r4, ip
 800080c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000810:	bf18      	it	ne
 8000812:	ea95 0f0c 	teqne	r5, ip
 8000816:	d00c      	beq.n	8000832 <__aeabi_dmul+0x206>
 8000818:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081c:	bf18      	it	ne
 800081e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000822:	d1d1      	bne.n	80007c8 <__aeabi_dmul+0x19c>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000836:	bf06      	itte	eq
 8000838:	4610      	moveq	r0, r2
 800083a:	4619      	moveq	r1, r3
 800083c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000840:	d019      	beq.n	8000876 <__aeabi_dmul+0x24a>
 8000842:	ea94 0f0c 	teq	r4, ip
 8000846:	d102      	bne.n	800084e <__aeabi_dmul+0x222>
 8000848:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800084c:	d113      	bne.n	8000876 <__aeabi_dmul+0x24a>
 800084e:	ea95 0f0c 	teq	r5, ip
 8000852:	d105      	bne.n	8000860 <__aeabi_dmul+0x234>
 8000854:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000858:	bf1c      	itt	ne
 800085a:	4610      	movne	r0, r2
 800085c:	4619      	movne	r1, r3
 800085e:	d10a      	bne.n	8000876 <__aeabi_dmul+0x24a>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000870:	f04f 0000 	mov.w	r0, #0
 8000874:	bd70      	pop	{r4, r5, r6, pc}
 8000876:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800087a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087e:	bd70      	pop	{r4, r5, r6, pc}

08000880 <__aeabi_ddiv>:
 8000880:	b570      	push	{r4, r5, r6, lr}
 8000882:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000886:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800088a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088e:	bf1d      	ittte	ne
 8000890:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000894:	ea94 0f0c 	teqne	r4, ip
 8000898:	ea95 0f0c 	teqne	r5, ip
 800089c:	f000 f8a7 	bleq	80009ee <__aeabi_ddiv+0x16e>
 80008a0:	eba4 0405 	sub.w	r4, r4, r5
 80008a4:	ea81 0e03 	eor.w	lr, r1, r3
 80008a8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b0:	f000 8088 	beq.w	80009c4 <__aeabi_ddiv+0x144>
 80008b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008bc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008cc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d8:	429d      	cmp	r5, r3
 80008da:	bf08      	it	eq
 80008dc:	4296      	cmpeq	r6, r2
 80008de:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008e2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e6:	d202      	bcs.n	80008ee <__aeabi_ddiv+0x6e>
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	1ab6      	subs	r6, r6, r2
 80008f0:	eb65 0503 	sbc.w	r5, r5, r3
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fe:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000902:	ebb6 0e02 	subs.w	lr, r6, r2
 8000906:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090a:	bf22      	ittt	cs
 800090c:	1ab6      	subcs	r6, r6, r2
 800090e:	4675      	movcs	r5, lr
 8000910:	ea40 000c 	orrcs.w	r0, r0, ip
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	ebb6 0e02 	subs.w	lr, r6, r2
 800091e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000922:	bf22      	ittt	cs
 8000924:	1ab6      	subcs	r6, r6, r2
 8000926:	4675      	movcs	r5, lr
 8000928:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800092c:	085b      	lsrs	r3, r3, #1
 800092e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000932:	ebb6 0e02 	subs.w	lr, r6, r2
 8000936:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093a:	bf22      	ittt	cs
 800093c:	1ab6      	subcs	r6, r6, r2
 800093e:	4675      	movcs	r5, lr
 8000940:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000944:	085b      	lsrs	r3, r3, #1
 8000946:	ea4f 0232 	mov.w	r2, r2, rrx
 800094a:	ebb6 0e02 	subs.w	lr, r6, r2
 800094e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000952:	bf22      	ittt	cs
 8000954:	1ab6      	subcs	r6, r6, r2
 8000956:	4675      	movcs	r5, lr
 8000958:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800095c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000960:	d018      	beq.n	8000994 <__aeabi_ddiv+0x114>
 8000962:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000966:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000972:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000976:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097e:	d1c0      	bne.n	8000902 <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	d10b      	bne.n	800099e <__aeabi_ddiv+0x11e>
 8000986:	ea41 0100 	orr.w	r1, r1, r0
 800098a:	f04f 0000 	mov.w	r0, #0
 800098e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000992:	e7b6      	b.n	8000902 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	bf04      	itt	eq
 800099a:	4301      	orreq	r1, r0
 800099c:	2000      	moveq	r0, #0
 800099e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009a2:	bf88      	it	hi
 80009a4:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a8:	f63f aeaf 	bhi.w	800070a <__aeabi_dmul+0xde>
 80009ac:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b0:	bf04      	itt	eq
 80009b2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ba:	f150 0000 	adcs.w	r0, r0, #0
 80009be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c2:	bd70      	pop	{r4, r5, r6, pc}
 80009c4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009cc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d0:	bfc2      	ittt	gt
 80009d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009da:	bd70      	popgt	{r4, r5, r6, pc}
 80009dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009e0:	f04f 0e00 	mov.w	lr, #0
 80009e4:	3c01      	subs	r4, #1
 80009e6:	e690      	b.n	800070a <__aeabi_dmul+0xde>
 80009e8:	ea45 0e06 	orr.w	lr, r5, r6
 80009ec:	e68d      	b.n	800070a <__aeabi_dmul+0xde>
 80009ee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f2:	ea94 0f0c 	teq	r4, ip
 80009f6:	bf08      	it	eq
 80009f8:	ea95 0f0c 	teqeq	r5, ip
 80009fc:	f43f af3b 	beq.w	8000876 <__aeabi_dmul+0x24a>
 8000a00:	ea94 0f0c 	teq	r4, ip
 8000a04:	d10a      	bne.n	8000a1c <__aeabi_ddiv+0x19c>
 8000a06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0a:	f47f af34 	bne.w	8000876 <__aeabi_dmul+0x24a>
 8000a0e:	ea95 0f0c 	teq	r5, ip
 8000a12:	f47f af25 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e72c      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a1c:	ea95 0f0c 	teq	r5, ip
 8000a20:	d106      	bne.n	8000a30 <__aeabi_ddiv+0x1b0>
 8000a22:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a26:	f43f aefd 	beq.w	8000824 <__aeabi_dmul+0x1f8>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e722      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a34:	bf18      	it	ne
 8000a36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3a:	f47f aec5 	bne.w	80007c8 <__aeabi_dmul+0x19c>
 8000a3e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a42:	f47f af0d 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a46:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4a:	f47f aeeb 	bne.w	8000824 <__aeabi_dmul+0x1f8>
 8000a4e:	e712      	b.n	8000876 <__aeabi_dmul+0x24a>

08000a50 <__gedf2>:
 8000a50:	f04f 3cff 	mov.w	ip, #4294967295
 8000a54:	e006      	b.n	8000a64 <__cmpdf2+0x4>
 8000a56:	bf00      	nop

08000a58 <__ledf2>:
 8000a58:	f04f 0c01 	mov.w	ip, #1
 8000a5c:	e002      	b.n	8000a64 <__cmpdf2+0x4>
 8000a5e:	bf00      	nop

08000a60 <__cmpdf2>:
 8000a60:	f04f 0c01 	mov.w	ip, #1
 8000a64:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a74:	bf18      	it	ne
 8000a76:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7a:	d01b      	beq.n	8000ab4 <__cmpdf2+0x54>
 8000a7c:	b001      	add	sp, #4
 8000a7e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a82:	bf0c      	ite	eq
 8000a84:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a88:	ea91 0f03 	teqne	r1, r3
 8000a8c:	bf02      	ittt	eq
 8000a8e:	ea90 0f02 	teqeq	r0, r2
 8000a92:	2000      	moveq	r0, #0
 8000a94:	4770      	bxeq	lr
 8000a96:	f110 0f00 	cmn.w	r0, #0
 8000a9a:	ea91 0f03 	teq	r1, r3
 8000a9e:	bf58      	it	pl
 8000aa0:	4299      	cmppl	r1, r3
 8000aa2:	bf08      	it	eq
 8000aa4:	4290      	cmpeq	r0, r2
 8000aa6:	bf2c      	ite	cs
 8000aa8:	17d8      	asrcs	r0, r3, #31
 8000aaa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aae:	f040 0001 	orr.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__cmpdf2+0x64>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d107      	bne.n	8000ad4 <__cmpdf2+0x74>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d1d6      	bne.n	8000a7c <__cmpdf2+0x1c>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d0d3      	beq.n	8000a7c <__cmpdf2+0x1c>
 8000ad4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_cdrcmple>:
 8000adc:	4684      	mov	ip, r0
 8000ade:	4610      	mov	r0, r2
 8000ae0:	4662      	mov	r2, ip
 8000ae2:	468c      	mov	ip, r1
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4663      	mov	r3, ip
 8000ae8:	e000      	b.n	8000aec <__aeabi_cdcmpeq>
 8000aea:	bf00      	nop

08000aec <__aeabi_cdcmpeq>:
 8000aec:	b501      	push	{r0, lr}
 8000aee:	f7ff ffb7 	bl	8000a60 <__cmpdf2>
 8000af2:	2800      	cmp	r0, #0
 8000af4:	bf48      	it	mi
 8000af6:	f110 0f00 	cmnmi.w	r0, #0
 8000afa:	bd01      	pop	{r0, pc}

08000afc <__aeabi_dcmpeq>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff fff4 	bl	8000aec <__aeabi_cdcmpeq>
 8000b04:	bf0c      	ite	eq
 8000b06:	2001      	moveq	r0, #1
 8000b08:	2000      	movne	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmplt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffea 	bl	8000aec <__aeabi_cdcmpeq>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmple>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffe0 	bl	8000aec <__aeabi_cdcmpeq>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpge>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffce 	bl	8000adc <__aeabi_cdrcmple>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpgt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffc4 	bl	8000adc <__aeabi_cdrcmple>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpun>:
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__aeabi_dcmpun+0x10>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d10a      	bne.n	8000b86 <__aeabi_dcmpun+0x26>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d102      	bne.n	8000b80 <__aeabi_dcmpun+0x20>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_dcmpun+0x26>
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0001 	mov.w	r0, #1
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_d2iz>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b94:	d215      	bcs.n	8000bc2 <__aeabi_d2iz+0x36>
 8000b96:	d511      	bpl.n	8000bbc <__aeabi_d2iz+0x30>
 8000b98:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d912      	bls.n	8000bc8 <__aeabi_d2iz+0x3c>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	4240      	negne	r0, r0
 8000bba:	4770      	bx	lr
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc6:	d105      	bne.n	8000bd4 <__aeabi_d2iz+0x48>
 8000bc8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bcc:	bf08      	it	eq
 8000bce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_d2uiz>:
 8000bdc:	004a      	lsls	r2, r1, #1
 8000bde:	d211      	bcs.n	8000c04 <__aeabi_d2uiz+0x28>
 8000be0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be4:	d211      	bcs.n	8000c0a <__aeabi_d2uiz+0x2e>
 8000be6:	d50d      	bpl.n	8000c04 <__aeabi_d2uiz+0x28>
 8000be8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bf0:	d40e      	bmi.n	8000c10 <__aeabi_d2uiz+0x34>
 8000bf2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bfa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfe:	fa23 f002 	lsr.w	r0, r3, r2
 8000c02:	4770      	bx	lr
 8000c04:	f04f 0000 	mov.w	r0, #0
 8000c08:	4770      	bx	lr
 8000c0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0e:	d102      	bne.n	8000c16 <__aeabi_d2uiz+0x3a>
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295
 8000c14:	4770      	bx	lr
 8000c16:	f04f 0000 	mov.w	r0, #0
 8000c1a:	4770      	bx	lr

08000c1c <__aeabi_d2f>:
 8000c1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c24:	bf24      	itt	cs
 8000c26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2e:	d90d      	bls.n	8000c4c <__aeabi_d2f+0x30>
 8000c30:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c3c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c44:	bf08      	it	eq
 8000c46:	f020 0001 	biceq.w	r0, r0, #1
 8000c4a:	4770      	bx	lr
 8000c4c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c50:	d121      	bne.n	8000c96 <__aeabi_d2f+0x7a>
 8000c52:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c56:	bfbc      	itt	lt
 8000c58:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	4770      	bxlt	lr
 8000c5e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c66:	f1c2 0218 	rsb	r2, r2, #24
 8000c6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c72:	fa20 f002 	lsr.w	r0, r0, r2
 8000c76:	bf18      	it	ne
 8000c78:	f040 0001 	orrne.w	r0, r0, #1
 8000c7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c88:	ea40 000c 	orr.w	r0, r0, ip
 8000c8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c94:	e7cc      	b.n	8000c30 <__aeabi_d2f+0x14>
 8000c96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c9a:	d107      	bne.n	8000cac <__aeabi_d2f+0x90>
 8000c9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ca0:	bf1e      	ittt	ne
 8000ca2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000caa:	4770      	bxne	lr
 8000cac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop

08000cbc <__aeabi_uldivmod>:
 8000cbc:	b953      	cbnz	r3, 8000cd4 <__aeabi_uldivmod+0x18>
 8000cbe:	b94a      	cbnz	r2, 8000cd4 <__aeabi_uldivmod+0x18>
 8000cc0:	2900      	cmp	r1, #0
 8000cc2:	bf08      	it	eq
 8000cc4:	2800      	cmpeq	r0, #0
 8000cc6:	bf1c      	itt	ne
 8000cc8:	f04f 31ff 	movne.w	r1, #4294967295
 8000ccc:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd0:	f000 b9b4 	b.w	800103c <__aeabi_idiv0>
 8000cd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cdc:	f000 f83c 	bl	8000d58 <__udivmoddi4>
 8000ce0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce8:	b004      	add	sp, #16
 8000cea:	4770      	bx	lr

08000cec <__aeabi_d2lz>:
 8000cec:	b538      	push	{r3, r4, r5, lr}
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	4604      	mov	r4, r0
 8000cf4:	460d      	mov	r5, r1
 8000cf6:	f7ff ff0b 	bl	8000b10 <__aeabi_dcmplt>
 8000cfa:	b928      	cbnz	r0, 8000d08 <__aeabi_d2lz+0x1c>
 8000cfc:	4620      	mov	r0, r4
 8000cfe:	4629      	mov	r1, r5
 8000d00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d04:	f000 b80a 	b.w	8000d1c <__aeabi_d2ulz>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0e:	f000 f805 	bl	8000d1c <__aeabi_d2ulz>
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	bd38      	pop	{r3, r4, r5, pc}
 8000d1a:	bf00      	nop

08000d1c <__aeabi_d2ulz>:
 8000d1c:	b5d0      	push	{r4, r6, r7, lr}
 8000d1e:	2200      	movs	r2, #0
 8000d20:	4b0b      	ldr	r3, [pc, #44]	@ (8000d50 <__aeabi_d2ulz+0x34>)
 8000d22:	4606      	mov	r6, r0
 8000d24:	460f      	mov	r7, r1
 8000d26:	f7ff fc81 	bl	800062c <__aeabi_dmul>
 8000d2a:	f7ff ff57 	bl	8000bdc <__aeabi_d2uiz>
 8000d2e:	4604      	mov	r4, r0
 8000d30:	f7ff fc02 	bl	8000538 <__aeabi_ui2d>
 8000d34:	2200      	movs	r2, #0
 8000d36:	4b07      	ldr	r3, [pc, #28]	@ (8000d54 <__aeabi_d2ulz+0x38>)
 8000d38:	f7ff fc78 	bl	800062c <__aeabi_dmul>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	460b      	mov	r3, r1
 8000d40:	4630      	mov	r0, r6
 8000d42:	4639      	mov	r1, r7
 8000d44:	f7ff faba 	bl	80002bc <__aeabi_dsub>
 8000d48:	f7ff ff48 	bl	8000bdc <__aeabi_d2uiz>
 8000d4c:	4621      	mov	r1, r4
 8000d4e:	bdd0      	pop	{r4, r6, r7, pc}
 8000d50:	3df00000 	.word	0x3df00000
 8000d54:	41f00000 	.word	0x41f00000

08000d58 <__udivmoddi4>:
 8000d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d5c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d5e:	460c      	mov	r4, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14d      	bne.n	8000e00 <__udivmoddi4+0xa8>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	460f      	mov	r7, r1
 8000d68:	4684      	mov	ip, r0
 8000d6a:	4696      	mov	lr, r2
 8000d6c:	fab2 f382 	clz	r3, r2
 8000d70:	d960      	bls.n	8000e34 <__udivmoddi4+0xdc>
 8000d72:	b14b      	cbz	r3, 8000d88 <__udivmoddi4+0x30>
 8000d74:	fa02 fe03 	lsl.w	lr, r2, r3
 8000d78:	f1c3 0220 	rsb	r2, r3, #32
 8000d7c:	409f      	lsls	r7, r3
 8000d7e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000d82:	fa20 f202 	lsr.w	r2, r0, r2
 8000d86:	4317      	orrs	r7, r2
 8000d88:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000d8c:	fa1f f48e 	uxth.w	r4, lr
 8000d90:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d94:	fbb7 f1f6 	udiv	r1, r7, r6
 8000d98:	fb06 7711 	mls	r7, r6, r1, r7
 8000d9c:	fb01 f004 	mul.w	r0, r1, r4
 8000da0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000da4:	4290      	cmp	r0, r2
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x62>
 8000da8:	eb1e 0202 	adds.w	r2, lr, r2
 8000dac:	f101 37ff 	add.w	r7, r1, #4294967295
 8000db0:	d202      	bcs.n	8000db8 <__udivmoddi4+0x60>
 8000db2:	4290      	cmp	r0, r2
 8000db4:	f200 812d 	bhi.w	8001012 <__udivmoddi4+0x2ba>
 8000db8:	4639      	mov	r1, r7
 8000dba:	1a12      	subs	r2, r2, r0
 8000dbc:	fa1f fc8c 	uxth.w	ip, ip
 8000dc0:	fbb2 f0f6 	udiv	r0, r2, r6
 8000dc4:	fb06 2210 	mls	r2, r6, r0, r2
 8000dc8:	fb00 f404 	mul.w	r4, r0, r4
 8000dcc:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000dd0:	4564      	cmp	r4, ip
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x8e>
 8000dd4:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000dd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x8c>
 8000dde:	4564      	cmp	r4, ip
 8000de0:	f200 811a 	bhi.w	8001018 <__udivmoddi4+0x2c0>
 8000de4:	4610      	mov	r0, r2
 8000de6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dea:	ebac 0c04 	sub.w	ip, ip, r4
 8000dee:	2100      	movs	r1, #0
 8000df0:	b125      	cbz	r5, 8000dfc <__udivmoddi4+0xa4>
 8000df2:	fa2c f303 	lsr.w	r3, ip, r3
 8000df6:	2200      	movs	r2, #0
 8000df8:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e00:	428b      	cmp	r3, r1
 8000e02:	d905      	bls.n	8000e10 <__udivmoddi4+0xb8>
 8000e04:	b10d      	cbz	r5, 8000e0a <__udivmoddi4+0xb2>
 8000e06:	e9c5 0100 	strd	r0, r1, [r5]
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	e7f5      	b.n	8000dfc <__udivmoddi4+0xa4>
 8000e10:	fab3 f183 	clz	r1, r3
 8000e14:	2900      	cmp	r1, #0
 8000e16:	d14d      	bne.n	8000eb4 <__udivmoddi4+0x15c>
 8000e18:	42a3      	cmp	r3, r4
 8000e1a:	f0c0 80f2 	bcc.w	8001002 <__udivmoddi4+0x2aa>
 8000e1e:	4290      	cmp	r0, r2
 8000e20:	f080 80ef 	bcs.w	8001002 <__udivmoddi4+0x2aa>
 8000e24:	4606      	mov	r6, r0
 8000e26:	4623      	mov	r3, r4
 8000e28:	4608      	mov	r0, r1
 8000e2a:	2d00      	cmp	r5, #0
 8000e2c:	d0e6      	beq.n	8000dfc <__udivmoddi4+0xa4>
 8000e2e:	e9c5 6300 	strd	r6, r3, [r5]
 8000e32:	e7e3      	b.n	8000dfc <__udivmoddi4+0xa4>
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	f040 80a2 	bne.w	8000f7e <__udivmoddi4+0x226>
 8000e3a:	1a8a      	subs	r2, r1, r2
 8000e3c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e40:	fa1f f68e 	uxth.w	r6, lr
 8000e44:	2101      	movs	r1, #1
 8000e46:	fbb2 f4f7 	udiv	r4, r2, r7
 8000e4a:	fb07 2014 	mls	r0, r7, r4, r2
 8000e4e:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000e52:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e56:	fb06 f004 	mul.w	r0, r6, r4
 8000e5a:	4290      	cmp	r0, r2
 8000e5c:	d90f      	bls.n	8000e7e <__udivmoddi4+0x126>
 8000e5e:	eb1e 0202 	adds.w	r2, lr, r2
 8000e62:	f104 38ff 	add.w	r8, r4, #4294967295
 8000e66:	bf2c      	ite	cs
 8000e68:	f04f 0901 	movcs.w	r9, #1
 8000e6c:	f04f 0900 	movcc.w	r9, #0
 8000e70:	4290      	cmp	r0, r2
 8000e72:	d903      	bls.n	8000e7c <__udivmoddi4+0x124>
 8000e74:	f1b9 0f00 	cmp.w	r9, #0
 8000e78:	f000 80c8 	beq.w	800100c <__udivmoddi4+0x2b4>
 8000e7c:	4644      	mov	r4, r8
 8000e7e:	1a12      	subs	r2, r2, r0
 8000e80:	fa1f fc8c 	uxth.w	ip, ip
 8000e84:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e88:	fb07 2210 	mls	r2, r7, r0, r2
 8000e8c:	fb00 f606 	mul.w	r6, r0, r6
 8000e90:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000e94:	4566      	cmp	r6, ip
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x152>
 8000e98:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000e9c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x150>
 8000ea2:	4566      	cmp	r6, ip
 8000ea4:	f200 80bb 	bhi.w	800101e <__udivmoddi4+0x2c6>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	ebac 0c06 	sub.w	ip, ip, r6
 8000eae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000eb2:	e79d      	b.n	8000df0 <__udivmoddi4+0x98>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa04 fe01 	lsl.w	lr, r4, r1
 8000ebe:	fa22 f706 	lsr.w	r7, r2, r6
 8000ec2:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec6:	40f4      	lsrs	r4, r6
 8000ec8:	408a      	lsls	r2, r1
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	ea4e 030c 	orr.w	r3, lr, ip
 8000ed0:	fa00 fe01 	lsl.w	lr, r0, r1
 8000ed4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ed8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fbb4 f0f8 	udiv	r0, r4, r8
 8000ee4:	fb08 4410 	mls	r4, r8, r0, r4
 8000ee8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eec:	fb00 f90c 	mul.w	r9, r0, ip
 8000ef0:	45a1      	cmp	r9, r4
 8000ef2:	d90e      	bls.n	8000f12 <__udivmoddi4+0x1ba>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000efa:	bf2c      	ite	cs
 8000efc:	f04f 0b01 	movcs.w	fp, #1
 8000f00:	f04f 0b00 	movcc.w	fp, #0
 8000f04:	45a1      	cmp	r9, r4
 8000f06:	d903      	bls.n	8000f10 <__udivmoddi4+0x1b8>
 8000f08:	f1bb 0f00 	cmp.w	fp, #0
 8000f0c:	f000 8093 	beq.w	8001036 <__udivmoddi4+0x2de>
 8000f10:	4650      	mov	r0, sl
 8000f12:	eba4 0409 	sub.w	r4, r4, r9
 8000f16:	fa1f f983 	uxth.w	r9, r3
 8000f1a:	fbb4 f3f8 	udiv	r3, r4, r8
 8000f1e:	fb08 4413 	mls	r4, r8, r3, r4
 8000f22:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f26:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d906      	bls.n	8000f3c <__udivmoddi4+0x1e4>
 8000f2e:	193c      	adds	r4, r7, r4
 8000f30:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f34:	d201      	bcs.n	8000f3a <__udivmoddi4+0x1e2>
 8000f36:	45a4      	cmp	ip, r4
 8000f38:	d87a      	bhi.n	8001030 <__udivmoddi4+0x2d8>
 8000f3a:	4643      	mov	r3, r8
 8000f3c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f40:	eba4 040c 	sub.w	r4, r4, ip
 8000f44:	fba0 9802 	umull	r9, r8, r0, r2
 8000f48:	4544      	cmp	r4, r8
 8000f4a:	46cc      	mov	ip, r9
 8000f4c:	4643      	mov	r3, r8
 8000f4e:	d302      	bcc.n	8000f56 <__udivmoddi4+0x1fe>
 8000f50:	d106      	bne.n	8000f60 <__udivmoddi4+0x208>
 8000f52:	45ce      	cmp	lr, r9
 8000f54:	d204      	bcs.n	8000f60 <__udivmoddi4+0x208>
 8000f56:	3801      	subs	r0, #1
 8000f58:	ebb9 0c02 	subs.w	ip, r9, r2
 8000f5c:	eb68 0307 	sbc.w	r3, r8, r7
 8000f60:	b15d      	cbz	r5, 8000f7a <__udivmoddi4+0x222>
 8000f62:	ebbe 020c 	subs.w	r2, lr, ip
 8000f66:	eb64 0403 	sbc.w	r4, r4, r3
 8000f6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000f72:	40cc      	lsrs	r4, r1
 8000f74:	431e      	orrs	r6, r3
 8000f76:	e9c5 6400 	strd	r6, r4, [r5]
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	e73e      	b.n	8000dfc <__udivmoddi4+0xa4>
 8000f7e:	fa02 fe03 	lsl.w	lr, r2, r3
 8000f82:	f1c3 0120 	rsb	r1, r3, #32
 8000f86:	fa04 f203 	lsl.w	r2, r4, r3
 8000f8a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000f8e:	40cc      	lsrs	r4, r1
 8000f90:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000f94:	fa20 f101 	lsr.w	r1, r0, r1
 8000f98:	fa1f f68e 	uxth.w	r6, lr
 8000f9c:	fbb4 f0f7 	udiv	r0, r4, r7
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	fb07 4410 	mls	r4, r7, r0, r4
 8000fa6:	0c11      	lsrs	r1, r2, #16
 8000fa8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000fac:	fb00 f406 	mul.w	r4, r0, r6
 8000fb0:	428c      	cmp	r4, r1
 8000fb2:	d90e      	bls.n	8000fd2 <__udivmoddi4+0x27a>
 8000fb4:	eb1e 0101 	adds.w	r1, lr, r1
 8000fb8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fbc:	bf2c      	ite	cs
 8000fbe:	f04f 0901 	movcs.w	r9, #1
 8000fc2:	f04f 0900 	movcc.w	r9, #0
 8000fc6:	428c      	cmp	r4, r1
 8000fc8:	d902      	bls.n	8000fd0 <__udivmoddi4+0x278>
 8000fca:	f1b9 0f00 	cmp.w	r9, #0
 8000fce:	d02c      	beq.n	800102a <__udivmoddi4+0x2d2>
 8000fd0:	4640      	mov	r0, r8
 8000fd2:	1b09      	subs	r1, r1, r4
 8000fd4:	b292      	uxth	r2, r2
 8000fd6:	fbb1 f4f7 	udiv	r4, r1, r7
 8000fda:	fb07 1114 	mls	r1, r7, r4, r1
 8000fde:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fe2:	fb04 f106 	mul.w	r1, r4, r6
 8000fe6:	4291      	cmp	r1, r2
 8000fe8:	d907      	bls.n	8000ffa <__udivmoddi4+0x2a2>
 8000fea:	eb1e 0202 	adds.w	r2, lr, r2
 8000fee:	f104 38ff 	add.w	r8, r4, #4294967295
 8000ff2:	d201      	bcs.n	8000ff8 <__udivmoddi4+0x2a0>
 8000ff4:	4291      	cmp	r1, r2
 8000ff6:	d815      	bhi.n	8001024 <__udivmoddi4+0x2cc>
 8000ff8:	4644      	mov	r4, r8
 8000ffa:	1a52      	subs	r2, r2, r1
 8000ffc:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8001000:	e721      	b.n	8000e46 <__udivmoddi4+0xee>
 8001002:	1a86      	subs	r6, r0, r2
 8001004:	eb64 0303 	sbc.w	r3, r4, r3
 8001008:	2001      	movs	r0, #1
 800100a:	e70e      	b.n	8000e2a <__udivmoddi4+0xd2>
 800100c:	3c02      	subs	r4, #2
 800100e:	4472      	add	r2, lr
 8001010:	e735      	b.n	8000e7e <__udivmoddi4+0x126>
 8001012:	3902      	subs	r1, #2
 8001014:	4472      	add	r2, lr
 8001016:	e6d0      	b.n	8000dba <__udivmoddi4+0x62>
 8001018:	44f4      	add	ip, lr
 800101a:	3802      	subs	r0, #2
 800101c:	e6e3      	b.n	8000de6 <__udivmoddi4+0x8e>
 800101e:	44f4      	add	ip, lr
 8001020:	3802      	subs	r0, #2
 8001022:	e742      	b.n	8000eaa <__udivmoddi4+0x152>
 8001024:	3c02      	subs	r4, #2
 8001026:	4472      	add	r2, lr
 8001028:	e7e7      	b.n	8000ffa <__udivmoddi4+0x2a2>
 800102a:	3802      	subs	r0, #2
 800102c:	4471      	add	r1, lr
 800102e:	e7d0      	b.n	8000fd2 <__udivmoddi4+0x27a>
 8001030:	3b02      	subs	r3, #2
 8001032:	443c      	add	r4, r7
 8001034:	e782      	b.n	8000f3c <__udivmoddi4+0x1e4>
 8001036:	3802      	subs	r0, #2
 8001038:	443c      	add	r4, r7
 800103a:	e76a      	b.n	8000f12 <__udivmoddi4+0x1ba>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b088      	sub	sp, #32
 8001044:	af04      	add	r7, sp, #16
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 800104e:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <BMP280_Read8+0x38>)
 8001050:	6818      	ldr	r0, [r3, #0]
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	b29a      	uxth	r2, r3
 8001056:	230a      	movs	r3, #10
 8001058:	9302      	str	r3, [sp, #8]
 800105a:	2301      	movs	r3, #1
 800105c:	9301      	str	r3, [sp, #4]
 800105e:	f107 030f 	add.w	r3, r7, #15
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2301      	movs	r3, #1
 8001066:	21ec      	movs	r1, #236	@ 0xec
 8001068:	f004 f86a 	bl	8005140 <HAL_I2C_Mem_Read>
  return tmp;
 800106c:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 800106e:	4618      	mov	r0, r3
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	200001f0 	.word	0x200001f0

0800107c <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b088      	sub	sp, #32
 8001080:	af04      	add	r7, sp, #16
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8001086:	4b0d      	ldr	r3, [pc, #52]	@ (80010bc <BMP280_Read16+0x40>)
 8001088:	6818      	ldr	r0, [r3, #0]
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	b29a      	uxth	r2, r3
 800108e:	230a      	movs	r3, #10
 8001090:	9302      	str	r3, [sp, #8]
 8001092:	2302      	movs	r3, #2
 8001094:	9301      	str	r3, [sp, #4]
 8001096:	f107 030c 	add.w	r3, r7, #12
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2301      	movs	r3, #1
 800109e:	21ec      	movs	r1, #236	@ 0xec
 80010a0:	f004 f84e 	bl	8005140 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 80010a4:	7b3b      	ldrb	r3, [r7, #12]
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	7b7b      	ldrb	r3, [r7, #13]
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	200001f0 	.word	0x200001f0

080010c0 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff ffd5 	bl	800107c <BMP280_Read16>
 80010d2:	4603      	mov	r3, r0
 80010d4:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 80010d6:	89fb      	ldrh	r3, [r7, #14]
 80010d8:	0a1b      	lsrs	r3, r3, #8
 80010da:	b29b      	uxth	r3, r3
 80010dc:	b21a      	sxth	r2, r3
 80010de:	89fb      	ldrh	r3, [r7, #14]
 80010e0:	021b      	lsls	r3, r3, #8
 80010e2:	b21b      	sxth	r3, r3
 80010e4:	4313      	orrs	r3, r2
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	b29b      	uxth	r3, r3
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
	...

080010f4 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af04      	add	r7, sp, #16
 80010fa:	4603      	mov	r3, r0
 80010fc:	460a      	mov	r2, r1
 80010fe:	71fb      	strb	r3, [r7, #7]
 8001100:	4613      	mov	r3, r2
 8001102:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <BMP280_Write8+0x34>)
 8001106:	6818      	ldr	r0, [r3, #0]
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	b29a      	uxth	r2, r3
 800110c:	230a      	movs	r3, #10
 800110e:	9302      	str	r3, [sp, #8]
 8001110:	2301      	movs	r3, #1
 8001112:	9301      	str	r3, [sp, #4]
 8001114:	1dbb      	adds	r3, r7, #6
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	2301      	movs	r3, #1
 800111a:	21ec      	movs	r1, #236	@ 0xec
 800111c:	f003 fefc 	bl	8004f18 <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	200001f0 	.word	0x200001f0

0800112c <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af04      	add	r7, sp, #16
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 8001136:	4b0d      	ldr	r3, [pc, #52]	@ (800116c <BMP280_Read24+0x40>)
 8001138:	6818      	ldr	r0, [r3, #0]
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	b29a      	uxth	r2, r3
 800113e:	230a      	movs	r3, #10
 8001140:	9302      	str	r3, [sp, #8]
 8001142:	2303      	movs	r3, #3
 8001144:	9301      	str	r3, [sp, #4]
 8001146:	f107 030c 	add.w	r3, r7, #12
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2301      	movs	r3, #1
 800114e:	21ec      	movs	r1, #236	@ 0xec
 8001150:	f003 fff6 	bl	8005140 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8001154:	7b3b      	ldrb	r3, [r7, #12]
 8001156:	041a      	lsls	r2, r3, #16
 8001158:	7b7b      	ldrb	r3, [r7, #13]
 800115a:	021b      	lsls	r3, r3, #8
 800115c:	4313      	orrs	r3, r2
 800115e:	7bba      	ldrb	r2, [r7, #14]
 8001160:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 8001162:	4618      	mov	r0, r3
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	200001f0 	.word	0x200001f0

08001170 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	4608      	mov	r0, r1
 800117a:	4611      	mov	r1, r2
 800117c:	461a      	mov	r2, r3
 800117e:	4603      	mov	r3, r0
 8001180:	70fb      	strb	r3, [r7, #3]
 8001182:	460b      	mov	r3, r1
 8001184:	70bb      	strb	r3, [r7, #2]
 8001186:	4613      	mov	r3, r2
 8001188:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 800118a:	4a48      	ldr	r2, [pc, #288]	@ (80012ac <BMP280_Init+0x13c>)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8001190:	787b      	ldrb	r3, [r7, #1]
 8001192:	2b03      	cmp	r3, #3
 8001194:	d901      	bls.n	800119a <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 8001196:	2303      	movs	r3, #3
 8001198:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 800119a:	4a45      	ldr	r2, [pc, #276]	@ (80012b0 <BMP280_Init+0x140>)
 800119c:	787b      	ldrb	r3, [r7, #1]
 800119e:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 80011a0:	787b      	ldrb	r3, [r7, #1]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d101      	bne.n	80011aa <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 80011a6:	2300      	movs	r3, #0
 80011a8:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 80011aa:	78fb      	ldrb	r3, [r7, #3]
 80011ac:	2b05      	cmp	r3, #5
 80011ae:	d901      	bls.n	80011b4 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 80011b0:	2305      	movs	r3, #5
 80011b2:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 80011b4:	4a3f      	ldr	r2, [pc, #252]	@ (80012b4 <BMP280_Init+0x144>)
 80011b6:	78fb      	ldrb	r3, [r7, #3]
 80011b8:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 80011ba:	78bb      	ldrb	r3, [r7, #2]
 80011bc:	2b05      	cmp	r3, #5
 80011be:	d901      	bls.n	80011c4 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 80011c0:	2305      	movs	r3, #5
 80011c2:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 80011c4:	4a3c      	ldr	r2, [pc, #240]	@ (80012b8 <BMP280_Init+0x148>)
 80011c6:	78bb      	ldrb	r3, [r7, #2]
 80011c8:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 80011ca:	bf00      	nop
 80011cc:	20d0      	movs	r0, #208	@ 0xd0
 80011ce:	f7ff ff37 	bl	8001040 <BMP280_Read8>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b58      	cmp	r3, #88	@ 0x58
 80011d6:	d1f9      	bne.n	80011cc <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 80011d8:	2088      	movs	r0, #136	@ 0x88
 80011da:	f7ff ff71 	bl	80010c0 <BMP280_Read16LE>
 80011de:	4603      	mov	r3, r0
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b36      	ldr	r3, [pc, #216]	@ (80012bc <BMP280_Init+0x14c>)
 80011e4:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 80011e6:	208a      	movs	r0, #138	@ 0x8a
 80011e8:	f7ff ff6a 	bl	80010c0 <BMP280_Read16LE>
 80011ec:	4603      	mov	r3, r0
 80011ee:	b21a      	sxth	r2, r3
 80011f0:	4b33      	ldr	r3, [pc, #204]	@ (80012c0 <BMP280_Init+0x150>)
 80011f2:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 80011f4:	208c      	movs	r0, #140	@ 0x8c
 80011f6:	f7ff ff63 	bl	80010c0 <BMP280_Read16LE>
 80011fa:	4603      	mov	r3, r0
 80011fc:	b21a      	sxth	r2, r3
 80011fe:	4b31      	ldr	r3, [pc, #196]	@ (80012c4 <BMP280_Init+0x154>)
 8001200:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 8001202:	208e      	movs	r0, #142	@ 0x8e
 8001204:	f7ff ff5c 	bl	80010c0 <BMP280_Read16LE>
 8001208:	4603      	mov	r3, r0
 800120a:	461a      	mov	r2, r3
 800120c:	4b2e      	ldr	r3, [pc, #184]	@ (80012c8 <BMP280_Init+0x158>)
 800120e:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 8001210:	2090      	movs	r0, #144	@ 0x90
 8001212:	f7ff ff55 	bl	80010c0 <BMP280_Read16LE>
 8001216:	4603      	mov	r3, r0
 8001218:	b21a      	sxth	r2, r3
 800121a:	4b2c      	ldr	r3, [pc, #176]	@ (80012cc <BMP280_Init+0x15c>)
 800121c:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 800121e:	2092      	movs	r0, #146	@ 0x92
 8001220:	f7ff ff4e 	bl	80010c0 <BMP280_Read16LE>
 8001224:	4603      	mov	r3, r0
 8001226:	b21a      	sxth	r2, r3
 8001228:	4b29      	ldr	r3, [pc, #164]	@ (80012d0 <BMP280_Init+0x160>)
 800122a:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 800122c:	2094      	movs	r0, #148	@ 0x94
 800122e:	f7ff ff47 	bl	80010c0 <BMP280_Read16LE>
 8001232:	4603      	mov	r3, r0
 8001234:	b21a      	sxth	r2, r3
 8001236:	4b27      	ldr	r3, [pc, #156]	@ (80012d4 <BMP280_Init+0x164>)
 8001238:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 800123a:	2096      	movs	r0, #150	@ 0x96
 800123c:	f7ff ff40 	bl	80010c0 <BMP280_Read16LE>
 8001240:	4603      	mov	r3, r0
 8001242:	b21a      	sxth	r2, r3
 8001244:	4b24      	ldr	r3, [pc, #144]	@ (80012d8 <BMP280_Init+0x168>)
 8001246:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 8001248:	2098      	movs	r0, #152	@ 0x98
 800124a:	f7ff ff39 	bl	80010c0 <BMP280_Read16LE>
 800124e:	4603      	mov	r3, r0
 8001250:	b21a      	sxth	r2, r3
 8001252:	4b22      	ldr	r3, [pc, #136]	@ (80012dc <BMP280_Init+0x16c>)
 8001254:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 8001256:	209a      	movs	r0, #154	@ 0x9a
 8001258:	f7ff ff32 	bl	80010c0 <BMP280_Read16LE>
 800125c:	4603      	mov	r3, r0
 800125e:	b21a      	sxth	r2, r3
 8001260:	4b1f      	ldr	r3, [pc, #124]	@ (80012e0 <BMP280_Init+0x170>)
 8001262:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 8001264:	209c      	movs	r0, #156	@ 0x9c
 8001266:	f7ff ff2b 	bl	80010c0 <BMP280_Read16LE>
 800126a:	4603      	mov	r3, r0
 800126c:	b21a      	sxth	r2, r3
 800126e:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <BMP280_Init+0x174>)
 8001270:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8001272:	209e      	movs	r0, #158	@ 0x9e
 8001274:	f7ff ff24 	bl	80010c0 <BMP280_Read16LE>
 8001278:	4603      	mov	r3, r0
 800127a:	b21a      	sxth	r2, r3
 800127c:	4b1a      	ldr	r3, [pc, #104]	@ (80012e8 <BMP280_Init+0x178>)
 800127e:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001280:	78fb      	ldrb	r3, [r7, #3]
 8001282:	015b      	lsls	r3, r3, #5
 8001284:	b25a      	sxtb	r2, r3
 8001286:	78bb      	ldrb	r3, [r7, #2]
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	b25b      	sxtb	r3, r3
 800128c:	4313      	orrs	r3, r2
 800128e:	b25a      	sxtb	r2, r3
 8001290:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001294:	4313      	orrs	r3, r2
 8001296:	b25b      	sxtb	r3, r3
 8001298:	b2db      	uxtb	r3, r3
 800129a:	4619      	mov	r1, r3
 800129c:	20f4      	movs	r0, #244	@ 0xf4
 800129e:	f7ff ff29 	bl	80010f4 <BMP280_Write8>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200001f0 	.word	0x200001f0
 80012b0:	200001f6 	.word	0x200001f6
 80012b4:	200001f4 	.word	0x200001f4
 80012b8:	200001f5 	.word	0x200001f5
 80012bc:	2000020c 	.word	0x2000020c
 80012c0:	200001f8 	.word	0x200001f8
 80012c4:	200001fa 	.word	0x200001fa
 80012c8:	2000020e 	.word	0x2000020e
 80012cc:	200001fc 	.word	0x200001fc
 80012d0:	200001fe 	.word	0x200001fe
 80012d4:	20000200 	.word	0x20000200
 80012d8:	20000202 	.word	0x20000202
 80012dc:	20000204 	.word	0x20000204
 80012e0:	20000206 	.word	0x20000206
 80012e4:	20000208 	.word	0x20000208
 80012e8:	2000020a 	.word	0x2000020a

080012ec <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 80012f2:	4b3d      	ldr	r3, [pc, #244]	@ (80013e8 <BMP280_ReadTemperature+0xfc>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d16d      	bne.n	80013d6 <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 80012fa:	20f4      	movs	r0, #244	@ 0xf4
 80012fc:	f7ff fea0 	bl	8001040 <BMP280_Read8>
 8001300:	4603      	mov	r3, r0
 8001302:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8001304:	7dfb      	ldrb	r3, [r7, #23]
 8001306:	f023 0303 	bic.w	r3, r3, #3
 800130a:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 800130c:	7dfb      	ldrb	r3, [r7, #23]
 800130e:	f043 0301 	orr.w	r3, r3, #1
 8001312:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 8001314:	7dfb      	ldrb	r3, [r7, #23]
 8001316:	4619      	mov	r1, r3
 8001318:	20f4      	movs	r0, #244	@ 0xf4
 800131a:	f7ff feeb 	bl	80010f4 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 800131e:	20f4      	movs	r0, #244	@ 0xf4
 8001320:	f7ff fe8e 	bl	8001040 <BMP280_Read8>
 8001324:	4603      	mov	r3, r0
 8001326:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 8001328:	7dbb      	ldrb	r3, [r7, #22]
 800132a:	f003 0303 	and.w	r3, r3, #3
 800132e:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 8001330:	7dbb      	ldrb	r3, [r7, #22]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d14f      	bne.n	80013d6 <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 8001336:	20f4      	movs	r0, #244	@ 0xf4
 8001338:	f7ff fe82 	bl	8001040 <BMP280_Read8>
 800133c:	4603      	mov	r3, r0
 800133e:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8001340:	7dbb      	ldrb	r3, [r7, #22]
 8001342:	f003 0303 	and.w	r3, r3, #3
 8001346:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 8001348:	7dbb      	ldrb	r3, [r7, #22]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d000      	beq.n	8001350 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 800134e:	e7f2      	b.n	8001336 <BMP280_ReadTemperature+0x4a>
				  break;
 8001350:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 8001352:	20fa      	movs	r0, #250	@ 0xfa
 8001354:	f7ff feea 	bl	800112c <BMP280_Read24>
 8001358:	4603      	mov	r3, r0
 800135a:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	111b      	asrs	r3, r3, #4
 8001360:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	10da      	asrs	r2, r3, #3
 8001366:	4b21      	ldr	r3, [pc, #132]	@ (80013ec <BMP280_ReadTemperature+0x100>)
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 800136e:	4a20      	ldr	r2, [pc, #128]	@ (80013f0 <BMP280_ReadTemperature+0x104>)
 8001370:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001374:	fb02 f303 	mul.w	r3, r2, r3
 8001378:	12db      	asrs	r3, r3, #11
 800137a:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	111b      	asrs	r3, r3, #4
 8001380:	4a1a      	ldr	r2, [pc, #104]	@ (80013ec <BMP280_ReadTemperature+0x100>)
 8001382:	8812      	ldrh	r2, [r2, #0]
 8001384:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	1112      	asrs	r2, r2, #4
 800138a:	4918      	ldr	r1, [pc, #96]	@ (80013ec <BMP280_ReadTemperature+0x100>)
 800138c:	8809      	ldrh	r1, [r1, #0]
 800138e:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001390:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001394:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 8001396:	4a17      	ldr	r2, [pc, #92]	@ (80013f4 <BMP280_ReadTemperature+0x108>)
 8001398:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800139c:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80013a0:	139b      	asrs	r3, r3, #14
 80013a2:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 80013a4:	68fa      	ldr	r2, [r7, #12]
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	4413      	add	r3, r2
 80013aa:	4a13      	ldr	r2, [pc, #76]	@ (80013f8 <BMP280_ReadTemperature+0x10c>)
 80013ac:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 80013ae:	4b12      	ldr	r3, [pc, #72]	@ (80013f8 <BMP280_ReadTemperature+0x10c>)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	4613      	mov	r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	4413      	add	r3, r2
 80013b8:	3380      	adds	r3, #128	@ 0x80
 80013ba:	121b      	asrs	r3, r3, #8
 80013bc:	ee07 3a90 	vmov	s15, r3
 80013c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013c4:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 80013c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80013cc:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80013fc <BMP280_ReadTemperature+0x110>
 80013d0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80013d4:	e001      	b.n	80013da <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 80013d6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001400 <BMP280_ReadTemperature+0x114>
}
 80013da:	eef0 7a47 	vmov.f32	s15, s14
 80013de:	eeb0 0a67 	vmov.f32	s0, s15
 80013e2:	3718      	adds	r7, #24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	200001f6 	.word	0x200001f6
 80013ec:	2000020c 	.word	0x2000020c
 80013f0:	200001f8 	.word	0x200001f8
 80013f4:	200001fa 	.word	0x200001fa
 80013f8:	20000210 	.word	0x20000210
 80013fc:	42c80000 	.word	0x42c80000
 8001400:	c2c60000 	.word	0xc2c60000

08001404 <__is_constant_evaluated>:
  // This can be used without checking if the compiler supports the feature.
  // The macro _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED can be used to check if
  // the compiler support is present to make this function work as expected.
  _GLIBCXX_CONSTEXPR inline bool
  __is_constant_evaluated() _GLIBCXX_NOEXCEPT
  {
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    if consteval { return true; } else { return false; }
 8001408:	2300      	movs	r3, #0
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    return __builtin_is_constant_evaluated();
#else
    return false;
#endif
  }
 800140a:	4618      	mov	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <_ZSt21is_constant_evaluatedv>:

  /// Returns true only when called during constant evaluation.
  /// @since C++20
  constexpr inline bool
  is_constant_evaluated() noexcept
  {
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
    if consteval { return true; } else { return false; }
 8001418:	2300      	movs	r3, #0
#else
    return __builtin_is_constant_evaluated();
#endif
  }
 800141a:	4618      	mov	r0, r3
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	4618      	mov	r0, r3
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <_ZNSt11char_traitsIcE6assignERcRKc>:
#if __cpp_lib_three_way_comparison
      using comparison_category = strong_ordering;
#endif

      static _GLIBCXX17_CONSTEXPR void
      assign(char_type& __c1, const char_type& __c2) _GLIBCXX_NOEXCEPT
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
      {
#if __cpp_constexpr_dynamic_alloc
	if (std::__is_constant_evaluated())
 8001446:	f7ff ffdd 	bl	8001404 <__is_constant_evaluated>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d004      	beq.n	800145a <_ZNSt11char_traitsIcE6assignERcRKc+0x1e>
	  std::construct_at(__builtin_addressof(__c1), __c2);
 8001450:	6839      	ldr	r1, [r7, #0]
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f000 feea 	bl	800222c <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>
	else
#endif
	__c1 = __c2;
      }
 8001458:	e003      	b.n	8001462 <_ZNSt11char_traitsIcE6assignERcRKc+0x26>
	__c1 = __c2;
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	781a      	ldrb	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	701a      	strb	r2, [r3, #0]
      }
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}

0800146a <_ZNSt11char_traitsIcE6lengthEPKc>:
#endif
	return __builtin_memcmp(__s1, __s2, __n);
      }

      static _GLIBCXX17_CONSTEXPR size_t
      length(const char_type* __s)
 800146a:	b580      	push	{r7, lr}
 800146c:	b082      	sub	sp, #8
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus >= 201703L
	if (std::__is_constant_evaluated())
 8001472:	f7ff ffc7 	bl	8001404 <__is_constant_evaluated>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d004      	beq.n	8001486 <_ZNSt11char_traitsIcE6lengthEPKc+0x1c>
	  return __gnu_cxx::char_traits<char_type>::length(__s);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f000 feeb 	bl	8002258 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc>
 8001482:	4603      	mov	r3, r0
 8001484:	e004      	b.n	8001490 <_ZNSt11char_traitsIcE6lengthEPKc+0x26>
#endif
	return __builtin_strlen(__s);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f7fe ff0c 	bl	80002a4 <strlen>
 800148c:	4603      	mov	r3, r0
 800148e:	bf00      	nop
      }
 8001490:	4618      	mov	r0, r3
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <_ZNSt11char_traitsIcE4moveEPcPKcj>:
#endif
	return static_cast<const char_type*>(__builtin_memchr(__s, __a, __n));
      }

      static _GLIBCXX20_CONSTEXPR char_type*
      move(char_type* __s1, const char_type* __s2, size_t __n)
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
      {
	if (__n == 0)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <_ZNSt11char_traitsIcE4moveEPcPKcj+0x16>
	  return __s1;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	e012      	b.n	80014d4 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x3c>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 80014ae:	f7ff ffa9 	bl	8001404 <__is_constant_evaluated>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d006      	beq.n	80014c6 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x2e>
	  return __gnu_cxx::char_traits<char_type>::move(__s1, __s2, __n);
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	68b9      	ldr	r1, [r7, #8]
 80014bc:	68f8      	ldr	r0, [r7, #12]
 80014be:	f000 feeb 	bl	8002298 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj>
 80014c2:	4603      	mov	r3, r0
 80014c4:	e006      	b.n	80014d4 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x3c>
#endif
	return static_cast<char_type*>(__builtin_memmove(__s1, __s2, __n));
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	68b9      	ldr	r1, [r7, #8]
 80014ca:	68f8      	ldr	r0, [r7, #12]
 80014cc:	f00e fc98 	bl	800fe00 <memmove>
 80014d0:	4603      	mov	r3, r0
 80014d2:	bf00      	nop
      }
 80014d4:	4618      	mov	r0, r3
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <_ZNSt11char_traitsIcE4copyEPcPKcj>:

      static _GLIBCXX20_CONSTEXPR char_type*
      copy(char_type* __s1, const char_type* __s2, size_t __n)
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
      {
	if (__n == 0)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x16>
	  return __s1;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	e015      	b.n	800151e <_ZNSt11char_traitsIcE4copyEPcPKcj+0x42>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 80014f2:	f7ff ff87 	bl	8001404 <__is_constant_evaluated>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d006      	beq.n	800150a <_ZNSt11char_traitsIcE4copyEPcPKcj+0x2e>
	  return __gnu_cxx::char_traits<char_type>::copy(__s1, __s2, __n);
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	68b9      	ldr	r1, [r7, #8]
 8001500:	68f8      	ldr	r0, [r7, #12]
 8001502:	f000 ff01 	bl	8002308 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
 8001506:	4603      	mov	r3, r0
 8001508:	e009      	b.n	800151e <_ZNSt11char_traitsIcE4copyEPcPKcj+0x42>
#endif
	return static_cast<char_type*>(__builtin_memcpy(__s1, __s2, __n));
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	4610      	mov	r0, r2
 8001510:	4619      	mov	r1, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	461a      	mov	r2, r3
 8001516:	f00e fd6e 	bl	800fff6 <memcpy>
 800151a:	4603      	mov	r3, r0
 800151c:	bf00      	nop
      }
 800151e:	4618      	mov	r0, r3
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <_ZNSt11char_traitsIcE6assignEPcjc>:

      static _GLIBCXX20_CONSTEXPR char_type*
      assign(char_type* __s, size_t __n, char_type __a)
 8001526:	b580      	push	{r7, lr}
 8001528:	b084      	sub	sp, #16
 800152a:	af00      	add	r7, sp, #0
 800152c:	60f8      	str	r0, [r7, #12]
 800152e:	60b9      	str	r1, [r7, #8]
 8001530:	4613      	mov	r3, r2
 8001532:	71fb      	strb	r3, [r7, #7]
      {
	if (__n == 0)
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <_ZNSt11char_traitsIcE6assignEPcjc+0x18>
	  return __s;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	e014      	b.n	8001568 <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 800153e:	f7ff ff61 	bl	8001404 <__is_constant_evaluated>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d007      	beq.n	8001558 <_ZNSt11char_traitsIcE6assignEPcjc+0x32>
	  return __gnu_cxx::char_traits<char_type>::assign(__s, __n, __a);
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	461a      	mov	r2, r3
 800154c:	68b9      	ldr	r1, [r7, #8]
 800154e:	68f8      	ldr	r0, [r7, #12]
 8001550:	f000 ff0c 	bl	800236c <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>
 8001554:	4603      	mov	r3, r0
 8001556:	e007      	b.n	8001568 <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#endif
	return static_cast<char_type*>(__builtin_memset(__s, __a, __n));
 8001558:	79fb      	ldrb	r3, [r7, #7]
 800155a:	68ba      	ldr	r2, [r7, #8]
 800155c:	4619      	mov	r1, r3
 800155e:	68f8      	ldr	r0, [r7, #12]
 8001560:	f00e fc68 	bl	800fe34 <memset>
 8001564:	4603      	mov	r3, r0
 8001566:	bf00      	nop
      }
 8001568:	4618      	mov	r0, r3
 800156a:	3710      	adds	r7, #16
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <_ZNSt7__cxx119to_stringEi>:
  inline string
  to_string(int __val)
#if _GLIBCXX_USE_CXX11_ABI && (__CHAR_BIT__ * __SIZEOF_INT__) <= 32
  noexcept // any 32-bit value fits in the SSO buffer
#endif
  {
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b087      	sub	sp, #28
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
    const bool __neg = __val < 0;
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	0fdb      	lsrs	r3, r3, #31
 800157e:	75fb      	strb	r3, [r7, #23]
    const unsigned __uval = __neg ? (unsigned)~__val + 1u : __val;
 8001580:	7dfb      	ldrb	r3, [r7, #23]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d002      	beq.n	800158c <_ZNSt7__cxx119to_stringEi+0x1c>
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	425b      	negs	r3, r3
 800158a:	e000      	b.n	800158e <_ZNSt7__cxx119to_stringEi+0x1e>
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	613b      	str	r3, [r7, #16]
    const auto __len = __detail::__to_chars_len(__uval);
 8001590:	210a      	movs	r1, #10
 8001592:	6938      	ldr	r0, [r7, #16]
 8001594:	f000 ff26 	bl	80023e4 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>
 8001598:	60f8      	str	r0, [r7, #12]
    string __str(__neg + __len, '-');
 800159a:	7dfa      	ldrb	r2, [r7, #23]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	18d4      	adds	r4, r2, r3
 80015a0:	f107 0308 	add.w	r3, r7, #8
 80015a4:	4618      	mov	r0, r3
 80015a6:	f00d fb21 	bl	800ebec <_ZNSaIcEC1Ev>
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	222d      	movs	r2, #45	@ 0x2d
 80015b0:	4621      	mov	r1, r4
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f000 ff55 	bl	8002462 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>
 80015b8:	f107 0308 	add.w	r3, r7, #8
 80015bc:	4618      	mov	r0, r3
 80015be:	f00d fb17 	bl	800ebf0 <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[__neg], __len, __uval);
 80015c2:	7dfb      	ldrb	r3, [r7, #23]
 80015c4:	4619      	mov	r1, r3
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f000 ff78 	bl	80024bc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80015cc:	4603      	mov	r3, r0
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	68f9      	ldr	r1, [r7, #12]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f000 ff92 	bl	80024fc <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>
    return __str;
 80015d8:	bf00      	nop
  }
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	371c      	adds	r7, #28
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd90      	pop	{r4, r7, pc}
	...

080015e4 <_ZNSt7__cxx119to_stringEf>:
#if _GLIBCXX_USE_C99_STDIO
  // NB: (v)snprintf vs sprintf.

  inline string
  to_string(float __val)
  {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af02      	add	r7, sp, #8
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	ed87 0a00 	vstr	s0, [r7]
    const int __n = 
 80015f0:	233a      	movs	r3, #58	@ 0x3a
 80015f2:	60fb      	str	r3, [r7, #12]
      __gnu_cxx::__numeric_traits<float>::__max_exponent10 + 20;
    return __gnu_cxx::__to_xstring<string>(&std::vsnprintf, __n,
					   "%f", __val);
 80015f4:	6838      	ldr	r0, [r7, #0]
 80015f6:	f7fe ffc1 	bl	800057c <__aeabi_f2d>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	e9cd 2300 	strd	r2, r3, [sp]
 8001604:	4b04      	ldr	r3, [pc, #16]	@ (8001618 <_ZNSt7__cxx119to_stringEf+0x34>)
 8001606:	223a      	movs	r2, #58	@ 0x3a
 8001608:	4904      	ldr	r1, [pc, #16]	@ (800161c <_ZNSt7__cxx119to_stringEf+0x38>)
 800160a:	f001 f822 	bl	8002652 <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_jPKS8_St9__va_listEjSB_z>
  }
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	08013c70 	.word	0x08013c70
 800161c:	0800fde5 	.word	0x0800fde5

08001620 <_ZL5clampddd>:
#pragma once

static double clamp(double value, double min, double max) {
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af00      	add	r7, sp, #0
 8001626:	ed87 0b04 	vstr	d0, [r7, #16]
 800162a:	ed87 1b02 	vstr	d1, [r7, #8]
 800162e:	ed87 2b00 	vstr	d2, [r7]
    if (value < min) return min;
 8001632:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001636:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800163a:	f7ff fa69 	bl	8000b10 <__aeabi_dcmplt>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d002      	beq.n	800164a <_ZL5clampddd+0x2a>
 8001644:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001648:	e00d      	b.n	8001666 <_ZL5clampddd+0x46>
    if (value > max) return max;
 800164a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800164e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001652:	f7ff fa7b 	bl	8000b4c <__aeabi_dcmpgt>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d002      	beq.n	8001662 <_ZL5clampddd+0x42>
 800165c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001660:	e001      	b.n	8001666 <_ZL5clampddd+0x46>
    return value;
 8001662:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8001666:	ec43 2b17 	vmov	d7, r2, r3
 800166a:	eeb0 0a47 	vmov.f32	s0, s14
 800166e:	eef0 0a67 	vmov.f32	s1, s15
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <_ZN3PIDC1Eddddddd>:

class PID {
public:
    PID(double dt, double max, double min, double Kp, double Ki, double Kd, double Tf) :
 8001678:	b5b0      	push	{r4, r5, r7, lr}
 800167a:	b090      	sub	sp, #64	@ 0x40
 800167c:	af00      	add	r7, sp, #0
 800167e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001680:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001684:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001688:	ed87 2b08 	vstr	d2, [r7, #32]
 800168c:	ed87 3b06 	vstr	d3, [r7, #24]
 8001690:	ed87 4b04 	vstr	d4, [r7, #16]
 8001694:	ed87 5b02 	vstr	d5, [r7, #8]
 8001698:	ed87 6b00 	vstr	d6, [r7]
        _dt(dt), _max(max), _min(min), _Kp(Kp), _Ki(Ki), _Kd(Kd), _Tf(Tf), _pre_error(0), _integral(0)
 800169c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800169e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80016a2:	e9c1 2300 	strd	r2, r3, [r1]
 80016a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80016ac:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80016b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80016b6:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80016ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80016c0:	e9c1 2306 	strd	r2, r3, [r1, #24]
 80016c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80016ca:	e9c1 2308 	strd	r2, r3, [r1, #32]
 80016ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016d4:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
 80016d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80016de:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
 80016e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016e4:	f04f 0200 	mov.w	r2, #0
 80016e8:	f04f 0300 	mov.w	r3, #0
 80016ec:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
 80016f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016f2:	f04f 0200 	mov.w	r2, #0
 80016f6:	f04f 0300 	mov.w	r3, #0
 80016fa:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    {
    	_Tt = _Kp / _Ki;
 80016fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001700:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001706:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800170a:	f7ff f8b9 	bl	8000880 <__aeabi_ddiv>
 800170e:	4602      	mov	r2, r0
 8001710:	460b      	mov	r3, r1
 8001712:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001714:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        alpha = _Tf / (_Tf + _dt);
 8001718:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800171a:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800171e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001720:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8001724:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172a:	f7fe fdc9 	bl	80002c0 <__adddf3>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	4620      	mov	r0, r4
 8001734:	4629      	mov	r1, r5
 8001736:	f7ff f8a3 	bl	8000880 <__aeabi_ddiv>
 800173a:	4602      	mov	r2, r0
 800173c:	460b      	mov	r3, r1
 800173e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001740:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        pre_D = 0;
 8001744:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001746:	f04f 0200 	mov.w	r2, #0
 800174a:	f04f 0300 	mov.w	r3, #0
 800174e:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        es = 0;
 8001752:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001754:	f04f 0200 	mov.w	r2, #0
 8001758:	f04f 0300 	mov.w	r3, #0
 800175c:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
    }
 8001760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001762:	4618      	mov	r0, r3
 8001764:	3740      	adds	r7, #64	@ 0x40
 8001766:	46bd      	mov	sp, r7
 8001768:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800176c <_ZN3PID9calculateEdd>:

    double calculate(double yr, double y) {
 800176c:	b5b0      	push	{r4, r5, r7, lr}
 800176e:	b098      	sub	sp, #96	@ 0x60
 8001770:	af00      	add	r7, sp, #0
 8001772:	6178      	str	r0, [r7, #20]
 8001774:	ed87 0b02 	vstr	d0, [r7, #8]
 8001778:	ed87 1b00 	vstr	d1, [r7]
        
        double error = yr - y;
 800177c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001780:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001784:	f7fe fd9a 	bl	80002bc <__aeabi_dsub>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
        double P = _Kp * error; // P 
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001796:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800179a:	f7fe ff47 	bl	800062c <__aeabi_dmul>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

        double bi = _Ki * error * _dt;
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80017ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80017b0:	f7fe ff3c 	bl	800062c <__aeabi_dmul>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4610      	mov	r0, r2
 80017ba:	4619      	mov	r1, r3
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c2:	f7fe ff33 	bl	800062c <__aeabi_dmul>
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
        double tr = 0.0;
 80017ce:	f04f 0200 	mov.w	r2, #0
 80017d2:	f04f 0300 	mov.w	r3, #0
 80017d6:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

            if (_Tf > 0.0)
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 80017e0:	f04f 0200 	mov.w	r2, #0
 80017e4:	f04f 0300 	mov.w	r3, #0
 80017e8:	f7ff f9b0 	bl	8000b4c <__aeabi_dcmpgt>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d014      	beq.n	800181c <_ZN3PID9calculateEdd+0xb0>
                tr = (es / _Tf) * _dt;
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017fe:	f7ff f83f 	bl	8000880 <__aeabi_ddiv>
 8001802:	4602      	mov	r2, r0
 8001804:	460b      	mov	r3, r1
 8001806:	4610      	mov	r0, r2
 8001808:	4619      	mov	r1, r3
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001810:	f7fe ff0c 	bl	800062c <__aeabi_dmul>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

        _integral += bi + tr;
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	@ 0x48
 8001822:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001826:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800182a:	f7fe fd49 	bl	80002c0 <__adddf3>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	4620      	mov	r0, r4
 8001834:	4629      	mov	r1, r5
 8001836:	f7fe fd43 	bl	80002c0 <__adddf3>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	6979      	ldr	r1, [r7, #20]
 8001840:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
        double I = _integral;
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800184a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

        double derivative = (error - _pre_error) / _dt;
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8001854:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001858:	f7fe fd30 	bl	80002bc <__aeabi_dsub>
 800185c:	4602      	mov	r2, r0
 800185e:	460b      	mov	r3, r1
 8001860:	4610      	mov	r0, r2
 8001862:	4619      	mov	r1, r3
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186a:	f7ff f809 	bl	8000880 <__aeabi_ddiv>
 800186e:	4602      	mov	r2, r0
 8001870:	460b      	mov	r3, r1
 8001872:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        double D = (alpha * pre_D) + ( (1 - alpha)*_Kd * derivative ); // D with filter
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001882:	f7fe fed3 	bl	800062c <__aeabi_dmul>
 8001886:	4602      	mov	r2, r0
 8001888:	460b      	mov	r3, r1
 800188a:	4614      	mov	r4, r2
 800188c:	461d      	mov	r5, r3
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001894:	f04f 0000 	mov.w	r0, #0
 8001898:	4930      	ldr	r1, [pc, #192]	@ (800195c <_ZN3PID9calculateEdd+0x1f0>)
 800189a:	f7fe fd0f 	bl	80002bc <__aeabi_dsub>
 800189e:	4602      	mov	r2, r0
 80018a0:	460b      	mov	r3, r1
 80018a2:	4610      	mov	r0, r2
 80018a4:	4619      	mov	r1, r3
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80018ac:	f7fe febe 	bl	800062c <__aeabi_dmul>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	4610      	mov	r0, r2
 80018b6:	4619      	mov	r1, r3
 80018b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80018bc:	f7fe feb6 	bl	800062c <__aeabi_dmul>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	4620      	mov	r0, r4
 80018c6:	4629      	mov	r1, r5
 80018c8:	f7fe fcfa 	bl	80002c0 <__adddf3>
 80018cc:	4602      	mov	r2, r0
 80018ce:	460b      	mov	r3, r1
 80018d0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
        pre_D = D;
 80018d4:	6979      	ldr	r1, [r7, #20]
 80018d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80018da:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

        double v = P+I+D;
 80018de:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80018e2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80018e6:	f7fe fceb 	bl	80002c0 <__adddf3>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80018f2:	f7fe fce5 	bl	80002c0 <__adddf3>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	e9c7 2308 	strd	r2, r3, [r7, #32]
        double u = clamp(v, _min, _max); // saturation
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	ed93 7b04 	vldr	d7, [r3, #16]
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	ed93 6b02 	vldr	d6, [r3, #8]
 800190a:	eeb0 2a46 	vmov.f32	s4, s12
 800190e:	eef0 2a66 	vmov.f32	s5, s13
 8001912:	eeb0 1a47 	vmov.f32	s2, s14
 8001916:	eef0 1a67 	vmov.f32	s3, s15
 800191a:	ed97 0b08 	vldr	d0, [r7, #32]
 800191e:	f7ff fe7f 	bl	8001620 <_ZL5clampddd>
 8001922:	ed87 0b06 	vstr	d0, [r7, #24]

        es = u - v; // filter I
 8001926:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800192a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800192e:	f7fe fcc5 	bl	80002bc <__aeabi_dsub>
 8001932:	4602      	mov	r2, r0
 8001934:	460b      	mov	r3, r1
 8001936:	6979      	ldr	r1, [r7, #20]
 8001938:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60

        _pre_error = error;
 800193c:	6979      	ldr	r1, [r7, #20]
 800193e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001942:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

        return u;
 8001946:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800194a:	ec43 2b17 	vmov	d7, r2, r3
    }
 800194e:	eeb0 0a47 	vmov.f32	s0, s14
 8001952:	eef0 0a67 	vmov.f32	s1, s15
 8001956:	3760      	adds	r7, #96	@ 0x60
 8001958:	46bd      	mov	sp, r7
 800195a:	bdb0      	pop	{r4, r5, r7, pc}
 800195c:	3ff00000 	.word	0x3ff00000

08001960 <_ZN9CsvLoggerC1EP20__UART_HandleTypeDef>:
private:
    UART_HandleTypeDef* _huart;
    char _buffer[64];

public:
    CsvLogger(UART_HandleTypeDef* huart) : _huart(huart) {}
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	683a      	ldr	r2, [r7, #0]
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4618      	mov	r0, r3
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
	...

08001980 <_ZN9CsvLogger3logEmff>:

    void log(uint32_t timestamp, float value , float u = 0) {
 8001980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001982:	b08b      	sub	sp, #44	@ 0x2c
 8001984:	af04      	add	r7, sp, #16
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	ed87 0a01 	vstr	s0, [r7, #4]
 800198e:	edc7 0a00 	vstr	s1, [r7]
        int len = snprintf(_buffer, sizeof(_buffer), "%lu, %.2f,%.2f\r\n", timestamp, value ,u);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	1d1e      	adds	r6, r3, #4
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f7fe fdf0 	bl	800057c <__aeabi_f2d>
 800199c:	4604      	mov	r4, r0
 800199e:	460d      	mov	r5, r1
 80019a0:	6838      	ldr	r0, [r7, #0]
 80019a2:	f7fe fdeb 	bl	800057c <__aeabi_f2d>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80019ae:	e9cd 4500 	strd	r4, r5, [sp]
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	4a0a      	ldr	r2, [pc, #40]	@ (80019e0 <_ZN9CsvLogger3logEmff+0x60>)
 80019b6:	2140      	movs	r1, #64	@ 0x40
 80019b8:	4630      	mov	r0, r6
 80019ba:	f00e f925 	bl	800fc08 <sniprintf>
 80019be:	6178      	str	r0, [r7, #20]
        if (len > 0) {
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	dd08      	ble.n	80019d8 <_ZN9CsvLogger3logEmff+0x58>
            HAL_UART_Transmit(_huart, (uint8_t*)_buffer, (uint16_t)len, 100);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6818      	ldr	r0, [r3, #0]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	1d19      	adds	r1, r3, #4
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	2364      	movs	r3, #100	@ 0x64
 80019d4:	f00b f90c 	bl	800cbf0 <HAL_UART_Transmit>
        }
    }
 80019d8:	bf00      	nop
 80019da:	371c      	adds	r7, #28
 80019dc:	46bd      	mov	sp, r7
 80019de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019e0:	08013c74 	.word	0x08013c74

080019e4 <HAL_UART_RxCpltCallback>:
uint8_t rx_byte;
char rx_buffer[RX_BUFFER_SIZE];
uint8_t rx_index = 0;

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a4c      	ldr	r2, [pc, #304]	@ (8001b24 <HAL_UART_RxCpltCallback+0x140>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	f040 8092 	bne.w	8001b1c <HAL_UART_RxCpltCallback+0x138>
        // Sprawdzamy znak koca linii
        if (rx_byte == '\n' || rx_byte == '\r') {
 80019f8:	4b4b      	ldr	r3, [pc, #300]	@ (8001b28 <HAL_UART_RxCpltCallback+0x144>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b0a      	cmp	r3, #10
 80019fe:	d003      	beq.n	8001a08 <HAL_UART_RxCpltCallback+0x24>
 8001a00:	4b49      	ldr	r3, [pc, #292]	@ (8001b28 <HAL_UART_RxCpltCallback+0x144>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b0d      	cmp	r3, #13
 8001a06:	d175      	bne.n	8001af4 <HAL_UART_RxCpltCallback+0x110>
            rx_buffer[rx_index] = '\0'; // Null-terminator
 8001a08:	4b48      	ldr	r3, [pc, #288]	@ (8001b2c <HAL_UART_RxCpltCallback+0x148>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4b48      	ldr	r3, [pc, #288]	@ (8001b30 <HAL_UART_RxCpltCallback+0x14c>)
 8001a10:	2100      	movs	r1, #0
 8001a12:	5499      	strb	r1, [r3, r2]

            if (rx_index > 0) {
 8001a14:	4b45      	ldr	r3, [pc, #276]	@ (8001b2c <HAL_UART_RxCpltCallback+0x148>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d067      	beq.n	8001aec <HAL_UART_RxCpltCallback+0x108>
                if (std::sscanf(rx_buffer, "/safeData: %d", &Rn.received_number)) {
 8001a1c:	4a45      	ldr	r2, [pc, #276]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001a1e:	4946      	ldr	r1, [pc, #280]	@ (8001b38 <HAL_UART_RxCpltCallback+0x154>)
 8001a20:	4843      	ldr	r0, [pc, #268]	@ (8001b30 <HAL_UART_RxCpltCallback+0x14c>)
 8001a22:	f00e f945 	bl	800fcb0 <siscanf>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	bf14      	ite	ne
 8001a2c:	2301      	movne	r3, #1
 8001a2e:	2300      	moveq	r3, #0
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d016      	beq.n	8001a64 <HAL_UART_RxCpltCallback+0x80>
                    constexpr uint16_t probes = 1000;
 8001a36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a3a:	81fb      	strh	r3, [r7, #14]
                	if(!Rn.received_number) Rn.received_number = probes;
 8001a3c:	4b3d      	ldr	r3, [pc, #244]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	bf0c      	ite	eq
 8001a44:	2301      	moveq	r3, #1
 8001a46:	2300      	movne	r3, #0
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d003      	beq.n	8001a56 <HAL_UART_RxCpltCallback+0x72>
 8001a4e:	4b39      	ldr	r3, [pc, #228]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001a50:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a54:	601a      	str	r2, [r3, #0]
                	Rn.command_type = 1;
 8001a56:	4b37      	ldr	r3, [pc, #220]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001a58:	2201      	movs	r2, #1
 8001a5a:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001a5c:	4b35      	ldr	r3, [pc, #212]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	721a      	strb	r2, [r3, #8]
 8001a62:	e043      	b.n	8001aec <HAL_UART_RxCpltCallback+0x108>
                }
                else if (!std::strcmp(rx_buffer, "/stop")) {
 8001a64:	4935      	ldr	r1, [pc, #212]	@ (8001b3c <HAL_UART_RxCpltCallback+0x158>)
 8001a66:	4832      	ldr	r0, [pc, #200]	@ (8001b30 <HAL_UART_RxCpltCallback+0x14c>)
 8001a68:	f7fe fc12 	bl	8000290 <strcmp>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d106      	bne.n	8001a80 <HAL_UART_RxCpltCallback+0x9c>
                    Rn.command_type = 2;
 8001a72:	4b30      	ldr	r3, [pc, #192]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001a74:	2202      	movs	r2, #2
 8001a76:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001a78:	4b2e      	ldr	r3, [pc, #184]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	721a      	strb	r2, [r3, #8]
 8001a7e:	e035      	b.n	8001aec <HAL_UART_RxCpltCallback+0x108>
                }
                else if (!std::strcmp(rx_buffer, "/monitor")){
 8001a80:	492f      	ldr	r1, [pc, #188]	@ (8001b40 <HAL_UART_RxCpltCallback+0x15c>)
 8001a82:	482b      	ldr	r0, [pc, #172]	@ (8001b30 <HAL_UART_RxCpltCallback+0x14c>)
 8001a84:	f7fe fc04 	bl	8000290 <strcmp>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d106      	bne.n	8001a9c <HAL_UART_RxCpltCallback+0xb8>
                    Rn.command_type = 3;
 8001a8e:	4b29      	ldr	r3, [pc, #164]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001a90:	2203      	movs	r2, #3
 8001a92:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001a94:	4b27      	ldr	r3, [pc, #156]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001a96:	2201      	movs	r2, #1
 8001a98:	721a      	strb	r2, [r3, #8]
 8001a9a:	e027      	b.n	8001aec <HAL_UART_RxCpltCallback+0x108>
                }
                else if (std::sscanf(rx_buffer, "/set yr: %f", &Rn.receive_float_number)) {
 8001a9c:	4a29      	ldr	r2, [pc, #164]	@ (8001b44 <HAL_UART_RxCpltCallback+0x160>)
 8001a9e:	492a      	ldr	r1, [pc, #168]	@ (8001b48 <HAL_UART_RxCpltCallback+0x164>)
 8001aa0:	4823      	ldr	r0, [pc, #140]	@ (8001b30 <HAL_UART_RxCpltCallback+0x14c>)
 8001aa2:	f00e f905 	bl	800fcb0 <siscanf>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	bf14      	ite	ne
 8001aac:	2301      	movne	r3, #1
 8001aae:	2300      	moveq	r3, #0
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d006      	beq.n	8001ac4 <HAL_UART_RxCpltCallback+0xe0>
                    Rn.command_type = 4;
 8001ab6:	4b1f      	ldr	r3, [pc, #124]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001ab8:	2204      	movs	r2, #4
 8001aba:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001abc:	4b1d      	ldr	r3, [pc, #116]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001abe:	2201      	movs	r2, #1
 8001ac0:	721a      	strb	r2, [r3, #8]
 8001ac2:	e013      	b.n	8001aec <HAL_UART_RxCpltCallback+0x108>
                }
                else if (!std::strcmp(rx_buffer, "/status")){
 8001ac4:	4921      	ldr	r1, [pc, #132]	@ (8001b4c <HAL_UART_RxCpltCallback+0x168>)
 8001ac6:	481a      	ldr	r0, [pc, #104]	@ (8001b30 <HAL_UART_RxCpltCallback+0x14c>)
 8001ac8:	f7fe fbe2 	bl	8000290 <strcmp>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d106      	bne.n	8001ae0 <HAL_UART_RxCpltCallback+0xfc>
                    Rn.command_type = 5;
 8001ad2:	4b18      	ldr	r3, [pc, #96]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001ad4:	2205      	movs	r2, #5
 8001ad6:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001ad8:	4b16      	ldr	r3, [pc, #88]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	721a      	strb	r2, [r3, #8]
 8001ade:	e005      	b.n	8001aec <HAL_UART_RxCpltCallback+0x108>
                }
                else {
                    // Fallback dla samej liczby
                    Rn.command_type = 0;
 8001ae0:	4b14      	ldr	r3, [pc, #80]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001ae6:	4b13      	ldr	r3, [pc, #76]	@ (8001b34 <HAL_UART_RxCpltCallback+0x150>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	721a      	strb	r2, [r3, #8]
                }
            }
            rx_index = 0; // Resetujemy bufor
 8001aec:	4b0f      	ldr	r3, [pc, #60]	@ (8001b2c <HAL_UART_RxCpltCallback+0x148>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	701a      	strb	r2, [r3, #0]
        } else {
 8001af2:	e00e      	b.n	8001b12 <HAL_UART_RxCpltCallback+0x12e>
            // Zbieranie znakw do bufora z zabezpieczeniem overflow
            if (rx_index < RX_BUFFER_SIZE - 1) {
 8001af4:	4b0d      	ldr	r3, [pc, #52]	@ (8001b2c <HAL_UART_RxCpltCallback+0x148>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b1e      	cmp	r3, #30
 8001afa:	d80a      	bhi.n	8001b12 <HAL_UART_RxCpltCallback+0x12e>
                rx_buffer[rx_index++] = (char)rx_byte;
 8001afc:	4b0a      	ldr	r3, [pc, #40]	@ (8001b28 <HAL_UART_RxCpltCallback+0x144>)
 8001afe:	7819      	ldrb	r1, [r3, #0]
 8001b00:	4b0a      	ldr	r3, [pc, #40]	@ (8001b2c <HAL_UART_RxCpltCallback+0x148>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	1c5a      	adds	r2, r3, #1
 8001b06:	b2d0      	uxtb	r0, r2
 8001b08:	4a08      	ldr	r2, [pc, #32]	@ (8001b2c <HAL_UART_RxCpltCallback+0x148>)
 8001b0a:	7010      	strb	r0, [r2, #0]
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	4b08      	ldr	r3, [pc, #32]	@ (8001b30 <HAL_UART_RxCpltCallback+0x14c>)
 8001b10:	5499      	strb	r1, [r3, r2]
            }
        }
        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001b12:	2201      	movs	r2, #1
 8001b14:	4904      	ldr	r1, [pc, #16]	@ (8001b28 <HAL_UART_RxCpltCallback+0x144>)
 8001b16:	480e      	ldr	r0, [pc, #56]	@ (8001b50 <HAL_UART_RxCpltCallback+0x16c>)
 8001b18:	f00b f908 	bl	800cd2c <HAL_UART_Receive_IT>
    }
}
 8001b1c:	bf00      	nop
 8001b1e:	3710      	adds	r7, #16
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40004800 	.word	0x40004800
 8001b28:	20000224 	.word	0x20000224
 8001b2c:	20000248 	.word	0x20000248
 8001b30:	20000228 	.word	0x20000228
 8001b34:	20000214 	.word	0x20000214
 8001b38:	08013c88 	.word	0x08013c88
 8001b3c:	08013c98 	.word	0x08013c98
 8001b40:	08013ca0 	.word	0x08013ca0
 8001b44:	20000218 	.word	0x20000218
 8001b48:	08013cac 	.word	0x08013cac
 8001b4c:	08013cb8 	.word	0x08013cb8
 8001b50:	200002f4 	.word	0x200002f4

08001b54 <_Z9filtrLastf>:

constexpr float threshold = 2; //value%

float filtrLast(float val){
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	ed87 0a01 	vstr	s0, [r7, #4]
	constexpr float thresholdUp = 1 + (threshold / 100.f);
 8001b5e:	4b25      	ldr	r3, [pc, #148]	@ (8001bf4 <_Z9filtrLastf+0xa0>)
 8001b60:	60fb      	str	r3, [r7, #12]
	constexpr float thresholdDown = 1 - (threshold/100.f);
 8001b62:	4b25      	ldr	r3, [pc, #148]	@ (8001bf8 <_Z9filtrLastf+0xa4>)
 8001b64:	60bb      	str	r3, [r7, #8]

	static float last_verify = val;
 8001b66:	4b25      	ldr	r3, [pc, #148]	@ (8001bfc <_Z9filtrLastf+0xa8>)
 8001b68:	e8d3 3faf 	lda	r3, [r3]
 8001b6c:	f003 0301 	and.w	r3, r3, #1
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	bf0c      	ite	eq
 8001b74:	2301      	moveq	r3, #1
 8001b76:	2300      	movne	r3, #0
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d010      	beq.n	8001ba0 <_Z9filtrLastf+0x4c>
 8001b7e:	481f      	ldr	r0, [pc, #124]	@ (8001bfc <_Z9filtrLastf+0xa8>)
 8001b80:	f00d f812 	bl	800eba8 <__cxa_guard_acquire>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	bf14      	ite	ne
 8001b8a:	2301      	movne	r3, #1
 8001b8c:	2300      	moveq	r3, #0
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d005      	beq.n	8001ba0 <_Z9filtrLastf+0x4c>
 8001b94:	4a1a      	ldr	r2, [pc, #104]	@ (8001c00 <_Z9filtrLastf+0xac>)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6013      	str	r3, [r2, #0]
 8001b9a:	4818      	ldr	r0, [pc, #96]	@ (8001bfc <_Z9filtrLastf+0xa8>)
 8001b9c:	f00d f810 	bl	800ebc0 <__cxa_guard_release>
	if(val * thresholdDown > last_verify || val * thresholdUp < last_verify )
 8001ba0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ba4:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001c04 <_Z9filtrLastf+0xb0>
 8001ba8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bac:	4b14      	ldr	r3, [pc, #80]	@ (8001c00 <_Z9filtrLastf+0xac>)
 8001bae:	edd3 7a00 	vldr	s15, [r3]
 8001bb2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bba:	dc0d      	bgt.n	8001bd8 <_Z9filtrLastf+0x84>
 8001bbc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bc0:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001c08 <_Z9filtrLastf+0xb4>
 8001bc4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bc8:	4b0d      	ldr	r3, [pc, #52]	@ (8001c00 <_Z9filtrLastf+0xac>)
 8001bca:	edd3 7a00 	vldr	s15, [r3]
 8001bce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd6:	d504      	bpl.n	8001be2 <_Z9filtrLastf+0x8e>
	{
		last_verify = val;
 8001bd8:	4a09      	ldr	r2, [pc, #36]	@ (8001c00 <_Z9filtrLastf+0xac>)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6013      	str	r3, [r2, #0]
		return val;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	e001      	b.n	8001be6 <_Z9filtrLastf+0x92>
	}
	else
	{
		return last_verify;
 8001be2:	4b07      	ldr	r3, [pc, #28]	@ (8001c00 <_Z9filtrLastf+0xac>)
 8001be4:	681b      	ldr	r3, [r3, #0]
	}
}
 8001be6:	ee07 3a90 	vmov	s15, r3
 8001bea:	eeb0 0a67 	vmov.f32	s0, s15
 8001bee:	3710      	adds	r7, #16
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	3f828f5c 	.word	0x3f828f5c
 8001bf8:	3f7ae148 	.word	0x3f7ae148
 8001bfc:	20000250 	.word	0x20000250
 8001c00:	2000024c 	.word	0x2000024c
 8001c04:	3f7ae148 	.word	0x3f7ae148
 8001c08:	3f828f5c 	.word	0x3f828f5c

08001c0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>:
      struct _Alloc_hider : allocator_type // TODO check __is_final
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f00c ffeb 	bl	800ebf0 <_ZNSaIcED1Ev>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3708      	adds	r7, #8
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>:
      basic_string(const _CharT* __s, const _Alloc& __a = _Alloc())
 8001c24:	b5b0      	push	{r4, r5, r7, lr}
 8001c26:	b086      	sub	sp, #24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
      : _M_dataplus(_M_local_data(), __a)
 8001c30:	68fc      	ldr	r4, [r7, #12]
 8001c32:	68f8      	ldr	r0, [r7, #12]
 8001c34:	f000 f820 	bl	8001c78 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4620      	mov	r0, r4
 8001c40:	f000 f84b 	bl	8001cda <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
	if (__s == 0)
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d102      	bne.n	8001c50 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_+0x2c>
	  std::__throw_logic_error(__N("basic_string: "
 8001c4a:	480a      	ldr	r0, [pc, #40]	@ (8001c74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_+0x50>)
 8001c4c:	f00c ffd7 	bl	800ebfe <_ZSt19__throw_logic_errorPKc>
	const _CharT* __end = __s + traits_type::length(__s);
 8001c50:	68b8      	ldr	r0, [r7, #8]
 8001c52:	f7ff fc0a 	bl	800146a <_ZNSt11char_traitsIcE6lengthEPKc>
 8001c56:	4602      	mov	r2, r0
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	617b      	str	r3, [r7, #20]
	_M_construct(__s, __end, forward_iterator_tag());
 8001c5e:	462b      	mov	r3, r5
 8001c60:	697a      	ldr	r2, [r7, #20]
 8001c62:	68b9      	ldr	r1, [r7, #8]
 8001c64:	68f8      	ldr	r0, [r7, #12]
 8001c66:	f000 fd58 	bl	800271a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
      }
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3718      	adds	r7, #24
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bdb0      	pop	{r4, r5, r7, pc}
 8001c74:	08013cc0 	.word	0x08013cc0

08001c78 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data()
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	3308      	adds	r3, #8
 8001c84:	4618      	mov	r0, r3
 8001c86:	f000 f805 	bl	8001c94 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>
 8001c8a:	4603      	mov	r3, r0
      }
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>:
       *  @brief  Obtain a pointer to an object
       *  @param  __r  A reference to an object of type `element_type`
       *  @return `addressof(__r)`
      */
      static _GLIBCXX20_CONSTEXPR pointer
      pointer_to(element_type& __r) noexcept
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f805 	bl	8001cac <_ZSt9addressofIcEPT_RS0_>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <_ZSt9addressofIcEPT_RS0_>:
   *  @return   The actual address.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR _Tp*
    addressof(_Tp& __r) noexcept
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 f805 	bl	8001cc4 <_ZSt11__addressofIcEPT_RS0_>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <_ZSt11__addressofIcEPT_RS0_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>:
	_Alloc_hider(pointer __dat, const _Alloc& __a)
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b084      	sub	sp, #16
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	60f8      	str	r0, [r7, #12]
 8001ce2:	60b9      	str	r1, [r7, #8]
 8001ce4:	607a      	str	r2, [r7, #4]
	: allocator_type(__a), _M_p(__dat) { }
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	68f8      	ldr	r0, [r7, #12]
 8001cea:	f00c ff80 	bl	800ebee <_ZNSaIcEC1ERKS_>
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	68ba      	ldr	r2, [r7, #8]
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001cfe:	b480      	push	{r7}
 8001d00:	b083      	sub	sp, #12
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	370c      	adds	r7, #12
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
	...

08001d18 <app_main>:
constexpr float Kd = 0;
constexpr float Tt = 0.05;

// =========================================================================
void app_main(void)
{
 8001d18:	b5b0      	push	{r4, r5, r7, lr}
 8001d1a:	b0f2      	sub	sp, #456	@ 0x1c8
 8001d1c:	af00      	add	r7, sp, #0
    // nasluchiwanie com start
    HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001d1e:	2201      	movs	r2, #1
 8001d20:	49af      	ldr	r1, [pc, #700]	@ (8001fe0 <app_main+0x2c8>)
 8001d22:	48b0      	ldr	r0, [pc, #704]	@ (8001fe4 <app_main+0x2cc>)
 8001d24:	f00b f802 	bl	800cd2c <HAL_UART_Receive_IT>

    // start pwm
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001d28:	2100      	movs	r1, #0
 8001d2a:	48af      	ldr	r0, [pc, #700]	@ (8001fe8 <app_main+0x2d0>)
 8001d2c:	f009 fea6 	bl	800ba7c <HAL_TIM_PWM_Start>

    // uruchomienie czujnika
    BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 8001d30:	2301      	movs	r3, #1
 8001d32:	2203      	movs	r2, #3
 8001d34:	2101      	movs	r1, #1
 8001d36:	48ad      	ldr	r0, [pc, #692]	@ (8001fec <app_main+0x2d4>)
 8001d38:	f7ff fa1a 	bl	8001170 <BMP280_Init>

    // ======================================
    CsvLogger logger(&huart3);
 8001d3c:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001d40:	49a8      	ldr	r1, [pc, #672]	@ (8001fe4 <app_main+0x2cc>)
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff fe0c 	bl	8001960 <_ZN9CsvLoggerC1EP20__UART_HandleTypeDef>
    uint32_t now = 0;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8

    uint32_t last_pid_time = 0;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
    uint32_t last_monitor_time = 0;
 8001d54:	2300      	movs	r3, #0
 8001d56:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0

    bool safeData = false;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
    uint16_t numOfProbes = 0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	f8a7 31bc 	strh.w	r3, [r7, #444]	@ 0x1bc
    bool monitorData = false;
 8001d66:	2300      	movs	r3, #0
 8001d68:	f887 31bb 	strb.w	r3, [r7, #443]	@ 0x1bb
    // ======================================

    // ======================================================
    PID pid(dt, max_pwm, min_pwm, Kp, Ki, Kd, Tt);
 8001d6c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001d70:	ed9f 6b8f 	vldr	d6, [pc, #572]	@ 8001fb0 <app_main+0x298>
 8001d74:	ed9f 5b90 	vldr	d5, [pc, #576]	@ 8001fb8 <app_main+0x2a0>
 8001d78:	ed9f 4b91 	vldr	d4, [pc, #580]	@ 8001fc0 <app_main+0x2a8>
 8001d7c:	ed9f 3b92 	vldr	d3, [pc, #584]	@ 8001fc8 <app_main+0x2b0>
 8001d80:	ed9f 2b8d 	vldr	d2, [pc, #564]	@ 8001fb8 <app_main+0x2a0>
 8001d84:	ed9f 1b92 	vldr	d1, [pc, #584]	@ 8001fd0 <app_main+0x2b8>
 8001d88:	ed9f 0b93 	vldr	d0, [pc, #588]	@ 8001fd8 <app_main+0x2c0>
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff fc73 	bl	8001678 <_ZN3PIDC1Eddddddd>
    float yr = 28.f;
 8001d92:	4b97      	ldr	r3, [pc, #604]	@ (8001ff0 <app_main+0x2d8>)
 8001d94:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
    yrtest = yr;
 8001d98:	4a96      	ldr	r2, [pc, #600]	@ (8001ff4 <app_main+0x2dc>)
 8001d9a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001d9e:	6013      	str	r3, [r2, #0]
    int u = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
    uint16_t counter = 0;
 8001da6:	2300      	movs	r3, #0
 8001da8:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
    // ======================================================

    while(true)
    {
        if(Rn.new_data_ready){
 8001dac:	4b92      	ldr	r3, [pc, #584]	@ (8001ff8 <app_main+0x2e0>)
 8001dae:	7a1b      	ldrb	r3, [r3, #8]
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	f000 8146 	beq.w	8002044 <app_main+0x32c>
            switch(Rn.command_type){
 8001db8:	4b8f      	ldr	r3, [pc, #572]	@ (8001ff8 <app_main+0x2e0>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	3b01      	subs	r3, #1
 8001dbe:	2b04      	cmp	r3, #4
 8001dc0:	f200 8128 	bhi.w	8002014 <app_main+0x2fc>
 8001dc4:	a201      	add	r2, pc, #4	@ (adr r2, 8001dcc <app_main+0xb4>)
 8001dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dca:	bf00      	nop
 8001dcc:	08001de1 	.word	0x08001de1
 8001dd0:	08001dfd 	.word	0x08001dfd
 8001dd4:	08001e71 	.word	0x08001e71
 8001dd8:	08001e7f 	.word	0x08001e7f
 8001ddc:	08001f39 	.word	0x08001f39
                case 1:{ // start sharing data
                    safeData = true;
 8001de0:	2301      	movs	r3, #1
 8001de2:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
                    monitorData = false;
 8001de6:	2300      	movs	r3, #0
 8001de8:	f887 31bb 	strb.w	r3, [r7, #443]	@ 0x1bb
                    numOfProbes = Rn.received_number;
 8001dec:	4b82      	ldr	r3, [pc, #520]	@ (8001ff8 <app_main+0x2e0>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f8a7 31bc 	strh.w	r3, [r7, #444]	@ 0x1bc
                    counter = 0;
 8001df4:	2300      	movs	r3, #0
 8001df6:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
                }break;
 8001dfa:	e120      	b.n	800203e <app_main+0x326>
                case 2:{ // stop
                    safeData = false;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
                    monitorData = false;
 8001e02:	2300      	movs	r3, #0
 8001e04:	f887 31bb 	strb.w	r3, [r7, #443]	@ 0x1bb
                    u = 0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
                    Utest = 0;
 8001e0e:	4b7b      	ldr	r3, [pc, #492]	@ (8001ffc <app_main+0x2e4>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
                    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001e14:	4b74      	ldr	r3, [pc, #464]	@ (8001fe8 <app_main+0x2d0>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	635a      	str	r2, [r3, #52]	@ 0x34
                    std::string msg = {"proces stop\n"};
 8001e1c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e20:	4618      	mov	r0, r3
 8001e22:	f00c fee3 	bl	800ebec <_ZNSaIcEC1Ev>
 8001e26:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 8001e2a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e2e:	4974      	ldr	r1, [pc, #464]	@ (8002000 <app_main+0x2e8>)
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff fef7 	bl	8001c24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEPKcRKS3_>
 8001e36:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f00c fed8 	bl	800ebf0 <_ZNSaIcED1Ev>
                    HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(),msg.size() , 100);
 8001e40:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e44:	4618      	mov	r0, r3
 8001e46:	f000 fac1 	bl	80023cc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001e4a:	4604      	mov	r4, r0
 8001e4c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff ff54 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001e56:	4603      	mov	r3, r0
 8001e58:	b29a      	uxth	r2, r3
 8001e5a:	2364      	movs	r3, #100	@ 0x64
 8001e5c:	4621      	mov	r1, r4
 8001e5e:	4861      	ldr	r0, [pc, #388]	@ (8001fe4 <app_main+0x2cc>)
 8001e60:	f00a fec6 	bl	800cbf0 <HAL_UART_Transmit>
                }break;
 8001e64:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f000 fb17 	bl	800249c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001e6e:	e0e6      	b.n	800203e <app_main+0x326>
                case 3:{ // monitor only
                    monitorData = true;
 8001e70:	2301      	movs	r3, #1
 8001e72:	f887 31bb 	strb.w	r3, [r7, #443]	@ 0x1bb
                    safeData = false;
 8001e76:	2300      	movs	r3, #0
 8001e78:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
                }break;
 8001e7c:	e0df      	b.n	800203e <app_main+0x326>
                case 4:{
                    yr = Rn.receive_float_number;
 8001e7e:	4b5e      	ldr	r3, [pc, #376]	@ (8001ff8 <app_main+0x2e0>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
                    std::string msg = {"yr: " + std::to_string(yr) + "\n u: " + std::to_string(u)};
 8001e86:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001e8a:	ed97 0a6d 	vldr	s0, [r7, #436]	@ 0x1b4
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fba8 	bl	80015e4 <_ZNSt7__cxx119to_stringEf>
 8001e94:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001e98:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001e9c:	4959      	ldr	r1, [pc, #356]	@ (8002004 <app_main+0x2ec>)
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f000 fc95 	bl	80027ce <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001ea4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001ea8:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8001eac:	4a56      	ldr	r2, [pc, #344]	@ (8002008 <app_main+0x2f0>)
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f000 fca5 	bl	80027fe <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8001eb4:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001eb8:	f8d7 11b0 	ldr.w	r1, [r7, #432]	@ 0x1b0
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff fb57 	bl	8001570 <_ZNSt7__cxx119to_stringEi>
 8001ec2:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8001ec6:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001eca:	f507 72ac 	add.w	r2, r7, #344	@ 0x158
 8001ece:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f000 fcaa 	bl	800282c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
 8001ed8:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001edc:	4618      	mov	r0, r3
 8001ede:	f000 fadd 	bl	800249c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001ee2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f000 fad8 	bl	800249c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001eec:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f000 fad3 	bl	800249c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001ef6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001efa:	4618      	mov	r0, r3
 8001efc:	f000 face 	bl	800249c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
                    HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(),msg.size() , 100);
 8001f00:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001f04:	4618      	mov	r0, r3
 8001f06:	f000 fa61 	bl	80023cc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001f0a:	4604      	mov	r4, r0
 8001f0c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff fef4 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001f16:	4603      	mov	r3, r0
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	2364      	movs	r3, #100	@ 0x64
 8001f1c:	4621      	mov	r1, r4
 8001f1e:	4831      	ldr	r0, [pc, #196]	@ (8001fe4 <app_main+0x2cc>)
 8001f20:	f00a fe66 	bl	800cbf0 <HAL_UART_Transmit>
                    yrtest = yr;
 8001f24:	4a33      	ldr	r2, [pc, #204]	@ (8001ff4 <app_main+0x2dc>)
 8001f26:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001f2a:	6013      	str	r3, [r2, #0]
                }break;
 8001f2c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001f30:	4618      	mov	r0, r3
 8001f32:	f000 fab3 	bl	800249c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001f36:	e082      	b.n	800203e <app_main+0x326>
                case 5:{
                	std::string msg = "Status: \n yr: " + std::to_string(yr) + "\n ";
 8001f38:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 8001f3c:	ed97 0a6d 	vldr	s0, [r7, #436]	@ 0x1b4
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff fb4f 	bl	80015e4 <_ZNSt7__cxx119to_stringEf>
 8001f46:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001f4a:	f507 72c4 	add.w	r2, r7, #392	@ 0x188
 8001f4e:	492f      	ldr	r1, [pc, #188]	@ (800200c <app_main+0x2f4>)
 8001f50:	4618      	mov	r0, r3
 8001f52:	f000 fc3c 	bl	80027ce <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001f56:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8001f5a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001f5e:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001f62:	4a2b      	ldr	r2, [pc, #172]	@ (8002010 <app_main+0x2f8>)
 8001f64:	4618      	mov	r0, r3
 8001f66:	f000 fc4a 	bl	80027fe <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8001f6a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f000 fa94 	bl	800249c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001f74:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f000 fa8f 	bl	800249c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
                	HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(),msg.size(),100);
 8001f7e:	f107 0318 	add.w	r3, r7, #24
 8001f82:	4618      	mov	r0, r3
 8001f84:	f000 fa22 	bl	80023cc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001f88:	4604      	mov	r4, r0
 8001f8a:	f107 0318 	add.w	r3, r7, #24
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7ff feb5 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001f94:	4603      	mov	r3, r0
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	2364      	movs	r3, #100	@ 0x64
 8001f9a:	4621      	mov	r1, r4
 8001f9c:	4811      	ldr	r0, [pc, #68]	@ (8001fe4 <app_main+0x2cc>)
 8001f9e:	f00a fe27 	bl	800cbf0 <HAL_UART_Transmit>
                }break;
 8001fa2:	f107 0318 	add.w	r3, r7, #24
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f000 fa78 	bl	800249c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001fac:	e047      	b.n	800203e <app_main+0x326>
 8001fae:	bf00      	nop
 8001fb0:	a0000000 	.word	0xa0000000
 8001fb4:	3fa99999 	.word	0x3fa99999
	...
 8001fc0:	80000000 	.word	0x80000000
 8001fc4:	404f276c 	.word	0x404f276c
 8001fc8:	60000000 	.word	0x60000000
 8001fcc:	4021e666 	.word	0x4021e666
 8001fd0:	00000000 	.word	0x00000000
 8001fd4:	408f4000 	.word	0x408f4000
 8001fd8:	a0000000 	.word	0xa0000000
 8001fdc:	3fb99999 	.word	0x3fb99999
 8001fe0:	20000224 	.word	0x20000224
 8001fe4:	200002f4 	.word	0x200002f4
 8001fe8:	200002a8 	.word	0x200002a8
 8001fec:	20000254 	.word	0x20000254
 8001ff0:	41e00000 	.word	0x41e00000
 8001ff4:	20000390 	.word	0x20000390
 8001ff8:	20000214 	.word	0x20000214
 8001ffc:	2000038c 	.word	0x2000038c
 8002000:	08013cf4 	.word	0x08013cf4
 8002004:	08013d04 	.word	0x08013d04
 8002008:	08013d0c 	.word	0x08013d0c
 800200c:	08013d14 	.word	0x08013d14
 8002010:	08013d24 	.word	0x08013d24
                default:{
                    constexpr char msg[] = "nie znane polecenie\n";
 8002014:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8002018:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 800201c:	4a79      	ldr	r2, [pc, #484]	@ (8002204 <app_main+0x4ec>)
 800201e:	461c      	mov	r4, r3
 8002020:	4615      	mov	r5, r2
 8002022:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002024:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002026:	e895 0003 	ldmia.w	r5, {r0, r1}
 800202a:	6020      	str	r0, [r4, #0]
 800202c:	3404      	adds	r4, #4
 800202e:	7021      	strb	r1, [r4, #0]
                    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 100);
 8002030:	4639      	mov	r1, r7
 8002032:	2364      	movs	r3, #100	@ 0x64
 8002034:	2214      	movs	r2, #20
 8002036:	4874      	ldr	r0, [pc, #464]	@ (8002208 <app_main+0x4f0>)
 8002038:	f00a fdda 	bl	800cbf0 <HAL_UART_Transmit>
                }break;
 800203c:	bf00      	nop
            }
            Rn.new_data_ready = false;
 800203e:	4b73      	ldr	r3, [pc, #460]	@ (800220c <app_main+0x4f4>)
 8002040:	2200      	movs	r2, #0
 8002042:	721a      	strb	r2, [r3, #8]
        }

        if (HAL_GetTick() - last_pid_time >= dt_ms)
 8002044:	f002 fa12 	bl	800446c <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b63      	cmp	r3, #99	@ 0x63
 8002052:	bf8c      	ite	hi
 8002054:	2301      	movhi	r3, #1
 8002056:	2300      	movls	r3, #0
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b00      	cmp	r3, #0
 800205c:	f000 80a4 	beq.w	80021a8 <app_main+0x490>
        {
            last_pid_time = HAL_GetTick(); // Aktualizacja czasu
 8002060:	f002 fa04 	bl	800446c <HAL_GetTick>
 8002064:	f8c7 01c4 	str.w	r0, [r7, #452]	@ 0x1c4
            now = last_pid_time;
 8002068:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800206c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8

            temperature = BMP280_ReadTemperature();
 8002070:	f7ff f93c 	bl	80012ec <BMP280_ReadTemperature>
 8002074:	eef0 7a40 	vmov.f32	s15, s0
 8002078:	4b65      	ldr	r3, [pc, #404]	@ (8002210 <app_main+0x4f8>)
 800207a:	edc3 7a00 	vstr	s15, [r3]
            temperature = filtrLast(temperature); // if temperature > threshold return last;
 800207e:	4b64      	ldr	r3, [pc, #400]	@ (8002210 <app_main+0x4f8>)
 8002080:	edd3 7a00 	vldr	s15, [r3]
 8002084:	eeb0 0a67 	vmov.f32	s0, s15
 8002088:	f7ff fd64 	bl	8001b54 <_Z9filtrLastf>
 800208c:	eef0 7a40 	vmov.f32	s15, s0
 8002090:	4b5f      	ldr	r3, [pc, #380]	@ (8002210 <app_main+0x4f8>)
 8002092:	edc3 7a00 	vstr	s15, [r3]
            constexpr float sensor_glicth = 26.67;
 8002096:	4b5f      	ldr	r3, [pc, #380]	@ (8002214 <app_main+0x4fc>)
 8002098:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
            if (temperature <= -90.0f or temperature == sensor_glicth)
 800209c:	4b5c      	ldr	r3, [pc, #368]	@ (8002210 <app_main+0x4f8>)
 800209e:	edd3 7a00 	vldr	s15, [r3]
 80020a2:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8002218 <app_main+0x500>
 80020a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ae:	d909      	bls.n	80020c4 <app_main+0x3ac>
 80020b0:	4b57      	ldr	r3, [pc, #348]	@ (8002210 <app_main+0x4f8>)
 80020b2:	edd3 7a00 	vldr	s15, [r3]
 80020b6:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800221c <app_main+0x504>
 80020ba:	eef4 7a47 	vcmp.f32	s15, s14
 80020be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c2:	d112      	bne.n	80020ea <app_main+0x3d2>
            {
                // Resetujemy interfejs I2C
                HAL_I2C_DeInit(&hi2c1);
 80020c4:	4856      	ldr	r0, [pc, #344]	@ (8002220 <app_main+0x508>)
 80020c6:	f002 fef8 	bl	8004eba <HAL_I2C_DeInit>
                HAL_Delay(10);
 80020ca:	200a      	movs	r0, #10
 80020cc:	f002 f9da 	bl	8004484 <HAL_Delay>
                HAL_I2C_Init(&hi2c1);
 80020d0:	4853      	ldr	r0, [pc, #332]	@ (8002220 <app_main+0x508>)
 80020d2:	f002 fe57 	bl	8004d84 <HAL_I2C_Init>
                BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 80020d6:	2301      	movs	r3, #1
 80020d8:	2203      	movs	r2, #3
 80020da:	2101      	movs	r1, #1
 80020dc:	4850      	ldr	r0, [pc, #320]	@ (8002220 <app_main+0x508>)
 80020de:	f7ff f847 	bl	8001170 <BMP280_Init>

                // Krtka pauza na wstanie czujnika
                HAL_Delay(50);
 80020e2:	2032      	movs	r0, #50	@ 0x32
 80020e4:	f002 f9ce 	bl	8004484 <HAL_Delay>

                // Nie wykonujemy PID ani logowania w tym cyklu!
                continue;
 80020e8:	e08b      	b.n	8002202 <app_main+0x4ea>
            }

            u = pid.calculate(yr, temperature);
 80020ea:	f8d7 01b4 	ldr.w	r0, [r7, #436]	@ 0x1b4
 80020ee:	f7fe fa45 	bl	800057c <__aeabi_f2d>
 80020f2:	4604      	mov	r4, r0
 80020f4:	460d      	mov	r5, r1
 80020f6:	4b46      	ldr	r3, [pc, #280]	@ (8002210 <app_main+0x4f8>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7fe fa3e 	bl	800057c <__aeabi_f2d>
 8002100:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002104:	ec41 0b11 	vmov	d1, r0, r1
 8002108:	ec45 4b10 	vmov	d0, r4, r5
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff fb2d 	bl	800176c <_ZN3PID9calculateEdd>
 8002112:	ec53 2b10 	vmov	r2, r3, d0
 8002116:	4610      	mov	r0, r2
 8002118:	4619      	mov	r1, r3
 800211a:	f7fe fd37 	bl	8000b8c <__aeabi_d2iz>
 800211e:	4603      	mov	r3, r0
 8002120:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
		    Utest = u;
 8002124:	4a3f      	ldr	r2, [pc, #252]	@ (8002224 <app_main+0x50c>)
 8002126:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800212a:	6013      	str	r3, [r2, #0]
		    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, u);
 800212c:	4b3e      	ldr	r3, [pc, #248]	@ (8002228 <app_main+0x510>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 8002134:	635a      	str	r2, [r3, #52]	@ 0x34

            if(safeData){
 8002136:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 800213a:	2b00      	cmp	r3, #0
 800213c:	d034      	beq.n	80021a8 <app_main+0x490>
                logger.log(now, temperature,u);
 800213e:	4b34      	ldr	r3, [pc, #208]	@ (8002210 <app_main+0x4f8>)
 8002140:	edd3 7a00 	vldr	s15, [r3]
 8002144:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002148:	ee07 3a10 	vmov	s14, r3
 800214c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002150:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002154:	eef0 0a47 	vmov.f32	s1, s14
 8002158:	eeb0 0a67 	vmov.f32	s0, s15
 800215c:	f8d7 11a8 	ldr.w	r1, [r7, #424]	@ 0x1a8
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff fc0d 	bl	8001980 <_ZN9CsvLogger3logEmff>
                constexpr uint8_t safe_baundry = 50;
 8002166:	2332      	movs	r3, #50	@ 0x32
 8002168:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
                if(counter >= numOfProbes + safe_baundry)
 800216c:	f8b7 31bc 	ldrh.w	r3, [r7, #444]	@ 0x1bc
 8002170:	f103 0231 	add.w	r2, r3, #49	@ 0x31
 8002174:	f8b7 31ae 	ldrh.w	r3, [r7, #430]	@ 0x1ae
 8002178:	429a      	cmp	r2, r3
 800217a:	da10      	bge.n	800219e <app_main+0x486>
                {
                    // Symulacja komendy STOP
                    safeData = false;
 800217c:	2300      	movs	r3, #0
 800217e:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
                    u = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
                    Utest = 0;
 8002188:	4b26      	ldr	r3, [pc, #152]	@ (8002224 <app_main+0x50c>)
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
                    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 800218e:	4b26      	ldr	r3, [pc, #152]	@ (8002228 <app_main+0x510>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2200      	movs	r2, #0
 8002194:	635a      	str	r2, [r3, #52]	@ 0x34
                    counter = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
 800219c:	e004      	b.n	80021a8 <app_main+0x490>
                }
                else {
                    counter++;
 800219e:	f8b7 31ae 	ldrh.w	r3, [r7, #430]	@ 0x1ae
 80021a2:	3301      	adds	r3, #1
 80021a4:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
                }
            }
        }

        if(monitorData)
 80021a8:	f897 31bb 	ldrb.w	r3, [r7, #443]	@ 0x1bb
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	f43f adfd 	beq.w	8001dac <app_main+0x94>
        {
            if(HAL_GetTick() - last_monitor_time >= 5000)
 80021b2:	f002 f95b 	bl	800446c <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	f241 3287 	movw	r2, #4999	@ 0x1387
 80021c2:	4293      	cmp	r3, r2
 80021c4:	bf8c      	ite	hi
 80021c6:	2301      	movhi	r3, #1
 80021c8:	2300      	movls	r3, #0
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	f43f aded 	beq.w	8001dac <app_main+0x94>
            {
                last_monitor_time = HAL_GetTick();
 80021d2:	f002 f94b 	bl	800446c <HAL_GetTick>
 80021d6:	f8c7 01c0 	str.w	r0, [r7, #448]	@ 0x1c0
                logger.log(last_monitor_time, temperature, u);
 80021da:	4b0d      	ldr	r3, [pc, #52]	@ (8002210 <app_main+0x4f8>)
 80021dc:	edd3 7a00 	vldr	s15, [r3]
 80021e0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80021e4:	ee07 3a10 	vmov	s14, r3
 80021e8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80021ec:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 80021f0:	eef0 0a47 	vmov.f32	s1, s14
 80021f4:	eeb0 0a67 	vmov.f32	s0, s15
 80021f8:	f8d7 11c0 	ldr.w	r1, [r7, #448]	@ 0x1c0
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff fbbf 	bl	8001980 <_ZN9CsvLogger3logEmff>
            }
        }
    }
 8002202:	e5d3      	b.n	8001dac <app_main+0x94>
 8002204:	08013d28 	.word	0x08013d28
 8002208:	200002f4 	.word	0x200002f4
 800220c:	20000214 	.word	0x20000214
 8002210:	20000388 	.word	0x20000388
 8002214:	41d55c29 	.word	0x41d55c29
 8002218:	c2b40000 	.word	0xc2b40000
 800221c:	41d55c29 	.word	0x41d55c29
 8002220:	20000254 	.word	0x20000254
 8002224:	2000038c 	.word	0x2000038c
 8002228:	200002a8 	.word	0x200002a8

0800222c <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>:
    }

#if __cplusplus >= 202002L
  template<typename _Tp, typename... _Args>
    constexpr auto
    construct_at(_Tp* __location, _Args&&... __args)
 800222c:	b590      	push	{r4, r7, lr}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
    noexcept(noexcept(::new((void*)0) _Tp(std::declval<_Args>()...)))
    -> decltype(::new((void*)0) _Tp(std::declval<_Args>()...))
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4619      	mov	r1, r3
 800223a:	2001      	movs	r0, #1
 800223c:	f7ff f8f2 	bl	8001424 <_ZnwjPv>
 8002240:	4604      	mov	r4, r0
 8002242:	6838      	ldr	r0, [r7, #0]
 8002244:	f000 fb3c 	bl	80028c0 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 8002248:	4603      	mov	r3, r0
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	7023      	strb	r3, [r4, #0]
 800224e:	4623      	mov	r3, r4
 8002250:	4618      	mov	r0, r3
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	bd90      	pop	{r4, r7, pc}

08002258 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc>:
    char_traits<_CharT>::
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
      std::size_t __i = 0;
 8002260:	2300      	movs	r3, #0
 8002262:	60fb      	str	r3, [r7, #12]
      while (!eq(__p[__i], char_type()))
 8002264:	e002      	b.n	800226c <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc+0x14>
        ++__i;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	3301      	adds	r3, #1
 800226a:	60fb      	str	r3, [r7, #12]
      while (!eq(__p[__i], char_type()))
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	4413      	add	r3, r2
 8002272:	2200      	movs	r2, #0
 8002274:	72fa      	strb	r2, [r7, #11]
 8002276:	f107 020b 	add.w	r2, r7, #11
 800227a:	4611      	mov	r1, r2
 800227c:	4618      	mov	r0, r3
 800227e:	f000 fb2a 	bl	80028d6 <_ZN9__gnu_cxx11char_traitsIcE2eqERKcS3_>
 8002282:	4603      	mov	r3, r0
 8002284:	f083 0301 	eor.w	r3, r3, #1
 8002288:	b2db      	uxtb	r3, r3
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1eb      	bne.n	8002266 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc+0xe>
      return __i;
 800228e:	68fb      	ldr	r3, [r7, #12]
    }
 8002290:	4618      	mov	r0, r3
 8002292:	3710      	adds	r7, #16
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj>:
    char_traits<_CharT>::
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
      if (__n == 0)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d101      	bne.n	80022ae <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x16>
	return __s1;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	e028      	b.n	8002300 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
      if (std::__is_constant_evaluated())
 80022ae:	f7ff f8a9 	bl	8001404 <__is_constant_evaluated>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d01d      	beq.n	80022f4 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x5c>
	  if (__s1 == __s2) // unlikely, but saves a lot of work
 80022b8:	68fa      	ldr	r2, [r7, #12]
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d101      	bne.n	80022c4 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x2c>
	    return __s1;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	e01d      	b.n	8002300 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
	  char_type* __tmp = new char_type[__n];
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f00c fc8e 	bl	800ebe8 <_Znaj>
 80022cc:	4603      	mov	r3, r0
 80022ce:	617b      	str	r3, [r7, #20]
	  copy(__tmp, __s2, __n);
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	68b9      	ldr	r1, [r7, #8]
 80022d4:	6978      	ldr	r0, [r7, #20]
 80022d6:	f000 f817 	bl	8002308 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
	  copy(__s1, __tmp, __n);
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	6979      	ldr	r1, [r7, #20]
 80022de:	68f8      	ldr	r0, [r7, #12]
 80022e0:	f000 f812 	bl	8002308 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
	  delete[] __tmp;
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d002      	beq.n	80022f0 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x58>
 80022ea:	6978      	ldr	r0, [r7, #20]
 80022ec:	f00c fc5a 	bl	800eba4 <_ZdaPv>
	  return __s1;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	e005      	b.n	8002300 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
      __builtin_memmove(__s1, __s2, __n * sizeof(char_type));
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	68b9      	ldr	r1, [r7, #8]
 80022f8:	68f8      	ldr	r0, [r7, #12]
 80022fa:	f00d fd81 	bl	800fe00 <memmove>
      return __s1;
 80022fe:	68fb      	ldr	r3, [r7, #12]
    }
 8002300:	4618      	mov	r0, r3
 8002302:	3718      	adds	r7, #24
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>:
    char_traits<_CharT>::
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
      if (__n == 0)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d101      	bne.n	800231e <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x16>
	return __s1;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	e022      	b.n	8002364 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x5c>
      if (std::__is_constant_evaluated())
 800231e:	f7ff f871 	bl	8001404 <__is_constant_evaluated>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d014      	beq.n	8002352 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x4a>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8002328:	2300      	movs	r3, #0
 800232a:	617b      	str	r3, [r7, #20]
 800232c:	e00b      	b.n	8002346 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x3e>
	    std::construct_at(__s1 + __i, __s2[__i]);
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	18d0      	adds	r0, r2, r3
 8002334:	68ba      	ldr	r2, [r7, #8]
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	4413      	add	r3, r2
 800233a:	4619      	mov	r1, r3
 800233c:	f7ff ff76 	bl	800222c <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	3301      	adds	r3, #1
 8002344:	617b      	str	r3, [r7, #20]
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	429a      	cmp	r2, r3
 800234c:	d3ef      	bcc.n	800232e <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x26>
	  return __s1;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	e008      	b.n	8002364 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x5c>
      __builtin_memcpy(__s1, __s2, __n * sizeof(char_type));
 8002352:	68fa      	ldr	r2, [r7, #12]
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	4610      	mov	r0, r2
 8002358:	4619      	mov	r1, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	461a      	mov	r2, r3
 800235e:	f00d fe4a 	bl	800fff6 <memcpy>
      return __s1;
 8002362:	68fb      	ldr	r3, [r7, #12]
    }
 8002364:	4618      	mov	r0, r3
 8002366:	3718      	adds	r7, #24
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>:
    char_traits<_CharT>::
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	4613      	mov	r3, r2
 8002378:	71fb      	strb	r3, [r7, #7]
      if (std::__is_constant_evaluated())
 800237a:	f7ff f843 	bl	8001404 <__is_constant_evaluated>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d013      	beq.n	80023ac <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x40>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	e00a      	b.n	80023a0 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x34>
	    std::construct_at(__s + __i, __a);
 800238a:	68fa      	ldr	r2, [r7, #12]
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	4413      	add	r3, r2
 8002390:	1dfa      	adds	r2, r7, #7
 8002392:	4611      	mov	r1, r2
 8002394:	4618      	mov	r0, r3
 8002396:	f000 fab2 	bl	80028fe <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	3301      	adds	r3, #1
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d3f0      	bcc.n	800238a <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x1e>
	  return __s;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	e00b      	b.n	80023c4 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x58>
	  if (__n)
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d007      	beq.n	80023c2 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x56>
	      __builtin_memcpy(&__c, __builtin_addressof(__a), 1);
 80023b2:	79fb      	ldrb	r3, [r7, #7]
 80023b4:	74fb      	strb	r3, [r7, #19]
	      __builtin_memset(__s, __c, __n);
 80023b6:	7cfb      	ldrb	r3, [r7, #19]
 80023b8:	68ba      	ldr	r2, [r7, #8]
 80023ba:	4619      	mov	r1, r3
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f00d fd39 	bl	800fe34 <memset>
      return __s;
 80023c2:	68fb      	ldr	r3, [r7, #12]
    }
 80023c4:	4618      	mov	r0, r3
 80023c6:	3718      	adds	r7, #24
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
      c_str() const _GLIBCXX_NOEXCEPT
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
      { return _M_data(); }
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f000 faa8 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80023da:	4603      	mov	r3, r0
 80023dc:	4618      	mov	r0, r3
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>:
namespace __detail
{
  // Generic implementation for arbitrary bases.
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR unsigned
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 80023e4:	b480      	push	{r7}
 80023e6:	b087      	sub	sp, #28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
    {
      static_assert(is_integral<_Tp>::value, "implementation bug");
      static_assert(is_unsigned<_Tp>::value, "implementation bug");

      unsigned __n = 1;
 80023ee:	2301      	movs	r3, #1
 80023f0:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	fb03 f303 	mul.w	r3, r3, r3
 80023f8:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	fb02 f303 	mul.w	r3, r2, r3
 8002402:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 8002404:	683a      	ldr	r2, [r7, #0]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	fb02 f303 	mul.w	r3, r2, r3
 800240c:	60bb      	str	r3, [r7, #8]
      for (;;)
	{
	  if (__value < (unsigned)__base) return __n;
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	429a      	cmp	r2, r3
 8002414:	d201      	bcs.n	800241a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x36>
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	e01d      	b.n	8002456 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b2) return __n + 1;
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	429a      	cmp	r2, r3
 8002420:	d202      	bcs.n	8002428 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x44>
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	3301      	adds	r3, #1
 8002426:	e016      	b.n	8002456 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b3) return __n + 2;
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	429a      	cmp	r2, r3
 800242e:	d202      	bcs.n	8002436 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x52>
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	3302      	adds	r3, #2
 8002434:	e00f      	b.n	8002456 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b4) return __n + 3;
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	429a      	cmp	r2, r3
 800243c:	d202      	bcs.n	8002444 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x60>
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	3303      	adds	r3, #3
 8002442:	e008      	b.n	8002456 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  __value /= __b4;
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	fbb2 f3f3 	udiv	r3, r2, r3
 800244c:	607b      	str	r3, [r7, #4]
	  __n += 4;
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	3304      	adds	r3, #4
 8002452:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 8002454:	e7db      	b.n	800240e <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x2a>
	}
    }
 8002456:	4618      	mov	r0, r3
 8002458:	371c      	adds	r7, #28
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr

08002462 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>:
      basic_string(size_type __n, _CharT __c, const _Alloc& __a = _Alloc())
 8002462:	b590      	push	{r4, r7, lr}
 8002464:	b085      	sub	sp, #20
 8002466:	af00      	add	r7, sp, #0
 8002468:	60f8      	str	r0, [r7, #12]
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	603b      	str	r3, [r7, #0]
 800246e:	4613      	mov	r3, r2
 8002470:	71fb      	strb	r3, [r7, #7]
      : _M_dataplus(_M_local_data(), __a)
 8002472:	68fc      	ldr	r4, [r7, #12]
 8002474:	68f8      	ldr	r0, [r7, #12]
 8002476:	f7ff fbff 	bl	8001c78 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 800247a:	4603      	mov	r3, r0
 800247c:	683a      	ldr	r2, [r7, #0]
 800247e:	4619      	mov	r1, r3
 8002480:	4620      	mov	r0, r4
 8002482:	f7ff fc2a 	bl	8001cda <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
      { _M_construct(__n, __c); }
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	461a      	mov	r2, r3
 800248a:	68b9      	ldr	r1, [r7, #8]
 800248c:	68f8      	ldr	r0, [r7, #12]
 800248e:	f000 fa58 	bl	8002942 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	4618      	mov	r0, r3
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	bd90      	pop	{r4, r7, pc}

0800249c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
      ~basic_string()
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
      { _M_dispose(); }
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 fa96 	bl	80029d6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7ff fbad 	bl	8001c0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4618      	mov	r0, r3
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
      operator[](size_type __pos)
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
	__glibcxx_assert(__pos <= size());
 80024c6:	f7fe ff9d 	bl	8001404 <__is_constant_evaluated>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d008      	beq.n	80024e2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff fc14 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80024d6:	4602      	mov	r2, r0
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	4293      	cmp	r3, r2
 80024dc:	d901      	bls.n	80024e2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 80024de:	2301      	movs	r3, #1
 80024e0:	e000      	b.n	80024e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x28>
 80024e2:	2300      	movs	r3, #0
 80024e4:	2b00      	cmp	r3, #0
	return _M_data()[__pos];
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 fa1f 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80024ec:	4602      	mov	r2, r0
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	4413      	add	r3, r2
      }
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>:
  // Write an unsigned integer value to the range [first,first+len).
  // The caller is required to provide a buffer of exactly the right size
  // (which can be determined by the __to_chars_len function).
  template<typename _Tp>
    void
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 80024fc:	b480      	push	{r7}
 80024fe:	b089      	sub	sp, #36	@ 0x24
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
	"0001020304050607080910111213141516171819"
	"2021222324252627282930313233343536373839"
	"4041424344454647484950515253545556575859"
	"6061626364656667686970717273747576777879"
	"8081828384858687888990919293949596979899";
      unsigned __pos = __len - 1;
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	3b01      	subs	r3, #1
 800250c:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 800250e:	e024      	b.n	800255a <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x5e>
	{
	  auto const __num = (__val % 100) * 2;
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	4b23      	ldr	r3, [pc, #140]	@ (80025a0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 8002514:	fba3 1302 	umull	r1, r3, r3, r2
 8002518:	095b      	lsrs	r3, r3, #5
 800251a:	2164      	movs	r1, #100	@ 0x64
 800251c:	fb01 f303 	mul.w	r3, r1, r3
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a1d      	ldr	r2, [pc, #116]	@ (80025a0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 800252a:	fba2 2303 	umull	r2, r3, r2, r3
 800252e:	095b      	lsrs	r3, r3, #5
 8002530:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	1c5a      	adds	r2, r3, #1
 8002536:	68f9      	ldr	r1, [r7, #12]
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	440b      	add	r3, r1
 800253c:	4919      	ldr	r1, [pc, #100]	@ (80025a4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 800253e:	5c8a      	ldrb	r2, [r1, r2]
 8002540:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	3b01      	subs	r3, #1
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	4413      	add	r3, r2
 800254a:	4916      	ldr	r1, [pc, #88]	@ (80025a4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 800254c:	697a      	ldr	r2, [r7, #20]
 800254e:	440a      	add	r2, r1
 8002550:	7812      	ldrb	r2, [r2, #0]
 8002552:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	3b02      	subs	r3, #2
 8002558:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2b63      	cmp	r3, #99	@ 0x63
 800255e:	d8d7      	bhi.n	8002510 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x14>
	}
      if (__val >= 10)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b09      	cmp	r3, #9
 8002564:	d910      	bls.n	8002588 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x8c>
	{
	  auto const __num = __val * 2;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	1c5a      	adds	r2, r3, #1
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	3301      	adds	r3, #1
 8002574:	490b      	ldr	r1, [pc, #44]	@ (80025a4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8002576:	5c8a      	ldrb	r2, [r1, r2]
 8002578:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 800257a:	4a0a      	ldr	r2, [pc, #40]	@ (80025a4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	4413      	add	r3, r2
 8002580:	781a      	ldrb	r2, [r3, #0]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	701a      	strb	r2, [r3, #0]
	}
      else
	__first[0] = '0' + __val;
    }
 8002586:	e005      	b.n	8002594 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x98>
	__first[0] = '0' + __val;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	b2db      	uxtb	r3, r3
 800258c:	3330      	adds	r3, #48	@ 0x30
 800258e:	b2da      	uxtb	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	701a      	strb	r2, [r3, #0]
    }
 8002594:	bf00      	nop
 8002596:	3724      	adds	r7, #36	@ 0x24
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr
 80025a0:	51eb851f 	.word	0x51eb851f
 80025a4:	08013de8 	.word	0x08013de8

080025a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
      basic_string(basic_string&& __str) noexcept
 80025a8:	b5b0      	push	{r4, r5, r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
      : _M_dataplus(_M_local_data(), std::move(__str._M_get_allocator()))
 80025b2:	687c      	ldr	r4, [r7, #4]
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f7ff fb5f 	bl	8001c78 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 80025ba:	4605      	mov	r5, r0
 80025bc:	6838      	ldr	r0, [r7, #0]
 80025be:	f000 fa21 	bl	8002a04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 80025c2:	4603      	mov	r3, r0
 80025c4:	4618      	mov	r0, r3
 80025c6:	f000 fa28 	bl	8002a1a <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>
 80025ca:	4603      	mov	r3, r0
 80025cc:	461a      	mov	r2, r3
 80025ce:	4629      	mov	r1, r5
 80025d0:	4620      	mov	r0, r4
 80025d2:	f000 fa2d 	bl	8002a30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcOS3_>
	if (__str._M_is_local())
 80025d6:	6838      	ldr	r0, [r7, #0]
 80025d8:	f000 fa40 	bl	8002a5c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d010      	beq.n	8002604 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x5c>
	    traits_type::copy(_M_local_buf, __str._M_local_buf,
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f103 0408 	add.w	r4, r3, #8
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	f103 0508 	add.w	r5, r3, #8
			      __str.length() + 1);
 80025ee:	6838      	ldr	r0, [r7, #0]
 80025f0:	f000 f866 	bl	80026c0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80025f4:	4603      	mov	r3, r0
	    traits_type::copy(_M_local_buf, __str._M_local_buf,
 80025f6:	3301      	adds	r3, #1
 80025f8:	461a      	mov	r2, r3
 80025fa:	4629      	mov	r1, r5
 80025fc:	4620      	mov	r0, r4
 80025fe:	f7fe ff6d 	bl	80014dc <_ZNSt11char_traitsIcE4copyEPcPKcj>
 8002602:	e00d      	b.n	8002620 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x78>
	    _M_data(__str._M_data());
 8002604:	6838      	ldr	r0, [r7, #0]
 8002606:	f000 f990 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800260a:	4603      	mov	r3, r0
 800260c:	4619      	mov	r1, r3
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 fa41 	bl	8002a96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__str._M_allocated_capacity);
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	4619      	mov	r1, r3
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 fa49 	bl	8002ab2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
	_M_length(__str.length());
 8002620:	6838      	ldr	r0, [r7, #0]
 8002622:	f000 f84d 	bl	80026c0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8002626:	4603      	mov	r3, r0
 8002628:	4619      	mov	r1, r3
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f000 fa4f 	bl	8002ace <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>
	__str._M_data(__str._M_local_data());
 8002630:	6838      	ldr	r0, [r7, #0]
 8002632:	f7ff fb21 	bl	8001c78 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002636:	4603      	mov	r3, r0
 8002638:	4619      	mov	r1, r3
 800263a:	6838      	ldr	r0, [r7, #0]
 800263c:	f000 fa2b 	bl	8002a96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	__str._M_set_length(0);
 8002640:	2100      	movs	r1, #0
 8002642:	6838      	ldr	r0, [r7, #0]
 8002644:	f000 fa51 	bl	8002aea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4618      	mov	r0, r3
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bdb0      	pop	{r4, r5, r7, pc}

08002652 <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_jPKS8_St9__va_listEjSB_z>:
    }

  // Helper for the to_string / to_wstring functions.
  template<typename _String, typename _CharT = typename _String::value_type>
    _String
    __to_xstring(int (*__convf) (_CharT*, std::size_t, const _CharT*,
 8002652:	b408      	push	{r3}
 8002654:	b590      	push	{r4, r7, lr}
 8002656:	b088      	sub	sp, #32
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
				 __builtin_va_list), std::size_t __n,
		 const _CharT* __fmt, ...)
    {
      // XXX Eventually the result should be constructed in-place in
      // the __cxx11 string, likely with the help of internal hooks.
      _CharT* __s = static_cast<_CharT*>(__builtin_alloca(sizeof(_CharT)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3307      	adds	r3, #7
 8002664:	08db      	lsrs	r3, r3, #3
 8002666:	00db      	lsls	r3, r3, #3
 8002668:	ebad 0d03 	sub.w	sp, sp, r3
 800266c:	466b      	mov	r3, sp
 800266e:	3307      	adds	r3, #7
 8002670:	08db      	lsrs	r3, r3, #3
 8002672:	00db      	lsls	r3, r3, #3
 8002674:	61fb      	str	r3, [r7, #28]
							  * __n));

      __builtin_va_list __args;
      __builtin_va_start(__args, __fmt);
 8002676:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800267a:	613b      	str	r3, [r7, #16]

      const int __len = __convf(__s, __n, __fmt, __args);
 800267c:	68bc      	ldr	r4, [r7, #8]
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002682:	6879      	ldr	r1, [r7, #4]
 8002684:	69f8      	ldr	r0, [r7, #28]
 8002686:	47a0      	blx	r4
 8002688:	61b8      	str	r0, [r7, #24]

      __builtin_va_end(__args);

      return _String(__s, __s + __len);
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	69fa      	ldr	r2, [r7, #28]
 800268e:	18d4      	adds	r4, r2, r3
 8002690:	f107 0314 	add.w	r3, r7, #20
 8002694:	4618      	mov	r0, r3
 8002696:	f00c faa9 	bl	800ebec <_ZNSaIcEC1Ev>
 800269a:	f107 0314 	add.w	r3, r7, #20
 800269e:	4622      	mov	r2, r4
 80026a0:	69f9      	ldr	r1, [r7, #28]
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 fa3c 	bl	8002b20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPcvEET_S7_RKS3_>
 80026a8:	f107 0314 	add.w	r3, r7, #20
 80026ac:	4618      	mov	r0, r3
 80026ae:	f00c fa9f 	bl	800ebf0 <_ZNSaIcED1Ev>
    }
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	3720      	adds	r7, #32
 80026b6:	46bd      	mov	sp, r7
 80026b8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80026bc:	b001      	add	sp, #4
 80026be:	4770      	bx	lr

080026c0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
      length() const _GLIBCXX_NOEXCEPT
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	4618      	mov	r0, r3
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tagEN6_GuardC1EPS4_>:

	// Check for out_of_range and length_error exceptions.
	struct _Guard
	{
	  _GLIBCXX20_CONSTEXPR
	  explicit _Guard(basic_string* __s) : _M_guarded(__s) { }
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4618      	mov	r0, r3
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr

080026f6 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tagEN6_GuardD1Ev>:

	  _GLIBCXX20_CONSTEXPR
	  ~_Guard() { if (_M_guarded) _M_guarded->_M_dispose(); }
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b082      	sub	sp, #8
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d004      	beq.n	8002710 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tagEN6_GuardD1Ev+0x1a>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4618      	mov	r0, r3
 800270c:	f000 f963 	bl	80029d6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4618      	mov	r0, r3
 8002714:	3708      	adds	r7, #8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}

0800271a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
      basic_string<_CharT, _Traits, _Alloc>::
 800271a:	b580      	push	{r7, lr}
 800271c:	b088      	sub	sp, #32
 800271e:	af00      	add	r7, sp, #0
 8002720:	60f8      	str	r0, [r7, #12]
 8002722:	60b9      	str	r1, [r7, #8]
 8002724:	607a      	str	r2, [r7, #4]
 8002726:	703b      	strb	r3, [r7, #0]
	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));
 8002728:	6879      	ldr	r1, [r7, #4]
 800272a:	68b8      	ldr	r0, [r7, #8]
 800272c:	f000 fa1d 	bl	8002b6a <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 8002730:	4603      	mov	r3, r0
 8002732:	617b      	str	r3, [r7, #20]
	if (__dnew > size_type(_S_local_capacity))
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	2b0f      	cmp	r3, #15
 8002738:	d911      	bls.n	800275e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>
	    _M_data(_M_create(__dnew, size_type(0)));
 800273a:	f107 0314 	add.w	r3, r7, #20
 800273e:	2200      	movs	r2, #0
 8002740:	4619      	mov	r1, r3
 8002742:	68f8      	ldr	r0, [r7, #12]
 8002744:	f000 fa26 	bl	8002b94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8002748:	4603      	mov	r3, r0
 800274a:	4619      	mov	r1, r3
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f000 f9a2 	bl	8002a96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__dnew);
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	4619      	mov	r1, r3
 8002756:	68f8      	ldr	r0, [r7, #12]
 8002758:	f000 f9ab 	bl	8002ab2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
 800275c:	e019      	b.n	8002792 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x78>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	61fb      	str	r3, [r7, #28]
	if (std::is_constant_evaluated())
 8002762:	f7fe fe57 	bl	8001414 <_ZSt21is_constant_evaluatedv>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d00e      	beq.n	800278a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x70>
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 800276c:	2300      	movs	r3, #0
 800276e:	61bb      	str	r3, [r7, #24]
 8002770:	e008      	b.n	8002784 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x6a>
	    _M_local_buf[__i] = _CharT();
 8002772:	69fa      	ldr	r2, [r7, #28]
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	4413      	add	r3, r2
 8002778:	3308      	adds	r3, #8
 800277a:	2200      	movs	r2, #0
 800277c:	701a      	strb	r2, [r3, #0]
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	3301      	adds	r3, #1
 8002782:	61bb      	str	r3, [r7, #24]
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	2b0f      	cmp	r3, #15
 8002788:	d9f3      	bls.n	8002772 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>
	return _M_local_data();
 800278a:	69f8      	ldr	r0, [r7, #28]
 800278c:	f7ff fa74 	bl	8001c78 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002790:	bf00      	nop

	  basic_string* _M_guarded;
	} __guard(this);
 8002792:	f107 0310 	add.w	r3, r7, #16
 8002796:	68f9      	ldr	r1, [r7, #12]
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ff9d 	bl	80026d8 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tagEN6_GuardC1EPS4_>

	this->_S_copy_chars(_M_data(), __beg, __end);
 800279e:	68f8      	ldr	r0, [r7, #12]
 80027a0:	f000 f8c3 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80027a4:	4603      	mov	r3, r0
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	68b9      	ldr	r1, [r7, #8]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f000 fa3c 	bl	8002c28 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>

	__guard._M_guarded = 0;
 80027b0:	2300      	movs	r3, #0
 80027b2:	613b      	str	r3, [r7, #16]

	_M_set_length(__dnew);
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	4619      	mov	r1, r3
 80027b8:	68f8      	ldr	r0, [r7, #12]
 80027ba:	f000 f996 	bl	8002aea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 80027be:	f107 0310 	add.w	r3, r7, #16
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff ff97 	bl	80026f6 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tagEN6_GuardD1Ev>
 80027c8:	3720      	adds	r7, #32
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>:
    operator+(const _CharT* __lhs,
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b084      	sub	sp, #16
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	60f8      	str	r0, [r7, #12]
 80027d6:	60b9      	str	r1, [r7, #8]
 80027d8:	607a      	str	r2, [r7, #4]
    { return std::move(__rhs.insert(0, __lhs)); }
 80027da:	68ba      	ldr	r2, [r7, #8]
 80027dc:	2100      	movs	r1, #0
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 fa34 	bl	8002c4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjPKc>
 80027e4:	4603      	mov	r3, r0
 80027e6:	4618      	mov	r0, r3
 80027e8:	f000 fa46 	bl	8002c78 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80027ec:	4603      	mov	r3, r0
 80027ee:	4619      	mov	r1, r3
 80027f0:	68f8      	ldr	r0, [r7, #12]
 80027f2:	f7ff fed9 	bl	80025a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 80027fe:	b580      	push	{r7, lr}
 8002800:	b084      	sub	sp, #16
 8002802:	af00      	add	r7, sp, #0
 8002804:	60f8      	str	r0, [r7, #12]
 8002806:	60b9      	str	r1, [r7, #8]
 8002808:	607a      	str	r2, [r7, #4]
    { return std::move(__lhs.append(__rhs)); }
 800280a:	6879      	ldr	r1, [r7, #4]
 800280c:	68b8      	ldr	r0, [r7, #8]
 800280e:	f000 fa3f 	bl	8002c90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 8002812:	4603      	mov	r3, r0
 8002814:	4618      	mov	r0, r3
 8002816:	f000 fa2f 	bl	8002c78 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 800281a:	4603      	mov	r3, r0
 800281c:	4619      	mov	r1, r3
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f7ff fec2 	bl	80025a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8002824:	68f8      	ldr	r0, [r7, #12]
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b087      	sub	sp, #28
 8002830:	af00      	add	r7, sp, #0
 8002832:	60f8      	str	r0, [r7, #12]
 8002834:	60b9      	str	r1, [r7, #8]
 8002836:	607a      	str	r2, [r7, #4]
      bool __use_rhs = false;
 8002838:	2300      	movs	r3, #0
 800283a:	75fb      	strb	r3, [r7, #23]
	__use_rhs = true;
 800283c:	2301      	movs	r3, #1
 800283e:	75fb      	strb	r3, [r7, #23]
      if (__use_rhs)
 8002840:	7dfb      	ldrb	r3, [r7, #23]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d02b      	beq.n	800289e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x72>
	  const auto __size = __lhs.size() + __rhs.size();
 8002846:	68b8      	ldr	r0, [r7, #8]
 8002848:	f7ff fa59 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800284c:	4604      	mov	r4, r0
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7ff fa55 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002854:	4603      	mov	r3, r0
 8002856:	4423      	add	r3, r4
 8002858:	613b      	str	r3, [r7, #16]
	  if (__size > __lhs.capacity() && __size <= __rhs.capacity())
 800285a:	68b8      	ldr	r0, [r7, #8]
 800285c:	f000 fa34 	bl	8002cc8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	4293      	cmp	r3, r2
 8002866:	d908      	bls.n	800287a <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x4e>
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f000 fa2d 	bl	8002cc8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 800286e:	4602      	mov	r2, r0
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	4293      	cmp	r3, r2
 8002874:	d801      	bhi.n	800287a <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x4e>
 8002876:	2301      	movs	r3, #1
 8002878:	e000      	b.n	800287c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x50>
 800287a:	2300      	movs	r3, #0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d00e      	beq.n	800289e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x72>
	    return std::move(__rhs.insert(0, __lhs));
 8002880:	68ba      	ldr	r2, [r7, #8]
 8002882:	2100      	movs	r1, #0
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f000 fa31 	bl	8002cec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>
 800288a:	4603      	mov	r3, r0
 800288c:	4618      	mov	r0, r3
 800288e:	f000 f9f3 	bl	8002c78 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8002892:	4603      	mov	r3, r0
 8002894:	4619      	mov	r1, r3
 8002896:	68f8      	ldr	r0, [r7, #12]
 8002898:	f7ff fe86 	bl	80025a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 800289c:	e00c      	b.n	80028b8 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x8c>
      return std::move(__lhs.append(__rhs));
 800289e:	6879      	ldr	r1, [r7, #4]
 80028a0:	68b8      	ldr	r0, [r7, #8]
 80028a2:	f000 fa3d 	bl	8002d20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 80028a6:	4603      	mov	r3, r0
 80028a8:	4618      	mov	r0, r3
 80028aa:	f000 f9e5 	bl	8002c78 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80028ae:	4603      	mov	r3, r0
 80028b0:	4619      	mov	r1, r3
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f7ff fe78 	bl	80025a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    }
 80028b8:	68f8      	ldr	r0, [r7, #12]
 80028ba:	371c      	adds	r7, #28
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd90      	pop	{r4, r7, pc}

080028c0 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4618      	mov	r0, r3
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <_ZN9__gnu_cxx11char_traitsIcE2eqERKcS3_>:
      eq(const char_type& __c1, const char_type& __c2)
 80028d6:	b480      	push	{r7}
 80028d8:	b083      	sub	sp, #12
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
 80028de:	6039      	str	r1, [r7, #0]
      { return __c1 == __c2; }
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	781a      	ldrb	r2, [r3, #0]
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	bf0c      	ite	eq
 80028ec:	2301      	moveq	r3, #1
 80028ee:	2300      	movne	r3, #0
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	4618      	mov	r0, r3
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr

080028fe <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>:
    construct_at(_Tp* __location, _Args&&... __args)
 80028fe:	b590      	push	{r4, r7, lr}
 8002900:	b083      	sub	sp, #12
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
 8002906:	6039      	str	r1, [r7, #0]
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4619      	mov	r1, r3
 800290c:	2001      	movs	r0, #1
 800290e:	f7fe fd89 	bl	8001424 <_ZnwjPv>
 8002912:	4604      	mov	r4, r0
 8002914:	6838      	ldr	r0, [r7, #0]
 8002916:	f000 fa1a 	bl	8002d4e <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>
 800291a:	4603      	mov	r3, r0
 800291c:	781b      	ldrb	r3, [r3, #0]
 800291e:	7023      	strb	r3, [r4, #0]
 8002920:	4623      	mov	r3, r4
 8002922:	4618      	mov	r0, r3
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	bd90      	pop	{r4, r7, pc}

0800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>:
      _M_data() const
 800292a:	b480      	push	{r7}
 800292c:	b083      	sub	sp, #12
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
      { return _M_dataplus._M_p; }
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4618      	mov	r0, r3
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>:

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    void
    basic_string<_CharT, _Traits, _Alloc>::
 8002942:	b580      	push	{r7, lr}
 8002944:	b086      	sub	sp, #24
 8002946:	af00      	add	r7, sp, #0
 8002948:	60f8      	str	r0, [r7, #12]
 800294a:	60b9      	str	r1, [r7, #8]
 800294c:	4613      	mov	r3, r2
 800294e:	71fb      	strb	r3, [r7, #7]
    _M_construct(size_type __n, _CharT __c)
    {
      if (__n > size_type(_S_local_capacity))
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	2b0f      	cmp	r3, #15
 8002954:	d911      	bls.n	800297a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x38>
	{
	  _M_data(_M_create(__n, size_type(0)));
 8002956:	f107 0308 	add.w	r3, r7, #8
 800295a:	2200      	movs	r2, #0
 800295c:	4619      	mov	r1, r3
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f000 f918 	bl	8002b94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8002964:	4603      	mov	r3, r0
 8002966:	4619      	mov	r1, r3
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 f894 	bl	8002a96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	  _M_capacity(__n);
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	4619      	mov	r1, r3
 8002972:	68f8      	ldr	r0, [r7, #12]
 8002974:	f000 f89d 	bl	8002ab2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
 8002978:	e019      	b.n	80029ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x6c>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	617b      	str	r3, [r7, #20]
	if (std::is_constant_evaluated())
 800297e:	f7fe fd49 	bl	8001414 <_ZSt21is_constant_evaluatedv>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00e      	beq.n	80029a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x64>
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 8002988:	2300      	movs	r3, #0
 800298a:	613b      	str	r3, [r7, #16]
 800298c:	e008      	b.n	80029a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x5e>
	    _M_local_buf[__i] = _CharT();
 800298e:	697a      	ldr	r2, [r7, #20]
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	4413      	add	r3, r2
 8002994:	3308      	adds	r3, #8
 8002996:	2200      	movs	r2, #0
 8002998:	701a      	strb	r2, [r3, #0]
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	3301      	adds	r3, #1
 800299e:	613b      	str	r3, [r7, #16]
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	2b0f      	cmp	r3, #15
 80029a4:	d9f3      	bls.n	800298e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x4c>
	return _M_local_data();
 80029a6:	6978      	ldr	r0, [r7, #20]
 80029a8:	f7ff f966 	bl	8001c78 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 80029ac:	bf00      	nop
	}
      else
	_M_use_local_data();

      if (__n)
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d007      	beq.n	80029c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x82>
	this->_S_assign(_M_data(), __n, __c);
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f7ff ffb8 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	79fa      	ldrb	r2, [r7, #7]
 80029be:	4619      	mov	r1, r3
 80029c0:	f000 f9d0 	bl	8002d64 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>

      _M_set_length(__n);
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	4619      	mov	r1, r3
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 f88e 	bl	8002aea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
    }
 80029ce:	bf00      	nop
 80029d0:	3718      	adds	r7, #24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
      _M_dispose()
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b082      	sub	sp, #8
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
	if (!_M_is_local())
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f83c 	bl	8002a5c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 80029e4:	4603      	mov	r3, r0
 80029e6:	f083 0301 	eor.w	r3, r3, #1
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d005      	beq.n	80029fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x26>
	  _M_destroy(_M_allocated_capacity);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	4619      	mov	r1, r3
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 f9ce 	bl	8002d98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
      }
 80029fc:	bf00      	nop
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator()
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 8002a1a:	b480      	push	{r7}
 8002a1c:	b083      	sub	sp, #12
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4618      	mov	r0, r3
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcOS3_>:
	_Alloc_hider(pointer __dat, _Alloc&& __a = _Alloc())
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
	: allocator_type(std::move(__a)), _M_p(__dat) { }
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f7ff ffec 	bl	8002a1a <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>
 8002a42:	4603      	mov	r3, r0
 8002a44:	4619      	mov	r1, r3
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f00c f8d1 	bl	800ebee <_ZNSaIcEC1ERKS_>
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	68ba      	ldr	r2, [r7, #8]
 8002a50:	601a      	str	r2, [r3, #0]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	4618      	mov	r0, r3
 8002a56:	3710      	adds	r7, #16
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
      _M_is_local() const
 8002a5c:	b590      	push	{r4, r7, lr}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
	if (_M_data() == _M_local_data())
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f7ff ff60 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002a6a:	4604      	mov	r4, r0
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f9aa 	bl	8002dc6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002a72:	4603      	mov	r3, r0
 8002a74:	429c      	cmp	r4, r3
 8002a76:	bf0c      	ite	eq
 8002a78:	2301      	moveq	r3, #1
 8002a7a:	2300      	movne	r3, #0
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d004      	beq.n	8002a8c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x30>
	    if (_M_string_length > _S_local_capacity)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	2b0f      	cmp	r3, #15
	    return true;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e000      	b.n	8002a8e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x32>
	return false;
 8002a8c:	2300      	movs	r3, #0
      }
 8002a8e:	4618      	mov	r0, r3
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd90      	pop	{r4, r7, pc}

08002a96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>:
      _M_data(pointer __p)
 8002a96:	b480      	push	{r7}
 8002a98:	b083      	sub	sp, #12
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
 8002a9e:	6039      	str	r1, [r7, #0]
      { _M_dataplus._M_p = __p; }
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	601a      	str	r2, [r3, #0]
 8002aa6:	bf00      	nop
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr

08002ab2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>:
      _M_capacity(size_type __capacity)
 8002ab2:	b480      	push	{r7}
 8002ab4:	b083      	sub	sp, #12
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
 8002aba:	6039      	str	r1, [r7, #0]
      { _M_allocated_capacity = __capacity; }
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	609a      	str	r2, [r3, #8]
 8002ac2:	bf00      	nop
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr

08002ace <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>:
      _M_length(size_type __length)
 8002ace:	b480      	push	{r7}
 8002ad0:	b083      	sub	sp, #12
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
 8002ad6:	6039      	str	r1, [r7, #0]
      { _M_string_length = __length; }
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	683a      	ldr	r2, [r7, #0]
 8002adc:	605a      	str	r2, [r3, #4]
 8002ade:	bf00      	nop
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr

08002aea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>:
      _M_set_length(size_type __n)
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b084      	sub	sp, #16
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
 8002af2:	6039      	str	r1, [r7, #0]
	_M_length(__n);
 8002af4:	6839      	ldr	r1, [r7, #0]
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f7ff ffe9 	bl	8002ace <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>
	traits_type::assign(_M_data()[__n], _CharT());
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f7ff ff14 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002b02:	4602      	mov	r2, r0
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	4413      	add	r3, r2
 8002b08:	2200      	movs	r2, #0
 8002b0a:	73fa      	strb	r2, [r7, #15]
 8002b0c:	f107 020f 	add.w	r2, r7, #15
 8002b10:	4611      	mov	r1, r2
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7fe fc92 	bl	800143c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8002b18:	bf00      	nop
 8002b1a:	3710      	adds	r7, #16
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPcvEET_S7_RKS3_>:
        basic_string(_InputIterator __beg, _InputIterator __end,
 8002b20:	b5b0      	push	{r4, r5, r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
 8002b2c:	603b      	str	r3, [r7, #0]
	: _M_dataplus(_M_local_data(), __a), _M_string_length(0)
 8002b2e:	68fc      	ldr	r4, [r7, #12]
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f7ff f8a1 	bl	8001c78 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002b36:	4603      	mov	r3, r0
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	4620      	mov	r0, r4
 8002b3e:	f7ff f8cc 	bl	8001cda <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	605a      	str	r2, [r3, #4]
	  _M_construct(__beg, __end, std::__iterator_category(__beg));
 8002b48:	68bc      	ldr	r4, [r7, #8]
 8002b4a:	f107 0308 	add.w	r3, r7, #8
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f000 f947 	bl	8002de2 <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>
 8002b54:	462b      	mov	r3, r5
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	4621      	mov	r1, r4
 8002b5a:	68f8      	ldr	r0, [r7, #12]
 8002b5c:	f000 f96c 	bl	8002e38 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
	}
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	4618      	mov	r0, r3
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bdb0      	pop	{r4, r5, r7, pc}

08002b6a <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
  */
  template<typename _InputIterator>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 8002b6a:	b5b0      	push	{r4, r5, r7, lr}
 8002b6c:	b082      	sub	sp, #8
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
 8002b72:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8002b74:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8002b76:	1d3b      	adds	r3, r7, #4
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f000 f9b7 	bl	8002eec <_ZSt19__iterator_categoryIPKcENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
      return std::__distance(__first, __last,
 8002b7e:	462a      	mov	r2, r5
 8002b80:	6839      	ldr	r1, [r7, #0]
 8002b82:	4620      	mov	r0, r4
 8002b84:	f000 f9bc 	bl	8002f00 <_ZSt10__distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 8002b88:	4603      	mov	r3, r0
    }
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002b94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
    basic_string<_CharT, _Traits, _Alloc>::
 8002b94:	b590      	push	{r4, r7, lr}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
      if (__capacity > max_size())
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	681c      	ldr	r4, [r3, #0]
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	f000 f9ba 	bl	8002f1e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8002baa:	4603      	mov	r3, r0
 8002bac:	429c      	cmp	r4, r3
 8002bae:	bf8c      	ite	hi
 8002bb0:	2301      	movhi	r3, #1
 8002bb2:	2300      	movls	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d002      	beq.n	8002bc0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
	std::__throw_length_error(__N("basic_string::_M_create"));
 8002bba:	481a      	ldr	r0, [pc, #104]	@ (8002c24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x90>)
 8002bbc:	f00c f822 	bl	800ec04 <_ZSt20__throw_length_errorPKc>
      if (__capacity > __old_capacity && __capacity < 2 * __old_capacity)
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d21c      	bcs.n	8002c04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d216      	bcs.n	8002c04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	  __capacity = 2 * __old_capacity;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	005a      	lsls	r2, r3, #1
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	601a      	str	r2, [r3, #0]
	  if (__capacity > max_size())
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	681c      	ldr	r4, [r3, #0]
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	f000 f99b 	bl	8002f1e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8002be8:	4603      	mov	r3, r0
 8002bea:	429c      	cmp	r4, r3
 8002bec:	bf8c      	ite	hi
 8002bee:	2301      	movhi	r3, #1
 8002bf0:	2300      	movls	r3, #0
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d005      	beq.n	8002c04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	    __capacity = max_size();
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	f000 f990 	bl	8002f1e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	601a      	str	r2, [r3, #0]
      return _Alloc_traits::allocate(_M_get_allocator(), __capacity + 1);
 8002c04:	68f8      	ldr	r0, [r7, #12]
 8002c06:	f7ff fefd 	bl	8002a04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	3301      	adds	r3, #1
 8002c12:	4619      	mov	r1, r3
 8002c14:	4610      	mov	r0, r2
 8002c16:	f000 f994 	bl	8002f42 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8002c1a:	4603      	mov	r3, r0
    }
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd90      	pop	{r4, r7, pc}
 8002c24:	08013d40 	.word	0x08013d40

08002c28 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
      _S_copy_chars(_CharT* __p, const _CharT* __k1, const _CharT* __k2)
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]
      { _S_copy(__p, __k1, __k2 - __k1); }
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	68b9      	ldr	r1, [r7, #8]
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	f000 f9aa 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8002c44:	bf00      	nop
 8002c46:	3710      	adds	r7, #16
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjPKc>:
      insert(size_type __pos, const _CharT* __s)
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af02      	add	r7, sp, #8
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
	return this->replace(__pos, size_type(0), __s,
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f7fe fc06 	bl	800146a <_ZNSt11char_traitsIcE6lengthEPKc>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	9300      	str	r3, [sp, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	68b9      	ldr	r1, [r7, #8]
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 f9ad 	bl	8002fc8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 8002c6e:	4603      	mov	r3, r0
      }
 8002c70:	4618      	mov	r0, r3
 8002c72:	3710      	adds	r7, #16
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
    move(_Tp&& __t) noexcept
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4618      	mov	r0, r3
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
	...

08002c90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
      append(const _CharT* __s)
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
	const size_type __n = traits_type::length(__s);
 8002c9a:	6838      	ldr	r0, [r7, #0]
 8002c9c:	f7fe fbe5 	bl	800146a <_ZNSt11char_traitsIcE6lengthEPKc>
 8002ca0:	60f8      	str	r0, [r7, #12]
	_M_check_length(size_type(0), __n, "basic_string::append");
 8002ca2:	4b08      	ldr	r3, [pc, #32]	@ (8002cc4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x34>)
 8002ca4:	68fa      	ldr	r2, [r7, #12]
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f000 f9af 	bl	800300c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
	return _M_append(__s, __n);
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	6839      	ldr	r1, [r7, #0]
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 f9cb 	bl	800304e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8002cb8:	4603      	mov	r3, r0
      }
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3710      	adds	r7, #16
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	08013d58 	.word	0x08013d58

08002cc8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>:
      capacity() const _GLIBCXX_NOEXCEPT
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
	return _M_is_local() ? size_type(_S_local_capacity)
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f7ff fec3 	bl	8002a5c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0x18>
 8002cdc:	230f      	movs	r3, #15
	                     : _M_allocated_capacity;
 8002cde:	e001      	b.n	8002ce4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0x1c>
	return _M_is_local() ? size_type(_S_local_capacity)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
      }
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3708      	adds	r7, #8
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>:
      insert(size_type __pos1, const basic_string& __str)
 8002cec:	b590      	push	{r4, r7, lr}
 8002cee:	b087      	sub	sp, #28
 8002cf0:	af02      	add	r7, sp, #8
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
			     __str._M_data(), __str.size()); }
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f7ff fe16 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002cfe:	4604      	mov	r4, r0
      { return this->replace(__pos1, size_type(0),
 8002d00:	6878      	ldr	r0, [r7, #4]
 8002d02:	f7fe fffc 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002d06:	4603      	mov	r3, r0
 8002d08:	9300      	str	r3, [sp, #0]
 8002d0a:	4623      	mov	r3, r4
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	68b9      	ldr	r1, [r7, #8]
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f000 f959 	bl	8002fc8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 8002d16:	4603      	mov	r3, r0
			     __str._M_data(), __str.size()); }
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3714      	adds	r7, #20
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd90      	pop	{r4, r7, pc}

08002d20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>:
      append(const basic_string& __str)
 8002d20:	b590      	push	{r4, r7, lr}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
      { return this->append(__str._M_data(), __str.size()); }
 8002d2a:	6838      	ldr	r0, [r7, #0]
 8002d2c:	f7ff fdfd 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002d30:	4604      	mov	r4, r0
 8002d32:	6838      	ldr	r0, [r7, #0]
 8002d34:	f7fe ffe3 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	4621      	mov	r1, r4
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f000 f9c4 	bl	80030cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>
 8002d44:	4603      	mov	r3, r0
 8002d46:	4618      	mov	r0, r3
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd90      	pop	{r4, r7, pc}

08002d4e <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002d4e:	b480      	push	{r7}
 8002d50:	b083      	sub	sp, #12
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
      _S_assign(_CharT* __d, size_type __n, _CharT __c)
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	71fb      	strb	r3, [r7, #7]
	if (__n == 1)
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d105      	bne.n	8002d84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x20>
	  traits_type::assign(*__d, __c);
 8002d78:	1dfb      	adds	r3, r7, #7
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f7fe fb5d 	bl	800143c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8002d82:	e005      	b.n	8002d90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x2c>
	  traits_type::assign(__d, __n, __c);
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	461a      	mov	r2, r3
 8002d88:	68b9      	ldr	r1, [r7, #8]
 8002d8a:	68f8      	ldr	r0, [r7, #12]
 8002d8c:	f7fe fbcb 	bl	8001526 <_ZNSt11char_traitsIcE6assignEPcjc>
      }
 8002d90:	bf00      	nop
 8002d92:	3710      	adds	r7, #16
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
      _M_destroy(size_type __size) throw()
 8002d98:	b590      	push	{r4, r7, lr}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7ff fe2e 	bl	8002a04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002da8:	4604      	mov	r4, r0
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f7ff fdbd 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002db0:	4601      	mov	r1, r0
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	3301      	adds	r3, #1
 8002db6:	461a      	mov	r2, r3
 8002db8:	4620      	mov	r0, r4
 8002dba:	f000 f99f 	bl	80030fc <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>
 8002dbe:	bf00      	nop
 8002dc0:	370c      	adds	r7, #12
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd90      	pop	{r4, r7, pc}

08002dc6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data() const
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b082      	sub	sp, #8
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	3308      	adds	r3, #8
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 f9b1 	bl	800313a <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>
 8002dd8:	4603      	mov	r3, r0
      }
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8002de2:	b480      	push	{r7}
 8002de4:	b083      	sub	sp, #12
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8002dea:	4618      	mov	r0, r3
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardC1EPS4_>:
	  explicit _Guard(basic_string* __s) : _M_guarded(__s) { }
 8002df6:	b480      	push	{r7}
 8002df8:	b083      	sub	sp, #12
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
 8002dfe:	6039      	str	r1, [r7, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	683a      	ldr	r2, [r7, #0]
 8002e04:	601a      	str	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardD1Ev>:
	  ~_Guard() { if (_M_guarded) _M_guarded->_M_dispose(); }
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d004      	beq.n	8002e2e <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardD1Ev+0x1a>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7ff fdd4 	bl	80029d6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4618      	mov	r0, r3
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
      basic_string<_CharT, _Traits, _Alloc>::
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b088      	sub	sp, #32
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]
 8002e44:	703b      	strb	r3, [r7, #0]
	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	68b8      	ldr	r0, [r7, #8]
 8002e4a:	f000 f982 	bl	8003152 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	617b      	str	r3, [r7, #20]
	if (__dnew > size_type(_S_local_capacity))
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	2b0f      	cmp	r3, #15
 8002e56:	d911      	bls.n	8002e7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>
	    _M_data(_M_create(__dnew, size_type(0)));
 8002e58:	f107 0314 	add.w	r3, r7, #20
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	4619      	mov	r1, r3
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f7ff fe97 	bl	8002b94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8002e66:	4603      	mov	r3, r0
 8002e68:	4619      	mov	r1, r3
 8002e6a:	68f8      	ldr	r0, [r7, #12]
 8002e6c:	f7ff fe13 	bl	8002a96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__dnew);
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	4619      	mov	r1, r3
 8002e74:	68f8      	ldr	r0, [r7, #12]
 8002e76:	f7ff fe1c 	bl	8002ab2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
 8002e7a:	e019      	b.n	8002eb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x78>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	61fb      	str	r3, [r7, #28]
	if (std::is_constant_evaluated())
 8002e80:	f7fe fac8 	bl	8001414 <_ZSt21is_constant_evaluatedv>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d00e      	beq.n	8002ea8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x70>
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	61bb      	str	r3, [r7, #24]
 8002e8e:	e008      	b.n	8002ea2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x6a>
	    _M_local_buf[__i] = _CharT();
 8002e90:	69fa      	ldr	r2, [r7, #28]
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	4413      	add	r3, r2
 8002e96:	3308      	adds	r3, #8
 8002e98:	2200      	movs	r2, #0
 8002e9a:	701a      	strb	r2, [r3, #0]
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 8002e9c:	69bb      	ldr	r3, [r7, #24]
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	61bb      	str	r3, [r7, #24]
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	2b0f      	cmp	r3, #15
 8002ea6:	d9f3      	bls.n	8002e90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x58>
	return _M_local_data();
 8002ea8:	69f8      	ldr	r0, [r7, #28]
 8002eaa:	f7fe fee5 	bl	8001c78 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002eae:	bf00      	nop
	} __guard(this);
 8002eb0:	f107 0310 	add.w	r3, r7, #16
 8002eb4:	68f9      	ldr	r1, [r7, #12]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7ff ff9d 	bl	8002df6 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardC1EPS4_>
	this->_S_copy_chars(_M_data(), __beg, __end);
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	f7ff fd34 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	68b9      	ldr	r1, [r7, #8]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f000 f956 	bl	800317a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
	__guard._M_guarded = 0;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	613b      	str	r3, [r7, #16]
	_M_set_length(__dnew);
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f7ff fe07 	bl	8002aea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 8002edc:	f107 0310 	add.w	r3, r7, #16
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff ff97 	bl	8002e14 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardD1Ev>
 8002ee6:	3720      	adds	r7, #32
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <_ZSt19__iterator_categoryIPKcENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
    __iterator_category(const _Iter&)
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <_ZSt10__distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	1ad3      	subs	r3, r2, r3
    }
 8002f12:	4618      	mov	r0, r3
 8002f14:	3714      	adds	r7, #20
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr

08002f1e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b082      	sub	sp, #8
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
      { return (_Alloc_traits::max_size(_M_get_allocator()) - 1) / 2; }
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 f939 	bl	800319e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f000 f940 	bl	80031b4 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>
 8002f34:	4603      	mov	r3, r0
 8002f36:	3b01      	subs	r3, #1
 8002f38:	085b      	lsrs	r3, r3, #1
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>:
       *  @param  __n  The number of objects to allocate space for.
       *
       *  Calls @c a.allocate(n)
      */
      _GLIBCXX_NODISCARD static _GLIBCXX20_CONSTEXPR pointer
      allocate(allocator_type& __a, size_type __n)
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b084      	sub	sp, #16
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
 8002f4a:	6039      	str	r1, [r7, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	60fb      	str	r3, [r7, #12]
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	60bb      	str	r3, [r7, #8]
#if __cplusplus > 201703L
      [[nodiscard,__gnu__::__always_inline__]]
      constexpr _Tp*
      allocate(size_t __n)
      {
	if (std::__is_constant_evaluated())
 8002f54:	f7fe fa56 	bl	8001404 <__is_constant_evaluated>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d010      	beq.n	8002f80 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x3e>
	  {
	    if (__builtin_mul_overflow(__n, sizeof(_Tp), &__n))
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	2200      	movs	r2, #0
 8002f62:	60bb      	str	r3, [r7, #8]
 8002f64:	4613      	mov	r3, r2
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x32>
	      std::__throw_bad_array_new_length();
 8002f70:	f00b fe42 	bl	800ebf8 <_ZSt28__throw_bad_array_new_lengthv>
	    return static_cast<_Tp*>(::operator new(__n));
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f00b fe25 	bl	800ebc6 <_Znwj>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	e007      	b.n	8002f90 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x4e>
	  }

	return __allocator_base<_Tp>::allocate(__n, 0);
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	2200      	movs	r2, #0
 8002f84:	4619      	mov	r1, r3
 8002f86:	68f8      	ldr	r0, [r7, #12]
 8002f88:	f000 faf5 	bl	8003576 <_ZNSt15__new_allocatorIcE8allocateEjPKv>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	bf00      	nop
      { return __a.allocate(__n); }
 8002f90:	4618      	mov	r0, r3
 8002f92:	3710      	adds	r7, #16
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
      _S_copy(_CharT* __d, const _CharT* __s, size_type __n)
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	607a      	str	r2, [r7, #4]
	if (__n == 1)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d104      	bne.n	8002fb4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x1c>
	  traits_type::assign(*__d, *__s);
 8002faa:	68b9      	ldr	r1, [r7, #8]
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f7fe fa45 	bl	800143c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8002fb2:	e004      	b.n	8002fbe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x26>
	  traits_type::copy(__d, __s, __n);
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	68b9      	ldr	r1, [r7, #8]
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	f7fe fa8f 	bl	80014dc <_ZNSt11char_traitsIcE4copyEPcPKcj>
      }
 8002fbe:	bf00      	nop
 8002fc0:	3710      	adds	r7, #16
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
	...

08002fc8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>:
      replace(size_type __pos, size_type __n1, const _CharT* __s,
 8002fc8:	b590      	push	{r4, r7, lr}
 8002fca:	b087      	sub	sp, #28
 8002fcc:	af02      	add	r7, sp, #8
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
 8002fd4:	603b      	str	r3, [r7, #0]
	return _M_replace(_M_check(__pos, "basic_string::replace"),
 8002fd6:	4a0c      	ldr	r2, [pc, #48]	@ (8003008 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj+0x40>)
 8002fd8:	68b9      	ldr	r1, [r7, #8]
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f000 fa0a 	bl	80033f4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 8002fe0:	4604      	mov	r4, r0
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	68b9      	ldr	r1, [r7, #8]
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 fa26 	bl	8003438 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj>
 8002fec:	4602      	mov	r2, r0
 8002fee:	6a3b      	ldr	r3, [r7, #32]
 8002ff0:	9300      	str	r3, [sp, #0]
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	4621      	mov	r1, r4
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 f8e8 	bl	80031cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 8002ffc:	4603      	mov	r3, r0
      }
 8002ffe:	4618      	mov	r0, r3
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	bd90      	pop	{r4, r7, pc}
 8003006:	bf00      	nop
 8003008:	08013d70 	.word	0x08013d70

0800300c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
      _M_check_length(size_type __n1, size_type __n2, const char* __s) const
 800300c:	b590      	push	{r4, r7, lr}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
 8003018:	603b      	str	r3, [r7, #0]
	if (this->max_size() - (this->size() - __n1) < __n2)
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f7ff ff7f 	bl	8002f1e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8003020:	4604      	mov	r4, r0
 8003022:	68f8      	ldr	r0, [r7, #12]
 8003024:	f7fe fe6b 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8003028:	4602      	mov	r2, r0
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	1a9b      	subs	r3, r3, r2
 800302e:	4423      	add	r3, r4
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	429a      	cmp	r2, r3
 8003034:	bf8c      	ite	hi
 8003036:	2301      	movhi	r3, #1
 8003038:	2300      	movls	r3, #0
 800303a:	b2db      	uxtb	r3, r3
 800303c:	2b00      	cmp	r3, #0
 800303e:	d002      	beq.n	8003046 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x3a>
	  __throw_length_error(__N(__s));
 8003040:	6838      	ldr	r0, [r7, #0]
 8003042:	f00b fddf 	bl	800ec04 <_ZSt20__throw_length_errorPKc>
      }
 8003046:	bf00      	nop
 8003048:	3714      	adds	r7, #20
 800304a:	46bd      	mov	sp, r7
 800304c:	bd90      	pop	{r4, r7, pc}

0800304e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
    }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    basic_string<_CharT, _Traits, _Alloc>&
    basic_string<_CharT, _Traits, _Alloc>::
 800304e:	b590      	push	{r4, r7, lr}
 8003050:	b089      	sub	sp, #36	@ 0x24
 8003052:	af02      	add	r7, sp, #8
 8003054:	60f8      	str	r0, [r7, #12]
 8003056:	60b9      	str	r1, [r7, #8]
 8003058:	607a      	str	r2, [r7, #4]
    _M_append(const _CharT* __s, size_type __n)
    {
      const size_type __len = __n + this->size();
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f7fe fe4f 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8003060:	4602      	mov	r2, r0
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4413      	add	r3, r2
 8003066:	617b      	str	r3, [r7, #20]

      if (__len <= this->capacity())
 8003068:	68f8      	ldr	r0, [r7, #12]
 800306a:	f7ff fe2d 	bl	8002cc8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 800306e:	4602      	mov	r2, r0
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	4293      	cmp	r3, r2
 8003074:	bf94      	ite	ls
 8003076:	2301      	movls	r3, #1
 8003078:	2300      	movhi	r3, #0
 800307a:	b2db      	uxtb	r3, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	d011      	beq.n	80030a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x56>
	{
	  if (__n)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d019      	beq.n	80030ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x6c>
	    this->_S_copy(this->_M_data() + this->size(), __s, __n);
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f7ff fc4f 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800308c:	4604      	mov	r4, r0
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f7fe fe35 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8003094:	4603      	mov	r3, r0
 8003096:	4423      	add	r3, r4
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	68b9      	ldr	r1, [r7, #8]
 800309c:	4618      	mov	r0, r3
 800309e:	f7ff ff7b 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80030a2:	e00a      	b.n	80030ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x6c>
	}
      else
	this->_M_mutate(this->size(), size_type(0), __s, __n);
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f7fe fe2a 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80030aa:	4601      	mov	r1, r0
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2200      	movs	r2, #0
 80030b4:	68f8      	ldr	r0, [r7, #12]
 80030b6:	f000 f9e0 	bl	800347a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>

      this->_M_set_length(__len);
 80030ba:	6979      	ldr	r1, [r7, #20]
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f7ff fd14 	bl	8002aea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      return *this;
 80030c2:	68fb      	ldr	r3, [r7, #12]
    }
 80030c4:	4618      	mov	r0, r3
 80030c6:	371c      	adds	r7, #28
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd90      	pop	{r4, r7, pc}

080030cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>:
      append(const _CharT* __s, size_type __n)
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	607a      	str	r2, [r7, #4]
	_M_check_length(size_type(0), __n, "basic_string::append");
 80030d8:	4b07      	ldr	r3, [pc, #28]	@ (80030f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj+0x2c>)
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	2100      	movs	r1, #0
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	f7ff ff94 	bl	800300c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
	return _M_append(__s, __n);
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	68b9      	ldr	r1, [r7, #8]
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f7ff ffb0 	bl	800304e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 80030ee:	4603      	mov	r3, r0
      }
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	08013d58 	.word	0x08013d58

080030fc <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b088      	sub	sp, #32
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	61fb      	str	r3, [r7, #28]
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	61bb      	str	r3, [r7, #24]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	617b      	str	r3, [r7, #20]

      [[__gnu__::__always_inline__]]
      constexpr void
      deallocate(_Tp* __p, size_t __n)
      {
	if (std::__is_constant_evaluated())
 8003114:	f7fe f976 	bl	8001404 <__is_constant_evaluated>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d003      	beq.n	8003126 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x2a>
	  {
	    ::operator delete(__p);
 800311e:	69b8      	ldr	r0, [r7, #24]
 8003120:	f00b fd3c 	bl	800eb9c <_ZdlPv>
	    return;
 8003124:	e005      	b.n	8003132 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x36>
	  }
	__allocator_base<_Tp>::deallocate(__p, __n);
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	69b9      	ldr	r1, [r7, #24]
 800312a:	69f8      	ldr	r0, [r7, #28]
 800312c:	f000 fa87 	bl	800363e <_ZNSt15__new_allocatorIcE10deallocateEPcj>
      { __a.deallocate(__p, __n); }
 8003130:	bf00      	nop
 8003132:	bf00      	nop
 8003134:	3720      	adds	r7, #32
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>:
      pointer_to(element_type& __r) noexcept
 800313a:	b580      	push	{r7, lr}
 800313c:	b082      	sub	sp, #8
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f9fc 	bl	8003540 <_ZSt9addressofIKcEPT_RS1_>
 8003148:	4603      	mov	r3, r0
 800314a:	4618      	mov	r0, r3
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>:
    distance(_InputIterator __first, _InputIterator __last)
 8003152:	b5b0      	push	{r4, r5, r7, lr}
 8003154:	b082      	sub	sp, #8
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
 800315a:	6039      	str	r1, [r7, #0]
      return std::__distance(__first, __last,
 800315c:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 800315e:	1d3b      	adds	r3, r7, #4
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff fe3e 	bl	8002de2 <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>
      return std::__distance(__first, __last,
 8003166:	462a      	mov	r2, r5
 8003168:	6839      	ldr	r1, [r7, #0]
 800316a:	4620      	mov	r0, r4
 800316c:	f000 f9f4 	bl	8003558 <_ZSt10__distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>
 8003170:	4603      	mov	r3, r0
    }
 8003172:	4618      	mov	r0, r3
 8003174:	3708      	adds	r7, #8
 8003176:	46bd      	mov	sp, r7
 8003178:	bdb0      	pop	{r4, r5, r7, pc}

0800317a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
      _S_copy_chars(_CharT* __p, _CharT* __k1, _CharT* __k2) _GLIBCXX_NOEXCEPT
 800317a:	b580      	push	{r7, lr}
 800317c:	b084      	sub	sp, #16
 800317e:	af00      	add	r7, sp, #0
 8003180:	60f8      	str	r0, [r7, #12]
 8003182:	60b9      	str	r1, [r7, #8]
 8003184:	607a      	str	r2, [r7, #4]
      { _S_copy(__p, __k1, __k2 - __k1); }
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	461a      	mov	r2, r3
 800318e:	68b9      	ldr	r1, [r7, #8]
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f7ff ff01 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8003196:	bf00      	nop
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator() const
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4618      	mov	r0, r3
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>:
       *  @brief  The maximum supported allocation size
       *  @param  __a  An allocator.
       *  @return @c __a.max_size()
      */
      static _GLIBCXX20_CONSTEXPR size_type
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus <= 201703L
	return __a.max_size();
#else
	return size_t(-1) / sizeof(value_type);
 80031bc:	f04f 33ff 	mov.w	r3, #4294967295
#endif
      }
 80031c0:	4618      	mov	r0, r3
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>:
    }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    basic_string<_CharT, _Traits, _Alloc>&
    basic_string<_CharT, _Traits, _Alloc>::
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b090      	sub	sp, #64	@ 0x40
 80031d0:	af02      	add	r7, sp, #8
 80031d2:	60f8      	str	r0, [r7, #12]
 80031d4:	60b9      	str	r1, [r7, #8]
 80031d6:	607a      	str	r2, [r7, #4]
 80031d8:	603b      	str	r3, [r7, #0]
    _M_replace(size_type __pos, size_type __len1, const _CharT* __s,
	       const size_type __len2)
    {
      _M_check_length(__len1, __len2, "basic_string::_M_replace");
 80031da:	4b85      	ldr	r3, [pc, #532]	@ (80033f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x224>)
 80031dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80031de:	6879      	ldr	r1, [r7, #4]
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f7ff ff13 	bl	800300c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>

      const size_type __old_size = this->size();
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f7fe fd89 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80031ec:	6378      	str	r0, [r7, #52]	@ 0x34
      const size_type __new_size = __old_size + __len2 - __len1;
 80031ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80031f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031f2:	441a      	add	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	633b      	str	r3, [r7, #48]	@ 0x30

      if (__new_size <= this->capacity())
 80031fa:	68f8      	ldr	r0, [r7, #12]
 80031fc:	f7ff fd64 	bl	8002cc8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8003200:	4602      	mov	r2, r0
 8003202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003204:	4293      	cmp	r3, r2
 8003206:	bf94      	ite	ls
 8003208:	2301      	movls	r3, #1
 800320a:	2300      	movhi	r3, #0
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 80dc 	beq.w	80033cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x200>
	{
	  pointer __p = this->_M_data() + __pos;
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f7ff fb88 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800321a:	4602      	mov	r2, r0
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	4413      	add	r3, r2
 8003220:	62fb      	str	r3, [r7, #44]	@ 0x2c

	  const size_type __how_much = __old_size - __pos - __len1;
 8003222:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	1ad2      	subs	r2, r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	62bb      	str	r3, [r7, #40]	@ 0x28
#if __cpp_lib_is_constant_evaluated
	  if (std::is_constant_evaluated())
 800322e:	f7fe f8f1 	bl	8001414 <_ZSt21is_constant_evaluatedv>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d046      	beq.n	80032c6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xfa>
	    {
	      auto __newp = _Alloc_traits::allocate(_M_get_allocator(),
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f7ff fbe3 	bl	8002a04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 800323e:	4603      	mov	r3, r0
 8003240:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003242:	4618      	mov	r0, r3
 8003244:	f7ff fe7d 	bl	8002f42 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8003248:	61f8      	str	r0, [r7, #28]
						    __new_size);
	      _S_copy(__newp, this->_M_data(), __pos);
 800324a:	68f8      	ldr	r0, [r7, #12]
 800324c:	f7ff fb6d 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8003250:	4603      	mov	r3, r0
 8003252:	68ba      	ldr	r2, [r7, #8]
 8003254:	4619      	mov	r1, r3
 8003256:	69f8      	ldr	r0, [r7, #28]
 8003258:	f7ff fe9e 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(__newp + __pos, __s, __len2);
 800325c:	69fa      	ldr	r2, [r7, #28]
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	4413      	add	r3, r2
 8003262:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003264:	6839      	ldr	r1, [r7, #0]
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff fe96 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(__newp + __pos + __len2, __p + __len1, __how_much);
 800326c:	68ba      	ldr	r2, [r7, #8]
 800326e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003270:	4413      	add	r3, r2
 8003272:	69fa      	ldr	r2, [r7, #28]
 8003274:	18d0      	adds	r0, r2, r3
 8003276:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4413      	add	r3, r2
 800327c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800327e:	4619      	mov	r1, r3
 8003280:	f7ff fe8a 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(this->_M_data(), __newp, __new_size);
 8003284:	68f8      	ldr	r0, [r7, #12]
 8003286:	f7ff fb50 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800328a:	4603      	mov	r3, r0
 800328c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800328e:	69f9      	ldr	r1, [r7, #28]
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff fe81 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      this->_M_get_allocator().deallocate(__newp, __new_size);
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f7ff fbb4 	bl	8002a04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 800329c:	4603      	mov	r3, r0
 800329e:	61bb      	str	r3, [r7, #24]
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	617b      	str	r3, [r7, #20]
 80032a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032a6:	613b      	str	r3, [r7, #16]
	if (std::__is_constant_evaluated())
 80032a8:	f7fe f8ac 	bl	8001404 <__is_constant_evaluated>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xee>
	    ::operator delete(__p);
 80032b2:	6978      	ldr	r0, [r7, #20]
 80032b4:	f00b fc72 	bl	800eb9c <_ZdlPv>
	    return;
 80032b8:	e090      	b.n	80033dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	__allocator_base<_Tp>::deallocate(__p, __n);
 80032ba:	693a      	ldr	r2, [r7, #16]
 80032bc:	6979      	ldr	r1, [r7, #20]
 80032be:	69b8      	ldr	r0, [r7, #24]
 80032c0:	f000 f9bd 	bl	800363e <_ZNSt15__new_allocatorIcE10deallocateEPcj>
 80032c4:	e08a      	b.n	80033dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	    }
	  else
#endif
	  if (_M_disjunct(__s))
 80032c6:	6839      	ldr	r1, [r7, #0]
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f000 f976 	bl	80035ba <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d019      	beq.n	8003308 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x13c>
	    {
	      if (__how_much && __len1 != __len2)
 80032d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00d      	beq.n	80032f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x12a>
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032de:	429a      	cmp	r2, r3
 80032e0:	d009      	beq.n	80032f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x12a>
		this->_S_move(__p + __len2, __p + __len1, __how_much);
 80032e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032e6:	18d0      	adds	r0, r2, r3
 80032e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4413      	add	r3, r2
 80032ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80032f0:	4619      	mov	r1, r3
 80032f2:	f000 f98d 	bl	8003610 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__len2)
 80032f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d06f      	beq.n	80033dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		this->_S_copy(__p, __s, __len2);
 80032fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80032fe:	6839      	ldr	r1, [r7, #0]
 8003300:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003302:	f7ff fe49 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8003306:	e069      	b.n	80033dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	    }
	  else
	    {
	      // Work in-place.
	      if (__len2 && __len2 <= __len1)
 8003308:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800330a:	2b00      	cmp	r3, #0
 800330c:	d008      	beq.n	8003320 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x154>
 800330e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	429a      	cmp	r2, r3
 8003314:	d804      	bhi.n	8003320 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x154>
		this->_S_move(__p, __s, __len2);
 8003316:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003318:	6839      	ldr	r1, [r7, #0]
 800331a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800331c:	f000 f978 	bl	8003610 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__how_much && __len1 != __len2)
 8003320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00d      	beq.n	8003342 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x176>
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800332a:	429a      	cmp	r2, r3
 800332c:	d009      	beq.n	8003342 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x176>
		this->_S_move(__p + __len2, __p + __len1, __how_much);
 800332e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003330:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003332:	18d0      	adds	r0, r2, r3
 8003334:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4413      	add	r3, r2
 800333a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800333c:	4619      	mov	r1, r3
 800333e:	f000 f967 	bl	8003610 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__len2 > __len1)
 8003342:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	429a      	cmp	r2, r3
 8003348:	d948      	bls.n	80033dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		{
		  if (__s + __len2 <= __p + __len1)
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800334e:	441a      	add	r2, r3
 8003350:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	440b      	add	r3, r1
 8003356:	429a      	cmp	r2, r3
 8003358:	d805      	bhi.n	8003366 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x19a>
		    this->_S_move(__p, __s, __len2);
 800335a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800335c:	6839      	ldr	r1, [r7, #0]
 800335e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003360:	f000 f956 	bl	8003610 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8003364:	e03a      	b.n	80033dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		  else if (__s >= __p + __len1)
 8003366:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4413      	add	r3, r2
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	429a      	cmp	r2, r3
 8003370:	d311      	bcc.n	8003396 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x1ca>
		    {
		      // Hint to middle end that __p and __s overlap
		      // (PR 98465).
		      const size_type __poff = (__s - __p) + (__len2 - __len1);
 8003372:	683a      	ldr	r2, [r7, #0]
 8003374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	4619      	mov	r1, r3
 800337a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	440b      	add	r3, r1
 8003382:	623b      	str	r3, [r7, #32]
		      this->_S_copy(__p, __p + __poff, __len2);
 8003384:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003386:	6a3b      	ldr	r3, [r7, #32]
 8003388:	4413      	add	r3, r2
 800338a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800338c:	4619      	mov	r1, r3
 800338e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003390:	f7ff fe02 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8003394:	e022      	b.n	80033dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		    }
		  else
		    {
		      const size_type __nleft = (__p + __len1) - __s;
 8003396:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	441a      	add	r2, r3
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	627b      	str	r3, [r7, #36]	@ 0x24
		      this->_S_move(__p, __s, __nleft);
 80033a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033a4:	6839      	ldr	r1, [r7, #0]
 80033a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80033a8:	f000 f932 	bl	8003610 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
		      // Tell the middle-end that the copy can't overlap
		      // (PR105651).
		      if (__len2 < __nleft)
 80033ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b0:	429a      	cmp	r2, r3
			__builtin_unreachable();
		      this->_S_copy(__p + __nleft, __p + __len2,
 80033b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b6:	18d0      	adds	r0, r2, r3
 80033b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033bc:	18d1      	adds	r1, r2, r3
 80033be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	461a      	mov	r2, r3
 80033c6:	f7ff fde7 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80033ca:	e007      	b.n	80033dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		    }
		}
	    }
	}
      else
	this->_M_mutate(__pos, __len1, __s, __len2);
 80033cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	68b9      	ldr	r1, [r7, #8]
 80033d6:	68f8      	ldr	r0, [r7, #12]
 80033d8:	f000 f84f 	bl	800347a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>

      this->_M_set_length(__new_size);
 80033dc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	f7ff fb83 	bl	8002aea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      return *this;
 80033e4:	68fb      	ldr	r3, [r7, #12]
    }
 80033e6:	4618      	mov	r0, r3
 80033e8:	3738      	adds	r7, #56	@ 0x38
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	08013d88 	.word	0x08013d88

080033f4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>:
      _M_check(size_type __pos, const char* __s) const
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
	if (__pos > this->size())
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f7fe fc7c 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8003406:	4602      	mov	r2, r0
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	4293      	cmp	r3, r2
 800340c:	bf8c      	ite	hi
 800340e:	2301      	movhi	r3, #1
 8003410:	2300      	movls	r3, #0
 8003412:	b2db      	uxtb	r3, r3
 8003414:	2b00      	cmp	r3, #0
 8003416:	d008      	beq.n	800342a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x36>
	  __throw_out_of_range_fmt(__N("%s: __pos (which is %zu) > "
 8003418:	68f8      	ldr	r0, [r7, #12]
 800341a:	f7fe fc70 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800341e:	4603      	mov	r3, r0
 8003420:	68ba      	ldr	r2, [r7, #8]
 8003422:	6879      	ldr	r1, [r7, #4]
 8003424:	4803      	ldr	r0, [pc, #12]	@ (8003434 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x40>)
 8003426:	f00b fbf0 	bl	800ec0a <_ZSt24__throw_out_of_range_fmtPKcz>
	return __pos;
 800342a:	68bb      	ldr	r3, [r7, #8]
      }
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	08013da4 	.word	0x08013da4

08003438 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj>:
      _M_limit(size_type __pos, size_type __off) const _GLIBCXX_NOEXCEPT
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
	const bool __testoff =  __off < this->size() - __pos;
 8003444:	68f8      	ldr	r0, [r7, #12]
 8003446:	f7fe fc5a 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800344a:	4602      	mov	r2, r0
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	429a      	cmp	r2, r3
 8003454:	bf34      	ite	cc
 8003456:	2301      	movcc	r3, #1
 8003458:	2300      	movcs	r3, #0
 800345a:	75fb      	strb	r3, [r7, #23]
	return __testoff ? __off : this->size() - __pos;
 800345c:	7dfb      	ldrb	r3, [r7, #23]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj+0x2e>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	e005      	b.n	8003472 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj+0x3a>
 8003466:	68f8      	ldr	r0, [r7, #12]
 8003468:	f7fe fc49 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800346c:	4602      	mov	r2, r0
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	1ad3      	subs	r3, r2, r3
      }
 8003472:	4618      	mov	r0, r3
 8003474:	3718      	adds	r7, #24
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
    basic_string<_CharT, _Traits, _Alloc>::
 800347a:	b590      	push	{r4, r7, lr}
 800347c:	b089      	sub	sp, #36	@ 0x24
 800347e:	af00      	add	r7, sp, #0
 8003480:	60f8      	str	r0, [r7, #12]
 8003482:	60b9      	str	r1, [r7, #8]
 8003484:	607a      	str	r2, [r7, #4]
 8003486:	603b      	str	r3, [r7, #0]
      const size_type __how_much = length() - __pos - __len1;
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	f7ff f919 	bl	80026c0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 800348e:	4602      	mov	r2, r0
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	1ad2      	subs	r2, r2, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	61fb      	str	r3, [r7, #28]
      size_type __new_capacity = length() + __len2 - __len1;
 800349a:	68f8      	ldr	r0, [r7, #12]
 800349c:	f7ff f910 	bl	80026c0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80034a0:	4602      	mov	r2, r0
 80034a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a4:	441a      	add	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	617b      	str	r3, [r7, #20]
      pointer __r = _M_create(__new_capacity, capacity());
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f7ff fc0b 	bl	8002cc8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 80034b2:	4602      	mov	r2, r0
 80034b4:	f107 0314 	add.w	r3, r7, #20
 80034b8:	4619      	mov	r1, r3
 80034ba:	68f8      	ldr	r0, [r7, #12]
 80034bc:	f7ff fb6a 	bl	8002b94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80034c0:	61b8      	str	r0, [r7, #24]
      if (__pos)
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d008      	beq.n	80034da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x60>
	this->_S_copy(__r, _M_data(), __pos);
 80034c8:	68f8      	ldr	r0, [r7, #12]
 80034ca:	f7ff fa2e 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80034ce:	4603      	mov	r3, r0
 80034d0:	68ba      	ldr	r2, [r7, #8]
 80034d2:	4619      	mov	r1, r3
 80034d4:	69b8      	ldr	r0, [r7, #24]
 80034d6:	f7ff fd5f 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      if (__s && __len2)
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d00a      	beq.n	80034f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x7c>
 80034e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d007      	beq.n	80034f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x7c>
	this->_S_copy(__r + __pos, __s, __len2);
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	4413      	add	r3, r2
 80034ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034ee:	6839      	ldr	r1, [r7, #0]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7ff fd51 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      if (__how_much)
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d011      	beq.n	8003520 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0xa6>
	this->_S_copy(__r + __pos + __len2,
 80034fc:	68ba      	ldr	r2, [r7, #8]
 80034fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003500:	4413      	add	r3, r2
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	18d4      	adds	r4, r2, r3
		      _M_data() + __pos + __len1, __how_much);
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f7ff fa0f 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800350c:	4601      	mov	r1, r0
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4413      	add	r3, r2
 8003514:	440b      	add	r3, r1
	this->_S_copy(__r + __pos + __len2,
 8003516:	69fa      	ldr	r2, [r7, #28]
 8003518:	4619      	mov	r1, r3
 800351a:	4620      	mov	r0, r4
 800351c:	f7ff fd3c 	bl	8002f98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      _M_dispose();
 8003520:	68f8      	ldr	r0, [r7, #12]
 8003522:	f7ff fa58 	bl	80029d6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
      _M_data(__r);
 8003526:	69b9      	ldr	r1, [r7, #24]
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f7ff fab4 	bl	8002a96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
      _M_capacity(__new_capacity);
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	4619      	mov	r1, r3
 8003532:	68f8      	ldr	r0, [r7, #12]
 8003534:	f7ff fabd 	bl	8002ab2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
    }
 8003538:	bf00      	nop
 800353a:	3724      	adds	r7, #36	@ 0x24
 800353c:	46bd      	mov	sp, r7
 800353e:	bd90      	pop	{r4, r7, pc}

08003540 <_ZSt9addressofIKcEPT_RS1_>:
    addressof(_Tp& __r) noexcept
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 f885 	bl	8003658 <_ZSt11__addressofIKcEPT_RS1_>
 800354e:	4603      	mov	r3, r0
 8003550:	4618      	mov	r0, r3
 8003552:	3708      	adds	r7, #8
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <_ZSt10__distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8003558:	b480      	push	{r7}
 800355a:	b085      	sub	sp, #20
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8003564:	68ba      	ldr	r2, [r7, #8]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	1ad3      	subs	r3, r2, r3
    }
 800356a:	4618      	mov	r0, r3
 800356c:	3714      	adds	r7, #20
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <_ZNSt15__new_allocatorIcE8allocateEjPKv>:
#endif

      // NB: __n is permitted to be 0.  The C++ standard says nothing
      // about what the return value is when __n == 0.
      _GLIBCXX_NODISCARD _Tp*
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8003576:	b580      	push	{r7, lr}
 8003578:	b084      	sub	sp, #16
 800357a:	af00      	add	r7, sp, #0
 800357c:	60f8      	str	r0, [r7, #12]
 800357e:	60b9      	str	r1, [r7, #8]
 8003580:	607a      	str	r2, [r7, #4]
	// _GLIBCXX_RESOLVE_LIB_DEFECTS
	// 3308. std::allocator<void>().allocate(n)
	static_assert(sizeof(_Tp) != 0, "cannot allocate incomplete types");
#endif

	if (__builtin_expect(__n > this->_M_max_size(), false))
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 f873 	bl	800366e <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>
 8003588:	4602      	mov	r2, r0
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	4293      	cmp	r3, r2
 800358e:	bf8c      	ite	hi
 8003590:	2301      	movhi	r3, #1
 8003592:	2300      	movls	r3, #0
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	bf14      	ite	ne
 800359a:	2301      	movne	r3, #1
 800359c:	2300      	moveq	r3, #0
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d001      	beq.n	80035a8 <_ZNSt15__new_allocatorIcE8allocateEjPKv+0x32>
	  {
	    // _GLIBCXX_RESOLVE_LIB_DEFECTS
	    // 3190. allocator::allocate sometimes returns too little storage
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
	      std::__throw_bad_array_new_length();
	    std::__throw_bad_alloc();
 80035a4:	f00b fb25 	bl	800ebf2 <_ZSt17__throw_bad_allocv>
	    std::align_val_t __al = std::align_val_t(alignof(_Tp));
	    return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp),
							   __al));
	  }
#endif
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 80035a8:	68b8      	ldr	r0, [r7, #8]
 80035aa:	f00b fb0c 	bl	800ebc6 <_Znwj>
 80035ae:	4603      	mov	r3, r0
 80035b0:	bf00      	nop
      }
 80035b2:	4618      	mov	r0, r3
 80035b4:	3710      	adds	r7, #16
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}

080035ba <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>:
      _M_disjunct(const _CharT* __s) const _GLIBCXX_NOEXCEPT
 80035ba:	b590      	push	{r4, r7, lr}
 80035bc:	b085      	sub	sp, #20
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
 80035c2:	6039      	str	r1, [r7, #0]
	return (less<const _CharT*>()(__s, _M_data())
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f7ff f9b0 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80035ca:	4602      	mov	r2, r0
 80035cc:	f107 0308 	add.w	r3, r7, #8
 80035d0:	6839      	ldr	r1, [r7, #0]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 f857 	bl	8003686 <_ZNKSt4lessIPKcEclES1_S1_>
 80035d8:	4603      	mov	r3, r0
		|| less<const _CharT*>()(_M_data() + this->size(), __s));
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d111      	bne.n	8003602 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x48>
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7ff f9a3 	bl	800292a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80035e4:	4604      	mov	r4, r0
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f7fe fb89 	bl	8001cfe <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80035ec:	4603      	mov	r3, r0
 80035ee:	18e1      	adds	r1, r4, r3
 80035f0:	f107 030c 	add.w	r3, r7, #12
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f000 f845 	bl	8003686 <_ZNKSt4lessIPKcEclES1_S1_>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x4c>
 8003602:	2301      	movs	r3, #1
 8003604:	e000      	b.n	8003608 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x4e>
 8003606:	2300      	movs	r3, #0
      }
 8003608:	4618      	mov	r0, r3
 800360a:	3714      	adds	r7, #20
 800360c:	46bd      	mov	sp, r7
 800360e:	bd90      	pop	{r4, r7, pc}

08003610 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
      _S_move(_CharT* __d, const _CharT* __s, size_type __n)
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	607a      	str	r2, [r7, #4]
	if (__n == 1)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d104      	bne.n	800362c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0x1c>
	  traits_type::assign(*__d, *__s);
 8003622:	68b9      	ldr	r1, [r7, #8]
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f7fd ff09 	bl	800143c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 800362a:	e004      	b.n	8003636 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0x26>
	  traits_type::move(__d, __s, __n);
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	68b9      	ldr	r1, [r7, #8]
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f7fd ff31 	bl	8001498 <_ZNSt11char_traitsIcE4moveEPcPKcj>
      }
 8003636:	bf00      	nop
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <_ZNSt15__new_allocatorIcE10deallocateEPcj>:

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 800363e:	b580      	push	{r7, lr}
 8003640:	b084      	sub	sp, #16
 8003642:	af00      	add	r7, sp, #0
 8003644:	60f8      	str	r0, [r7, #12]
 8003646:	60b9      	str	r1, [r7, #8]
 8003648:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 800364a:	6879      	ldr	r1, [r7, #4]
 800364c:	68b8      	ldr	r0, [r7, #8]
 800364e:	f00b faa7 	bl	800eba0 <_ZdlPvj>
      }
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <_ZSt11__addressofIKcEPT_RS1_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4618      	mov	r0, r3
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr

0800366e <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 800366e:	b480      	push	{r7}
 8003670:	b083      	sub	sp, #12
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8003676:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 800367a:	4618      	mov	r0, r3
 800367c:	370c      	adds	r7, #12
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr

08003686 <_ZNKSt4lessIPKcEclES1_S1_>:
  // Partial specialization of std::less for pointers.
  template<typename _Tp>
    struct less<_Tp*> : public binary_function<_Tp*, _Tp*, bool>
    {
      _GLIBCXX14_CONSTEXPR bool
      operator()(_Tp* __x, _Tp* __y) const _GLIBCXX_NOTHROW
 8003686:	b580      	push	{r7, lr}
 8003688:	b084      	sub	sp, #16
 800368a:	af00      	add	r7, sp, #0
 800368c:	60f8      	str	r0, [r7, #12]
 800368e:	60b9      	str	r1, [r7, #8]
 8003690:	607a      	str	r2, [r7, #4]
      {
#if __cplusplus >= 201402L
	if (std::__is_constant_evaluated())
 8003692:	f7fd feb7 	bl	8001404 <__is_constant_evaluated>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d007      	beq.n	80036ac <_ZNKSt4lessIPKcEclES1_S1_+0x26>
	  return __x < __y;
 800369c:	68ba      	ldr	r2, [r7, #8]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	bf34      	ite	cc
 80036a4:	2301      	movcc	r3, #1
 80036a6:	2300      	movcs	r3, #0
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	e006      	b.n	80036ba <_ZNKSt4lessIPKcEclES1_S1_+0x34>
#endif
	return (__UINTPTR_TYPE__)__x < (__UINTPTR_TYPE__)__y;
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	bf34      	ite	cc
 80036b4:	2301      	movcc	r3, #1
 80036b6:	2300      	movcs	r3, #0
 80036b8:	b2db      	uxtb	r3, r3
      }
 80036ba:	4618      	mov	r0, r3
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036c6:	f000 fe1f 	bl	8004308 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036ca:	f000 f80d 	bl	80036e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036ce:	f000 f961 	bl	8003994 <MX_GPIO_Init>
  MX_I2C1_Init();
 80036d2:	f000 f879 	bl	80037c8 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80036d6:	f000 f911 	bl	80038fc <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80036da:	f000 f8b5 	bl	8003848 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  app_main();
 80036de:	f7fe fb1b 	bl	8001d18 <app_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80036e2:	bf00      	nop
 80036e4:	e7fd      	b.n	80036e2 <main+0x20>
	...

080036e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b09c      	sub	sp, #112	@ 0x70
 80036ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036ee:	f107 0320 	add.w	r3, r7, #32
 80036f2:	2250      	movs	r2, #80	@ 0x50
 80036f4:	2100      	movs	r1, #0
 80036f6:	4618      	mov	r0, r3
 80036f8:	f00c fb9c 	bl	800fe34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036fc:	f107 0308 	add.w	r3, r7, #8
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]
 8003704:	605a      	str	r2, [r3, #4]
 8003706:	609a      	str	r2, [r3, #8]
 8003708:	60da      	str	r2, [r3, #12]
 800370a:	611a      	str	r2, [r3, #16]
 800370c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800370e:	4b2c      	ldr	r3, [pc, #176]	@ (80037c0 <SystemClock_Config+0xd8>)
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	4a2b      	ldr	r2, [pc, #172]	@ (80037c0 <SystemClock_Config+0xd8>)
 8003714:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8003718:	6113      	str	r3, [r2, #16]
 800371a:	4b29      	ldr	r3, [pc, #164]	@ (80037c0 <SystemClock_Config+0xd8>)
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003722:	607b      	str	r3, [r7, #4]
 8003724:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003726:	bf00      	nop
 8003728:	4b25      	ldr	r3, [pc, #148]	@ (80037c0 <SystemClock_Config+0xd8>)
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	f003 0308 	and.w	r3, r3, #8
 8003730:	2b08      	cmp	r3, #8
 8003732:	d1f9      	bne.n	8003728 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003734:	2301      	movs	r3, #1
 8003736:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003738:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800373c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800373e:	2302      	movs	r3, #2
 8003740:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8003742:	2303      	movs	r3, #3
 8003744:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003746:	2304      	movs	r3, #4
 8003748:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 250;
 800374a:	23fa      	movs	r3, #250	@ 0xfa
 800374c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800374e:	2302      	movs	r3, #2
 8003750:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003752:	2302      	movs	r3, #2
 8003754:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003756:	2302      	movs	r3, #2
 8003758:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 800375a:	2304      	movs	r3, #4
 800375c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800375e:	2300      	movs	r3, #0
 8003760:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003762:	2300      	movs	r3, #0
 8003764:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003766:	f107 0320 	add.w	r3, r7, #32
 800376a:	4618      	mov	r0, r3
 800376c:	f002 f95c 	bl	8005a28 <HAL_RCC_OscConfig>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8003776:	f000 fa71 	bl	8003c5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800377a:	231f      	movs	r3, #31
 800377c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800377e:	2303      	movs	r3, #3
 8003780:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003782:	2300      	movs	r3, #0
 8003784:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003786:	2300      	movs	r3, #0
 8003788:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800378a:	2300      	movs	r3, #0
 800378c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800378e:	2300      	movs	r3, #0
 8003790:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003792:	f107 0308 	add.w	r3, r7, #8
 8003796:	2105      	movs	r1, #5
 8003798:	4618      	mov	r0, r3
 800379a:	f002 fd7d 	bl	8006298 <HAL_RCC_ClockConfig>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80037a4:	f000 fa5a 	bl	8003c5c <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80037a8:	4b06      	ldr	r3, [pc, #24]	@ (80037c4 <SystemClock_Config+0xdc>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80037b0:	4a04      	ldr	r2, [pc, #16]	@ (80037c4 <SystemClock_Config+0xdc>)
 80037b2:	f043 0320 	orr.w	r3, r3, #32
 80037b6:	6013      	str	r3, [r2, #0]
}
 80037b8:	bf00      	nop
 80037ba:	3770      	adds	r7, #112	@ 0x70
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	44020800 	.word	0x44020800
 80037c4:	40022000 	.word	0x40022000

080037c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80037cc:	4b1b      	ldr	r3, [pc, #108]	@ (800383c <MX_I2C1_Init+0x74>)
 80037ce:	4a1c      	ldr	r2, [pc, #112]	@ (8003840 <MX_I2C1_Init+0x78>)
 80037d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60808CD3;
 80037d2:	4b1a      	ldr	r3, [pc, #104]	@ (800383c <MX_I2C1_Init+0x74>)
 80037d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003844 <MX_I2C1_Init+0x7c>)
 80037d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80037d8:	4b18      	ldr	r3, [pc, #96]	@ (800383c <MX_I2C1_Init+0x74>)
 80037da:	2200      	movs	r2, #0
 80037dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80037de:	4b17      	ldr	r3, [pc, #92]	@ (800383c <MX_I2C1_Init+0x74>)
 80037e0:	2201      	movs	r2, #1
 80037e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80037e4:	4b15      	ldr	r3, [pc, #84]	@ (800383c <MX_I2C1_Init+0x74>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80037ea:	4b14      	ldr	r3, [pc, #80]	@ (800383c <MX_I2C1_Init+0x74>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80037f0:	4b12      	ldr	r3, [pc, #72]	@ (800383c <MX_I2C1_Init+0x74>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80037f6:	4b11      	ldr	r3, [pc, #68]	@ (800383c <MX_I2C1_Init+0x74>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80037fc:	4b0f      	ldr	r3, [pc, #60]	@ (800383c <MX_I2C1_Init+0x74>)
 80037fe:	2200      	movs	r2, #0
 8003800:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003802:	480e      	ldr	r0, [pc, #56]	@ (800383c <MX_I2C1_Init+0x74>)
 8003804:	f001 fabe 	bl	8004d84 <HAL_I2C_Init>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d001      	beq.n	8003812 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800380e:	f000 fa25 	bl	8003c5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003812:	2100      	movs	r1, #0
 8003814:	4809      	ldr	r0, [pc, #36]	@ (800383c <MX_I2C1_Init+0x74>)
 8003816:	f002 f86f 	bl	80058f8 <HAL_I2CEx_ConfigAnalogFilter>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d001      	beq.n	8003824 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003820:	f000 fa1c 	bl	8003c5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003824:	2100      	movs	r1, #0
 8003826:	4805      	ldr	r0, [pc, #20]	@ (800383c <MX_I2C1_Init+0x74>)
 8003828:	f002 f8b1 	bl	800598e <HAL_I2CEx_ConfigDigitalFilter>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d001      	beq.n	8003836 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003832:	f000 fa13 	bl	8003c5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003836:	bf00      	nop
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	20000254 	.word	0x20000254
 8003840:	40005400 	.word	0x40005400
 8003844:	60808cd3 	.word	0x60808cd3

08003848 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b08a      	sub	sp, #40	@ 0x28
 800384c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800384e:	f107 031c 	add.w	r3, r7, #28
 8003852:	2200      	movs	r2, #0
 8003854:	601a      	str	r2, [r3, #0]
 8003856:	605a      	str	r2, [r3, #4]
 8003858:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800385a:	463b      	mov	r3, r7
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	605a      	str	r2, [r3, #4]
 8003862:	609a      	str	r2, [r3, #8]
 8003864:	60da      	str	r2, [r3, #12]
 8003866:	611a      	str	r2, [r3, #16]
 8003868:	615a      	str	r2, [r3, #20]
 800386a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800386c:	4b22      	ldr	r3, [pc, #136]	@ (80038f8 <MX_TIM2_Init+0xb0>)
 800386e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003872:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003874:	4b20      	ldr	r3, [pc, #128]	@ (80038f8 <MX_TIM2_Init+0xb0>)
 8003876:	2200      	movs	r2, #0
 8003878:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800387a:	4b1f      	ldr	r3, [pc, #124]	@ (80038f8 <MX_TIM2_Init+0xb0>)
 800387c:	2200      	movs	r2, #0
 800387e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8003880:	4b1d      	ldr	r3, [pc, #116]	@ (80038f8 <MX_TIM2_Init+0xb0>)
 8003882:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003886:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003888:	4b1b      	ldr	r3, [pc, #108]	@ (80038f8 <MX_TIM2_Init+0xb0>)
 800388a:	2200      	movs	r2, #0
 800388c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800388e:	4b1a      	ldr	r3, [pc, #104]	@ (80038f8 <MX_TIM2_Init+0xb0>)
 8003890:	2200      	movs	r2, #0
 8003892:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003894:	4818      	ldr	r0, [pc, #96]	@ (80038f8 <MX_TIM2_Init+0xb0>)
 8003896:	f008 f899 	bl	800b9cc <HAL_TIM_PWM_Init>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80038a0:	f000 f9dc 	bl	8003c5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038a4:	2300      	movs	r3, #0
 80038a6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038a8:	2300      	movs	r3, #0
 80038aa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038ac:	f107 031c 	add.w	r3, r7, #28
 80038b0:	4619      	mov	r1, r3
 80038b2:	4811      	ldr	r0, [pc, #68]	@ (80038f8 <MX_TIM2_Init+0xb0>)
 80038b4:	f009 f87c 	bl	800c9b0 <HAL_TIMEx_MasterConfigSynchronization>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80038be:	f000 f9cd 	bl	8003c5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038c2:	2360      	movs	r3, #96	@ 0x60
 80038c4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80038c6:	2300      	movs	r3, #0
 80038c8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038ca:	2300      	movs	r3, #0
 80038cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038ce:	2300      	movs	r3, #0
 80038d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038d2:	463b      	mov	r3, r7
 80038d4:	2200      	movs	r2, #0
 80038d6:	4619      	mov	r1, r3
 80038d8:	4807      	ldr	r0, [pc, #28]	@ (80038f8 <MX_TIM2_Init+0xb0>)
 80038da:	f008 fa2f 	bl	800bd3c <HAL_TIM_PWM_ConfigChannel>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d001      	beq.n	80038e8 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80038e4:	f000 f9ba 	bl	8003c5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80038e8:	4803      	ldr	r0, [pc, #12]	@ (80038f8 <MX_TIM2_Init+0xb0>)
 80038ea:	f000 fa99 	bl	8003e20 <HAL_TIM_MspPostInit>

}
 80038ee:	bf00      	nop
 80038f0:	3728      	adds	r7, #40	@ 0x28
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	200002a8 	.word	0x200002a8

080038fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003900:	4b22      	ldr	r3, [pc, #136]	@ (800398c <MX_USART3_UART_Init+0x90>)
 8003902:	4a23      	ldr	r2, [pc, #140]	@ (8003990 <MX_USART3_UART_Init+0x94>)
 8003904:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003906:	4b21      	ldr	r3, [pc, #132]	@ (800398c <MX_USART3_UART_Init+0x90>)
 8003908:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800390c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800390e:	4b1f      	ldr	r3, [pc, #124]	@ (800398c <MX_USART3_UART_Init+0x90>)
 8003910:	2200      	movs	r2, #0
 8003912:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003914:	4b1d      	ldr	r3, [pc, #116]	@ (800398c <MX_USART3_UART_Init+0x90>)
 8003916:	2200      	movs	r2, #0
 8003918:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800391a:	4b1c      	ldr	r3, [pc, #112]	@ (800398c <MX_USART3_UART_Init+0x90>)
 800391c:	2200      	movs	r2, #0
 800391e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003920:	4b1a      	ldr	r3, [pc, #104]	@ (800398c <MX_USART3_UART_Init+0x90>)
 8003922:	220c      	movs	r2, #12
 8003924:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003926:	4b19      	ldr	r3, [pc, #100]	@ (800398c <MX_USART3_UART_Init+0x90>)
 8003928:	2200      	movs	r2, #0
 800392a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800392c:	4b17      	ldr	r3, [pc, #92]	@ (800398c <MX_USART3_UART_Init+0x90>)
 800392e:	2200      	movs	r2, #0
 8003930:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003932:	4b16      	ldr	r3, [pc, #88]	@ (800398c <MX_USART3_UART_Init+0x90>)
 8003934:	2200      	movs	r2, #0
 8003936:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003938:	4b14      	ldr	r3, [pc, #80]	@ (800398c <MX_USART3_UART_Init+0x90>)
 800393a:	2200      	movs	r2, #0
 800393c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800393e:	4b13      	ldr	r3, [pc, #76]	@ (800398c <MX_USART3_UART_Init+0x90>)
 8003940:	2200      	movs	r2, #0
 8003942:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003944:	4811      	ldr	r0, [pc, #68]	@ (800398c <MX_USART3_UART_Init+0x90>)
 8003946:	f009 f903 	bl	800cb50 <HAL_UART_Init>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003950:	f000 f984 	bl	8003c5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003954:	2100      	movs	r1, #0
 8003956:	480d      	ldr	r0, [pc, #52]	@ (800398c <MX_USART3_UART_Init+0x90>)
 8003958:	f00b f855 	bl	800ea06 <HAL_UARTEx_SetTxFifoThreshold>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8003962:	f000 f97b 	bl	8003c5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003966:	2100      	movs	r1, #0
 8003968:	4808      	ldr	r0, [pc, #32]	@ (800398c <MX_USART3_UART_Init+0x90>)
 800396a:	f00b f88a 	bl	800ea82 <HAL_UARTEx_SetRxFifoThreshold>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003974:	f000 f972 	bl	8003c5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003978:	4804      	ldr	r0, [pc, #16]	@ (800398c <MX_USART3_UART_Init+0x90>)
 800397a:	f00b f80b 	bl	800e994 <HAL_UARTEx_DisableFifoMode>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003984:	f000 f96a 	bl	8003c5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003988:	bf00      	nop
 800398a:	bd80      	pop	{r7, pc}
 800398c:	200002f4 	.word	0x200002f4
 8003990:	40004800 	.word	0x40004800

08003994 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b08e      	sub	sp, #56	@ 0x38
 8003998:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800399a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800399e:	2200      	movs	r2, #0
 80039a0:	601a      	str	r2, [r3, #0]
 80039a2:	605a      	str	r2, [r3, #4]
 80039a4:	609a      	str	r2, [r3, #8]
 80039a6:	60da      	str	r2, [r3, #12]
 80039a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80039aa:	4ba5      	ldr	r3, [pc, #660]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 80039ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039b0:	4aa3      	ldr	r2, [pc, #652]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 80039b2:	f043 0310 	orr.w	r3, r3, #16
 80039b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80039ba:	4ba1      	ldr	r3, [pc, #644]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 80039bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039c0:	f003 0310 	and.w	r3, r3, #16
 80039c4:	623b      	str	r3, [r7, #32]
 80039c6:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80039c8:	4b9d      	ldr	r3, [pc, #628]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 80039ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039ce:	4a9c      	ldr	r2, [pc, #624]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 80039d0:	f043 0304 	orr.w	r3, r3, #4
 80039d4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80039d8:	4b99      	ldr	r3, [pc, #612]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 80039da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039de:	f003 0304 	and.w	r3, r3, #4
 80039e2:	61fb      	str	r3, [r7, #28]
 80039e4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80039e6:	4b96      	ldr	r3, [pc, #600]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 80039e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039ec:	4a94      	ldr	r2, [pc, #592]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 80039ee:	f043 0320 	orr.w	r3, r3, #32
 80039f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80039f6:	4b92      	ldr	r3, [pc, #584]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 80039f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039fc:	f003 0320 	and.w	r3, r3, #32
 8003a00:	61bb      	str	r3, [r7, #24]
 8003a02:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003a04:	4b8e      	ldr	r3, [pc, #568]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a0a:	4a8d      	ldr	r2, [pc, #564]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a10:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a14:	4b8a      	ldr	r3, [pc, #552]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a1e:	617b      	str	r3, [r7, #20]
 8003a20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a22:	4b87      	ldr	r3, [pc, #540]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a28:	4a85      	ldr	r2, [pc, #532]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a2a:	f043 0301 	orr.w	r3, r3, #1
 8003a2e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a32:	4b83      	ldr	r3, [pc, #524]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a38:	f003 0301 	and.w	r3, r3, #1
 8003a3c:	613b      	str	r3, [r7, #16]
 8003a3e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a40:	4b7f      	ldr	r3, [pc, #508]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a46:	4a7e      	ldr	r2, [pc, #504]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a48:	f043 0302 	orr.w	r3, r3, #2
 8003a4c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a50:	4b7b      	ldr	r3, [pc, #492]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	60fb      	str	r3, [r7, #12]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a5e:	4b78      	ldr	r3, [pc, #480]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a64:	4a76      	ldr	r2, [pc, #472]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a66:	f043 0308 	orr.w	r3, r3, #8
 8003a6a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a6e:	4b74      	ldr	r3, [pc, #464]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a74:	f003 0308 	and.w	r3, r3, #8
 8003a78:	60bb      	str	r3, [r7, #8]
 8003a7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003a7c:	4b70      	ldr	r3, [pc, #448]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a82:	4a6f      	ldr	r2, [pc, #444]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a88:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a8c:	4b6c      	ldr	r3, [pc, #432]	@ (8003c40 <MX_GPIO_Init+0x2ac>)
 8003a8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a96:	607b      	str	r3, [r7, #4]
 8003a98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	2110      	movs	r1, #16
 8003a9e:	4869      	ldr	r0, [pc, #420]	@ (8003c44 <MX_GPIO_Init+0x2b0>)
 8003aa0:	f001 f958 	bl	8004d54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	2101      	movs	r1, #1
 8003aa8:	4867      	ldr	r0, [pc, #412]	@ (8003c48 <MX_GPIO_Init+0x2b4>)
 8003aaa:	f001 f953 	bl	8004d54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, GPIO_PIN_RESET);
 8003aae:	2200      	movs	r2, #0
 8003ab0:	2110      	movs	r1, #16
 8003ab2:	4866      	ldr	r0, [pc, #408]	@ (8003c4c <MX_GPIO_Init+0x2b8>)
 8003ab4:	f001 f94e 	bl	8004d54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003ab8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003abc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003abe:	4b64      	ldr	r3, [pc, #400]	@ (8003c50 <MX_GPIO_Init+0x2bc>)
 8003ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ac6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003aca:	4619      	mov	r1, r3
 8003acc:	4861      	ldr	r0, [pc, #388]	@ (8003c54 <MX_GPIO_Init+0x2c0>)
 8003ace:	f000 ff33 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003ad2:	2310      	movs	r3, #16
 8003ad4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ada:	2300      	movs	r3, #0
 8003adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003ae2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	4856      	ldr	r0, [pc, #344]	@ (8003c44 <MX_GPIO_Init+0x2b0>)
 8003aea:	f000 ff25 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8003aee:	2332      	movs	r3, #50	@ 0x32
 8003af0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003af2:	2302      	movs	r3, #2
 8003af4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af6:	2300      	movs	r3, #0
 8003af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003afa:	2302      	movs	r3, #2
 8003afc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003afe:	230b      	movs	r3, #11
 8003b00:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b06:	4619      	mov	r1, r3
 8003b08:	4852      	ldr	r0, [pc, #328]	@ (8003c54 <MX_GPIO_Init+0x2c0>)
 8003b0a:	f000 ff15 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8003b0e:	2386      	movs	r3, #134	@ 0x86
 8003b10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b12:	2302      	movs	r3, #2
 8003b14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b16:	2300      	movs	r3, #0
 8003b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b1a:	2302      	movs	r3, #2
 8003b1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003b1e:	230b      	movs	r3, #11
 8003b20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b26:	4619      	mov	r1, r3
 8003b28:	484b      	ldr	r0, [pc, #300]	@ (8003c58 <MX_GPIO_Init+0x2c4>)
 8003b2a:	f000 ff05 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 8003b2e:	2310      	movs	r3, #16
 8003b30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b32:	2303      	movs	r3, #3
 8003b34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b36:	2300      	movs	r3, #0
 8003b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8003b3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b3e:	4619      	mov	r1, r3
 8003b40:	4845      	ldr	r0, [pc, #276]	@ (8003c58 <MX_GPIO_Init+0x2c4>)
 8003b42:	f000 fef9 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003b46:	2301      	movs	r3, #1
 8003b48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b52:	2300      	movs	r3, #0
 8003b54:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	483a      	ldr	r0, [pc, #232]	@ (8003c48 <MX_GPIO_Init+0x2b4>)
 8003b5e:	f000 feeb 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_CC1_Pin UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = UCPD_CC1_Pin|UCPD_CC2_Pin;
 8003b62:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003b66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b74:	4619      	mov	r1, r3
 8003b76:	4834      	ldr	r0, [pc, #208]	@ (8003c48 <MX_GPIO_Init+0x2b4>)
 8003b78:	f000 fede 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8003b7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b82:	2302      	movs	r3, #2
 8003b84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b86:	2300      	movs	r3, #0
 8003b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003b8e:	230b      	movs	r3, #11
 8003b90:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8003b92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b96:	4619      	mov	r1, r3
 8003b98:	482b      	ldr	r0, [pc, #172]	@ (8003c48 <MX_GPIO_Init+0x2b4>)
 8003b9a:	f000 fecd 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003b9e:	2310      	movs	r3, #16
 8003ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003baa:	2300      	movs	r3, #0
 8003bac:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003bae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bb2:	4619      	mov	r1, r3
 8003bb4:	4825      	ldr	r0, [pc, #148]	@ (8003c4c <MX_GPIO_Init+0x2b8>)
 8003bb6:	f000 febf 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 8003bba:	2380      	movs	r3, #128	@ 0x80
 8003bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003bbe:	4b24      	ldr	r3, [pc, #144]	@ (8003c50 <MX_GPIO_Init+0x2bc>)
 8003bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8003bc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bca:	4619      	mov	r1, r3
 8003bcc:	481f      	ldr	r0, [pc, #124]	@ (8003c4c <MX_GPIO_Init+0x2b8>)
 8003bce:	f000 feb3 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8003bd2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003bd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd8:	2302      	movs	r3, #2
 8003bda:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003be0:	2300      	movs	r3, #0
 8003be2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8003be4:	230a      	movs	r3, #10
 8003be6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bec:	4619      	mov	r1, r3
 8003bee:	481a      	ldr	r0, [pc, #104]	@ (8003c58 <MX_GPIO_Init+0x2c4>)
 8003bf0:	f000 fea2 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXT_EN_Pin RMI_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TXT_EN_Pin|RMI_TXD0_Pin;
 8003bf4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8003bf8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c02:	2302      	movs	r3, #2
 8003c04:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003c06:	230b      	movs	r3, #11
 8003c08:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003c0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c0e:	4619      	mov	r1, r3
 8003c10:	480e      	ldr	r0, [pc, #56]	@ (8003c4c <MX_GPIO_Init+0x2b8>)
 8003c12:	f000 fe91 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_TX_Pin ARD_D0_RX_Pin */
  GPIO_InitStruct.Pin = ARD_D1_TX_Pin|ARD_D0_RX_Pin;
 8003c16:	23c0      	movs	r3, #192	@ 0xc0
 8003c18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c22:	2300      	movs	r3, #0
 8003c24:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003c26:	2308      	movs	r3, #8
 8003c28:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c2e:	4619      	mov	r1, r3
 8003c30:	4805      	ldr	r0, [pc, #20]	@ (8003c48 <MX_GPIO_Init+0x2b4>)
 8003c32:	f000 fe81 	bl	8004938 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003c36:	bf00      	nop
 8003c38:	3738      	adds	r7, #56	@ 0x38
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	44020c00 	.word	0x44020c00
 8003c44:	42021400 	.word	0x42021400
 8003c48:	42020400 	.word	0x42020400
 8003c4c:	42021800 	.word	0x42021800
 8003c50:	10110000 	.word	0x10110000
 8003c54:	42020800 	.word	0x42020800
 8003c58:	42020000 	.word	0x42020000

08003c5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c60:	b672      	cpsid	i
}
 8003c62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c64:	bf00      	nop
 8003c66:	e7fd      	b.n	8003c64 <Error_Handler+0x8>

08003c68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c6c:	bf00      	nop
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
	...

08003c78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b0cc      	sub	sp, #304	@ 0x130
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003c82:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003c86:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c88:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	601a      	str	r2, [r3, #0]
 8003c90:	605a      	str	r2, [r3, #4]
 8003c92:	609a      	str	r2, [r3, #8]
 8003c94:	60da      	str	r2, [r3, #12]
 8003c96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003c9c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	2100      	movs	r1, #0
 8003caa:	f00c f8c3 	bl	800fe34 <memset>
  if(hi2c->Instance==I2C1)
 8003cae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003cb2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a33      	ldr	r2, [pc, #204]	@ (8003d88 <HAL_I2C_MspInit+0x110>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d15e      	bne.n	8003d7e <HAL_I2C_MspInit+0x106>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003cc0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003cc4:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8003cc8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ccc:	f04f 0300 	mov.w	r3, #0
 8003cd0:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003cd4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003cd8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ce2:	f107 0310 	add.w	r3, r7, #16
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f002 fe18 	bl	800691c <HAL_RCCEx_PeriphCLKConfig>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 8003cf2:	f7ff ffb3 	bl	8003c5c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cf6:	4b25      	ldr	r3, [pc, #148]	@ (8003d8c <HAL_I2C_MspInit+0x114>)
 8003cf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003cfc:	4a23      	ldr	r2, [pc, #140]	@ (8003d8c <HAL_I2C_MspInit+0x114>)
 8003cfe:	f043 0302 	orr.w	r3, r3, #2
 8003d02:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003d06:	4b21      	ldr	r3, [pc, #132]	@ (8003d8c <HAL_I2C_MspInit+0x114>)
 8003d08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d0c:	f003 0202 	and.w	r2, r3, #2
 8003d10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003d14:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003d18:	601a      	str	r2, [r3, #0]
 8003d1a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003d1e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003d22:	681b      	ldr	r3, [r3, #0]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003d24:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003d28:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d2c:	2312      	movs	r3, #18
 8003d2e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d32:	2300      	movs	r3, #0
 8003d34:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003d3e:	2304      	movs	r3, #4
 8003d40:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d44:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003d48:	4619      	mov	r1, r3
 8003d4a:	4811      	ldr	r0, [pc, #68]	@ (8003d90 <HAL_I2C_MspInit+0x118>)
 8003d4c:	f000 fdf4 	bl	8004938 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d50:	4b0e      	ldr	r3, [pc, #56]	@ (8003d8c <HAL_I2C_MspInit+0x114>)
 8003d52:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d56:	4a0d      	ldr	r2, [pc, #52]	@ (8003d8c <HAL_I2C_MspInit+0x114>)
 8003d58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003d5c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003d60:	4b0a      	ldr	r3, [pc, #40]	@ (8003d8c <HAL_I2C_MspInit+0x114>)
 8003d62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d66:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8003d6a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003d6e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003d72:	601a      	str	r2, [r3, #0]
 8003d74:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003d78:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003d7c:	681b      	ldr	r3, [r3, #0]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003d7e:	bf00      	nop
 8003d80:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	40005400 	.word	0x40005400
 8003d8c:	44020c00 	.word	0x44020c00
 8003d90:	42020400 	.word	0x42020400

08003d94 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a0c      	ldr	r2, [pc, #48]	@ (8003dd4 <HAL_I2C_MspDeInit+0x40>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d111      	bne.n	8003dca <HAL_I2C_MspDeInit+0x36>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003da6:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd8 <HAL_I2C_MspDeInit+0x44>)
 8003da8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003dac:	4a0a      	ldr	r2, [pc, #40]	@ (8003dd8 <HAL_I2C_MspDeInit+0x44>)
 8003dae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003db2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8003db6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003dba:	4808      	ldr	r0, [pc, #32]	@ (8003ddc <HAL_I2C_MspDeInit+0x48>)
 8003dbc:	f000 ff0e 	bl	8004bdc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8003dc0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003dc4:	4805      	ldr	r0, [pc, #20]	@ (8003ddc <HAL_I2C_MspDeInit+0x48>)
 8003dc6:	f000 ff09 	bl	8004bdc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8003dca:	bf00      	nop
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	40005400 	.word	0x40005400
 8003dd8:	44020c00 	.word	0x44020c00
 8003ddc:	42020400 	.word	0x42020400

08003de0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b085      	sub	sp, #20
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003df0:	d10e      	bne.n	8003e10 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003df2:	4b0a      	ldr	r3, [pc, #40]	@ (8003e1c <HAL_TIM_PWM_MspInit+0x3c>)
 8003df4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003df8:	4a08      	ldr	r2, [pc, #32]	@ (8003e1c <HAL_TIM_PWM_MspInit+0x3c>)
 8003dfa:	f043 0301 	orr.w	r3, r3, #1
 8003dfe:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003e02:	4b06      	ldr	r3, [pc, #24]	@ (8003e1c <HAL_TIM_PWM_MspInit+0x3c>)
 8003e04:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e08:	f003 0301 	and.w	r3, r3, #1
 8003e0c:	60fb      	str	r3, [r7, #12]
 8003e0e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003e10:	bf00      	nop
 8003e12:	3714      	adds	r7, #20
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr
 8003e1c:	44020c00 	.word	0x44020c00

08003e20 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b088      	sub	sp, #32
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e28:	f107 030c 	add.w	r3, r7, #12
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	605a      	str	r2, [r3, #4]
 8003e32:	609a      	str	r2, [r3, #8]
 8003e34:	60da      	str	r2, [r3, #12]
 8003e36:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e40:	d11e      	bne.n	8003e80 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e42:	4b11      	ldr	r3, [pc, #68]	@ (8003e88 <HAL_TIM_MspPostInit+0x68>)
 8003e44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e48:	4a0f      	ldr	r2, [pc, #60]	@ (8003e88 <HAL_TIM_MspPostInit+0x68>)
 8003e4a:	f043 0301 	orr.w	r3, r3, #1
 8003e4e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003e52:	4b0d      	ldr	r3, [pc, #52]	@ (8003e88 <HAL_TIM_MspPostInit+0x68>)
 8003e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e58:	f003 0301 	and.w	r3, r3, #1
 8003e5c:	60bb      	str	r3, [r7, #8]
 8003e5e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003e60:	2301      	movs	r3, #1
 8003e62:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e64:	2302      	movs	r3, #2
 8003e66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003e70:	2301      	movs	r3, #1
 8003e72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e74:	f107 030c 	add.w	r3, r7, #12
 8003e78:	4619      	mov	r1, r3
 8003e7a:	4804      	ldr	r0, [pc, #16]	@ (8003e8c <HAL_TIM_MspPostInit+0x6c>)
 8003e7c:	f000 fd5c 	bl	8004938 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003e80:	bf00      	nop
 8003e82:	3720      	adds	r7, #32
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	44020c00 	.word	0x44020c00
 8003e8c:	42020000 	.word	0x42020000

08003e90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b0cc      	sub	sp, #304	@ 0x130
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003e9a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003e9e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ea0:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	601a      	str	r2, [r3, #0]
 8003ea8:	605a      	str	r2, [r3, #4]
 8003eaa:	609a      	str	r2, [r3, #8]
 8003eac:	60da      	str	r2, [r3, #12]
 8003eae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003eb0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003eb4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	f00b ffb7 	bl	800fe34 <memset>
  if(huart->Instance==USART3)
 8003ec6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003eca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a37      	ldr	r2, [pc, #220]	@ (8003fb0 <HAL_UART_MspInit+0x120>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d165      	bne.n	8003fa4 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003ed8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003edc:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8003ee0:	f04f 0204 	mov.w	r2, #4
 8003ee4:	f04f 0300 	mov.w	r3, #0
 8003ee8:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003eec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003ef0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ef8:	f107 0310 	add.w	r3, r7, #16
 8003efc:	4618      	mov	r0, r3
 8003efe:	f002 fd0d 	bl	800691c <HAL_RCCEx_PeriphCLKConfig>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8003f08:	f7ff fea8 	bl	8003c5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003f0c:	4b29      	ldr	r3, [pc, #164]	@ (8003fb4 <HAL_UART_MspInit+0x124>)
 8003f0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f12:	4a28      	ldr	r2, [pc, #160]	@ (8003fb4 <HAL_UART_MspInit+0x124>)
 8003f14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f18:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003f1c:	4b25      	ldr	r3, [pc, #148]	@ (8003fb4 <HAL_UART_MspInit+0x124>)
 8003f1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f22:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8003f26:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003f2a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003f34:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003f38:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8003fb4 <HAL_UART_MspInit+0x124>)
 8003f3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f40:	4a1c      	ldr	r2, [pc, #112]	@ (8003fb4 <HAL_UART_MspInit+0x124>)
 8003f42:	f043 0308 	orr.w	r3, r3, #8
 8003f46:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003f4a:	4b1a      	ldr	r3, [pc, #104]	@ (8003fb4 <HAL_UART_MspInit+0x124>)
 8003f4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f50:	f003 0208 	and.w	r2, r3, #8
 8003f54:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003f58:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003f5c:	601a      	str	r2, [r3, #0]
 8003f5e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003f62:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003f66:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003f68:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003f6c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f70:	2302      	movs	r3, #2
 8003f72:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f76:	2300      	movs	r3, #0
 8003f78:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003f82:	2307      	movs	r3, #7
 8003f84:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f88:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	480a      	ldr	r0, [pc, #40]	@ (8003fb8 <HAL_UART_MspInit+0x128>)
 8003f90:	f000 fcd2 	bl	8004938 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003f94:	2200      	movs	r2, #0
 8003f96:	2100      	movs	r1, #0
 8003f98:	203c      	movs	r0, #60	@ 0x3c
 8003f9a:	f000 fb4f 	bl	800463c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003f9e:	203c      	movs	r0, #60	@ 0x3c
 8003fa0:	f000 fb66 	bl	8004670 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8003fa4:	bf00      	nop
 8003fa6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	40004800 	.word	0x40004800
 8003fb4:	44020c00 	.word	0x44020c00
 8003fb8:	42020c00 	.word	0x42020c00

08003fbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003fc0:	bf00      	nop
 8003fc2:	e7fd      	b.n	8003fc0 <NMI_Handler+0x4>

08003fc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fc8:	bf00      	nop
 8003fca:	e7fd      	b.n	8003fc8 <HardFault_Handler+0x4>

08003fcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003fd0:	bf00      	nop
 8003fd2:	e7fd      	b.n	8003fd0 <MemManage_Handler+0x4>

08003fd4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003fd8:	bf00      	nop
 8003fda:	e7fd      	b.n	8003fd8 <BusFault_Handler+0x4>

08003fdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003fe0:	bf00      	nop
 8003fe2:	e7fd      	b.n	8003fe0 <UsageFault_Handler+0x4>

08003fe4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003fe8:	bf00      	nop
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr

08003ff2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ff2:	b480      	push	{r7}
 8003ff4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ff6:	bf00      	nop
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004000:	b480      	push	{r7}
 8004002:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004004:	bf00      	nop
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr

0800400e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004012:	f000 fa17 	bl	8004444 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004016:	bf00      	nop
 8004018:	bd80      	pop	{r7, pc}
	...

0800401c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004020:	4802      	ldr	r0, [pc, #8]	@ (800402c <USART3_IRQHandler+0x10>)
 8004022:	f008 fee5 	bl	800cdf0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004026:	bf00      	nop
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	200002f4 	.word	0x200002f4

08004030 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  return 1;
 8004034:	2301      	movs	r3, #1
}
 8004036:	4618      	mov	r0, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <_kill>:

int _kill(int pid, int sig)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800404a:	f00b ff99 	bl	800ff80 <__errno>
 800404e:	4603      	mov	r3, r0
 8004050:	2216      	movs	r2, #22
 8004052:	601a      	str	r2, [r3, #0]
  return -1;
 8004054:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004058:	4618      	mov	r0, r3
 800405a:	3708      	adds	r7, #8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <_exit>:

void _exit (int status)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004068:	f04f 31ff 	mov.w	r1, #4294967295
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f7ff ffe7 	bl	8004040 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004072:	bf00      	nop
 8004074:	e7fd      	b.n	8004072 <_exit+0x12>

08004076 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b086      	sub	sp, #24
 800407a:	af00      	add	r7, sp, #0
 800407c:	60f8      	str	r0, [r7, #12]
 800407e:	60b9      	str	r1, [r7, #8]
 8004080:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004082:	2300      	movs	r3, #0
 8004084:	617b      	str	r3, [r7, #20]
 8004086:	e00a      	b.n	800409e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004088:	f3af 8000 	nop.w
 800408c:	4601      	mov	r1, r0
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	1c5a      	adds	r2, r3, #1
 8004092:	60ba      	str	r2, [r7, #8]
 8004094:	b2ca      	uxtb	r2, r1
 8004096:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	3301      	adds	r3, #1
 800409c:	617b      	str	r3, [r7, #20]
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	429a      	cmp	r2, r3
 80040a4:	dbf0      	blt.n	8004088 <_read+0x12>
  }

  return len;
 80040a6:	687b      	ldr	r3, [r7, #4]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3718      	adds	r7, #24
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b086      	sub	sp, #24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040bc:	2300      	movs	r3, #0
 80040be:	617b      	str	r3, [r7, #20]
 80040c0:	e009      	b.n	80040d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	1c5a      	adds	r2, r3, #1
 80040c6:	60ba      	str	r2, [r7, #8]
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	4618      	mov	r0, r3
 80040cc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	3301      	adds	r3, #1
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	429a      	cmp	r2, r3
 80040dc:	dbf1      	blt.n	80040c2 <_write+0x12>
  }
  return len;
 80040de:	687b      	ldr	r3, [r7, #4]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3718      	adds	r7, #24
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <_close>:

int _close(int file)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80040f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004110:	605a      	str	r2, [r3, #4]
  return 0;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <_isatty>:

int _isatty(int file)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004128:	2301      	movs	r3, #1
}
 800412a:	4618      	mov	r0, r3
 800412c:	370c      	adds	r7, #12
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr

08004136 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004136:	b480      	push	{r7}
 8004138:	b085      	sub	sp, #20
 800413a:	af00      	add	r7, sp, #0
 800413c:	60f8      	str	r0, [r7, #12]
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b086      	sub	sp, #24
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004158:	4a14      	ldr	r2, [pc, #80]	@ (80041ac <_sbrk+0x5c>)
 800415a:	4b15      	ldr	r3, [pc, #84]	@ (80041b0 <_sbrk+0x60>)
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004164:	4b13      	ldr	r3, [pc, #76]	@ (80041b4 <_sbrk+0x64>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d102      	bne.n	8004172 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800416c:	4b11      	ldr	r3, [pc, #68]	@ (80041b4 <_sbrk+0x64>)
 800416e:	4a12      	ldr	r2, [pc, #72]	@ (80041b8 <_sbrk+0x68>)
 8004170:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004172:	4b10      	ldr	r3, [pc, #64]	@ (80041b4 <_sbrk+0x64>)
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4413      	add	r3, r2
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	429a      	cmp	r2, r3
 800417e:	d207      	bcs.n	8004190 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004180:	f00b fefe 	bl	800ff80 <__errno>
 8004184:	4603      	mov	r3, r0
 8004186:	220c      	movs	r2, #12
 8004188:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800418a:	f04f 33ff 	mov.w	r3, #4294967295
 800418e:	e009      	b.n	80041a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004190:	4b08      	ldr	r3, [pc, #32]	@ (80041b4 <_sbrk+0x64>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004196:	4b07      	ldr	r3, [pc, #28]	@ (80041b4 <_sbrk+0x64>)
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4413      	add	r3, r2
 800419e:	4a05      	ldr	r2, [pc, #20]	@ (80041b4 <_sbrk+0x64>)
 80041a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80041a2:	68fb      	ldr	r3, [r7, #12]
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3718      	adds	r7, #24
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	200a0000 	.word	0x200a0000
 80041b0:	00000400 	.word	0x00000400
 80041b4:	20000394 	.word	0x20000394
 80041b8:	200004f0 	.word	0x200004f0

080041bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80041c2:	4b35      	ldr	r3, [pc, #212]	@ (8004298 <SystemInit+0xdc>)
 80041c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c8:	4a33      	ldr	r2, [pc, #204]	@ (8004298 <SystemInit+0xdc>)
 80041ca:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80041ce:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80041d2:	4b32      	ldr	r3, [pc, #200]	@ (800429c <SystemInit+0xe0>)
 80041d4:	2201      	movs	r2, #1
 80041d6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80041d8:	4b30      	ldr	r3, [pc, #192]	@ (800429c <SystemInit+0xe0>)
 80041da:	2200      	movs	r2, #0
 80041dc:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80041de:	4b2f      	ldr	r3, [pc, #188]	@ (800429c <SystemInit+0xe0>)
 80041e0:	2200      	movs	r2, #0
 80041e2:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80041e4:	4b2d      	ldr	r3, [pc, #180]	@ (800429c <SystemInit+0xe0>)
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	492c      	ldr	r1, [pc, #176]	@ (800429c <SystemInit+0xe0>)
 80041ea:	4b2d      	ldr	r3, [pc, #180]	@ (80042a0 <SystemInit+0xe4>)
 80041ec:	4013      	ands	r3, r2
 80041ee:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80041f0:	4b2a      	ldr	r3, [pc, #168]	@ (800429c <SystemInit+0xe0>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80041f6:	4b29      	ldr	r3, [pc, #164]	@ (800429c <SystemInit+0xe0>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 80041fc:	4b27      	ldr	r3, [pc, #156]	@ (800429c <SystemInit+0xe0>)
 80041fe:	2200      	movs	r2, #0
 8004200:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8004202:	4b26      	ldr	r3, [pc, #152]	@ (800429c <SystemInit+0xe0>)
 8004204:	4a27      	ldr	r2, [pc, #156]	@ (80042a4 <SystemInit+0xe8>)
 8004206:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8004208:	4b24      	ldr	r3, [pc, #144]	@ (800429c <SystemInit+0xe0>)
 800420a:	2200      	movs	r2, #0
 800420c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800420e:	4b23      	ldr	r3, [pc, #140]	@ (800429c <SystemInit+0xe0>)
 8004210:	4a24      	ldr	r2, [pc, #144]	@ (80042a4 <SystemInit+0xe8>)
 8004212:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8004214:	4b21      	ldr	r3, [pc, #132]	@ (800429c <SystemInit+0xe0>)
 8004216:	2200      	movs	r2, #0
 8004218:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 800421a:	4b20      	ldr	r3, [pc, #128]	@ (800429c <SystemInit+0xe0>)
 800421c:	4a21      	ldr	r2, [pc, #132]	@ (80042a4 <SystemInit+0xe8>)
 800421e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8004220:	4b1e      	ldr	r3, [pc, #120]	@ (800429c <SystemInit+0xe0>)
 8004222:	2200      	movs	r2, #0
 8004224:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8004226:	4b1d      	ldr	r3, [pc, #116]	@ (800429c <SystemInit+0xe0>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a1c      	ldr	r2, [pc, #112]	@ (800429c <SystemInit+0xe0>)
 800422c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004230:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8004232:	4b1a      	ldr	r3, [pc, #104]	@ (800429c <SystemInit+0xe0>)
 8004234:	2200      	movs	r2, #0
 8004236:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004238:	4b17      	ldr	r3, [pc, #92]	@ (8004298 <SystemInit+0xdc>)
 800423a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800423e:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8004240:	4b19      	ldr	r3, [pc, #100]	@ (80042a8 <SystemInit+0xec>)
 8004242:	699b      	ldr	r3, [r3, #24]
 8004244:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8004248:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8004250:	d003      	beq.n	800425a <SystemInit+0x9e>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004258:	d117      	bne.n	800428a <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 800425a:	4b13      	ldr	r3, [pc, #76]	@ (80042a8 <SystemInit+0xec>)
 800425c:	69db      	ldr	r3, [r3, #28]
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d005      	beq.n	8004272 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8004266:	4b10      	ldr	r3, [pc, #64]	@ (80042a8 <SystemInit+0xec>)
 8004268:	4a10      	ldr	r2, [pc, #64]	@ (80042ac <SystemInit+0xf0>)
 800426a:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 800426c:	4b0e      	ldr	r3, [pc, #56]	@ (80042a8 <SystemInit+0xec>)
 800426e:	4a10      	ldr	r2, [pc, #64]	@ (80042b0 <SystemInit+0xf4>)
 8004270:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8004272:	4b0d      	ldr	r3, [pc, #52]	@ (80042a8 <SystemInit+0xec>)
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	4a0c      	ldr	r2, [pc, #48]	@ (80042a8 <SystemInit+0xec>)
 8004278:	f043 0302 	orr.w	r3, r3, #2
 800427c:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800427e:	4b0a      	ldr	r3, [pc, #40]	@ (80042a8 <SystemInit+0xec>)
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	4a09      	ldr	r2, [pc, #36]	@ (80042a8 <SystemInit+0xec>)
 8004284:	f043 0301 	orr.w	r3, r3, #1
 8004288:	61d3      	str	r3, [r2, #28]
  }
}
 800428a:	bf00      	nop
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	e000ed00 	.word	0xe000ed00
 800429c:	44020c00 	.word	0x44020c00
 80042a0:	eae2eae3 	.word	0xeae2eae3
 80042a4:	01010280 	.word	0x01010280
 80042a8:	40022000 	.word	0x40022000
 80042ac:	08192a3b 	.word	0x08192a3b
 80042b0:	4c5d6e7f 	.word	0x4c5d6e7f

080042b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80042b4:	480d      	ldr	r0, [pc, #52]	@ (80042ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80042b6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80042b8:	f7ff ff80 	bl	80041bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80042bc:	480c      	ldr	r0, [pc, #48]	@ (80042f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80042be:	490d      	ldr	r1, [pc, #52]	@ (80042f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80042c0:	4a0d      	ldr	r2, [pc, #52]	@ (80042f8 <LoopForever+0xe>)
  movs r3, #0
 80042c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80042c4:	e002      	b.n	80042cc <LoopCopyDataInit>

080042c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80042c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80042c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80042ca:	3304      	adds	r3, #4

080042cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80042cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80042ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80042d0:	d3f9      	bcc.n	80042c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80042d2:	4a0a      	ldr	r2, [pc, #40]	@ (80042fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80042d4:	4c0a      	ldr	r4, [pc, #40]	@ (8004300 <LoopForever+0x16>)
  movs r3, #0
 80042d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80042d8:	e001      	b.n	80042de <LoopFillZerobss>

080042da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80042da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80042dc:	3204      	adds	r2, #4

080042de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80042de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80042e0:	d3fb      	bcc.n	80042da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80042e2:	f00b fe53 	bl	800ff8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80042e6:	f7ff f9ec 	bl	80036c2 <main>

080042ea <LoopForever>:

LoopForever:
    b LoopForever
 80042ea:	e7fe      	b.n	80042ea <LoopForever>
  ldr   r0, =_estack
 80042ec:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80042f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042f4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80042f8:	0801434c 	.word	0x0801434c
  ldr r2, =_sbss
 80042fc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8004300:	200004ec 	.word	0x200004ec

08004304 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004304:	e7fe      	b.n	8004304 <ADC1_IRQHandler>
	...

08004308 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800430c:	2003      	movs	r0, #3
 800430e:	f000 f98a 	bl	8004626 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004312:	f002 f979 	bl	8006608 <HAL_RCC_GetSysClockFreq>
 8004316:	4602      	mov	r2, r0
 8004318:	4b0c      	ldr	r3, [pc, #48]	@ (800434c <HAL_Init+0x44>)
 800431a:	6a1b      	ldr	r3, [r3, #32]
 800431c:	f003 030f 	and.w	r3, r3, #15
 8004320:	490b      	ldr	r1, [pc, #44]	@ (8004350 <HAL_Init+0x48>)
 8004322:	5ccb      	ldrb	r3, [r1, r3]
 8004324:	fa22 f303 	lsr.w	r3, r2, r3
 8004328:	4a0a      	ldr	r2, [pc, #40]	@ (8004354 <HAL_Init+0x4c>)
 800432a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800432c:	2004      	movs	r0, #4
 800432e:	f000 f9cf 	bl	80046d0 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004332:	200f      	movs	r0, #15
 8004334:	f000 f810 	bl	8004358 <HAL_InitTick>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d001      	beq.n	8004342 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e002      	b.n	8004348 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004342:	f7ff fc91 	bl	8003c68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	bd80      	pop	{r7, pc}
 800434c:	44020c00 	.word	0x44020c00
 8004350:	08013eb4 	.word	0x08013eb4
 8004354:	20000000 	.word	0x20000000

08004358 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8004364:	4b33      	ldr	r3, [pc, #204]	@ (8004434 <HAL_InitTick+0xdc>)
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d101      	bne.n	8004370 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e05c      	b.n	800442a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8004370:	4b31      	ldr	r3, [pc, #196]	@ (8004438 <HAL_InitTick+0xe0>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0304 	and.w	r3, r3, #4
 8004378:	2b04      	cmp	r3, #4
 800437a:	d10c      	bne.n	8004396 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800437c:	4b2f      	ldr	r3, [pc, #188]	@ (800443c <HAL_InitTick+0xe4>)
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	4b2c      	ldr	r3, [pc, #176]	@ (8004434 <HAL_InitTick+0xdc>)
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	4619      	mov	r1, r3
 8004386:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800438a:	fbb3 f3f1 	udiv	r3, r3, r1
 800438e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004392:	60fb      	str	r3, [r7, #12]
 8004394:	e037      	b.n	8004406 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8004396:	f000 f9f3 	bl	8004780 <HAL_SYSTICK_GetCLKSourceConfig>
 800439a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d023      	beq.n	80043ea <HAL_InitTick+0x92>
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d82d      	bhi.n	8004404 <HAL_InitTick+0xac>
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d003      	beq.n	80043b6 <HAL_InitTick+0x5e>
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d00d      	beq.n	80043d0 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80043b4:	e026      	b.n	8004404 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80043b6:	4b21      	ldr	r3, [pc, #132]	@ (800443c <HAL_InitTick+0xe4>)
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004434 <HAL_InitTick+0xdc>)
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	4619      	mov	r1, r3
 80043c0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80043c4:	fbb3 f3f1 	udiv	r3, r3, r1
 80043c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043cc:	60fb      	str	r3, [r7, #12]
        break;
 80043ce:	e01a      	b.n	8004406 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80043d0:	4b18      	ldr	r3, [pc, #96]	@ (8004434 <HAL_InitTick+0xdc>)
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	461a      	mov	r2, r3
 80043d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80043da:	fbb3 f3f2 	udiv	r3, r3, r2
 80043de:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80043e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043e6:	60fb      	str	r3, [r7, #12]
        break;
 80043e8:	e00d      	b.n	8004406 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80043ea:	4b12      	ldr	r3, [pc, #72]	@ (8004434 <HAL_InitTick+0xdc>)
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	461a      	mov	r2, r3
 80043f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80043f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80043f8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80043fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004400:	60fb      	str	r3, [r7, #12]
        break;
 8004402:	e000      	b.n	8004406 <HAL_InitTick+0xae>
        break;
 8004404:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 f940 	bl	800468c <HAL_SYSTICK_Config>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e009      	b.n	800442a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004416:	2200      	movs	r2, #0
 8004418:	6879      	ldr	r1, [r7, #4]
 800441a:	f04f 30ff 	mov.w	r0, #4294967295
 800441e:	f000 f90d 	bl	800463c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8004422:	4a07      	ldr	r2, [pc, #28]	@ (8004440 <HAL_InitTick+0xe8>)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3710      	adds	r7, #16
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	20000008 	.word	0x20000008
 8004438:	e000e010 	.word	0xe000e010
 800443c:	20000000 	.word	0x20000000
 8004440:	20000004 	.word	0x20000004

08004444 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004444:	b480      	push	{r7}
 8004446:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004448:	4b06      	ldr	r3, [pc, #24]	@ (8004464 <HAL_IncTick+0x20>)
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	461a      	mov	r2, r3
 800444e:	4b06      	ldr	r3, [pc, #24]	@ (8004468 <HAL_IncTick+0x24>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4413      	add	r3, r2
 8004454:	4a04      	ldr	r2, [pc, #16]	@ (8004468 <HAL_IncTick+0x24>)
 8004456:	6013      	str	r3, [r2, #0]
}
 8004458:	bf00      	nop
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	20000008 	.word	0x20000008
 8004468:	20000398 	.word	0x20000398

0800446c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0
  return uwTick;
 8004470:	4b03      	ldr	r3, [pc, #12]	@ (8004480 <HAL_GetTick+0x14>)
 8004472:	681b      	ldr	r3, [r3, #0]
}
 8004474:	4618      	mov	r0, r3
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	20000398 	.word	0x20000398

08004484 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800448c:	f7ff ffee 	bl	800446c <HAL_GetTick>
 8004490:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800449c:	d005      	beq.n	80044aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800449e:	4b0a      	ldr	r3, [pc, #40]	@ (80044c8 <HAL_Delay+0x44>)
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	461a      	mov	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	4413      	add	r3, r2
 80044a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80044aa:	bf00      	nop
 80044ac:	f7ff ffde 	bl	800446c <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	68fa      	ldr	r2, [r7, #12]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d8f7      	bhi.n	80044ac <HAL_Delay+0x28>
  {
  }
}
 80044bc:	bf00      	nop
 80044be:	bf00      	nop
 80044c0:	3710      	adds	r7, #16
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	20000008 	.word	0x20000008

080044cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f003 0307 	and.w	r3, r3, #7
 80044da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004510 <__NVIC_SetPriorityGrouping+0x44>)
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80044e8:	4013      	ands	r3, r2
 80044ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80044f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044fe:	4a04      	ldr	r2, [pc, #16]	@ (8004510 <__NVIC_SetPriorityGrouping+0x44>)
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	60d3      	str	r3, [r2, #12]
}
 8004504:	bf00      	nop
 8004506:	3714      	adds	r7, #20
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr
 8004510:	e000ed00 	.word	0xe000ed00

08004514 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004514:	b480      	push	{r7}
 8004516:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004518:	4b04      	ldr	r3, [pc, #16]	@ (800452c <__NVIC_GetPriorityGrouping+0x18>)
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	0a1b      	lsrs	r3, r3, #8
 800451e:	f003 0307 	and.w	r3, r3, #7
}
 8004522:	4618      	mov	r0, r3
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr
 800452c:	e000ed00 	.word	0xe000ed00

08004530 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	4603      	mov	r3, r0
 8004538:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800453a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800453e:	2b00      	cmp	r3, #0
 8004540:	db0b      	blt.n	800455a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004542:	88fb      	ldrh	r3, [r7, #6]
 8004544:	f003 021f 	and.w	r2, r3, #31
 8004548:	4907      	ldr	r1, [pc, #28]	@ (8004568 <__NVIC_EnableIRQ+0x38>)
 800454a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800454e:	095b      	lsrs	r3, r3, #5
 8004550:	2001      	movs	r0, #1
 8004552:	fa00 f202 	lsl.w	r2, r0, r2
 8004556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800455a:	bf00      	nop
 800455c:	370c      	adds	r7, #12
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	e000e100 	.word	0xe000e100

0800456c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	4603      	mov	r3, r0
 8004574:	6039      	str	r1, [r7, #0]
 8004576:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004578:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800457c:	2b00      	cmp	r3, #0
 800457e:	db0a      	blt.n	8004596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	b2da      	uxtb	r2, r3
 8004584:	490c      	ldr	r1, [pc, #48]	@ (80045b8 <__NVIC_SetPriority+0x4c>)
 8004586:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800458a:	0112      	lsls	r2, r2, #4
 800458c:	b2d2      	uxtb	r2, r2
 800458e:	440b      	add	r3, r1
 8004590:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004594:	e00a      	b.n	80045ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	b2da      	uxtb	r2, r3
 800459a:	4908      	ldr	r1, [pc, #32]	@ (80045bc <__NVIC_SetPriority+0x50>)
 800459c:	88fb      	ldrh	r3, [r7, #6]
 800459e:	f003 030f 	and.w	r3, r3, #15
 80045a2:	3b04      	subs	r3, #4
 80045a4:	0112      	lsls	r2, r2, #4
 80045a6:	b2d2      	uxtb	r2, r2
 80045a8:	440b      	add	r3, r1
 80045aa:	761a      	strb	r2, [r3, #24]
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr
 80045b8:	e000e100 	.word	0xe000e100
 80045bc:	e000ed00 	.word	0xe000ed00

080045c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b089      	sub	sp, #36	@ 0x24
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f003 0307 	and.w	r3, r3, #7
 80045d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	f1c3 0307 	rsb	r3, r3, #7
 80045da:	2b04      	cmp	r3, #4
 80045dc:	bf28      	it	cs
 80045de:	2304      	movcs	r3, #4
 80045e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	3304      	adds	r3, #4
 80045e6:	2b06      	cmp	r3, #6
 80045e8:	d902      	bls.n	80045f0 <NVIC_EncodePriority+0x30>
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	3b03      	subs	r3, #3
 80045ee:	e000      	b.n	80045f2 <NVIC_EncodePriority+0x32>
 80045f0:	2300      	movs	r3, #0
 80045f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045f4:	f04f 32ff 	mov.w	r2, #4294967295
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	fa02 f303 	lsl.w	r3, r2, r3
 80045fe:	43da      	mvns	r2, r3
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	401a      	ands	r2, r3
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004608:	f04f 31ff 	mov.w	r1, #4294967295
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	fa01 f303 	lsl.w	r3, r1, r3
 8004612:	43d9      	mvns	r1, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004618:	4313      	orrs	r3, r2
         );
}
 800461a:	4618      	mov	r0, r3
 800461c:	3724      	adds	r7, #36	@ 0x24
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr

08004626 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b082      	sub	sp, #8
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f7ff ff4c 	bl	80044cc <__NVIC_SetPriorityGrouping>
}
 8004634:	bf00      	nop
 8004636:	3708      	adds	r7, #8
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b086      	sub	sp, #24
 8004640:	af00      	add	r7, sp, #0
 8004642:	4603      	mov	r3, r0
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]
 8004648:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800464a:	f7ff ff63 	bl	8004514 <__NVIC_GetPriorityGrouping>
 800464e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004650:	687a      	ldr	r2, [r7, #4]
 8004652:	68b9      	ldr	r1, [r7, #8]
 8004654:	6978      	ldr	r0, [r7, #20]
 8004656:	f7ff ffb3 	bl	80045c0 <NVIC_EncodePriority>
 800465a:	4602      	mov	r2, r0
 800465c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004660:	4611      	mov	r1, r2
 8004662:	4618      	mov	r0, r3
 8004664:	f7ff ff82 	bl	800456c <__NVIC_SetPriority>
}
 8004668:	bf00      	nop
 800466a:	3718      	adds	r7, #24
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	4603      	mov	r3, r0
 8004678:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800467a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800467e:	4618      	mov	r0, r3
 8004680:	f7ff ff56 	bl	8004530 <__NVIC_EnableIRQ>
}
 8004684:	bf00      	nop
 8004686:	3708      	adds	r7, #8
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	3b01      	subs	r3, #1
 8004698:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800469c:	d301      	bcc.n	80046a2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800469e:	2301      	movs	r3, #1
 80046a0:	e00d      	b.n	80046be <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80046a2:	4a0a      	ldr	r2, [pc, #40]	@ (80046cc <HAL_SYSTICK_Config+0x40>)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	3b01      	subs	r3, #1
 80046a8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80046aa:	4b08      	ldr	r3, [pc, #32]	@ (80046cc <HAL_SYSTICK_Config+0x40>)
 80046ac:	2200      	movs	r2, #0
 80046ae:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80046b0:	4b06      	ldr	r3, [pc, #24]	@ (80046cc <HAL_SYSTICK_Config+0x40>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a05      	ldr	r2, [pc, #20]	@ (80046cc <HAL_SYSTICK_Config+0x40>)
 80046b6:	f043 0303 	orr.w	r3, r3, #3
 80046ba:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	370c      	adds	r7, #12
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	e000e010 	.word	0xe000e010

080046d0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b04      	cmp	r3, #4
 80046dc:	d844      	bhi.n	8004768 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80046de:	a201      	add	r2, pc, #4	@ (adr r2, 80046e4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80046e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e4:	08004707 	.word	0x08004707
 80046e8:	08004725 	.word	0x08004725
 80046ec:	08004747 	.word	0x08004747
 80046f0:	08004769 	.word	0x08004769
 80046f4:	080046f9 	.word	0x080046f9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80046f8:	4b1f      	ldr	r3, [pc, #124]	@ (8004778 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a1e      	ldr	r2, [pc, #120]	@ (8004778 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80046fe:	f043 0304 	orr.w	r3, r3, #4
 8004702:	6013      	str	r3, [r2, #0]
      break;
 8004704:	e031      	b.n	800476a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8004706:	4b1c      	ldr	r3, [pc, #112]	@ (8004778 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a1b      	ldr	r2, [pc, #108]	@ (8004778 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800470c:	f023 0304 	bic.w	r3, r3, #4
 8004710:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8004712:	4b1a      	ldr	r3, [pc, #104]	@ (800477c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004714:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004718:	4a18      	ldr	r2, [pc, #96]	@ (800477c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800471a:	f023 030c 	bic.w	r3, r3, #12
 800471e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8004722:	e022      	b.n	800476a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8004724:	4b14      	ldr	r3, [pc, #80]	@ (8004778 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a13      	ldr	r2, [pc, #76]	@ (8004778 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800472a:	f023 0304 	bic.w	r3, r3, #4
 800472e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8004730:	4b12      	ldr	r3, [pc, #72]	@ (800477c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004732:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004736:	f023 030c 	bic.w	r3, r3, #12
 800473a:	4a10      	ldr	r2, [pc, #64]	@ (800477c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800473c:	f043 0304 	orr.w	r3, r3, #4
 8004740:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8004744:	e011      	b.n	800476a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8004746:	4b0c      	ldr	r3, [pc, #48]	@ (8004778 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a0b      	ldr	r2, [pc, #44]	@ (8004778 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800474c:	f023 0304 	bic.w	r3, r3, #4
 8004750:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8004752:	4b0a      	ldr	r3, [pc, #40]	@ (800477c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004754:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004758:	f023 030c 	bic.w	r3, r3, #12
 800475c:	4a07      	ldr	r2, [pc, #28]	@ (800477c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800475e:	f043 0308 	orr.w	r3, r3, #8
 8004762:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8004766:	e000      	b.n	800476a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8004768:	bf00      	nop
  }
}
 800476a:	bf00      	nop
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	e000e010 	.word	0xe000e010
 800477c:	44020c00 	.word	0x44020c00

08004780 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8004786:	4b17      	ldr	r3, [pc, #92]	@ (80047e4 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0304 	and.w	r3, r3, #4
 800478e:	2b00      	cmp	r3, #0
 8004790:	d002      	beq.n	8004798 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8004792:	2304      	movs	r3, #4
 8004794:	607b      	str	r3, [r7, #4]
 8004796:	e01e      	b.n	80047d6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8004798:	4b13      	ldr	r3, [pc, #76]	@ (80047e8 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800479a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800479e:	f003 030c 	and.w	r3, r3, #12
 80047a2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	2b08      	cmp	r3, #8
 80047a8:	d00f      	beq.n	80047ca <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	2b08      	cmp	r3, #8
 80047ae:	d80f      	bhi.n	80047d0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	2b04      	cmp	r3, #4
 80047ba:	d003      	beq.n	80047c4 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80047bc:	e008      	b.n	80047d0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80047be:	2300      	movs	r3, #0
 80047c0:	607b      	str	r3, [r7, #4]
        break;
 80047c2:	e008      	b.n	80047d6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80047c4:	2301      	movs	r3, #1
 80047c6:	607b      	str	r3, [r7, #4]
        break;
 80047c8:	e005      	b.n	80047d6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80047ca:	2302      	movs	r3, #2
 80047cc:	607b      	str	r3, [r7, #4]
        break;
 80047ce:	e002      	b.n	80047d6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80047d0:	2300      	movs	r3, #0
 80047d2:	607b      	str	r3, [r7, #4]
        break;
 80047d4:	bf00      	nop
    }
  }
  return systick_source;
 80047d6:	687b      	ldr	r3, [r7, #4]
}
 80047d8:	4618      	mov	r0, r3
 80047da:	370c      	adds	r7, #12
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr
 80047e4:	e000e010 	.word	0xe000e010
 80047e8:	44020c00 	.word	0x44020c00

080047ec <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80047f4:	f7ff fe3a 	bl	800446c <HAL_GetTick>
 80047f8:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d101      	bne.n	8004804 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e06b      	b.n	80048dc <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800480a:	b2db      	uxtb	r3, r3
 800480c:	2b02      	cmp	r3, #2
 800480e:	d008      	beq.n	8004822 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2220      	movs	r2, #32
 8004814:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e05c      	b.n	80048dc <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	695a      	ldr	r2, [r3, #20]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f042 0204 	orr.w	r2, r2, #4
 8004830:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2205      	movs	r2, #5
 8004836:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800483a:	e020      	b.n	800487e <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800483c:	f7ff fe16 	bl	800446c <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b05      	cmp	r3, #5
 8004848:	d919      	bls.n	800487e <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484e:	f043 0210 	orr.w	r2, r3, #16
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2203      	movs	r2, #3
 800485a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004866:	2b00      	cmp	r3, #0
 8004868:	d003      	beq.n	8004872 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800486e:	2201      	movs	r2, #1
 8004870:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e02e      	b.n	80048dc <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	691b      	ldr	r3, [r3, #16]
 8004884:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d0d7      	beq.n	800483c <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	695a      	ldr	r2, [r3, #20]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f042 0202 	orr.w	r2, r2, #2
 800489a:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2204      	movs	r2, #4
 80048a0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80048ac:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2201      	movs	r2, #1
 80048b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d007      	beq.n	80048d2 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048c6:	2201      	movs	r2, #1
 80048c8:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2200      	movs	r2, #0
 80048d0:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80048da:	2300      	movs	r3, #0
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3710      	adds	r7, #16
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}

080048e4 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e019      	b.n	800492a <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d004      	beq.n	800490c <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2220      	movs	r2, #32
 8004906:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e00e      	b.n	800492a <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2204      	movs	r2, #4
 8004910:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	695b      	ldr	r3, [r3, #20]
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	6812      	ldr	r2, [r2, #0]
 800491e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004922:	f043 0304 	orr.w	r3, r3, #4
 8004926:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
	...

08004938 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8004938:	b480      	push	{r7}
 800493a:	b087      	sub	sp, #28
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8004942:	2300      	movs	r3, #0
 8004944:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004946:	e136      	b.n	8004bb6 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	2101      	movs	r1, #1
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	fa01 f303 	lsl.w	r3, r1, r3
 8004954:	4013      	ands	r3, r2
 8004956:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2b00      	cmp	r3, #0
 800495c:	f000 8128 	beq.w	8004bb0 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	2b02      	cmp	r3, #2
 8004966:	d003      	beq.n	8004970 <HAL_GPIO_Init+0x38>
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	2b12      	cmp	r3, #18
 800496e:	d125      	bne.n	80049bc <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	08da      	lsrs	r2, r3, #3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	3208      	adds	r2, #8
 8004978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800497c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	f003 0307 	and.w	r3, r3, #7
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	220f      	movs	r2, #15
 8004988:	fa02 f303 	lsl.w	r3, r2, r3
 800498c:	43db      	mvns	r3, r3
 800498e:	697a      	ldr	r2, [r7, #20]
 8004990:	4013      	ands	r3, r2
 8004992:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	f003 020f 	and.w	r2, r3, #15
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	f003 0307 	and.w	r3, r3, #7
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	fa02 f303 	lsl.w	r3, r2, r3
 80049a8:	697a      	ldr	r2, [r7, #20]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	08da      	lsrs	r2, r3, #3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	3208      	adds	r2, #8
 80049b6:	6979      	ldr	r1, [r7, #20]
 80049b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	005b      	lsls	r3, r3, #1
 80049c6:	2203      	movs	r2, #3
 80049c8:	fa02 f303 	lsl.w	r3, r2, r3
 80049cc:	43db      	mvns	r3, r3
 80049ce:	697a      	ldr	r2, [r7, #20]
 80049d0:	4013      	ands	r3, r2
 80049d2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f003 0203 	and.w	r2, r3, #3
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	005b      	lsls	r3, r3, #1
 80049e0:	fa02 f303 	lsl.w	r3, r2, r3
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	697a      	ldr	r2, [r7, #20]
 80049ee:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d00b      	beq.n	8004a10 <HAL_GPIO_Init+0xd8>
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d007      	beq.n	8004a10 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004a04:	2b11      	cmp	r3, #17
 8004a06:	d003      	beq.n	8004a10 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	2b12      	cmp	r3, #18
 8004a0e:	d130      	bne.n	8004a72 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	005b      	lsls	r3, r3, #1
 8004a1a:	2203      	movs	r2, #3
 8004a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a20:	43db      	mvns	r3, r3
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	4013      	ands	r3, r2
 8004a26:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	68da      	ldr	r2, [r3, #12]
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	005b      	lsls	r3, r3, #1
 8004a30:	fa02 f303 	lsl.w	r3, r2, r3
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	697a      	ldr	r2, [r7, #20]
 8004a3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004a46:	2201      	movs	r2, #1
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4e:	43db      	mvns	r3, r3
 8004a50:	697a      	ldr	r2, [r7, #20]
 8004a52:	4013      	ands	r3, r2
 8004a54:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	091b      	lsrs	r3, r3, #4
 8004a5c:	f003 0201 	and.w	r2, r3, #1
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	fa02 f303 	lsl.w	r3, r2, r3
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	697a      	ldr	r2, [r7, #20]
 8004a70:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	2b03      	cmp	r3, #3
 8004a78:	d017      	beq.n	8004aaa <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	2203      	movs	r2, #3
 8004a86:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8a:	43db      	mvns	r3, r3
 8004a8c:	697a      	ldr	r2, [r7, #20]
 8004a8e:	4013      	ands	r3, r2
 8004a90:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	689a      	ldr	r2, [r3, #8]
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	005b      	lsls	r3, r3, #1
 8004a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d07c      	beq.n	8004bb0 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8004ab6:	4a47      	ldr	r2, [pc, #284]	@ (8004bd4 <HAL_GPIO_Init+0x29c>)
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	089b      	lsrs	r3, r3, #2
 8004abc:	3318      	adds	r3, #24
 8004abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ac2:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	f003 0303 	and.w	r3, r3, #3
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	220f      	movs	r2, #15
 8004ace:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad2:	43db      	mvns	r3, r3
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	0a9a      	lsrs	r2, r3, #10
 8004ade:	4b3e      	ldr	r3, [pc, #248]	@ (8004bd8 <HAL_GPIO_Init+0x2a0>)
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	f002 0203 	and.w	r2, r2, #3
 8004ae8:	00d2      	lsls	r2, r2, #3
 8004aea:	4093      	lsls	r3, r2
 8004aec:	697a      	ldr	r2, [r7, #20]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8004af2:	4938      	ldr	r1, [pc, #224]	@ (8004bd4 <HAL_GPIO_Init+0x29c>)
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	089b      	lsrs	r3, r3, #2
 8004af8:	3318      	adds	r3, #24
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8004b00:	4b34      	ldr	r3, [pc, #208]	@ (8004bd4 <HAL_GPIO_Init+0x29c>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	43db      	mvns	r3, r3
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d003      	beq.n	8004b24 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8004b1c:	697a      	ldr	r2, [r7, #20]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8004b24:	4a2b      	ldr	r2, [pc, #172]	@ (8004bd4 <HAL_GPIO_Init+0x29c>)
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8004b2a:	4b2a      	ldr	r3, [pc, #168]	@ (8004bd4 <HAL_GPIO_Init+0x29c>)
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	43db      	mvns	r3, r3
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	4013      	ands	r3, r2
 8004b38:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d003      	beq.n	8004b4e <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8004b4e:	4a21      	ldr	r2, [pc, #132]	@ (8004bd4 <HAL_GPIO_Init+0x29c>)
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8004b54:	4b1f      	ldr	r3, [pc, #124]	@ (8004bd4 <HAL_GPIO_Init+0x29c>)
 8004b56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b5a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	43db      	mvns	r3, r3
 8004b60:	697a      	ldr	r2, [r7, #20]
 8004b62:	4013      	ands	r3, r2
 8004b64:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d003      	beq.n	8004b7a <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8004b72:	697a      	ldr	r2, [r7, #20]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8004b7a:	4a16      	ldr	r2, [pc, #88]	@ (8004bd4 <HAL_GPIO_Init+0x29c>)
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8004b82:	4b14      	ldr	r3, [pc, #80]	@ (8004bd4 <HAL_GPIO_Init+0x29c>)
 8004b84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b88:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	43db      	mvns	r3, r3
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	4013      	ands	r3, r2
 8004b92:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d003      	beq.n	8004ba8 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8004ba0:	697a      	ldr	r2, [r7, #20]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8004ba8:	4a0a      	ldr	r2, [pc, #40]	@ (8004bd4 <HAL_GPIO_Init+0x29c>)
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f47f aec1 	bne.w	8004948 <HAL_GPIO_Init+0x10>
  }
}
 8004bc6:	bf00      	nop
 8004bc8:	bf00      	nop
 8004bca:	371c      	adds	r7, #28
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr
 8004bd4:	44022000 	.word	0x44022000
 8004bd8:	002f7f7f 	.word	0x002f7f7f

08004bdc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b087      	sub	sp, #28
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8004bea:	e0a0      	b.n	8004d2e <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8004bec:	2201      	movs	r2, #1
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf4:	683a      	ldr	r2, [r7, #0]
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f000 8093 	beq.w	8004d28 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 8004c02:	4a52      	ldr	r2, [pc, #328]	@ (8004d4c <HAL_GPIO_DeInit+0x170>)
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	089b      	lsrs	r3, r3, #2
 8004c08:	3318      	adds	r3, #24
 8004c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c0e:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	f003 0303 	and.w	r3, r3, #3
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	220f      	movs	r2, #15
 8004c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	4013      	ands	r3, r2
 8004c22:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	0a9a      	lsrs	r2, r3, #10
 8004c28:	4b49      	ldr	r3, [pc, #292]	@ (8004d50 <HAL_GPIO_DeInit+0x174>)
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	f002 0203 	and.w	r2, r2, #3
 8004c32:	00d2      	lsls	r2, r2, #3
 8004c34:	4093      	lsls	r3, r2
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d136      	bne.n	8004caa <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004c3c:	4b43      	ldr	r3, [pc, #268]	@ (8004d4c <HAL_GPIO_DeInit+0x170>)
 8004c3e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	43db      	mvns	r3, r3
 8004c46:	4941      	ldr	r1, [pc, #260]	@ (8004d4c <HAL_GPIO_DeInit+0x170>)
 8004c48:	4013      	ands	r3, r2
 8004c4a:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004c4e:	4b3f      	ldr	r3, [pc, #252]	@ (8004d4c <HAL_GPIO_DeInit+0x170>)
 8004c50:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	43db      	mvns	r3, r3
 8004c58:	493c      	ldr	r1, [pc, #240]	@ (8004d4c <HAL_GPIO_DeInit+0x170>)
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8004c60:	4b3a      	ldr	r3, [pc, #232]	@ (8004d4c <HAL_GPIO_DeInit+0x170>)
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	43db      	mvns	r3, r3
 8004c68:	4938      	ldr	r1, [pc, #224]	@ (8004d4c <HAL_GPIO_DeInit+0x170>)
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004c6e:	4b37      	ldr	r3, [pc, #220]	@ (8004d4c <HAL_GPIO_DeInit+0x170>)
 8004c70:	685a      	ldr	r2, [r3, #4]
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	43db      	mvns	r3, r3
 8004c76:	4935      	ldr	r1, [pc, #212]	@ (8004d4c <HAL_GPIO_DeInit+0x170>)
 8004c78:	4013      	ands	r3, r2
 8004c7a:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	f003 0303 	and.w	r3, r3, #3
 8004c82:	00db      	lsls	r3, r3, #3
 8004c84:	220f      	movs	r2, #15
 8004c86:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8a:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8004c8c:	4a2f      	ldr	r2, [pc, #188]	@ (8004d4c <HAL_GPIO_DeInit+0x170>)
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	089b      	lsrs	r3, r3, #2
 8004c92:	3318      	adds	r3, #24
 8004c94:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	43da      	mvns	r2, r3
 8004c9c:	482b      	ldr	r0, [pc, #172]	@ (8004d4c <HAL_GPIO_DeInit+0x170>)
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	089b      	lsrs	r3, r3, #2
 8004ca2:	400a      	ands	r2, r1
 8004ca4:	3318      	adds	r3, #24
 8004ca6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	2103      	movs	r1, #3
 8004cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8004cb8:	431a      	orrs	r2, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	08da      	lsrs	r2, r3, #3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	3208      	adds	r2, #8
 8004cc6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	f003 0307 	and.w	r3, r3, #7
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	220f      	movs	r2, #15
 8004cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd8:	43db      	mvns	r3, r3
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	08d2      	lsrs	r2, r2, #3
 8004cde:	4019      	ands	r1, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	3208      	adds	r2, #8
 8004ce4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	005b      	lsls	r3, r3, #1
 8004cf0:	2103      	movs	r1, #3
 8004cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8004cf6:	43db      	mvns	r3, r3
 8004cf8:	401a      	ands	r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685a      	ldr	r2, [r3, #4]
 8004d02:	2101      	movs	r1, #1
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	fa01 f303 	lsl.w	r3, r1, r3
 8004d0a:	43db      	mvns	r3, r3
 8004d0c:	401a      	ands	r2, r3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	68da      	ldr	r2, [r3, #12]
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	005b      	lsls	r3, r3, #1
 8004d1a:	2103      	movs	r1, #3
 8004d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d20:	43db      	mvns	r3, r3
 8004d22:	401a      	ands	r2, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	fa22 f303 	lsr.w	r3, r2, r3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	f47f af58 	bne.w	8004bec <HAL_GPIO_DeInit+0x10>
  }
}
 8004d3c:	bf00      	nop
 8004d3e:	bf00      	nop
 8004d40:	371c      	adds	r7, #28
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	44022000 	.word	0x44022000
 8004d50:	002f7f7f 	.word	0x002f7f7f

08004d54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	807b      	strh	r3, [r7, #2]
 8004d60:	4613      	mov	r3, r2
 8004d62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d64:	787b      	ldrb	r3, [r7, #1]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d003      	beq.n	8004d72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d6a:	887a      	ldrh	r2, [r7, #2]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004d70:	e002      	b.n	8004d78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d72:	887a      	ldrh	r2, [r7, #2]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004d78:	bf00      	nop
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e08d      	b.n	8004eb2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d106      	bne.n	8004db0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f7fe ff64 	bl	8003c78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2224      	movs	r2, #36	@ 0x24
 8004db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f022 0201 	bic.w	r2, r2, #1
 8004dc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	685a      	ldr	r2, [r3, #4]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004dd4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	689a      	ldr	r2, [r3, #8]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004de4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d107      	bne.n	8004dfe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	689a      	ldr	r2, [r3, #8]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004dfa:	609a      	str	r2, [r3, #8]
 8004dfc:	e006      	b.n	8004e0c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	689a      	ldr	r2, [r3, #8]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004e0a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d108      	bne.n	8004e26 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	685a      	ldr	r2, [r3, #4]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e22:	605a      	str	r2, [r3, #4]
 8004e24:	e007      	b.n	8004e36 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685a      	ldr	r2, [r3, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e34:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	6812      	ldr	r2, [r2, #0]
 8004e40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004e44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e48:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68da      	ldr	r2, [r3, #12]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e58:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	691a      	ldr	r2, [r3, #16]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	699b      	ldr	r3, [r3, #24]
 8004e6a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	430a      	orrs	r2, r1
 8004e72:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	69d9      	ldr	r1, [r3, #28]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6a1a      	ldr	r2, [r3, #32]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	430a      	orrs	r2, r1
 8004e82:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f042 0201 	orr.w	r2, r2, #1
 8004e92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2220      	movs	r2, #32
 8004e9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3708      	adds	r7, #8
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b082      	sub	sp, #8
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d101      	bne.n	8004ecc <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e021      	b.n	8004f10 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2224      	movs	r2, #36	@ 0x24
 8004ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f022 0201 	bic.w	r2, r2, #1
 8004ee2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f7fe ff55 	bl	8003d94 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004f0e:	2300      	movs	r3, #0
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3708      	adds	r7, #8
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b088      	sub	sp, #32
 8004f1c:	af02      	add	r7, sp, #8
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	4608      	mov	r0, r1
 8004f22:	4611      	mov	r1, r2
 8004f24:	461a      	mov	r2, r3
 8004f26:	4603      	mov	r3, r0
 8004f28:	817b      	strh	r3, [r7, #10]
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	813b      	strh	r3, [r7, #8]
 8004f2e:	4613      	mov	r3, r2
 8004f30:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b20      	cmp	r3, #32
 8004f3c:	f040 80f9 	bne.w	8005132 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f40:	6a3b      	ldr	r3, [r7, #32]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d002      	beq.n	8004f4c <HAL_I2C_Mem_Write+0x34>
 8004f46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d105      	bne.n	8004f58 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f52:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e0ed      	b.n	8005134 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d101      	bne.n	8004f66 <HAL_I2C_Mem_Write+0x4e>
 8004f62:	2302      	movs	r3, #2
 8004f64:	e0e6      	b.n	8005134 <HAL_I2C_Mem_Write+0x21c>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f6e:	f7ff fa7d 	bl	800446c <HAL_GetTick>
 8004f72:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	9300      	str	r3, [sp, #0]
 8004f78:	2319      	movs	r3, #25
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004f80:	68f8      	ldr	r0, [r7, #12]
 8004f82:	f000 fac3 	bl	800550c <I2C_WaitOnFlagUntilTimeout>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d001      	beq.n	8004f90 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e0d1      	b.n	8005134 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2221      	movs	r2, #33	@ 0x21
 8004f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2240      	movs	r2, #64	@ 0x40
 8004f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6a3a      	ldr	r2, [r7, #32]
 8004faa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004fb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fb8:	88f8      	ldrh	r0, [r7, #6]
 8004fba:	893a      	ldrh	r2, [r7, #8]
 8004fbc:	8979      	ldrh	r1, [r7, #10]
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	9301      	str	r3, [sp, #4]
 8004fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc4:	9300      	str	r3, [sp, #0]
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	68f8      	ldr	r0, [r7, #12]
 8004fca:	f000 f9d3 	bl	8005374 <I2C_RequestMemoryWrite>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d005      	beq.n	8004fe0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e0a9      	b.n	8005134 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	2bff      	cmp	r3, #255	@ 0xff
 8004fe8:	d90e      	bls.n	8005008 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	22ff      	movs	r2, #255	@ 0xff
 8004fee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ff4:	b2da      	uxtb	r2, r3
 8004ff6:	8979      	ldrh	r1, [r7, #10]
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	9300      	str	r3, [sp, #0]
 8004ffc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005000:	68f8      	ldr	r0, [r7, #12]
 8005002:	f000 fc47 	bl	8005894 <I2C_TransferConfig>
 8005006:	e00f      	b.n	8005028 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800500c:	b29a      	uxth	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005016:	b2da      	uxtb	r2, r3
 8005018:	8979      	ldrh	r1, [r7, #10]
 800501a:	2300      	movs	r3, #0
 800501c:	9300      	str	r3, [sp, #0]
 800501e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f000 fc36 	bl	8005894 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005028:	697a      	ldr	r2, [r7, #20]
 800502a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f000 fac6 	bl	80055be <I2C_WaitOnTXISFlagUntilTimeout>
 8005032:	4603      	mov	r3, r0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d001      	beq.n	800503c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e07b      	b.n	8005134 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005040:	781a      	ldrb	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504c:	1c5a      	adds	r2, r3, #1
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005056:	b29b      	uxth	r3, r3
 8005058:	3b01      	subs	r3, #1
 800505a:	b29a      	uxth	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005064:	3b01      	subs	r3, #1
 8005066:	b29a      	uxth	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005070:	b29b      	uxth	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d034      	beq.n	80050e0 <HAL_I2C_Mem_Write+0x1c8>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800507a:	2b00      	cmp	r3, #0
 800507c:	d130      	bne.n	80050e0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005084:	2200      	movs	r2, #0
 8005086:	2180      	movs	r1, #128	@ 0x80
 8005088:	68f8      	ldr	r0, [r7, #12]
 800508a:	f000 fa3f 	bl	800550c <I2C_WaitOnFlagUntilTimeout>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d001      	beq.n	8005098 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e04d      	b.n	8005134 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800509c:	b29b      	uxth	r3, r3
 800509e:	2bff      	cmp	r3, #255	@ 0xff
 80050a0:	d90e      	bls.n	80050c0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	22ff      	movs	r2, #255	@ 0xff
 80050a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ac:	b2da      	uxtb	r2, r3
 80050ae:	8979      	ldrh	r1, [r7, #10]
 80050b0:	2300      	movs	r3, #0
 80050b2:	9300      	str	r3, [sp, #0]
 80050b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80050b8:	68f8      	ldr	r0, [r7, #12]
 80050ba:	f000 fbeb 	bl	8005894 <I2C_TransferConfig>
 80050be:	e00f      	b.n	80050e0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ce:	b2da      	uxtb	r2, r3
 80050d0:	8979      	ldrh	r1, [r7, #10]
 80050d2:	2300      	movs	r3, #0
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80050da:	68f8      	ldr	r0, [r7, #12]
 80050dc:	f000 fbda 	bl	8005894 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d19e      	bne.n	8005028 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 faac 	bl	800564c <I2C_WaitOnSTOPFlagUntilTimeout>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e01a      	b.n	8005134 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	2220      	movs	r2, #32
 8005104:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	6859      	ldr	r1, [r3, #4]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	4b0a      	ldr	r3, [pc, #40]	@ (800513c <HAL_I2C_Mem_Write+0x224>)
 8005112:	400b      	ands	r3, r1
 8005114:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2220      	movs	r2, #32
 800511a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800512e:	2300      	movs	r3, #0
 8005130:	e000      	b.n	8005134 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005132:	2302      	movs	r3, #2
  }
}
 8005134:	4618      	mov	r0, r3
 8005136:	3718      	adds	r7, #24
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	fe00e800 	.word	0xfe00e800

08005140 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b088      	sub	sp, #32
 8005144:	af02      	add	r7, sp, #8
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	4608      	mov	r0, r1
 800514a:	4611      	mov	r1, r2
 800514c:	461a      	mov	r2, r3
 800514e:	4603      	mov	r3, r0
 8005150:	817b      	strh	r3, [r7, #10]
 8005152:	460b      	mov	r3, r1
 8005154:	813b      	strh	r3, [r7, #8]
 8005156:	4613      	mov	r3, r2
 8005158:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b20      	cmp	r3, #32
 8005164:	f040 80fd 	bne.w	8005362 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005168:	6a3b      	ldr	r3, [r7, #32]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d002      	beq.n	8005174 <HAL_I2C_Mem_Read+0x34>
 800516e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005170:	2b00      	cmp	r3, #0
 8005172:	d105      	bne.n	8005180 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800517a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e0f1      	b.n	8005364 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005186:	2b01      	cmp	r3, #1
 8005188:	d101      	bne.n	800518e <HAL_I2C_Mem_Read+0x4e>
 800518a:	2302      	movs	r3, #2
 800518c:	e0ea      	b.n	8005364 <HAL_I2C_Mem_Read+0x224>
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2201      	movs	r2, #1
 8005192:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005196:	f7ff f969 	bl	800446c <HAL_GetTick>
 800519a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	9300      	str	r3, [sp, #0]
 80051a0:	2319      	movs	r3, #25
 80051a2:	2201      	movs	r2, #1
 80051a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80051a8:	68f8      	ldr	r0, [r7, #12]
 80051aa:	f000 f9af 	bl	800550c <I2C_WaitOnFlagUntilTimeout>
 80051ae:	4603      	mov	r3, r0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d001      	beq.n	80051b8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e0d5      	b.n	8005364 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2222      	movs	r2, #34	@ 0x22
 80051bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2240      	movs	r2, #64	@ 0x40
 80051c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2200      	movs	r2, #0
 80051cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6a3a      	ldr	r2, [r7, #32]
 80051d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80051d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2200      	movs	r2, #0
 80051de:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80051e0:	88f8      	ldrh	r0, [r7, #6]
 80051e2:	893a      	ldrh	r2, [r7, #8]
 80051e4:	8979      	ldrh	r1, [r7, #10]
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	9301      	str	r3, [sp, #4]
 80051ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	4603      	mov	r3, r0
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f000 f913 	bl	800541c <I2C_RequestMemoryRead>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d005      	beq.n	8005208 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e0ad      	b.n	8005364 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800520c:	b29b      	uxth	r3, r3
 800520e:	2bff      	cmp	r3, #255	@ 0xff
 8005210:	d90e      	bls.n	8005230 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	22ff      	movs	r2, #255	@ 0xff
 8005216:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800521c:	b2da      	uxtb	r2, r3
 800521e:	8979      	ldrh	r1, [r7, #10]
 8005220:	4b52      	ldr	r3, [pc, #328]	@ (800536c <HAL_I2C_Mem_Read+0x22c>)
 8005222:	9300      	str	r3, [sp, #0]
 8005224:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005228:	68f8      	ldr	r0, [r7, #12]
 800522a:	f000 fb33 	bl	8005894 <I2C_TransferConfig>
 800522e:	e00f      	b.n	8005250 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005234:	b29a      	uxth	r2, r3
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800523e:	b2da      	uxtb	r2, r3
 8005240:	8979      	ldrh	r1, [r7, #10]
 8005242:	4b4a      	ldr	r3, [pc, #296]	@ (800536c <HAL_I2C_Mem_Read+0x22c>)
 8005244:	9300      	str	r3, [sp, #0]
 8005246:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f000 fb22 	bl	8005894 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	9300      	str	r3, [sp, #0]
 8005254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005256:	2200      	movs	r2, #0
 8005258:	2104      	movs	r1, #4
 800525a:	68f8      	ldr	r0, [r7, #12]
 800525c:	f000 f956 	bl	800550c <I2C_WaitOnFlagUntilTimeout>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e07c      	b.n	8005364 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005274:	b2d2      	uxtb	r2, r2
 8005276:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800527c:	1c5a      	adds	r2, r3, #1
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005286:	3b01      	subs	r3, #1
 8005288:	b29a      	uxth	r2, r3
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005292:	b29b      	uxth	r3, r3
 8005294:	3b01      	subs	r3, #1
 8005296:	b29a      	uxth	r2, r3
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d034      	beq.n	8005310 <HAL_I2C_Mem_Read+0x1d0>
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d130      	bne.n	8005310 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	9300      	str	r3, [sp, #0]
 80052b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b4:	2200      	movs	r2, #0
 80052b6:	2180      	movs	r1, #128	@ 0x80
 80052b8:	68f8      	ldr	r0, [r7, #12]
 80052ba:	f000 f927 	bl	800550c <I2C_WaitOnFlagUntilTimeout>
 80052be:	4603      	mov	r3, r0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d001      	beq.n	80052c8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e04d      	b.n	8005364 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	2bff      	cmp	r3, #255	@ 0xff
 80052d0:	d90e      	bls.n	80052f0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	22ff      	movs	r2, #255	@ 0xff
 80052d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052dc:	b2da      	uxtb	r2, r3
 80052de:	8979      	ldrh	r1, [r7, #10]
 80052e0:	2300      	movs	r3, #0
 80052e2:	9300      	str	r3, [sp, #0]
 80052e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f000 fad3 	bl	8005894 <I2C_TransferConfig>
 80052ee:	e00f      	b.n	8005310 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052fe:	b2da      	uxtb	r2, r3
 8005300:	8979      	ldrh	r1, [r7, #10]
 8005302:	2300      	movs	r3, #0
 8005304:	9300      	str	r3, [sp, #0]
 8005306:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800530a:	68f8      	ldr	r0, [r7, #12]
 800530c:	f000 fac2 	bl	8005894 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005314:	b29b      	uxth	r3, r3
 8005316:	2b00      	cmp	r3, #0
 8005318:	d19a      	bne.n	8005250 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800531a:	697a      	ldr	r2, [r7, #20]
 800531c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800531e:	68f8      	ldr	r0, [r7, #12]
 8005320:	f000 f994 	bl	800564c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d001      	beq.n	800532e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e01a      	b.n	8005364 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2220      	movs	r2, #32
 8005334:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	6859      	ldr	r1, [r3, #4]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	4b0b      	ldr	r3, [pc, #44]	@ (8005370 <HAL_I2C_Mem_Read+0x230>)
 8005342:	400b      	ands	r3, r1
 8005344:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2220      	movs	r2, #32
 800534a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800535e:	2300      	movs	r3, #0
 8005360:	e000      	b.n	8005364 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005362:	2302      	movs	r3, #2
  }
}
 8005364:	4618      	mov	r0, r3
 8005366:	3718      	adds	r7, #24
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	80002400 	.word	0x80002400
 8005370:	fe00e800 	.word	0xfe00e800

08005374 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b086      	sub	sp, #24
 8005378:	af02      	add	r7, sp, #8
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	4608      	mov	r0, r1
 800537e:	4611      	mov	r1, r2
 8005380:	461a      	mov	r2, r3
 8005382:	4603      	mov	r3, r0
 8005384:	817b      	strh	r3, [r7, #10]
 8005386:	460b      	mov	r3, r1
 8005388:	813b      	strh	r3, [r7, #8]
 800538a:	4613      	mov	r3, r2
 800538c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800538e:	88fb      	ldrh	r3, [r7, #6]
 8005390:	b2da      	uxtb	r2, r3
 8005392:	8979      	ldrh	r1, [r7, #10]
 8005394:	4b20      	ldr	r3, [pc, #128]	@ (8005418 <I2C_RequestMemoryWrite+0xa4>)
 8005396:	9300      	str	r3, [sp, #0]
 8005398:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800539c:	68f8      	ldr	r0, [r7, #12]
 800539e:	f000 fa79 	bl	8005894 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053a2:	69fa      	ldr	r2, [r7, #28]
 80053a4:	69b9      	ldr	r1, [r7, #24]
 80053a6:	68f8      	ldr	r0, [r7, #12]
 80053a8:	f000 f909 	bl	80055be <I2C_WaitOnTXISFlagUntilTimeout>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d001      	beq.n	80053b6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e02c      	b.n	8005410 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80053b6:	88fb      	ldrh	r3, [r7, #6]
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d105      	bne.n	80053c8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80053bc:	893b      	ldrh	r3, [r7, #8]
 80053be:	b2da      	uxtb	r2, r3
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80053c6:	e015      	b.n	80053f4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80053c8:	893b      	ldrh	r3, [r7, #8]
 80053ca:	0a1b      	lsrs	r3, r3, #8
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	b2da      	uxtb	r2, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053d6:	69fa      	ldr	r2, [r7, #28]
 80053d8:	69b9      	ldr	r1, [r7, #24]
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f000 f8ef 	bl	80055be <I2C_WaitOnTXISFlagUntilTimeout>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e012      	b.n	8005410 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80053ea:	893b      	ldrh	r3, [r7, #8]
 80053ec:	b2da      	uxtb	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80053f4:	69fb      	ldr	r3, [r7, #28]
 80053f6:	9300      	str	r3, [sp, #0]
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	2200      	movs	r2, #0
 80053fc:	2180      	movs	r1, #128	@ 0x80
 80053fe:	68f8      	ldr	r0, [r7, #12]
 8005400:	f000 f884 	bl	800550c <I2C_WaitOnFlagUntilTimeout>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	d001      	beq.n	800540e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e000      	b.n	8005410 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3710      	adds	r7, #16
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}
 8005418:	80002000 	.word	0x80002000

0800541c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b086      	sub	sp, #24
 8005420:	af02      	add	r7, sp, #8
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	4608      	mov	r0, r1
 8005426:	4611      	mov	r1, r2
 8005428:	461a      	mov	r2, r3
 800542a:	4603      	mov	r3, r0
 800542c:	817b      	strh	r3, [r7, #10]
 800542e:	460b      	mov	r3, r1
 8005430:	813b      	strh	r3, [r7, #8]
 8005432:	4613      	mov	r3, r2
 8005434:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005436:	88fb      	ldrh	r3, [r7, #6]
 8005438:	b2da      	uxtb	r2, r3
 800543a:	8979      	ldrh	r1, [r7, #10]
 800543c:	4b20      	ldr	r3, [pc, #128]	@ (80054c0 <I2C_RequestMemoryRead+0xa4>)
 800543e:	9300      	str	r3, [sp, #0]
 8005440:	2300      	movs	r3, #0
 8005442:	68f8      	ldr	r0, [r7, #12]
 8005444:	f000 fa26 	bl	8005894 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005448:	69fa      	ldr	r2, [r7, #28]
 800544a:	69b9      	ldr	r1, [r7, #24]
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f000 f8b6 	bl	80055be <I2C_WaitOnTXISFlagUntilTimeout>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e02c      	b.n	80054b6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800545c:	88fb      	ldrh	r3, [r7, #6]
 800545e:	2b01      	cmp	r3, #1
 8005460:	d105      	bne.n	800546e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005462:	893b      	ldrh	r3, [r7, #8]
 8005464:	b2da      	uxtb	r2, r3
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	629a      	str	r2, [r3, #40]	@ 0x28
 800546c:	e015      	b.n	800549a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800546e:	893b      	ldrh	r3, [r7, #8]
 8005470:	0a1b      	lsrs	r3, r3, #8
 8005472:	b29b      	uxth	r3, r3
 8005474:	b2da      	uxtb	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800547c:	69fa      	ldr	r2, [r7, #28]
 800547e:	69b9      	ldr	r1, [r7, #24]
 8005480:	68f8      	ldr	r0, [r7, #12]
 8005482:	f000 f89c 	bl	80055be <I2C_WaitOnTXISFlagUntilTimeout>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d001      	beq.n	8005490 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	e012      	b.n	80054b6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005490:	893b      	ldrh	r3, [r7, #8]
 8005492:	b2da      	uxtb	r2, r3
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	9300      	str	r3, [sp, #0]
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	2200      	movs	r2, #0
 80054a2:	2140      	movs	r1, #64	@ 0x40
 80054a4:	68f8      	ldr	r0, [r7, #12]
 80054a6:	f000 f831 	bl	800550c <I2C_WaitOnFlagUntilTimeout>
 80054aa:	4603      	mov	r3, r0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d001      	beq.n	80054b4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e000      	b.n	80054b6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3710      	adds	r7, #16
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	80002000 	.word	0x80002000

080054c4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	f003 0302 	and.w	r3, r3, #2
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d103      	bne.n	80054e2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2200      	movs	r2, #0
 80054e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	699b      	ldr	r3, [r3, #24]
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d007      	beq.n	8005500 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	699a      	ldr	r2, [r3, #24]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f042 0201 	orr.w	r2, r2, #1
 80054fe:	619a      	str	r2, [r3, #24]
  }
}
 8005500:	bf00      	nop
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	603b      	str	r3, [r7, #0]
 8005518:	4613      	mov	r3, r2
 800551a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800551c:	e03b      	b.n	8005596 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800551e:	69ba      	ldr	r2, [r7, #24]
 8005520:	6839      	ldr	r1, [r7, #0]
 8005522:	68f8      	ldr	r0, [r7, #12]
 8005524:	f000 f8d6 	bl	80056d4 <I2C_IsErrorOccurred>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d001      	beq.n	8005532 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e041      	b.n	80055b6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005538:	d02d      	beq.n	8005596 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800553a:	f7fe ff97 	bl	800446c <HAL_GetTick>
 800553e:	4602      	mov	r2, r0
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	683a      	ldr	r2, [r7, #0]
 8005546:	429a      	cmp	r2, r3
 8005548:	d302      	bcc.n	8005550 <I2C_WaitOnFlagUntilTimeout+0x44>
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d122      	bne.n	8005596 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	699a      	ldr	r2, [r3, #24]
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	4013      	ands	r3, r2
 800555a:	68ba      	ldr	r2, [r7, #8]
 800555c:	429a      	cmp	r2, r3
 800555e:	bf0c      	ite	eq
 8005560:	2301      	moveq	r3, #1
 8005562:	2300      	movne	r3, #0
 8005564:	b2db      	uxtb	r3, r3
 8005566:	461a      	mov	r2, r3
 8005568:	79fb      	ldrb	r3, [r7, #7]
 800556a:	429a      	cmp	r2, r3
 800556c:	d113      	bne.n	8005596 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005572:	f043 0220 	orr.w	r2, r3, #32
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2220      	movs	r2, #32
 800557e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e00f      	b.n	80055b6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	699a      	ldr	r2, [r3, #24]
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	4013      	ands	r3, r2
 80055a0:	68ba      	ldr	r2, [r7, #8]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	bf0c      	ite	eq
 80055a6:	2301      	moveq	r3, #1
 80055a8:	2300      	movne	r3, #0
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	461a      	mov	r2, r3
 80055ae:	79fb      	ldrb	r3, [r7, #7]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d0b4      	beq.n	800551e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3710      	adds	r7, #16
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80055be:	b580      	push	{r7, lr}
 80055c0:	b084      	sub	sp, #16
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	60f8      	str	r0, [r7, #12]
 80055c6:	60b9      	str	r1, [r7, #8]
 80055c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80055ca:	e033      	b.n	8005634 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	68b9      	ldr	r1, [r7, #8]
 80055d0:	68f8      	ldr	r0, [r7, #12]
 80055d2:	f000 f87f 	bl	80056d4 <I2C_IsErrorOccurred>
 80055d6:	4603      	mov	r3, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d001      	beq.n	80055e0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e031      	b.n	8005644 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e6:	d025      	beq.n	8005634 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e8:	f7fe ff40 	bl	800446c <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d302      	bcc.n	80055fe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d11a      	bne.n	8005634 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	699b      	ldr	r3, [r3, #24]
 8005604:	f003 0302 	and.w	r3, r3, #2
 8005608:	2b02      	cmp	r3, #2
 800560a:	d013      	beq.n	8005634 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005610:	f043 0220 	orr.w	r2, r3, #32
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2220      	movs	r2, #32
 800561c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2200      	movs	r2, #0
 800562c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e007      	b.n	8005644 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	699b      	ldr	r3, [r3, #24]
 800563a:	f003 0302 	and.w	r3, r3, #2
 800563e:	2b02      	cmp	r3, #2
 8005640:	d1c4      	bne.n	80055cc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	3710      	adds	r7, #16
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}

0800564c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005658:	e02f      	b.n	80056ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	68b9      	ldr	r1, [r7, #8]
 800565e:	68f8      	ldr	r0, [r7, #12]
 8005660:	f000 f838 	bl	80056d4 <I2C_IsErrorOccurred>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d001      	beq.n	800566e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e02d      	b.n	80056ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800566e:	f7fe fefd 	bl	800446c <HAL_GetTick>
 8005672:	4602      	mov	r2, r0
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	1ad3      	subs	r3, r2, r3
 8005678:	68ba      	ldr	r2, [r7, #8]
 800567a:	429a      	cmp	r2, r3
 800567c:	d302      	bcc.n	8005684 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d11a      	bne.n	80056ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	f003 0320 	and.w	r3, r3, #32
 800568e:	2b20      	cmp	r3, #32
 8005690:	d013      	beq.n	80056ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005696:	f043 0220 	orr.w	r2, r3, #32
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2220      	movs	r2, #32
 80056a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e007      	b.n	80056ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	699b      	ldr	r3, [r3, #24]
 80056c0:	f003 0320 	and.w	r3, r3, #32
 80056c4:	2b20      	cmp	r3, #32
 80056c6:	d1c8      	bne.n	800565a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
	...

080056d4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b08a      	sub	sp, #40	@ 0x28
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056e0:	2300      	movs	r3, #0
 80056e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80056ee:	2300      	movs	r3, #0
 80056f0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	f003 0310 	and.w	r3, r3, #16
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d068      	beq.n	80057d2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2210      	movs	r2, #16
 8005706:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005708:	e049      	b.n	800579e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005710:	d045      	beq.n	800579e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005712:	f7fe feab 	bl	800446c <HAL_GetTick>
 8005716:	4602      	mov	r2, r0
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	429a      	cmp	r2, r3
 8005720:	d302      	bcc.n	8005728 <I2C_IsErrorOccurred+0x54>
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d13a      	bne.n	800579e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005732:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800573a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005746:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800574a:	d121      	bne.n	8005790 <I2C_IsErrorOccurred+0xbc>
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005752:	d01d      	beq.n	8005790 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005754:	7cfb      	ldrb	r3, [r7, #19]
 8005756:	2b20      	cmp	r3, #32
 8005758:	d01a      	beq.n	8005790 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	685a      	ldr	r2, [r3, #4]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005768:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800576a:	f7fe fe7f 	bl	800446c <HAL_GetTick>
 800576e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005770:	e00e      	b.n	8005790 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005772:	f7fe fe7b 	bl	800446c <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	2b19      	cmp	r3, #25
 800577e:	d907      	bls.n	8005790 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005780:	6a3b      	ldr	r3, [r7, #32]
 8005782:	f043 0320 	orr.w	r3, r3, #32
 8005786:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800578e:	e006      	b.n	800579e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	f003 0320 	and.w	r3, r3, #32
 800579a:	2b20      	cmp	r3, #32
 800579c:	d1e9      	bne.n	8005772 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	699b      	ldr	r3, [r3, #24]
 80057a4:	f003 0320 	and.w	r3, r3, #32
 80057a8:	2b20      	cmp	r3, #32
 80057aa:	d003      	beq.n	80057b4 <I2C_IsErrorOccurred+0xe0>
 80057ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d0aa      	beq.n	800570a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80057b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d103      	bne.n	80057c4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2220      	movs	r2, #32
 80057c2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80057c4:	6a3b      	ldr	r3, [r7, #32]
 80057c6:	f043 0304 	orr.w	r3, r3, #4
 80057ca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	699b      	ldr	r3, [r3, #24]
 80057d8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00b      	beq.n	80057fc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80057e4:	6a3b      	ldr	r3, [r7, #32]
 80057e6:	f043 0301 	orr.w	r3, r3, #1
 80057ea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80057f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00b      	beq.n	800581e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005806:	6a3b      	ldr	r3, [r7, #32]
 8005808:	f043 0308 	orr.w	r3, r3, #8
 800580c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005816:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00b      	beq.n	8005840 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005828:	6a3b      	ldr	r3, [r7, #32]
 800582a:	f043 0302 	orr.w	r3, r3, #2
 800582e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005838:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005840:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005844:	2b00      	cmp	r3, #0
 8005846:	d01c      	beq.n	8005882 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005848:	68f8      	ldr	r0, [r7, #12]
 800584a:	f7ff fe3b 	bl	80054c4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	6859      	ldr	r1, [r3, #4]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	4b0d      	ldr	r3, [pc, #52]	@ (8005890 <I2C_IsErrorOccurred+0x1bc>)
 800585a:	400b      	ands	r3, r1
 800585c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005862:	6a3b      	ldr	r3, [r7, #32]
 8005864:	431a      	orrs	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2220      	movs	r2, #32
 800586e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005882:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005886:	4618      	mov	r0, r3
 8005888:	3728      	adds	r7, #40	@ 0x28
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}
 800588e:	bf00      	nop
 8005890:	fe00e800 	.word	0xfe00e800

08005894 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005894:	b480      	push	{r7}
 8005896:	b087      	sub	sp, #28
 8005898:	af00      	add	r7, sp, #0
 800589a:	60f8      	str	r0, [r7, #12]
 800589c:	607b      	str	r3, [r7, #4]
 800589e:	460b      	mov	r3, r1
 80058a0:	817b      	strh	r3, [r7, #10]
 80058a2:	4613      	mov	r3, r2
 80058a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80058a6:	897b      	ldrh	r3, [r7, #10]
 80058a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80058ac:	7a7b      	ldrb	r3, [r7, #9]
 80058ae:	041b      	lsls	r3, r3, #16
 80058b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80058b4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80058ba:	6a3b      	ldr	r3, [r7, #32]
 80058bc:	4313      	orrs	r3, r2
 80058be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80058c2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	685a      	ldr	r2, [r3, #4]
 80058ca:	6a3b      	ldr	r3, [r7, #32]
 80058cc:	0d5b      	lsrs	r3, r3, #21
 80058ce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80058d2:	4b08      	ldr	r3, [pc, #32]	@ (80058f4 <I2C_TransferConfig+0x60>)
 80058d4:	430b      	orrs	r3, r1
 80058d6:	43db      	mvns	r3, r3
 80058d8:	ea02 0103 	and.w	r1, r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	697a      	ldr	r2, [r7, #20]
 80058e2:	430a      	orrs	r2, r1
 80058e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80058e6:	bf00      	nop
 80058e8:	371c      	adds	r7, #28
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop
 80058f4:	03ff63ff 	.word	0x03ff63ff

080058f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b20      	cmp	r3, #32
 800590c:	d138      	bne.n	8005980 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005914:	2b01      	cmp	r3, #1
 8005916:	d101      	bne.n	800591c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005918:	2302      	movs	r3, #2
 800591a:	e032      	b.n	8005982 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2224      	movs	r2, #36	@ 0x24
 8005928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f022 0201 	bic.w	r2, r2, #1
 800593a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800594a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6819      	ldr	r1, [r3, #0]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	683a      	ldr	r2, [r7, #0]
 8005958:	430a      	orrs	r2, r1
 800595a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f042 0201 	orr.w	r2, r2, #1
 800596a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2220      	movs	r2, #32
 8005970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800597c:	2300      	movs	r3, #0
 800597e:	e000      	b.n	8005982 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005980:	2302      	movs	r3, #2
  }
}
 8005982:	4618      	mov	r0, r3
 8005984:	370c      	adds	r7, #12
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr

0800598e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800598e:	b480      	push	{r7}
 8005990:	b085      	sub	sp, #20
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
 8005996:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	2b20      	cmp	r3, #32
 80059a2:	d139      	bne.n	8005a18 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d101      	bne.n	80059b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80059ae:	2302      	movs	r3, #2
 80059b0:	e033      	b.n	8005a1a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2224      	movs	r2, #36	@ 0x24
 80059be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f022 0201 	bic.w	r2, r2, #1
 80059d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80059e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	021b      	lsls	r3, r3, #8
 80059e6:	68fa      	ldr	r2, [r7, #12]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f042 0201 	orr.w	r2, r2, #1
 8005a02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2220      	movs	r2, #32
 8005a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005a14:	2300      	movs	r3, #0
 8005a16:	e000      	b.n	8005a1a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005a18:	2302      	movs	r3, #2
  }
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3714      	adds	r7, #20
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr
	...

08005a28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b088      	sub	sp, #32
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d102      	bne.n	8005a3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	f000 bc28 	b.w	800628c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a3c:	4b94      	ldr	r3, [pc, #592]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005a3e:	69db      	ldr	r3, [r3, #28]
 8005a40:	f003 0318 	and.w	r3, r3, #24
 8005a44:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8005a46:	4b92      	ldr	r3, [pc, #584]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4a:	f003 0303 	and.w	r3, r3, #3
 8005a4e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 0310 	and.w	r3, r3, #16
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d05b      	beq.n	8005b14 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	2b08      	cmp	r3, #8
 8005a60:	d005      	beq.n	8005a6e <HAL_RCC_OscConfig+0x46>
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	2b18      	cmp	r3, #24
 8005a66:	d114      	bne.n	8005a92 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8005a68:	69bb      	ldr	r3, [r7, #24]
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d111      	bne.n	8005a92 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d102      	bne.n	8005a7c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	f000 bc08 	b.w	800628c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8005a7c:	4b84      	ldr	r3, [pc, #528]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a1b      	ldr	r3, [r3, #32]
 8005a88:	041b      	lsls	r3, r3, #16
 8005a8a:	4981      	ldr	r1, [pc, #516]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8005a90:	e040      	b.n	8005b14 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	69db      	ldr	r3, [r3, #28]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d023      	beq.n	8005ae2 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005a9a:	4b7d      	ldr	r3, [pc, #500]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a7c      	ldr	r2, [pc, #496]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005aa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aa6:	f7fe fce1 	bl	800446c <HAL_GetTick>
 8005aaa:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8005aac:	e008      	b.n	8005ac0 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8005aae:	f7fe fcdd 	bl	800446c <HAL_GetTick>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	1ad3      	subs	r3, r2, r3
 8005ab8:	2b02      	cmp	r3, #2
 8005aba:	d901      	bls.n	8005ac0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8005abc:	2303      	movs	r3, #3
 8005abe:	e3e5      	b.n	800628c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8005ac0:	4b73      	ldr	r3, [pc, #460]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d0f0      	beq.n	8005aae <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8005acc:	4b70      	ldr	r3, [pc, #448]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005ace:	699b      	ldr	r3, [r3, #24]
 8005ad0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6a1b      	ldr	r3, [r3, #32]
 8005ad8:	041b      	lsls	r3, r3, #16
 8005ada:	496d      	ldr	r1, [pc, #436]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	618b      	str	r3, [r1, #24]
 8005ae0:	e018      	b.n	8005b14 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005ae2:	4b6b      	ldr	r3, [pc, #428]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a6a      	ldr	r2, [pc, #424]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005ae8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aee:	f7fe fcbd 	bl	800446c <HAL_GetTick>
 8005af2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005af4:	e008      	b.n	8005b08 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8005af6:	f7fe fcb9 	bl	800446c <HAL_GetTick>
 8005afa:	4602      	mov	r2, r0
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	2b02      	cmp	r3, #2
 8005b02:	d901      	bls.n	8005b08 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8005b04:	2303      	movs	r3, #3
 8005b06:	e3c1      	b.n	800628c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005b08:	4b61      	ldr	r3, [pc, #388]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1f0      	bne.n	8005af6 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 0301 	and.w	r3, r3, #1
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	f000 80a0 	beq.w	8005c62 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	2b10      	cmp	r3, #16
 8005b26:	d005      	beq.n	8005b34 <HAL_RCC_OscConfig+0x10c>
 8005b28:	69fb      	ldr	r3, [r7, #28]
 8005b2a:	2b18      	cmp	r3, #24
 8005b2c:	d109      	bne.n	8005b42 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	2b03      	cmp	r3, #3
 8005b32:	d106      	bne.n	8005b42 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f040 8092 	bne.w	8005c62 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e3a4      	b.n	800628c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b4a:	d106      	bne.n	8005b5a <HAL_RCC_OscConfig+0x132>
 8005b4c:	4b50      	ldr	r3, [pc, #320]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a4f      	ldr	r2, [pc, #316]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005b52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b56:	6013      	str	r3, [r2, #0]
 8005b58:	e058      	b.n	8005c0c <HAL_RCC_OscConfig+0x1e4>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d112      	bne.n	8005b88 <HAL_RCC_OscConfig+0x160>
 8005b62:	4b4b      	ldr	r3, [pc, #300]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a4a      	ldr	r2, [pc, #296]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005b68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b6c:	6013      	str	r3, [r2, #0]
 8005b6e:	4b48      	ldr	r3, [pc, #288]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a47      	ldr	r2, [pc, #284]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005b74:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005b78:	6013      	str	r3, [r2, #0]
 8005b7a:	4b45      	ldr	r3, [pc, #276]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a44      	ldr	r2, [pc, #272]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005b80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b84:	6013      	str	r3, [r2, #0]
 8005b86:	e041      	b.n	8005c0c <HAL_RCC_OscConfig+0x1e4>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b90:	d112      	bne.n	8005bb8 <HAL_RCC_OscConfig+0x190>
 8005b92:	4b3f      	ldr	r3, [pc, #252]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a3e      	ldr	r2, [pc, #248]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005b98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b9c:	6013      	str	r3, [r2, #0]
 8005b9e:	4b3c      	ldr	r3, [pc, #240]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a3b      	ldr	r2, [pc, #236]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005ba4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005ba8:	6013      	str	r3, [r2, #0]
 8005baa:	4b39      	ldr	r3, [pc, #228]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a38      	ldr	r2, [pc, #224]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bb4:	6013      	str	r3, [r2, #0]
 8005bb6:	e029      	b.n	8005c0c <HAL_RCC_OscConfig+0x1e4>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8005bc0:	d112      	bne.n	8005be8 <HAL_RCC_OscConfig+0x1c0>
 8005bc2:	4b33      	ldr	r3, [pc, #204]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a32      	ldr	r2, [pc, #200]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005bc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005bcc:	6013      	str	r3, [r2, #0]
 8005bce:	4b30      	ldr	r3, [pc, #192]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a2f      	ldr	r2, [pc, #188]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005bd4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bd8:	6013      	str	r3, [r2, #0]
 8005bda:	4b2d      	ldr	r3, [pc, #180]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a2c      	ldr	r2, [pc, #176]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005be4:	6013      	str	r3, [r2, #0]
 8005be6:	e011      	b.n	8005c0c <HAL_RCC_OscConfig+0x1e4>
 8005be8:	4b29      	ldr	r3, [pc, #164]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a28      	ldr	r2, [pc, #160]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005bee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bf2:	6013      	str	r3, [r2, #0]
 8005bf4:	4b26      	ldr	r3, [pc, #152]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a25      	ldr	r2, [pc, #148]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005bfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005bfe:	6013      	str	r3, [r2, #0]
 8005c00:	4b23      	ldr	r3, [pc, #140]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a22      	ldr	r2, [pc, #136]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005c06:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005c0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d013      	beq.n	8005c3c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c14:	f7fe fc2a 	bl	800446c <HAL_GetTick>
 8005c18:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c1a:	e008      	b.n	8005c2e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005c1c:	f7fe fc26 	bl	800446c <HAL_GetTick>
 8005c20:	4602      	mov	r2, r0
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	2b64      	cmp	r3, #100	@ 0x64
 8005c28:	d901      	bls.n	8005c2e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e32e      	b.n	800628c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c2e:	4b18      	ldr	r3, [pc, #96]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d0f0      	beq.n	8005c1c <HAL_RCC_OscConfig+0x1f4>
 8005c3a:	e012      	b.n	8005c62 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c3c:	f7fe fc16 	bl	800446c <HAL_GetTick>
 8005c40:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005c42:	e008      	b.n	8005c56 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005c44:	f7fe fc12 	bl	800446c <HAL_GetTick>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	2b64      	cmp	r3, #100	@ 0x64
 8005c50:	d901      	bls.n	8005c56 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8005c52:	2303      	movs	r3, #3
 8005c54:	e31a      	b.n	800628c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005c56:	4b0e      	ldr	r3, [pc, #56]	@ (8005c90 <HAL_RCC_OscConfig+0x268>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d1f0      	bne.n	8005c44 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0302 	and.w	r3, r3, #2
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	f000 809a 	beq.w	8005da4 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d005      	beq.n	8005c82 <HAL_RCC_OscConfig+0x25a>
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	2b18      	cmp	r3, #24
 8005c7a:	d149      	bne.n	8005d10 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d146      	bne.n	8005d10 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d104      	bne.n	8005c94 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e2fe      	b.n	800628c <HAL_RCC_OscConfig+0x864>
 8005c8e:	bf00      	nop
 8005c90:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d11c      	bne.n	8005cd4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8005c9a:	4b9a      	ldr	r3, [pc, #616]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0218 	and.w	r2, r3, #24
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d014      	beq.n	8005cd4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8005caa:	4b96      	ldr	r3, [pc, #600]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f023 0218 	bic.w	r2, r3, #24
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	4993      	ldr	r1, [pc, #588]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8005cbc:	f000 fdd0 	bl	8006860 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005cc0:	4b91      	ldr	r3, [pc, #580]	@ (8005f08 <HAL_RCC_OscConfig+0x4e0>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7fe fb47 	bl	8004358 <HAL_InitTick>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d001      	beq.n	8005cd4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e2db      	b.n	800628c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cd4:	f7fe fbca 	bl	800446c <HAL_GetTick>
 8005cd8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005cda:	e008      	b.n	8005cee <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005cdc:	f7fe fbc6 	bl	800446c <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	d901      	bls.n	8005cee <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8005cea:	2303      	movs	r3, #3
 8005cec:	e2ce      	b.n	800628c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005cee:	4b85      	ldr	r3, [pc, #532]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 0302 	and.w	r3, r3, #2
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d0f0      	beq.n	8005cdc <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8005cfa:	4b82      	ldr	r3, [pc, #520]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	695b      	ldr	r3, [r3, #20]
 8005d06:	041b      	lsls	r3, r3, #16
 8005d08:	497e      	ldr	r1, [pc, #504]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8005d0e:	e049      	b.n	8005da4 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d02c      	beq.n	8005d72 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8005d18:	4b7a      	ldr	r3, [pc, #488]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f023 0218 	bic.w	r2, r3, #24
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	4977      	ldr	r1, [pc, #476]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8005d2a:	4b76      	ldr	r3, [pc, #472]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a75      	ldr	r2, [pc, #468]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005d30:	f043 0301 	orr.w	r3, r3, #1
 8005d34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d36:	f7fe fb99 	bl	800446c <HAL_GetTick>
 8005d3a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d3c:	e008      	b.n	8005d50 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005d3e:	f7fe fb95 	bl	800446c <HAL_GetTick>
 8005d42:	4602      	mov	r2, r0
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d901      	bls.n	8005d50 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	e29d      	b.n	800628c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d50:	4b6c      	ldr	r3, [pc, #432]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 0302 	and.w	r3, r3, #2
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d0f0      	beq.n	8005d3e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8005d5c:	4b69      	ldr	r3, [pc, #420]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005d5e:	691b      	ldr	r3, [r3, #16]
 8005d60:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	695b      	ldr	r3, [r3, #20]
 8005d68:	041b      	lsls	r3, r3, #16
 8005d6a:	4966      	ldr	r1, [pc, #408]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	610b      	str	r3, [r1, #16]
 8005d70:	e018      	b.n	8005da4 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d72:	4b64      	ldr	r3, [pc, #400]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a63      	ldr	r2, [pc, #396]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005d78:	f023 0301 	bic.w	r3, r3, #1
 8005d7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d7e:	f7fe fb75 	bl	800446c <HAL_GetTick>
 8005d82:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005d84:	e008      	b.n	8005d98 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005d86:	f7fe fb71 	bl	800446c <HAL_GetTick>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d901      	bls.n	8005d98 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8005d94:	2303      	movs	r3, #3
 8005d96:	e279      	b.n	800628c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005d98:	4b5a      	ldr	r3, [pc, #360]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0302 	and.w	r3, r3, #2
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d1f0      	bne.n	8005d86 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0308 	and.w	r3, r3, #8
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d03c      	beq.n	8005e2a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	699b      	ldr	r3, [r3, #24]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d01c      	beq.n	8005df2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005db8:	4b52      	ldr	r3, [pc, #328]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005dba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005dbe:	4a51      	ldr	r2, [pc, #324]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005dc0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005dc4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dc8:	f7fe fb50 	bl	800446c <HAL_GetTick>
 8005dcc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005dce:	e008      	b.n	8005de2 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005dd0:	f7fe fb4c 	bl	800446c <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	2b02      	cmp	r3, #2
 8005ddc:	d901      	bls.n	8005de2 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e254      	b.n	800628c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005de2:	4b48      	ldr	r3, [pc, #288]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005de4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005de8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d0ef      	beq.n	8005dd0 <HAL_RCC_OscConfig+0x3a8>
 8005df0:	e01b      	b.n	8005e2a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005df2:	4b44      	ldr	r3, [pc, #272]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005df4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005df8:	4a42      	ldr	r2, [pc, #264]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005dfa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005dfe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e02:	f7fe fb33 	bl	800446c <HAL_GetTick>
 8005e06:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005e08:	e008      	b.n	8005e1c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005e0a:	f7fe fb2f 	bl	800446c <HAL_GetTick>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d901      	bls.n	8005e1c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e237      	b.n	800628c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005e1c:	4b39      	ldr	r3, [pc, #228]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005e1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d1ef      	bne.n	8005e0a <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0304 	and.w	r3, r3, #4
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f000 80d2 	beq.w	8005fdc <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005e38:	4b34      	ldr	r3, [pc, #208]	@ (8005f0c <HAL_RCC_OscConfig+0x4e4>)
 8005e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e3c:	f003 0301 	and.w	r3, r3, #1
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d118      	bne.n	8005e76 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8005e44:	4b31      	ldr	r3, [pc, #196]	@ (8005f0c <HAL_RCC_OscConfig+0x4e4>)
 8005e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e48:	4a30      	ldr	r2, [pc, #192]	@ (8005f0c <HAL_RCC_OscConfig+0x4e4>)
 8005e4a:	f043 0301 	orr.w	r3, r3, #1
 8005e4e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e50:	f7fe fb0c 	bl	800446c <HAL_GetTick>
 8005e54:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005e56:	e008      	b.n	8005e6a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e58:	f7fe fb08 	bl	800446c <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	d901      	bls.n	8005e6a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8005e66:	2303      	movs	r3, #3
 8005e68:	e210      	b.n	800628c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005e6a:	4b28      	ldr	r3, [pc, #160]	@ (8005f0c <HAL_RCC_OscConfig+0x4e4>)
 8005e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d0f0      	beq.n	8005e58 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d108      	bne.n	8005e90 <HAL_RCC_OscConfig+0x468>
 8005e7e:	4b21      	ldr	r3, [pc, #132]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005e80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e84:	4a1f      	ldr	r2, [pc, #124]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005e86:	f043 0301 	orr.w	r3, r3, #1
 8005e8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005e8e:	e074      	b.n	8005f7a <HAL_RCC_OscConfig+0x552>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d118      	bne.n	8005eca <HAL_RCC_OscConfig+0x4a2>
 8005e98:	4b1a      	ldr	r3, [pc, #104]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005e9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e9e:	4a19      	ldr	r2, [pc, #100]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005ea0:	f023 0301 	bic.w	r3, r3, #1
 8005ea4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005ea8:	4b16      	ldr	r3, [pc, #88]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005eaa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005eae:	4a15      	ldr	r2, [pc, #84]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005eb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005eb4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005eb8:	4b12      	ldr	r3, [pc, #72]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005eba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ebe:	4a11      	ldr	r2, [pc, #68]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005ec0:	f023 0304 	bic.w	r3, r3, #4
 8005ec4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005ec8:	e057      	b.n	8005f7a <HAL_RCC_OscConfig+0x552>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	2b05      	cmp	r3, #5
 8005ed0:	d11e      	bne.n	8005f10 <HAL_RCC_OscConfig+0x4e8>
 8005ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005ed4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ed8:	4a0a      	ldr	r2, [pc, #40]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005eda:	f043 0304 	orr.w	r3, r3, #4
 8005ede:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005ee2:	4b08      	ldr	r3, [pc, #32]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005ee4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ee8:	4a06      	ldr	r2, [pc, #24]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005eea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005eee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005ef2:	4b04      	ldr	r3, [pc, #16]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005ef4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ef8:	4a02      	ldr	r2, [pc, #8]	@ (8005f04 <HAL_RCC_OscConfig+0x4dc>)
 8005efa:	f043 0301 	orr.w	r3, r3, #1
 8005efe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005f02:	e03a      	b.n	8005f7a <HAL_RCC_OscConfig+0x552>
 8005f04:	44020c00 	.word	0x44020c00
 8005f08:	20000004 	.word	0x20000004
 8005f0c:	44020800 	.word	0x44020800
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	2b85      	cmp	r3, #133	@ 0x85
 8005f16:	d118      	bne.n	8005f4a <HAL_RCC_OscConfig+0x522>
 8005f18:	4ba2      	ldr	r3, [pc, #648]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005f1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f1e:	4aa1      	ldr	r2, [pc, #644]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005f20:	f043 0304 	orr.w	r3, r3, #4
 8005f24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005f28:	4b9e      	ldr	r3, [pc, #632]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005f2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f2e:	4a9d      	ldr	r2, [pc, #628]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005f30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005f38:	4b9a      	ldr	r3, [pc, #616]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005f3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f3e:	4a99      	ldr	r2, [pc, #612]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005f40:	f043 0301 	orr.w	r3, r3, #1
 8005f44:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005f48:	e017      	b.n	8005f7a <HAL_RCC_OscConfig+0x552>
 8005f4a:	4b96      	ldr	r3, [pc, #600]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005f4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f50:	4a94      	ldr	r2, [pc, #592]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005f52:	f023 0301 	bic.w	r3, r3, #1
 8005f56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005f5a:	4b92      	ldr	r3, [pc, #584]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005f5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f60:	4a90      	ldr	r2, [pc, #576]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005f62:	f023 0304 	bic.w	r3, r3, #4
 8005f66:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005f6a:	4b8e      	ldr	r3, [pc, #568]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005f6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f70:	4a8c      	ldr	r2, [pc, #560]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005f72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d016      	beq.n	8005fb0 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f82:	f7fe fa73 	bl	800446c <HAL_GetTick>
 8005f86:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f88:	e00a      	b.n	8005fa0 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f8a:	f7fe fa6f 	bl	800446c <HAL_GetTick>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	1ad3      	subs	r3, r2, r3
 8005f94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d901      	bls.n	8005fa0 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8005f9c:	2303      	movs	r3, #3
 8005f9e:	e175      	b.n	800628c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fa0:	4b80      	ldr	r3, [pc, #512]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005fa2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d0ed      	beq.n	8005f8a <HAL_RCC_OscConfig+0x562>
 8005fae:	e015      	b.n	8005fdc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fb0:	f7fe fa5c 	bl	800446c <HAL_GetTick>
 8005fb4:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005fb6:	e00a      	b.n	8005fce <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fb8:	f7fe fa58 	bl	800446c <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d901      	bls.n	8005fce <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e15e      	b.n	800628c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005fce:	4b75      	ldr	r3, [pc, #468]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005fd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005fd4:	f003 0302 	and.w	r3, r3, #2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1ed      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0320 	and.w	r3, r3, #32
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d036      	beq.n	8006056 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d019      	beq.n	8006024 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005ff0:	4b6c      	ldr	r3, [pc, #432]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a6b      	ldr	r2, [pc, #428]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8005ff6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005ffa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ffc:	f7fe fa36 	bl	800446c <HAL_GetTick>
 8006000:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006002:	e008      	b.n	8006016 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8006004:	f7fe fa32 	bl	800446c <HAL_GetTick>
 8006008:	4602      	mov	r2, r0
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	2b02      	cmp	r3, #2
 8006010:	d901      	bls.n	8006016 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e13a      	b.n	800628c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006016:	4b63      	ldr	r3, [pc, #396]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d0f0      	beq.n	8006004 <HAL_RCC_OscConfig+0x5dc>
 8006022:	e018      	b.n	8006056 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006024:	4b5f      	ldr	r3, [pc, #380]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a5e      	ldr	r2, [pc, #376]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 800602a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800602e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006030:	f7fe fa1c 	bl	800446c <HAL_GetTick>
 8006034:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006036:	e008      	b.n	800604a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8006038:	f7fe fa18 	bl	800446c <HAL_GetTick>
 800603c:	4602      	mov	r2, r0
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	1ad3      	subs	r3, r2, r3
 8006042:	2b02      	cmp	r3, #2
 8006044:	d901      	bls.n	800604a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8006046:	2303      	movs	r3, #3
 8006048:	e120      	b.n	800628c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800604a:	4b56      	ldr	r3, [pc, #344]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1f0      	bne.n	8006038 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800605a:	2b00      	cmp	r3, #0
 800605c:	f000 8115 	beq.w	800628a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	2b18      	cmp	r3, #24
 8006064:	f000 80af 	beq.w	80061c6 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800606c:	2b02      	cmp	r3, #2
 800606e:	f040 8086 	bne.w	800617e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8006072:	4b4c      	ldr	r3, [pc, #304]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a4b      	ldr	r2, [pc, #300]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006078:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800607c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800607e:	f7fe f9f5 	bl	800446c <HAL_GetTick>
 8006082:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006084:	e008      	b.n	8006098 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8006086:	f7fe f9f1 	bl	800446c <HAL_GetTick>
 800608a:	4602      	mov	r2, r0
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	1ad3      	subs	r3, r2, r3
 8006090:	2b02      	cmp	r3, #2
 8006092:	d901      	bls.n	8006098 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8006094:	2303      	movs	r3, #3
 8006096:	e0f9      	b.n	800628c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006098:	4b42      	ldr	r3, [pc, #264]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d1f0      	bne.n	8006086 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80060a4:	4b3f      	ldr	r3, [pc, #252]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 80060a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80060ac:	f023 0303 	bic.w	r3, r3, #3
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80060b8:	0212      	lsls	r2, r2, #8
 80060ba:	430a      	orrs	r2, r1
 80060bc:	4939      	ldr	r1, [pc, #228]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 80060be:	4313      	orrs	r3, r2
 80060c0:	628b      	str	r3, [r1, #40]	@ 0x28
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060c6:	3b01      	subs	r3, #1
 80060c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d0:	3b01      	subs	r3, #1
 80060d2:	025b      	lsls	r3, r3, #9
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	431a      	orrs	r2, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060dc:	3b01      	subs	r3, #1
 80060de:	041b      	lsls	r3, r3, #16
 80060e0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80060e4:	431a      	orrs	r2, r3
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ea:	3b01      	subs	r3, #1
 80060ec:	061b      	lsls	r3, r3, #24
 80060ee:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80060f2:	492c      	ldr	r1, [pc, #176]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 80060f4:	4313      	orrs	r3, r2
 80060f6:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80060f8:	4b2a      	ldr	r3, [pc, #168]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 80060fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060fc:	4a29      	ldr	r2, [pc, #164]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 80060fe:	f023 0310 	bic.w	r3, r3, #16
 8006102:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006108:	4a26      	ldr	r2, [pc, #152]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 800610a:	00db      	lsls	r3, r3, #3
 800610c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800610e:	4b25      	ldr	r3, [pc, #148]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006112:	4a24      	ldr	r2, [pc, #144]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006114:	f043 0310 	orr.w	r3, r3, #16
 8006118:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800611a:	4b22      	ldr	r3, [pc, #136]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 800611c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800611e:	f023 020c 	bic.w	r2, r3, #12
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006126:	491f      	ldr	r1, [pc, #124]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006128:	4313      	orrs	r3, r2
 800612a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 800612c:	4b1d      	ldr	r3, [pc, #116]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 800612e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006130:	f023 0220 	bic.w	r2, r3, #32
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006138:	491a      	ldr	r1, [pc, #104]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 800613a:	4313      	orrs	r3, r2
 800613c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 800613e:	4b19      	ldr	r3, [pc, #100]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006142:	4a18      	ldr	r2, [pc, #96]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006144:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006148:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800614a:	4b16      	ldr	r3, [pc, #88]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a15      	ldr	r2, [pc, #84]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006150:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006154:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006156:	f7fe f989 	bl	800446c <HAL_GetTick>
 800615a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800615c:	e008      	b.n	8006170 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800615e:	f7fe f985 	bl	800446c <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	2b02      	cmp	r3, #2
 800616a:	d901      	bls.n	8006170 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e08d      	b.n	800628c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006170:	4b0c      	ldr	r3, [pc, #48]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d0f0      	beq.n	800615e <HAL_RCC_OscConfig+0x736>
 800617c:	e085      	b.n	800628a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800617e:	4b09      	ldr	r3, [pc, #36]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a08      	ldr	r2, [pc, #32]	@ (80061a4 <HAL_RCC_OscConfig+0x77c>)
 8006184:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006188:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800618a:	f7fe f96f 	bl	800446c <HAL_GetTick>
 800618e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006190:	e00a      	b.n	80061a8 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8006192:	f7fe f96b 	bl	800446c <HAL_GetTick>
 8006196:	4602      	mov	r2, r0
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	2b02      	cmp	r3, #2
 800619e:	d903      	bls.n	80061a8 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80061a0:	2303      	movs	r3, #3
 80061a2:	e073      	b.n	800628c <HAL_RCC_OscConfig+0x864>
 80061a4:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80061a8:	4b3a      	ldr	r3, [pc, #232]	@ (8006294 <HAL_RCC_OscConfig+0x86c>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d1ee      	bne.n	8006192 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80061b4:	4b37      	ldr	r3, [pc, #220]	@ (8006294 <HAL_RCC_OscConfig+0x86c>)
 80061b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b8:	4a36      	ldr	r2, [pc, #216]	@ (8006294 <HAL_RCC_OscConfig+0x86c>)
 80061ba:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80061be:	f023 0303 	bic.w	r3, r3, #3
 80061c2:	6293      	str	r3, [r2, #40]	@ 0x28
 80061c4:	e061      	b.n	800628a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80061c6:	4b33      	ldr	r3, [pc, #204]	@ (8006294 <HAL_RCC_OscConfig+0x86c>)
 80061c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ca:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80061cc:	4b31      	ldr	r3, [pc, #196]	@ (8006294 <HAL_RCC_OscConfig+0x86c>)
 80061ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061d0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d031      	beq.n	800623e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	f003 0203 	and.w	r2, r3, #3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d12a      	bne.n	800623e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	0a1b      	lsrs	r3, r3, #8
 80061ec:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d122      	bne.n	800623e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006202:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8006204:	429a      	cmp	r2, r3
 8006206:	d11a      	bne.n	800623e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	0a5b      	lsrs	r3, r3, #9
 800620c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006214:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8006216:	429a      	cmp	r2, r3
 8006218:	d111      	bne.n	800623e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	0c1b      	lsrs	r3, r3, #16
 800621e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006226:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8006228:	429a      	cmp	r2, r3
 800622a:	d108      	bne.n	800623e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	0e1b      	lsrs	r3, r3, #24
 8006230:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006238:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800623a:	429a      	cmp	r2, r3
 800623c:	d001      	beq.n	8006242 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e024      	b.n	800628c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006242:	4b14      	ldr	r3, [pc, #80]	@ (8006294 <HAL_RCC_OscConfig+0x86c>)
 8006244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006246:	08db      	lsrs	r3, r3, #3
 8006248:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006250:	429a      	cmp	r2, r3
 8006252:	d01a      	beq.n	800628a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8006254:	4b0f      	ldr	r3, [pc, #60]	@ (8006294 <HAL_RCC_OscConfig+0x86c>)
 8006256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006258:	4a0e      	ldr	r2, [pc, #56]	@ (8006294 <HAL_RCC_OscConfig+0x86c>)
 800625a:	f023 0310 	bic.w	r3, r3, #16
 800625e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006260:	f7fe f904 	bl	800446c <HAL_GetTick>
 8006264:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8006266:	bf00      	nop
 8006268:	f7fe f900 	bl	800446c <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	4293      	cmp	r3, r2
 8006272:	d0f9      	beq.n	8006268 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006278:	4a06      	ldr	r2, [pc, #24]	@ (8006294 <HAL_RCC_OscConfig+0x86c>)
 800627a:	00db      	lsls	r3, r3, #3
 800627c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800627e:	4b05      	ldr	r3, [pc, #20]	@ (8006294 <HAL_RCC_OscConfig+0x86c>)
 8006280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006282:	4a04      	ldr	r2, [pc, #16]	@ (8006294 <HAL_RCC_OscConfig+0x86c>)
 8006284:	f043 0310 	orr.w	r3, r3, #16
 8006288:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 800628a:	2300      	movs	r3, #0
}
 800628c:	4618      	mov	r0, r3
 800628e:	3720      	adds	r7, #32
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}
 8006294:	44020c00 	.word	0x44020c00

08006298 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d101      	bne.n	80062ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e19e      	b.n	80065ea <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80062ac:	4b83      	ldr	r3, [pc, #524]	@ (80064bc <HAL_RCC_ClockConfig+0x224>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f003 030f 	and.w	r3, r3, #15
 80062b4:	683a      	ldr	r2, [r7, #0]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d910      	bls.n	80062dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ba:	4b80      	ldr	r3, [pc, #512]	@ (80064bc <HAL_RCC_ClockConfig+0x224>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f023 020f 	bic.w	r2, r3, #15
 80062c2:	497e      	ldr	r1, [pc, #504]	@ (80064bc <HAL_RCC_ClockConfig+0x224>)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ca:	4b7c      	ldr	r3, [pc, #496]	@ (80064bc <HAL_RCC_ClockConfig+0x224>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 030f 	and.w	r3, r3, #15
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d001      	beq.n	80062dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e186      	b.n	80065ea <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0310 	and.w	r3, r3, #16
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d012      	beq.n	800630e <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	695a      	ldr	r2, [r3, #20]
 80062ec:	4b74      	ldr	r3, [pc, #464]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 80062ee:	6a1b      	ldr	r3, [r3, #32]
 80062f0:	0a1b      	lsrs	r3, r3, #8
 80062f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d909      	bls.n	800630e <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80062fa:	4b71      	ldr	r3, [pc, #452]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	021b      	lsls	r3, r3, #8
 8006308:	496d      	ldr	r1, [pc, #436]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 800630a:	4313      	orrs	r3, r2
 800630c:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0308 	and.w	r3, r3, #8
 8006316:	2b00      	cmp	r3, #0
 8006318:	d012      	beq.n	8006340 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	691a      	ldr	r2, [r3, #16]
 800631e:	4b68      	ldr	r3, [pc, #416]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 8006320:	6a1b      	ldr	r3, [r3, #32]
 8006322:	091b      	lsrs	r3, r3, #4
 8006324:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006328:	429a      	cmp	r2, r3
 800632a:	d909      	bls.n	8006340 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800632c:	4b64      	ldr	r3, [pc, #400]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 800632e:	6a1b      	ldr	r3, [r3, #32]
 8006330:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	011b      	lsls	r3, r3, #4
 800633a:	4961      	ldr	r1, [pc, #388]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 800633c:	4313      	orrs	r3, r2
 800633e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 0304 	and.w	r3, r3, #4
 8006348:	2b00      	cmp	r3, #0
 800634a:	d010      	beq.n	800636e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	68da      	ldr	r2, [r3, #12]
 8006350:	4b5b      	ldr	r3, [pc, #364]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 8006352:	6a1b      	ldr	r3, [r3, #32]
 8006354:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006358:	429a      	cmp	r2, r3
 800635a:	d908      	bls.n	800636e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800635c:	4b58      	ldr	r3, [pc, #352]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 800635e:	6a1b      	ldr	r3, [r3, #32]
 8006360:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	4955      	ldr	r1, [pc, #340]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 800636a:	4313      	orrs	r3, r2
 800636c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 0302 	and.w	r3, r3, #2
 8006376:	2b00      	cmp	r3, #0
 8006378:	d010      	beq.n	800639c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	689a      	ldr	r2, [r3, #8]
 800637e:	4b50      	ldr	r3, [pc, #320]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 8006380:	6a1b      	ldr	r3, [r3, #32]
 8006382:	f003 030f 	and.w	r3, r3, #15
 8006386:	429a      	cmp	r2, r3
 8006388:	d908      	bls.n	800639c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800638a:	4b4d      	ldr	r3, [pc, #308]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 800638c:	6a1b      	ldr	r3, [r3, #32]
 800638e:	f023 020f 	bic.w	r2, r3, #15
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	494a      	ldr	r1, [pc, #296]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 8006398:	4313      	orrs	r3, r2
 800639a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 0301 	and.w	r3, r3, #1
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	f000 8093 	beq.w	80064d0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	2b03      	cmp	r3, #3
 80063b0:	d107      	bne.n	80063c2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80063b2:	4b43      	ldr	r3, [pc, #268]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d121      	bne.n	8006402 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e113      	b.n	80065ea <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	2b02      	cmp	r3, #2
 80063c8:	d107      	bne.n	80063da <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80063ca:	4b3d      	ldr	r3, [pc, #244]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d115      	bne.n	8006402 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e107      	b.n	80065ea <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	2b01      	cmp	r3, #1
 80063e0:	d107      	bne.n	80063f2 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80063e2:	4b37      	ldr	r3, [pc, #220]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d109      	bne.n	8006402 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e0fb      	b.n	80065ea <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80063f2:	4b33      	ldr	r3, [pc, #204]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 0302 	and.w	r3, r3, #2
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d101      	bne.n	8006402 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e0f3      	b.n	80065ea <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8006402:	4b2f      	ldr	r3, [pc, #188]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 8006404:	69db      	ldr	r3, [r3, #28]
 8006406:	f023 0203 	bic.w	r2, r3, #3
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	492c      	ldr	r1, [pc, #176]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 8006410:	4313      	orrs	r3, r2
 8006412:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006414:	f7fe f82a 	bl	800446c <HAL_GetTick>
 8006418:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	2b03      	cmp	r3, #3
 8006420:	d112      	bne.n	8006448 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006422:	e00a      	b.n	800643a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006424:	f7fe f822 	bl	800446c <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006432:	4293      	cmp	r3, r2
 8006434:	d901      	bls.n	800643a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	e0d7      	b.n	80065ea <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800643a:	4b21      	ldr	r3, [pc, #132]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 800643c:	69db      	ldr	r3, [r3, #28]
 800643e:	f003 0318 	and.w	r3, r3, #24
 8006442:	2b18      	cmp	r3, #24
 8006444:	d1ee      	bne.n	8006424 <HAL_RCC_ClockConfig+0x18c>
 8006446:	e043      	b.n	80064d0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	2b02      	cmp	r3, #2
 800644e:	d112      	bne.n	8006476 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006450:	e00a      	b.n	8006468 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006452:	f7fe f80b 	bl	800446c <HAL_GetTick>
 8006456:	4602      	mov	r2, r0
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	1ad3      	subs	r3, r2, r3
 800645c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006460:	4293      	cmp	r3, r2
 8006462:	d901      	bls.n	8006468 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e0c0      	b.n	80065ea <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006468:	4b15      	ldr	r3, [pc, #84]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 800646a:	69db      	ldr	r3, [r3, #28]
 800646c:	f003 0318 	and.w	r3, r3, #24
 8006470:	2b10      	cmp	r3, #16
 8006472:	d1ee      	bne.n	8006452 <HAL_RCC_ClockConfig+0x1ba>
 8006474:	e02c      	b.n	80064d0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	2b01      	cmp	r3, #1
 800647c:	d122      	bne.n	80064c4 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800647e:	e00a      	b.n	8006496 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006480:	f7fd fff4 	bl	800446c <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800648e:	4293      	cmp	r3, r2
 8006490:	d901      	bls.n	8006496 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	e0a9      	b.n	80065ea <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8006496:	4b0a      	ldr	r3, [pc, #40]	@ (80064c0 <HAL_RCC_ClockConfig+0x228>)
 8006498:	69db      	ldr	r3, [r3, #28]
 800649a:	f003 0318 	and.w	r3, r3, #24
 800649e:	2b08      	cmp	r3, #8
 80064a0:	d1ee      	bne.n	8006480 <HAL_RCC_ClockConfig+0x1e8>
 80064a2:	e015      	b.n	80064d0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80064a4:	f7fd ffe2 	bl	800446c <HAL_GetTick>
 80064a8:	4602      	mov	r2, r0
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	1ad3      	subs	r3, r2, r3
 80064ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d906      	bls.n	80064c4 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	e097      	b.n	80065ea <HAL_RCC_ClockConfig+0x352>
 80064ba:	bf00      	nop
 80064bc:	40022000 	.word	0x40022000
 80064c0:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80064c4:	4b4b      	ldr	r3, [pc, #300]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 80064c6:	69db      	ldr	r3, [r3, #28]
 80064c8:	f003 0318 	and.w	r3, r3, #24
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d1e9      	bne.n	80064a4 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 0302 	and.w	r3, r3, #2
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d010      	beq.n	80064fe <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	689a      	ldr	r2, [r3, #8]
 80064e0:	4b44      	ldr	r3, [pc, #272]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 80064e2:	6a1b      	ldr	r3, [r3, #32]
 80064e4:	f003 030f 	and.w	r3, r3, #15
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d208      	bcs.n	80064fe <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80064ec:	4b41      	ldr	r3, [pc, #260]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 80064ee:	6a1b      	ldr	r3, [r3, #32]
 80064f0:	f023 020f 	bic.w	r2, r3, #15
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	493e      	ldr	r1, [pc, #248]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80064fe:	4b3e      	ldr	r3, [pc, #248]	@ (80065f8 <HAL_RCC_ClockConfig+0x360>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 030f 	and.w	r3, r3, #15
 8006506:	683a      	ldr	r2, [r7, #0]
 8006508:	429a      	cmp	r2, r3
 800650a:	d210      	bcs.n	800652e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800650c:	4b3a      	ldr	r3, [pc, #232]	@ (80065f8 <HAL_RCC_ClockConfig+0x360>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f023 020f 	bic.w	r2, r3, #15
 8006514:	4938      	ldr	r1, [pc, #224]	@ (80065f8 <HAL_RCC_ClockConfig+0x360>)
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	4313      	orrs	r3, r2
 800651a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800651c:	4b36      	ldr	r3, [pc, #216]	@ (80065f8 <HAL_RCC_ClockConfig+0x360>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f003 030f 	and.w	r3, r3, #15
 8006524:	683a      	ldr	r2, [r7, #0]
 8006526:	429a      	cmp	r2, r3
 8006528:	d001      	beq.n	800652e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e05d      	b.n	80065ea <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f003 0304 	and.w	r3, r3, #4
 8006536:	2b00      	cmp	r3, #0
 8006538:	d010      	beq.n	800655c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	68da      	ldr	r2, [r3, #12]
 800653e:	4b2d      	ldr	r3, [pc, #180]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 8006540:	6a1b      	ldr	r3, [r3, #32]
 8006542:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006546:	429a      	cmp	r2, r3
 8006548:	d208      	bcs.n	800655c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800654a:	4b2a      	ldr	r3, [pc, #168]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 800654c:	6a1b      	ldr	r3, [r3, #32]
 800654e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	68db      	ldr	r3, [r3, #12]
 8006556:	4927      	ldr	r1, [pc, #156]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 8006558:	4313      	orrs	r3, r2
 800655a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 0308 	and.w	r3, r3, #8
 8006564:	2b00      	cmp	r3, #0
 8006566:	d012      	beq.n	800658e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	691a      	ldr	r2, [r3, #16]
 800656c:	4b21      	ldr	r3, [pc, #132]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 800656e:	6a1b      	ldr	r3, [r3, #32]
 8006570:	091b      	lsrs	r3, r3, #4
 8006572:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006576:	429a      	cmp	r2, r3
 8006578:	d209      	bcs.n	800658e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800657a:	4b1e      	ldr	r3, [pc, #120]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	011b      	lsls	r3, r3, #4
 8006588:	491a      	ldr	r1, [pc, #104]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 800658a:	4313      	orrs	r3, r2
 800658c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f003 0310 	and.w	r3, r3, #16
 8006596:	2b00      	cmp	r3, #0
 8006598:	d012      	beq.n	80065c0 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	695a      	ldr	r2, [r3, #20]
 800659e:	4b15      	ldr	r3, [pc, #84]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 80065a0:	6a1b      	ldr	r3, [r3, #32]
 80065a2:	0a1b      	lsrs	r3, r3, #8
 80065a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d209      	bcs.n	80065c0 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80065ac:	4b11      	ldr	r3, [pc, #68]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 80065ae:	6a1b      	ldr	r3, [r3, #32]
 80065b0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	695b      	ldr	r3, [r3, #20]
 80065b8:	021b      	lsls	r3, r3, #8
 80065ba:	490e      	ldr	r1, [pc, #56]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 80065bc:	4313      	orrs	r3, r2
 80065be:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80065c0:	f000 f822 	bl	8006608 <HAL_RCC_GetSysClockFreq>
 80065c4:	4602      	mov	r2, r0
 80065c6:	4b0b      	ldr	r3, [pc, #44]	@ (80065f4 <HAL_RCC_ClockConfig+0x35c>)
 80065c8:	6a1b      	ldr	r3, [r3, #32]
 80065ca:	f003 030f 	and.w	r3, r3, #15
 80065ce:	490b      	ldr	r1, [pc, #44]	@ (80065fc <HAL_RCC_ClockConfig+0x364>)
 80065d0:	5ccb      	ldrb	r3, [r1, r3]
 80065d2:	fa22 f303 	lsr.w	r3, r2, r3
 80065d6:	4a0a      	ldr	r2, [pc, #40]	@ (8006600 <HAL_RCC_ClockConfig+0x368>)
 80065d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80065da:	4b0a      	ldr	r3, [pc, #40]	@ (8006604 <HAL_RCC_ClockConfig+0x36c>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4618      	mov	r0, r3
 80065e0:	f7fd feba 	bl	8004358 <HAL_InitTick>
 80065e4:	4603      	mov	r3, r0
 80065e6:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80065e8:	7afb      	ldrb	r3, [r7, #11]
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3710      	adds	r7, #16
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	44020c00 	.word	0x44020c00
 80065f8:	40022000 	.word	0x40022000
 80065fc:	08013eb4 	.word	0x08013eb4
 8006600:	20000000 	.word	0x20000000
 8006604:	20000004 	.word	0x20000004

08006608 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006608:	b480      	push	{r7}
 800660a:	b089      	sub	sp, #36	@ 0x24
 800660c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800660e:	4b8c      	ldr	r3, [pc, #560]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 8006610:	69db      	ldr	r3, [r3, #28]
 8006612:	f003 0318 	and.w	r3, r3, #24
 8006616:	2b08      	cmp	r3, #8
 8006618:	d102      	bne.n	8006620 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800661a:	4b8a      	ldr	r3, [pc, #552]	@ (8006844 <HAL_RCC_GetSysClockFreq+0x23c>)
 800661c:	61fb      	str	r3, [r7, #28]
 800661e:	e107      	b.n	8006830 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006620:	4b87      	ldr	r3, [pc, #540]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 8006622:	69db      	ldr	r3, [r3, #28]
 8006624:	f003 0318 	and.w	r3, r3, #24
 8006628:	2b00      	cmp	r3, #0
 800662a:	d112      	bne.n	8006652 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800662c:	4b84      	ldr	r3, [pc, #528]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f003 0320 	and.w	r3, r3, #32
 8006634:	2b00      	cmp	r3, #0
 8006636:	d009      	beq.n	800664c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006638:	4b81      	ldr	r3, [pc, #516]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	08db      	lsrs	r3, r3, #3
 800663e:	f003 0303 	and.w	r3, r3, #3
 8006642:	4a81      	ldr	r2, [pc, #516]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x240>)
 8006644:	fa22 f303 	lsr.w	r3, r2, r3
 8006648:	61fb      	str	r3, [r7, #28]
 800664a:	e0f1      	b.n	8006830 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 800664c:	4b7e      	ldr	r3, [pc, #504]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x240>)
 800664e:	61fb      	str	r3, [r7, #28]
 8006650:	e0ee      	b.n	8006830 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006652:	4b7b      	ldr	r3, [pc, #492]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 8006654:	69db      	ldr	r3, [r3, #28]
 8006656:	f003 0318 	and.w	r3, r3, #24
 800665a:	2b10      	cmp	r3, #16
 800665c:	d102      	bne.n	8006664 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800665e:	4b7b      	ldr	r3, [pc, #492]	@ (800684c <HAL_RCC_GetSysClockFreq+0x244>)
 8006660:	61fb      	str	r3, [r7, #28]
 8006662:	e0e5      	b.n	8006830 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006664:	4b76      	ldr	r3, [pc, #472]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 8006666:	69db      	ldr	r3, [r3, #28]
 8006668:	f003 0318 	and.w	r3, r3, #24
 800666c:	2b18      	cmp	r3, #24
 800666e:	f040 80dd 	bne.w	800682c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006672:	4b73      	ldr	r3, [pc, #460]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 8006674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006676:	f003 0303 	and.w	r3, r3, #3
 800667a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800667c:	4b70      	ldr	r3, [pc, #448]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 800667e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006680:	0a1b      	lsrs	r3, r3, #8
 8006682:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006686:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006688:	4b6d      	ldr	r3, [pc, #436]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 800668a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800668c:	091b      	lsrs	r3, r3, #4
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8006694:	4b6a      	ldr	r3, [pc, #424]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 8006696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8006698:	08db      	lsrs	r3, r3, #3
 800669a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	fb02 f303 	mul.w	r3, r2, r3
 80066a4:	ee07 3a90 	vmov	s15, r3
 80066a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ac:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	f000 80b7 	beq.w	8006826 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d003      	beq.n	80066c6 <HAL_RCC_GetSysClockFreq+0xbe>
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	2b03      	cmp	r3, #3
 80066c2:	d056      	beq.n	8006772 <HAL_RCC_GetSysClockFreq+0x16a>
 80066c4:	e077      	b.n	80067b6 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80066c6:	4b5e      	ldr	r3, [pc, #376]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 0320 	and.w	r3, r3, #32
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d02d      	beq.n	800672e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80066d2:	4b5b      	ldr	r3, [pc, #364]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	08db      	lsrs	r3, r3, #3
 80066d8:	f003 0303 	and.w	r3, r3, #3
 80066dc:	4a5a      	ldr	r2, [pc, #360]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x240>)
 80066de:	fa22 f303 	lsr.w	r3, r2, r3
 80066e2:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	ee07 3a90 	vmov	s15, r3
 80066ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	ee07 3a90 	vmov	s15, r3
 80066f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066fc:	4b50      	ldr	r3, [pc, #320]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 80066fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006704:	ee07 3a90 	vmov	s15, r3
 8006708:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800670c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006710:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8006850 <HAL_RCC_GetSysClockFreq+0x248>
 8006714:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006718:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800671c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006720:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006724:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006728:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800672c:	e065      	b.n	80067fa <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	ee07 3a90 	vmov	s15, r3
 8006734:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006738:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8006854 <HAL_RCC_GetSysClockFreq+0x24c>
 800673c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006740:	4b3f      	ldr	r3, [pc, #252]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 8006742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006744:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006748:	ee07 3a90 	vmov	s15, r3
 800674c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8006750:	ed97 6a02 	vldr	s12, [r7, #8]
 8006754:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006850 <HAL_RCC_GetSysClockFreq+0x248>
 8006758:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800675c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8006760:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006764:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800676c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8006770:	e043      	b.n	80067fa <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	ee07 3a90 	vmov	s15, r3
 8006778:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800677c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8006858 <HAL_RCC_GetSysClockFreq+0x250>
 8006780:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006784:	4b2e      	ldr	r3, [pc, #184]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 8006786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006788:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800678c:	ee07 3a90 	vmov	s15, r3
 8006790:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006794:	ed97 6a02 	vldr	s12, [r7, #8]
 8006798:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8006850 <HAL_RCC_GetSysClockFreq+0x248>
 800679c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80067a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80067a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80067ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067b0:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80067b4:	e021      	b.n	80067fa <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	ee07 3a90 	vmov	s15, r3
 80067bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067c0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800685c <HAL_RCC_GetSysClockFreq+0x254>
 80067c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067c8:	4b1d      	ldr	r3, [pc, #116]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 80067ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067d0:	ee07 3a90 	vmov	s15, r3
 80067d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80067d8:	ed97 6a02 	vldr	s12, [r7, #8]
 80067dc:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8006850 <HAL_RCC_GetSysClockFreq+0x248>
 80067e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80067e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80067e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80067f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067f4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80067f8:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80067fa:	4b11      	ldr	r3, [pc, #68]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x238>)
 80067fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067fe:	0a5b      	lsrs	r3, r3, #9
 8006800:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006804:	3301      	adds	r3, #1
 8006806:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	ee07 3a90 	vmov	s15, r3
 800680e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006812:	edd7 6a06 	vldr	s13, [r7, #24]
 8006816:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800681a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800681e:	ee17 3a90 	vmov	r3, s15
 8006822:	61fb      	str	r3, [r7, #28]
 8006824:	e004      	b.n	8006830 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8006826:	2300      	movs	r3, #0
 8006828:	61fb      	str	r3, [r7, #28]
 800682a:	e001      	b.n	8006830 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800682c:	4b06      	ldr	r3, [pc, #24]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x240>)
 800682e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8006830:	69fb      	ldr	r3, [r7, #28]
}
 8006832:	4618      	mov	r0, r3
 8006834:	3724      	adds	r7, #36	@ 0x24
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr
 800683e:	bf00      	nop
 8006840:	44020c00 	.word	0x44020c00
 8006844:	003d0900 	.word	0x003d0900
 8006848:	03d09000 	.word	0x03d09000
 800684c:	007a1200 	.word	0x007a1200
 8006850:	46000000 	.word	0x46000000
 8006854:	4c742400 	.word	0x4c742400
 8006858:	4af42400 	.word	0x4af42400
 800685c:	4a742400 	.word	0x4a742400

08006860 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8006864:	f7ff fed0 	bl	8006608 <HAL_RCC_GetSysClockFreq>
 8006868:	4602      	mov	r2, r0
 800686a:	4b08      	ldr	r3, [pc, #32]	@ (800688c <HAL_RCC_GetHCLKFreq+0x2c>)
 800686c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800686e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8006872:	4907      	ldr	r1, [pc, #28]	@ (8006890 <HAL_RCC_GetHCLKFreq+0x30>)
 8006874:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8006876:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800687a:	fa22 f303 	lsr.w	r3, r2, r3
 800687e:	4a05      	ldr	r2, [pc, #20]	@ (8006894 <HAL_RCC_GetHCLKFreq+0x34>)
 8006880:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8006882:	4b04      	ldr	r3, [pc, #16]	@ (8006894 <HAL_RCC_GetHCLKFreq+0x34>)
 8006884:	681b      	ldr	r3, [r3, #0]
}
 8006886:	4618      	mov	r0, r3
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	44020c00 	.word	0x44020c00
 8006890:	08013eb4 	.word	0x08013eb4
 8006894:	20000000 	.word	0x20000000

08006898 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800689c:	f7ff ffe0 	bl	8006860 <HAL_RCC_GetHCLKFreq>
 80068a0:	4602      	mov	r2, r0
 80068a2:	4b06      	ldr	r3, [pc, #24]	@ (80068bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	091b      	lsrs	r3, r3, #4
 80068a8:	f003 0307 	and.w	r3, r3, #7
 80068ac:	4904      	ldr	r1, [pc, #16]	@ (80068c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80068ae:	5ccb      	ldrb	r3, [r1, r3]
 80068b0:	f003 031f 	and.w	r3, r3, #31
 80068b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	bd80      	pop	{r7, pc}
 80068bc:	44020c00 	.word	0x44020c00
 80068c0:	08013ec4 	.word	0x08013ec4

080068c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80068c8:	f7ff ffca 	bl	8006860 <HAL_RCC_GetHCLKFreq>
 80068cc:	4602      	mov	r2, r0
 80068ce:	4b06      	ldr	r3, [pc, #24]	@ (80068e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	0a1b      	lsrs	r3, r3, #8
 80068d4:	f003 0307 	and.w	r3, r3, #7
 80068d8:	4904      	ldr	r1, [pc, #16]	@ (80068ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80068da:	5ccb      	ldrb	r3, [r1, r3]
 80068dc:	f003 031f 	and.w	r3, r3, #31
 80068e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	44020c00 	.word	0x44020c00
 80068ec:	08013ec4 	.word	0x08013ec4

080068f0 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80068f4:	f7ff ffb4 	bl	8006860 <HAL_RCC_GetHCLKFreq>
 80068f8:	4602      	mov	r2, r0
 80068fa:	4b06      	ldr	r3, [pc, #24]	@ (8006914 <HAL_RCC_GetPCLK3Freq+0x24>)
 80068fc:	6a1b      	ldr	r3, [r3, #32]
 80068fe:	0b1b      	lsrs	r3, r3, #12
 8006900:	f003 0307 	and.w	r3, r3, #7
 8006904:	4904      	ldr	r1, [pc, #16]	@ (8006918 <HAL_RCC_GetPCLK3Freq+0x28>)
 8006906:	5ccb      	ldrb	r3, [r1, r3]
 8006908:	f003 031f 	and.w	r3, r3, #31
 800690c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006910:	4618      	mov	r0, r3
 8006912:	bd80      	pop	{r7, pc}
 8006914:	44020c00 	.word	0x44020c00
 8006918:	08013ec4 	.word	0x08013ec4

0800691c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800691c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006920:	b0d8      	sub	sp, #352	@ 0x160
 8006922:	af00      	add	r7, sp, #0
 8006924:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006928:	2300      	movs	r3, #0
 800692a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800692e:	2300      	movs	r3, #0
 8006930:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006934:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693c:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8006940:	2500      	movs	r5, #0
 8006942:	ea54 0305 	orrs.w	r3, r4, r5
 8006946:	d00b      	beq.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8006948:	4bcd      	ldr	r3, [pc, #820]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800694a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800694e:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8006952:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006958:	4ac9      	ldr	r2, [pc, #804]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800695a:	430b      	orrs	r3, r1
 800695c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006960:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006968:	f002 0801 	and.w	r8, r2, #1
 800696c:	f04f 0900 	mov.w	r9, #0
 8006970:	ea58 0309 	orrs.w	r3, r8, r9
 8006974:	d042      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8006976:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800697a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800697c:	2b05      	cmp	r3, #5
 800697e:	d823      	bhi.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8006980:	a201      	add	r2, pc, #4	@ (adr r2, 8006988 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8006982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006986:	bf00      	nop
 8006988:	080069d1 	.word	0x080069d1
 800698c:	080069a1 	.word	0x080069a1
 8006990:	080069b5 	.word	0x080069b5
 8006994:	080069d1 	.word	0x080069d1
 8006998:	080069d1 	.word	0x080069d1
 800699c:	080069d1 	.word	0x080069d1
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80069a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069a4:	3308      	adds	r3, #8
 80069a6:	4618      	mov	r0, r3
 80069a8:	f004 fee0 	bl	800b76c <RCCEx_PLL2_Config>
 80069ac:	4603      	mov	r3, r0
 80069ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80069b2:	e00e      	b.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80069b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069b8:	3330      	adds	r3, #48	@ 0x30
 80069ba:	4618      	mov	r0, r3
 80069bc:	f004 ff6e 	bl	800b89c <RCCEx_PLL3_Config>
 80069c0:	4603      	mov	r3, r0
 80069c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80069c6:	e004      	b.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80069ce:	e000      	b.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 80069d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d10c      	bne.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80069da:	4ba9      	ldr	r3, [pc, #676]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80069dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80069e0:	f023 0107 	bic.w	r1, r3, #7
 80069e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069ea:	4aa5      	ldr	r2, [pc, #660]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80069ec:	430b      	orrs	r3, r1
 80069ee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80069f2:	e003      	b.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069f4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80069f8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80069fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a04:	f002 0a02 	and.w	sl, r2, #2
 8006a08:	f04f 0b00 	mov.w	fp, #0
 8006a0c:	ea5a 030b 	orrs.w	r3, sl, fp
 8006a10:	f000 8088 	beq.w	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8006a14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a1a:	2b28      	cmp	r3, #40	@ 0x28
 8006a1c:	d868      	bhi.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8006a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a24 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8006a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a24:	08006af9 	.word	0x08006af9
 8006a28:	08006af1 	.word	0x08006af1
 8006a2c:	08006af1 	.word	0x08006af1
 8006a30:	08006af1 	.word	0x08006af1
 8006a34:	08006af1 	.word	0x08006af1
 8006a38:	08006af1 	.word	0x08006af1
 8006a3c:	08006af1 	.word	0x08006af1
 8006a40:	08006af1 	.word	0x08006af1
 8006a44:	08006ac9 	.word	0x08006ac9
 8006a48:	08006af1 	.word	0x08006af1
 8006a4c:	08006af1 	.word	0x08006af1
 8006a50:	08006af1 	.word	0x08006af1
 8006a54:	08006af1 	.word	0x08006af1
 8006a58:	08006af1 	.word	0x08006af1
 8006a5c:	08006af1 	.word	0x08006af1
 8006a60:	08006af1 	.word	0x08006af1
 8006a64:	08006add 	.word	0x08006add
 8006a68:	08006af1 	.word	0x08006af1
 8006a6c:	08006af1 	.word	0x08006af1
 8006a70:	08006af1 	.word	0x08006af1
 8006a74:	08006af1 	.word	0x08006af1
 8006a78:	08006af1 	.word	0x08006af1
 8006a7c:	08006af1 	.word	0x08006af1
 8006a80:	08006af1 	.word	0x08006af1
 8006a84:	08006af9 	.word	0x08006af9
 8006a88:	08006af1 	.word	0x08006af1
 8006a8c:	08006af1 	.word	0x08006af1
 8006a90:	08006af1 	.word	0x08006af1
 8006a94:	08006af1 	.word	0x08006af1
 8006a98:	08006af1 	.word	0x08006af1
 8006a9c:	08006af1 	.word	0x08006af1
 8006aa0:	08006af1 	.word	0x08006af1
 8006aa4:	08006af9 	.word	0x08006af9
 8006aa8:	08006af1 	.word	0x08006af1
 8006aac:	08006af1 	.word	0x08006af1
 8006ab0:	08006af1 	.word	0x08006af1
 8006ab4:	08006af1 	.word	0x08006af1
 8006ab8:	08006af1 	.word	0x08006af1
 8006abc:	08006af1 	.word	0x08006af1
 8006ac0:	08006af1 	.word	0x08006af1
 8006ac4:	08006af9 	.word	0x08006af9
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006ac8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006acc:	3308      	adds	r3, #8
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f004 fe4c 	bl	800b76c <RCCEx_PLL2_Config>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8006ada:	e00e      	b.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006adc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ae0:	3330      	adds	r3, #48	@ 0x30
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f004 feda 	bl	800b89c <RCCEx_PLL3_Config>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8006aee:	e004      	b.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006af6:	e000      	b.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8006af8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006afa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d10c      	bne.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8006b02:	4b5f      	ldr	r3, [pc, #380]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006b04:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006b08:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006b0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b12:	4a5b      	ldr	r2, [pc, #364]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006b14:	430b      	orrs	r3, r1
 8006b16:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006b1a:	e003      	b.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b1c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b20:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006b24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b2c:	f002 0304 	and.w	r3, r2, #4
 8006b30:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8006b34:	2300      	movs	r3, #0
 8006b36:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8006b3a:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 8006b3e:	460b      	mov	r3, r1
 8006b40:	4313      	orrs	r3, r2
 8006b42:	d04e      	beq.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8006b44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b4a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006b4e:	d02c      	beq.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8006b50:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006b54:	d825      	bhi.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006b56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b5a:	d028      	beq.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006b5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b60:	d81f      	bhi.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006b62:	2bc0      	cmp	r3, #192	@ 0xc0
 8006b64:	d025      	beq.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8006b66:	2bc0      	cmp	r3, #192	@ 0xc0
 8006b68:	d81b      	bhi.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006b6a:	2b80      	cmp	r3, #128	@ 0x80
 8006b6c:	d00f      	beq.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x272>
 8006b6e:	2b80      	cmp	r3, #128	@ 0x80
 8006b70:	d817      	bhi.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d01f      	beq.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8006b76:	2b40      	cmp	r3, #64	@ 0x40
 8006b78:	d113      	bne.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b7a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b7e:	3308      	adds	r3, #8
 8006b80:	4618      	mov	r0, r3
 8006b82:	f004 fdf3 	bl	800b76c <RCCEx_PLL2_Config>
 8006b86:	4603      	mov	r3, r0
 8006b88:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8006b8c:	e014      	b.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006b8e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b92:	3330      	adds	r3, #48	@ 0x30
 8006b94:	4618      	mov	r0, r3
 8006b96:	f004 fe81 	bl	800b89c <RCCEx_PLL3_Config>
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8006ba0:	e00a      	b.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006ba8:	e006      	b.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006baa:	bf00      	nop
 8006bac:	e004      	b.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006bae:	bf00      	nop
 8006bb0:	e002      	b.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006bb2:	bf00      	nop
 8006bb4:	e000      	b.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006bb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006bb8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d10c      	bne.n	8006bda <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006bc0:	4b2f      	ldr	r3, [pc, #188]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006bc2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006bc6:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006bca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006bd0:	4a2b      	ldr	r2, [pc, #172]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006bd2:	430b      	orrs	r3, r1
 8006bd4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006bd8:	e003      	b.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bda:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006bde:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006be2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bea:	f002 0308 	and.w	r3, r2, #8
 8006bee:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8006bf8:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8006bfc:	460b      	mov	r3, r1
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	d056      	beq.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8006c02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c08:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006c0c:	d031      	beq.n	8006c72 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8006c0e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006c12:	d82a      	bhi.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006c14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c18:	d02d      	beq.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8006c1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c1e:	d824      	bhi.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006c20:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006c24:	d029      	beq.n	8006c7a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8006c26:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006c2a:	d81e      	bhi.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006c2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c30:	d011      	beq.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8006c32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c36:	d818      	bhi.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d023      	beq.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006c3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c40:	d113      	bne.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006c42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c46:	3308      	adds	r3, #8
 8006c48:	4618      	mov	r0, r3
 8006c4a:	f004 fd8f 	bl	800b76c <RCCEx_PLL2_Config>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8006c54:	e017      	b.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006c56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c5a:	3330      	adds	r3, #48	@ 0x30
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	f004 fe1d 	bl	800b89c <RCCEx_PLL3_Config>
 8006c62:	4603      	mov	r3, r0
 8006c64:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8006c68:	e00d      	b.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006c70:	e009      	b.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006c72:	bf00      	nop
 8006c74:	e007      	b.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006c76:	bf00      	nop
 8006c78:	e005      	b.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006c7a:	bf00      	nop
 8006c7c:	e003      	b.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8006c7e:	bf00      	nop
 8006c80:	44020c00 	.word	0x44020c00
        break;
 8006c84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c86:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d10c      	bne.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8006c8e:	4bbb      	ldr	r3, [pc, #748]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006c90:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006c94:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8006c98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c9e:	4ab7      	ldr	r2, [pc, #732]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006ca0:	430b      	orrs	r3, r1
 8006ca2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006ca6:	e003      	b.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ca8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006cac:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006cb0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb8:	f002 0310 	and.w	r3, r2, #16
 8006cbc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8006cc6:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8006cca:	460b      	mov	r3, r1
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	d053      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8006cd0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cd6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006cda:	d031      	beq.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8006cdc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006ce0:	d82a      	bhi.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006ce2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ce6:	d02d      	beq.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8006ce8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cec:	d824      	bhi.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006cee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006cf2:	d029      	beq.n	8006d48 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8006cf4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006cf8:	d81e      	bhi.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006cfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cfe:	d011      	beq.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8006d00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d04:	d818      	bhi.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d020      	beq.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x430>
 8006d0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d0e:	d113      	bne.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006d10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d14:	3308      	adds	r3, #8
 8006d16:	4618      	mov	r0, r3
 8006d18:	f004 fd28 	bl	800b76c <RCCEx_PLL2_Config>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8006d22:	e014      	b.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006d24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d28:	3330      	adds	r3, #48	@ 0x30
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f004 fdb6 	bl	800b89c <RCCEx_PLL3_Config>
 8006d30:	4603      	mov	r3, r0
 8006d32:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8006d36:	e00a      	b.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006d3e:	e006      	b.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006d40:	bf00      	nop
 8006d42:	e004      	b.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006d44:	bf00      	nop
 8006d46:	e002      	b.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006d48:	bf00      	nop
 8006d4a:	e000      	b.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006d4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d4e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d10c      	bne.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8006d56:	4b89      	ldr	r3, [pc, #548]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006d58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006d5c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006d60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d66:	4a85      	ldr	r2, [pc, #532]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006d68:	430b      	orrs	r3, r1
 8006d6a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006d6e:	e003      	b.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d70:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d74:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006d78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d80:	f002 0320 	and.w	r3, r2, #32
 8006d84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006d88:	2300      	movs	r3, #0
 8006d8a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8006d8e:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8006d92:	460b      	mov	r3, r1
 8006d94:	4313      	orrs	r3, r2
 8006d96:	d053      	beq.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8006d98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d9e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006da2:	d031      	beq.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8006da4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006da8:	d82a      	bhi.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006daa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dae:	d02d      	beq.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8006db0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006db4:	d824      	bhi.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006db6:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006dba:	d029      	beq.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8006dbc:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006dc0:	d81e      	bhi.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006dc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dc6:	d011      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8006dc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dcc:	d818      	bhi.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d020      	beq.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8006dd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dd6:	d113      	bne.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006dd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ddc:	3308      	adds	r3, #8
 8006dde:	4618      	mov	r0, r3
 8006de0:	f004 fcc4 	bl	800b76c <RCCEx_PLL2_Config>
 8006de4:	4603      	mov	r3, r0
 8006de6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8006dea:	e014      	b.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006dec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006df0:	3330      	adds	r3, #48	@ 0x30
 8006df2:	4618      	mov	r0, r3
 8006df4:	f004 fd52 	bl	800b89c <RCCEx_PLL3_Config>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8006dfe:	e00a      	b.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006e06:	e006      	b.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006e08:	bf00      	nop
 8006e0a:	e004      	b.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006e0c:	bf00      	nop
 8006e0e:	e002      	b.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006e10:	bf00      	nop
 8006e12:	e000      	b.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006e14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e16:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d10c      	bne.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8006e1e:	4b57      	ldr	r3, [pc, #348]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006e20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006e24:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8006e28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e2e:	4a53      	ldr	r2, [pc, #332]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006e30:	430b      	orrs	r3, r1
 8006e32:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006e36:	e003      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e38:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e3c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006e40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e48:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006e4c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8006e50:	2300      	movs	r3, #0
 8006e52:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8006e56:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8006e5a:	460b      	mov	r3, r1
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	d053      	beq.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8006e60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e66:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006e6a:	d031      	beq.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8006e6c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006e70:	d82a      	bhi.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006e72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e76:	d02d      	beq.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8006e78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e7c:	d824      	bhi.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006e7e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006e82:	d029      	beq.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006e84:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006e88:	d81e      	bhi.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006e8a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006e8e:	d011      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8006e90:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006e94:	d818      	bhi.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d020      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006e9a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006e9e:	d113      	bne.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006ea0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ea4:	3308      	adds	r3, #8
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f004 fc60 	bl	800b76c <RCCEx_PLL2_Config>
 8006eac:	4603      	mov	r3, r0
 8006eae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8006eb2:	e014      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006eb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006eb8:	3330      	adds	r3, #48	@ 0x30
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f004 fcee 	bl	800b89c <RCCEx_PLL3_Config>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8006ec6:	e00a      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006ece:	e006      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006ed0:	bf00      	nop
 8006ed2:	e004      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006ed4:	bf00      	nop
 8006ed6:	e002      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006ed8:	bf00      	nop
 8006eda:	e000      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006edc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ede:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d10c      	bne.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8006ee6:	4b25      	ldr	r3, [pc, #148]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006ee8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006eec:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8006ef0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ef4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ef6:	4a21      	ldr	r2, [pc, #132]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006ef8:	430b      	orrs	r3, r1
 8006efa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006efe:	e003      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f00:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006f04:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006f08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f10:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006f14:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8006f18:	2300      	movs	r3, #0
 8006f1a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8006f1e:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8006f22:	460b      	mov	r3, r1
 8006f24:	4313      	orrs	r3, r2
 8006f26:	d055      	beq.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8006f28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f2e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006f32:	d033      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x680>
 8006f34:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006f38:	d82c      	bhi.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006f3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f3e:	d02f      	beq.n	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8006f40:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f44:	d826      	bhi.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006f46:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006f4a:	d02b      	beq.n	8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8006f4c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006f50:	d820      	bhi.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006f52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f56:	d013      	beq.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006f58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f5c:	d81a      	bhi.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d022      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8006f62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f66:	d115      	bne.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006f68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f6c:	3308      	adds	r3, #8
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f004 fbfc 	bl	800b76c <RCCEx_PLL2_Config>
 8006f74:	4603      	mov	r3, r0
 8006f76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8006f7a:	e016      	b.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8006f7c:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006f80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f84:	3330      	adds	r3, #48	@ 0x30
 8006f86:	4618      	mov	r0, r3
 8006f88:	f004 fc88 	bl	800b89c <RCCEx_PLL3_Config>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8006f92:	e00a      	b.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006f9a:	e006      	b.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006f9c:	bf00      	nop
 8006f9e:	e004      	b.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006fa0:	bf00      	nop
 8006fa2:	e002      	b.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006fa4:	bf00      	nop
 8006fa6:	e000      	b.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006fa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006faa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d10c      	bne.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8006fb2:	4bbb      	ldr	r3, [pc, #748]	@ (80072a0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006fb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006fb8:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006fbc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fc0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006fc2:	4ab7      	ldr	r2, [pc, #732]	@ (80072a0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006fc4:	430b      	orrs	r3, r1
 8006fc6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006fca:	e003      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fcc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006fd0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8006fd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fdc:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8006fe0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8006fea:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8006fee:	460b      	mov	r3, r1
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	d053      	beq.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8006ff4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ff8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ffa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006ffe:	d031      	beq.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8007000:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007004:	d82a      	bhi.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8007006:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800700a:	d02d      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 800700c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007010:	d824      	bhi.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8007012:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007016:	d029      	beq.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x750>
 8007018:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800701c:	d81e      	bhi.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x740>
 800701e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007022:	d011      	beq.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8007024:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007028:	d818      	bhi.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x740>
 800702a:	2b00      	cmp	r3, #0
 800702c:	d020      	beq.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x754>
 800702e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007032:	d113      	bne.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007034:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007038:	3308      	adds	r3, #8
 800703a:	4618      	mov	r0, r3
 800703c:	f004 fb96 	bl	800b76c <RCCEx_PLL2_Config>
 8007040:	4603      	mov	r3, r0
 8007042:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8007046:	e014      	b.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007048:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800704c:	3330      	adds	r3, #48	@ 0x30
 800704e:	4618      	mov	r0, r3
 8007050:	f004 fc24 	bl	800b89c <RCCEx_PLL3_Config>
 8007054:	4603      	mov	r3, r0
 8007056:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 800705a:	e00a      	b.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007062:	e006      	b.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8007064:	bf00      	nop
 8007066:	e004      	b.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8007068:	bf00      	nop
 800706a:	e002      	b.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800706c:	bf00      	nop
 800706e:	e000      	b.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8007070:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007072:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007076:	2b00      	cmp	r3, #0
 8007078:	d10c      	bne.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 800707a:	4b89      	ldr	r3, [pc, #548]	@ (80072a0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800707c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007080:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007084:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007088:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800708a:	4a85      	ldr	r2, [pc, #532]	@ (80072a0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800708c:	430b      	orrs	r3, r1
 800708e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007092:	e003      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007094:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007098:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 800709c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a4:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80070a8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80070ac:	2300      	movs	r3, #0
 80070ae:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80070b2:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80070b6:	460b      	mov	r3, r1
 80070b8:	4313      	orrs	r3, r2
 80070ba:	d055      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 80070bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070c4:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80070c8:	d031      	beq.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x812>
 80070ca:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80070ce:	d82a      	bhi.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80070d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070d4:	d02d      	beq.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x816>
 80070d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070da:	d824      	bhi.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80070dc:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80070e0:	d029      	beq.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 80070e2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80070e6:	d81e      	bhi.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80070e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070ec:	d011      	beq.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 80070ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070f2:	d818      	bhi.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d020      	beq.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x81e>
 80070f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070fc:	d113      	bne.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80070fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007102:	3308      	adds	r3, #8
 8007104:	4618      	mov	r0, r3
 8007106:	f004 fb31 	bl	800b76c <RCCEx_PLL2_Config>
 800710a:	4603      	mov	r3, r0
 800710c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8007110:	e014      	b.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007112:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007116:	3330      	adds	r3, #48	@ 0x30
 8007118:	4618      	mov	r0, r3
 800711a:	f004 fbbf 	bl	800b89c <RCCEx_PLL3_Config>
 800711e:	4603      	mov	r3, r0
 8007120:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8007124:	e00a      	b.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800712c:	e006      	b.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800712e:	bf00      	nop
 8007130:	e004      	b.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8007132:	bf00      	nop
 8007134:	e002      	b.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8007136:	bf00      	nop
 8007138:	e000      	b.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800713a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800713c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007140:	2b00      	cmp	r3, #0
 8007142:	d10d      	bne.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8007144:	4b56      	ldr	r3, [pc, #344]	@ (80072a0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007146:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800714a:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 800714e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007152:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007156:	4a52      	ldr	r2, [pc, #328]	@ (80072a0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007158:	430b      	orrs	r3, r1
 800715a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800715e:	e003      	b.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007160:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007164:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8007168:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800716c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007170:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007174:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007178:	2300      	movs	r3, #0
 800717a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800717e:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007182:	460b      	mov	r3, r1
 8007184:	4313      	orrs	r3, r2
 8007186:	d044      	beq.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8007188:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800718c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007190:	2b05      	cmp	r3, #5
 8007192:	d823      	bhi.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8007194:	a201      	add	r2, pc, #4	@ (adr r2, 800719c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8007196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800719a:	bf00      	nop
 800719c:	080071e5 	.word	0x080071e5
 80071a0:	080071b5 	.word	0x080071b5
 80071a4:	080071c9 	.word	0x080071c9
 80071a8:	080071e5 	.word	0x080071e5
 80071ac:	080071e5 	.word	0x080071e5
 80071b0:	080071e5 	.word	0x080071e5
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80071b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071b8:	3308      	adds	r3, #8
 80071ba:	4618      	mov	r0, r3
 80071bc:	f004 fad6 	bl	800b76c <RCCEx_PLL2_Config>
 80071c0:	4603      	mov	r3, r0
 80071c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 80071c6:	e00e      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80071c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071cc:	3330      	adds	r3, #48	@ 0x30
 80071ce:	4618      	mov	r0, r3
 80071d0:	f004 fb64 	bl	800b89c <RCCEx_PLL3_Config>
 80071d4:	4603      	mov	r3, r0
 80071d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 80071da:	e004      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80071e2:	e000      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 80071e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d10d      	bne.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 80071ee:	4b2c      	ldr	r3, [pc, #176]	@ (80072a0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80071f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80071f4:	f023 0107 	bic.w	r1, r3, #7
 80071f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007200:	4a27      	ldr	r2, [pc, #156]	@ (80072a0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007202:	430b      	orrs	r3, r1
 8007204:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007208:	e003      	b.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800720a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800720e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8007212:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800721e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007222:	2300      	movs	r3, #0
 8007224:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007228:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800722c:	460b      	mov	r3, r1
 800722e:	4313      	orrs	r3, r2
 8007230:	d04f      	beq.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8007232:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800723a:	2b50      	cmp	r3, #80	@ 0x50
 800723c:	d029      	beq.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x976>
 800723e:	2b50      	cmp	r3, #80	@ 0x50
 8007240:	d823      	bhi.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007242:	2b40      	cmp	r3, #64	@ 0x40
 8007244:	d027      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8007246:	2b40      	cmp	r3, #64	@ 0x40
 8007248:	d81f      	bhi.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800724a:	2b30      	cmp	r3, #48	@ 0x30
 800724c:	d025      	beq.n	800729a <HAL_RCCEx_PeriphCLKConfig+0x97e>
 800724e:	2b30      	cmp	r3, #48	@ 0x30
 8007250:	d81b      	bhi.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007252:	2b20      	cmp	r3, #32
 8007254:	d00f      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007256:	2b20      	cmp	r3, #32
 8007258:	d817      	bhi.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800725a:	2b00      	cmp	r3, #0
 800725c:	d022      	beq.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x988>
 800725e:	2b10      	cmp	r3, #16
 8007260:	d113      	bne.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007262:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007266:	3308      	adds	r3, #8
 8007268:	4618      	mov	r0, r3
 800726a:	f004 fa7f 	bl	800b76c <RCCEx_PLL2_Config>
 800726e:	4603      	mov	r3, r0
 8007270:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8007274:	e017      	b.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007276:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800727a:	3330      	adds	r3, #48	@ 0x30
 800727c:	4618      	mov	r0, r3
 800727e:	f004 fb0d 	bl	800b89c <RCCEx_PLL3_Config>
 8007282:	4603      	mov	r3, r0
 8007284:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8007288:	e00d      	b.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007290:	e009      	b.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8007292:	bf00      	nop
 8007294:	e007      	b.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8007296:	bf00      	nop
 8007298:	e005      	b.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800729a:	bf00      	nop
 800729c:	e003      	b.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 800729e:	bf00      	nop
 80072a0:	44020c00 	.word	0x44020c00
        break;
 80072a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072a6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d10d      	bne.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 80072ae:	4baf      	ldr	r3, [pc, #700]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80072b0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80072b4:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80072b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072c0:	4aaa      	ldr	r2, [pc, #680]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80072c2:	430b      	orrs	r3, r1
 80072c4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80072c8:	e003      	b.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80072ce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80072d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072da:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80072de:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80072e2:	2300      	movs	r3, #0
 80072e4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80072e8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80072ec:	460b      	mov	r3, r1
 80072ee:	4313      	orrs	r3, r2
 80072f0:	d055      	beq.n	800739e <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80072f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072fa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80072fe:	d031      	beq.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8007300:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007304:	d82a      	bhi.n	800735c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8007306:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800730a:	d02d      	beq.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 800730c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007310:	d824      	bhi.n	800735c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8007312:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007316:	d029      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8007318:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800731c:	d81e      	bhi.n	800735c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800731e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007322:	d011      	beq.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8007324:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007328:	d818      	bhi.n	800735c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800732a:	2b00      	cmp	r3, #0
 800732c:	d020      	beq.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 800732e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007332:	d113      	bne.n	800735c <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007334:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007338:	3308      	adds	r3, #8
 800733a:	4618      	mov	r0, r3
 800733c:	f004 fa16 	bl	800b76c <RCCEx_PLL2_Config>
 8007340:	4603      	mov	r3, r0
 8007342:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8007346:	e014      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007348:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800734c:	3330      	adds	r3, #48	@ 0x30
 800734e:	4618      	mov	r0, r3
 8007350:	f004 faa4 	bl	800b89c <RCCEx_PLL3_Config>
 8007354:	4603      	mov	r3, r0
 8007356:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800735a:	e00a      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007362:	e006      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8007364:	bf00      	nop
 8007366:	e004      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8007368:	bf00      	nop
 800736a:	e002      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800736c:	bf00      	nop
 800736e:	e000      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8007370:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007372:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007376:	2b00      	cmp	r3, #0
 8007378:	d10d      	bne.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800737a:	4b7c      	ldr	r3, [pc, #496]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800737c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007380:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007384:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007388:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800738c:	4a77      	ldr	r2, [pc, #476]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800738e:	430b      	orrs	r3, r1
 8007390:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007394:	e003      	b.n	800739e <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007396:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800739a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800739e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80073aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80073ae:	2300      	movs	r3, #0
 80073b0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80073b4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80073b8:	460b      	mov	r3, r1
 80073ba:	4313      	orrs	r3, r2
 80073bc:	d03d      	beq.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 80073be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80073ca:	d01b      	beq.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 80073cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80073d0:	d814      	bhi.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80073d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073d6:	d017      	beq.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 80073d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073dc:	d80e      	bhi.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d014      	beq.n	800740c <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 80073e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073e6:	d109      	bne.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80073e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073ec:	3330      	adds	r3, #48	@ 0x30
 80073ee:	4618      	mov	r0, r3
 80073f0:	f004 fa54 	bl	800b89c <RCCEx_PLL3_Config>
 80073f4:	4603      	mov	r3, r0
 80073f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80073fa:	e008      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073fc:	2301      	movs	r3, #1
 80073fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007402:	e004      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8007404:	bf00      	nop
 8007406:	e002      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8007408:	bf00      	nop
 800740a:	e000      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800740c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800740e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007412:	2b00      	cmp	r3, #0
 8007414:	d10d      	bne.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8007416:	4b55      	ldr	r3, [pc, #340]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007418:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800741c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007420:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007428:	4a50      	ldr	r2, [pc, #320]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800742a:	430b      	orrs	r3, r1
 800742c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007430:	e003      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007432:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007436:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800743a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800743e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007442:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007446:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800744a:	2300      	movs	r3, #0
 800744c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007450:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007454:	460b      	mov	r3, r1
 8007456:	4313      	orrs	r3, r2
 8007458:	d03d      	beq.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 800745a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800745e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007462:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007466:	d01b      	beq.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8007468:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800746c:	d814      	bhi.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800746e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007472:	d017      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8007474:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007478:	d80e      	bhi.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800747a:	2b00      	cmp	r3, #0
 800747c:	d014      	beq.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800747e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007482:	d109      	bne.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007484:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007488:	3330      	adds	r3, #48	@ 0x30
 800748a:	4618      	mov	r0, r3
 800748c:	f004 fa06 	bl	800b89c <RCCEx_PLL3_Config>
 8007490:	4603      	mov	r3, r0
 8007492:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8007496:	e008      	b.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800749e:	e004      	b.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80074a0:	bf00      	nop
 80074a2:	e002      	b.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80074a4:	bf00      	nop
 80074a6:	e000      	b.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80074a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d10d      	bne.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80074b2:	4b2e      	ldr	r3, [pc, #184]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80074b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80074b8:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80074bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80074c4:	4a29      	ldr	r2, [pc, #164]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80074c6:	430b      	orrs	r3, r1
 80074c8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80074cc:	e003      	b.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80074d2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80074d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074de:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80074e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80074e6:	2300      	movs	r3, #0
 80074e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80074ec:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80074f0:	460b      	mov	r3, r1
 80074f2:	4313      	orrs	r3, r2
 80074f4:	d040      	beq.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 80074f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80074fe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007502:	d01b      	beq.n	800753c <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8007504:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007508:	d814      	bhi.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800750a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800750e:	d017      	beq.n	8007540 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8007510:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007514:	d80e      	bhi.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8007516:	2b00      	cmp	r3, #0
 8007518:	d014      	beq.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800751a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800751e:	d109      	bne.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007520:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007524:	3330      	adds	r3, #48	@ 0x30
 8007526:	4618      	mov	r0, r3
 8007528:	f004 f9b8 	bl	800b89c <RCCEx_PLL3_Config>
 800752c:	4603      	mov	r3, r0
 800752e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8007532:	e008      	b.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800753a:	e004      	b.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800753c:	bf00      	nop
 800753e:	e002      	b.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8007540:	bf00      	nop
 8007542:	e000      	b.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8007544:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007546:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800754a:	2b00      	cmp	r3, #0
 800754c:	d110      	bne.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800754e:	4b07      	ldr	r3, [pc, #28]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007550:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007554:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007558:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800755c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007560:	4a02      	ldr	r2, [pc, #8]	@ (800756c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007562:	430b      	orrs	r3, r1
 8007564:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007568:	e006      	b.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800756a:	bf00      	nop
 800756c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007570:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007574:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007578:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800757c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007580:	2100      	movs	r1, #0
 8007582:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8007586:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800758a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800758e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007592:	460b      	mov	r3, r1
 8007594:	4313      	orrs	r3, r2
 8007596:	d03d      	beq.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8007598:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800759c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80075a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80075a4:	d01b      	beq.n	80075de <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 80075a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80075aa:	d814      	bhi.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 80075ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80075b0:	d017      	beq.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 80075b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80075b6:	d80e      	bhi.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d014      	beq.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 80075bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80075c0:	d109      	bne.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80075c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075c6:	3330      	adds	r3, #48	@ 0x30
 80075c8:	4618      	mov	r0, r3
 80075ca:	f004 f967 	bl	800b89c <RCCEx_PLL3_Config>
 80075ce:	4603      	mov	r3, r0
 80075d0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 80075d4:	e008      	b.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80075dc:	e004      	b.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80075de:	bf00      	nop
 80075e0:	e002      	b.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80075e2:	bf00      	nop
 80075e4:	e000      	b.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80075e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d10d      	bne.n	800760c <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80075f0:	4bbe      	ldr	r3, [pc, #760]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80075f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80075f6:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80075fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007602:	4aba      	ldr	r2, [pc, #744]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007604:	430b      	orrs	r3, r1
 8007606:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800760a:	e003      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800760c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007610:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8007614:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007620:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007624:	2300      	movs	r3, #0
 8007626:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800762a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800762e:	460b      	mov	r3, r1
 8007630:	4313      	orrs	r3, r2
 8007632:	d035      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8007634:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007638:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800763c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007640:	d015      	beq.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8007642:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007646:	d80e      	bhi.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007648:	2b00      	cmp	r3, #0
 800764a:	d012      	beq.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 800764c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007650:	d109      	bne.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007652:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007656:	3330      	adds	r3, #48	@ 0x30
 8007658:	4618      	mov	r0, r3
 800765a:	f004 f91f 	bl	800b89c <RCCEx_PLL3_Config>
 800765e:	4603      	mov	r3, r0
 8007660:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8007664:	e006      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800766c:	e002      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800766e:	bf00      	nop
 8007670:	e000      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8007672:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007674:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007678:	2b00      	cmp	r3, #0
 800767a:	d10d      	bne.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800767c:	4b9b      	ldr	r3, [pc, #620]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800767e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007682:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8007686:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800768a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800768e:	4a97      	ldr	r2, [pc, #604]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007690:	430b      	orrs	r3, r1
 8007692:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007696:	e003      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007698:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800769c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80076a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80076a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a8:	2100      	movs	r1, #0
 80076aa:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 80076ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076b2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80076b6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80076ba:	460b      	mov	r3, r1
 80076bc:	4313      	orrs	r3, r2
 80076be:	d00e      	beq.n	80076de <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80076c0:	4b8a      	ldr	r3, [pc, #552]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80076c2:	69db      	ldr	r3, [r3, #28]
 80076c4:	4a89      	ldr	r2, [pc, #548]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80076c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80076ca:	61d3      	str	r3, [r2, #28]
 80076cc:	4b87      	ldr	r3, [pc, #540]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80076ce:	69d9      	ldr	r1, [r3, #28]
 80076d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80076d4:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80076d8:	4a84      	ldr	r2, [pc, #528]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80076da:	430b      	orrs	r3, r1
 80076dc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80076de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80076e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80076ea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80076ee:	2300      	movs	r3, #0
 80076f0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80076f4:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80076f8:	460b      	mov	r3, r1
 80076fa:	4313      	orrs	r3, r2
 80076fc:	d055      	beq.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80076fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007702:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007706:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800770a:	d031      	beq.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 800770c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007710:	d82a      	bhi.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8007712:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007716:	d02d      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8007718:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800771c:	d824      	bhi.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800771e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007722:	d029      	beq.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8007724:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007728:	d81e      	bhi.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800772a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800772e:	d011      	beq.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8007730:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007734:	d818      	bhi.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8007736:	2b00      	cmp	r3, #0
 8007738:	d020      	beq.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xe60>
 800773a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800773e:	d113      	bne.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007740:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007744:	3308      	adds	r3, #8
 8007746:	4618      	mov	r0, r3
 8007748:	f004 f810 	bl	800b76c <RCCEx_PLL2_Config>
 800774c:	4603      	mov	r3, r0
 800774e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8007752:	e014      	b.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007754:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007758:	3330      	adds	r3, #48	@ 0x30
 800775a:	4618      	mov	r0, r3
 800775c:	f004 f89e 	bl	800b89c <RCCEx_PLL3_Config>
 8007760:	4603      	mov	r3, r0
 8007762:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8007766:	e00a      	b.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007768:	2301      	movs	r3, #1
 800776a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800776e:	e006      	b.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8007770:	bf00      	nop
 8007772:	e004      	b.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8007774:	bf00      	nop
 8007776:	e002      	b.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8007778:	bf00      	nop
 800777a:	e000      	b.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800777c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800777e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007782:	2b00      	cmp	r3, #0
 8007784:	d10d      	bne.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8007786:	4b59      	ldr	r3, [pc, #356]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007788:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800778c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007790:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007794:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007798:	4a54      	ldr	r2, [pc, #336]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800779a:	430b      	orrs	r3, r1
 800779c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80077a0:	e003      	b.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80077a6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80077aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80077ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80077b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077ba:	2300      	movs	r3, #0
 80077bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077c0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80077c4:	460b      	mov	r3, r1
 80077c6:	4313      	orrs	r3, r2
 80077c8:	d055      	beq.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 80077ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80077ce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80077d2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80077d6:	d031      	beq.n	800783c <HAL_RCCEx_PeriphCLKConfig+0xf20>
 80077d8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80077dc:	d82a      	bhi.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80077de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80077e2:	d02d      	beq.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 80077e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80077e8:	d824      	bhi.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80077ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80077ee:	d029      	beq.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80077f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80077f4:	d81e      	bhi.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80077f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077fa:	d011      	beq.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80077fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007800:	d818      	bhi.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8007802:	2b00      	cmp	r3, #0
 8007804:	d020      	beq.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007806:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800780a:	d113      	bne.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800780c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007810:	3308      	adds	r3, #8
 8007812:	4618      	mov	r0, r3
 8007814:	f003 ffaa 	bl	800b76c <RCCEx_PLL2_Config>
 8007818:	4603      	mov	r3, r0
 800781a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800781e:	e014      	b.n	800784a <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007820:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007824:	3330      	adds	r3, #48	@ 0x30
 8007826:	4618      	mov	r0, r3
 8007828:	f004 f838 	bl	800b89c <RCCEx_PLL3_Config>
 800782c:	4603      	mov	r3, r0
 800782e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8007832:	e00a      	b.n	800784a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007834:	2301      	movs	r3, #1
 8007836:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800783a:	e006      	b.n	800784a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800783c:	bf00      	nop
 800783e:	e004      	b.n	800784a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8007840:	bf00      	nop
 8007842:	e002      	b.n	800784a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8007844:	bf00      	nop
 8007846:	e000      	b.n	800784a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8007848:	bf00      	nop
    }

    if (ret == HAL_OK)
 800784a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800784e:	2b00      	cmp	r3, #0
 8007850:	d10d      	bne.n	800786e <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8007852:	4b26      	ldr	r3, [pc, #152]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007854:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007858:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800785c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007860:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007864:	4a21      	ldr	r2, [pc, #132]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007866:	430b      	orrs	r3, r1
 8007868:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800786c:	e003      	b.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800786e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007872:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8007876:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800787a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787e:	2100      	movs	r1, #0
 8007880:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8007884:	f003 0320 	and.w	r3, r3, #32
 8007888:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800788c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007890:	460b      	mov	r3, r1
 8007892:	4313      	orrs	r3, r2
 8007894:	d057      	beq.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8007896:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800789a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800789e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80078a2:	d033      	beq.n	800790c <HAL_RCCEx_PeriphCLKConfig+0xff0>
 80078a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80078a8:	d82c      	bhi.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80078aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80078ae:	d02f      	beq.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 80078b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80078b4:	d826      	bhi.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80078b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80078ba:	d02b      	beq.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 80078bc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80078c0:	d820      	bhi.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80078c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80078c6:	d013      	beq.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80078c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80078cc:	d81a      	bhi.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d022      	beq.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 80078d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078d6:	d115      	bne.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80078d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078dc:	3308      	adds	r3, #8
 80078de:	4618      	mov	r0, r3
 80078e0:	f003 ff44 	bl	800b76c <RCCEx_PLL2_Config>
 80078e4:	4603      	mov	r3, r0
 80078e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80078ea:	e016      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xffe>
 80078ec:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80078f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078f4:	3330      	adds	r3, #48	@ 0x30
 80078f6:	4618      	mov	r0, r3
 80078f8:	f003 ffd0 	bl	800b89c <RCCEx_PLL3_Config>
 80078fc:	4603      	mov	r3, r0
 80078fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8007902:	e00a      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007904:	2301      	movs	r3, #1
 8007906:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800790a:	e006      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800790c:	bf00      	nop
 800790e:	e004      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8007910:	bf00      	nop
 8007912:	e002      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8007914:	bf00      	nop
 8007916:	e000      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8007918:	bf00      	nop
    }

    if (ret == HAL_OK)
 800791a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800791e:	2b00      	cmp	r3, #0
 8007920:	d10d      	bne.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8007922:	4bbb      	ldr	r3, [pc, #748]	@ (8007c10 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007924:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007928:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800792c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007930:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007934:	4ab6      	ldr	r2, [pc, #728]	@ (8007c10 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007936:	430b      	orrs	r3, r1
 8007938:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800793c:	e003      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800793e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007942:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8007946:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800794a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800794e:	2100      	movs	r1, #0
 8007950:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8007954:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007958:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800795c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007960:	460b      	mov	r3, r1
 8007962:	4313      	orrs	r3, r2
 8007964:	d055      	beq.n	8007a12 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8007966:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800796a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800796e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8007972:	d031      	beq.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8007974:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8007978:	d82a      	bhi.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800797a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800797e:	d02d      	beq.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8007980:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007984:	d824      	bhi.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8007986:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800798a:	d029      	beq.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 800798c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007990:	d81e      	bhi.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8007992:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007996:	d011      	beq.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8007998:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800799c:	d818      	bhi.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d020      	beq.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 80079a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079a6:	d113      	bne.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80079a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80079ac:	3308      	adds	r3, #8
 80079ae:	4618      	mov	r0, r3
 80079b0:	f003 fedc 	bl	800b76c <RCCEx_PLL2_Config>
 80079b4:	4603      	mov	r3, r0
 80079b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80079ba:	e014      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80079bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80079c0:	3330      	adds	r3, #48	@ 0x30
 80079c2:	4618      	mov	r0, r3
 80079c4:	f003 ff6a 	bl	800b89c <RCCEx_PLL3_Config>
 80079c8:	4603      	mov	r3, r0
 80079ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80079ce:	e00a      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80079d6:	e006      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80079d8:	bf00      	nop
 80079da:	e004      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80079dc:	bf00      	nop
 80079de:	e002      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80079e0:	bf00      	nop
 80079e2:	e000      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80079e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d10d      	bne.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 80079ee:	4b88      	ldr	r3, [pc, #544]	@ (8007c10 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80079f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80079f4:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 80079f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80079fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007a00:	4a83      	ldr	r2, [pc, #524]	@ (8007c10 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007a02:	430b      	orrs	r3, r1
 8007a04:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007a08:	e003      	b.n	8007a12 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007a0e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8007a12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1a:	2100      	movs	r1, #0
 8007a1c:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8007a20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007a28:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	d055      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8007a32:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a36:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a3a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007a3e:	d031      	beq.n	8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8007a40:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007a44:	d82a      	bhi.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8007a46:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a4a:	d02d      	beq.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8007a4c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a50:	d824      	bhi.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8007a52:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007a56:	d029      	beq.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8007a58:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007a5c:	d81e      	bhi.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8007a5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a62:	d011      	beq.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8007a64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a68:	d818      	bhi.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d020      	beq.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8007a6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a72:	d113      	bne.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007a74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a78:	3308      	adds	r3, #8
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f003 fe76 	bl	800b76c <RCCEx_PLL2_Config>
 8007a80:	4603      	mov	r3, r0
 8007a82:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8007a86:	e014      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007a88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a8c:	3330      	adds	r3, #48	@ 0x30
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f003 ff04 	bl	800b89c <RCCEx_PLL3_Config>
 8007a94:	4603      	mov	r3, r0
 8007a96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8007a9a:	e00a      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007aa2:	e006      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007aa4:	bf00      	nop
 8007aa6:	e004      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007aa8:	bf00      	nop
 8007aaa:	e002      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007aac:	bf00      	nop
 8007aae:	e000      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007ab0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ab2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d10d      	bne.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8007aba:	4b55      	ldr	r3, [pc, #340]	@ (8007c10 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007abc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007ac0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007ac4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ac8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007acc:	4a50      	ldr	r2, [pc, #320]	@ (8007c10 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007ace:	430b      	orrs	r3, r1
 8007ad0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007ad4:	e003      	b.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ad6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007ada:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8007ade:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae6:	2100      	movs	r1, #0
 8007ae8:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8007aec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007af0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007af4:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007af8:	460b      	mov	r3, r1
 8007afa:	4313      	orrs	r3, r2
 8007afc:	d055      	beq.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8007afe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b02:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007b06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b0a:	d031      	beq.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8007b0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b10:	d82a      	bhi.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8007b12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b16:	d02d      	beq.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8007b18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b1c:	d824      	bhi.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8007b1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b22:	d029      	beq.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8007b24:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b28:	d81e      	bhi.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8007b2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b2e:	d011      	beq.n	8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8007b30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b34:	d818      	bhi.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d020      	beq.n	8007b7c <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8007b3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b3e:	d113      	bne.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007b40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b44:	3308      	adds	r3, #8
 8007b46:	4618      	mov	r0, r3
 8007b48:	f003 fe10 	bl	800b76c <RCCEx_PLL2_Config>
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8007b52:	e014      	b.n	8007b7e <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007b54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b58:	3330      	adds	r3, #48	@ 0x30
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f003 fe9e 	bl	800b89c <RCCEx_PLL3_Config>
 8007b60:	4603      	mov	r3, r0
 8007b62:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8007b66:	e00a      	b.n	8007b7e <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007b6e:	e006      	b.n	8007b7e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8007b70:	bf00      	nop
 8007b72:	e004      	b.n	8007b7e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8007b74:	bf00      	nop
 8007b76:	e002      	b.n	8007b7e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8007b78:	bf00      	nop
 8007b7a:	e000      	b.n	8007b7e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8007b7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b7e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d10d      	bne.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8007b86:	4b22      	ldr	r3, [pc, #136]	@ (8007c10 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007b88:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007b8c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007b90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b94:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007b98:	4a1d      	ldr	r2, [pc, #116]	@ (8007c10 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007b9a:	430b      	orrs	r3, r1
 8007b9c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007ba0:	e003      	b.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ba2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007ba6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007baa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007bb6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007bba:	2300      	movs	r3, #0
 8007bbc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007bc0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007bc4:	460b      	mov	r3, r1
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	d055      	beq.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8007bca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007bce:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007bd2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007bd6:	d035      	beq.n	8007c44 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8007bd8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007bdc:	d82e      	bhi.n	8007c3c <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8007bde:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007be2:	d031      	beq.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8007be4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007be8:	d828      	bhi.n	8007c3c <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8007bea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bee:	d01b      	beq.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8007bf0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bf4:	d822      	bhi.n	8007c3c <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d003      	beq.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8007bfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bfe:	d009      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8007c00:	e01c      	b.n	8007c3c <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c02:	4b03      	ldr	r3, [pc, #12]	@ (8007c10 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c06:	4a02      	ldr	r2, [pc, #8]	@ (8007c10 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007c08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c0c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007c0e:	e01c      	b.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8007c10:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007c14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c18:	3308      	adds	r3, #8
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f003 fda6 	bl	800b76c <RCCEx_PLL2_Config>
 8007c20:	4603      	mov	r3, r0
 8007c22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007c26:	e010      	b.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007c28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c2c:	3330      	adds	r3, #48	@ 0x30
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f003 fe34 	bl	800b89c <RCCEx_PLL3_Config>
 8007c34:	4603      	mov	r3, r0
 8007c36:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007c3a:	e006      	b.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007c42:	e002      	b.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8007c44:	bf00      	nop
 8007c46:	e000      	b.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8007c48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c4a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d10d      	bne.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8007c52:	4bc3      	ldr	r3, [pc, #780]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007c54:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007c58:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007c5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c60:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007c64:	4abe      	ldr	r2, [pc, #760]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007c66:	430b      	orrs	r3, r1
 8007c68:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007c6c:	e003      	b.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c6e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007c72:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8007c76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7e:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007c82:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007c86:	2300      	movs	r3, #0
 8007c88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007c8c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007c90:	460b      	mov	r3, r1
 8007c92:	4313      	orrs	r3, r2
 8007c94:	d051      	beq.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8007c96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c9a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007c9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ca2:	d033      	beq.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8007ca4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ca8:	d82c      	bhi.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8007caa:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007cae:	d02d      	beq.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8007cb0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007cb4:	d826      	bhi.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8007cb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cba:	d019      	beq.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8007cbc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cc0:	d820      	bhi.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d003      	beq.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8007cc6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007cca:	d007      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8007ccc:	e01a      	b.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cce:	4ba4      	ldr	r3, [pc, #656]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd2:	4aa3      	ldr	r2, [pc, #652]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007cd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007cd8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007cda:	e018      	b.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007cdc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ce0:	3308      	adds	r3, #8
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f003 fd42 	bl	800b76c <RCCEx_PLL2_Config>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007cee:	e00e      	b.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007cf0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007cf4:	3330      	adds	r3, #48	@ 0x30
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f003 fdd0 	bl	800b89c <RCCEx_PLL3_Config>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007d02:	e004      	b.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d04:	2301      	movs	r3, #1
 8007d06:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007d0a:	e000      	b.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8007d0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d0e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d10d      	bne.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8007d16:	4b92      	ldr	r3, [pc, #584]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007d18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007d1c:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8007d20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d24:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007d28:	4a8d      	ldr	r2, [pc, #564]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007d2a:	430b      	orrs	r3, r1
 8007d2c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007d30:	e003      	b.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d32:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007d36:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8007d3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d42:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007d46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007d48:	2300      	movs	r3, #0
 8007d4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d4c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007d50:	460b      	mov	r3, r1
 8007d52:	4313      	orrs	r3, r2
 8007d54:	d032      	beq.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8007d56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d5a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007d5e:	2b05      	cmp	r3, #5
 8007d60:	d80f      	bhi.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8007d62:	2b03      	cmp	r3, #3
 8007d64:	d211      	bcs.n	8007d8a <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d911      	bls.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8007d6a:	2b02      	cmp	r3, #2
 8007d6c:	d109      	bne.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007d6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d72:	3308      	adds	r3, #8
 8007d74:	4618      	mov	r0, r3
 8007d76:	f003 fcf9 	bl	800b76c <RCCEx_PLL2_Config>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007d80:	e006      	b.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007d88:	e002      	b.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8007d8a:	bf00      	nop
 8007d8c:	e000      	b.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8007d8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d90:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d10d      	bne.n	8007db4 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8007d98:	4b71      	ldr	r3, [pc, #452]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007d9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007d9e:	f023 0107 	bic.w	r1, r3, #7
 8007da2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007da6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007daa:	4a6d      	ldr	r2, [pc, #436]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007dac:	430b      	orrs	r3, r1
 8007dae:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007db2:	e003      	b.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007db4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007db8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8007dbc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc4:	2100      	movs	r1, #0
 8007dc6:	6739      	str	r1, [r7, #112]	@ 0x70
 8007dc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007dcc:	677b      	str	r3, [r7, #116]	@ 0x74
 8007dce:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007dd2:	460b      	mov	r3, r1
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	d024      	beq.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8007dd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ddc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d005      	beq.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8007de4:	2b08      	cmp	r3, #8
 8007de6:	d005      	beq.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007dee:	e002      	b.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8007df0:	bf00      	nop
 8007df2:	e000      	b.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8007df4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007df6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d10d      	bne.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8007dfe:	4b58      	ldr	r3, [pc, #352]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007e00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e04:	f023 0108 	bic.w	r1, r3, #8
 8007e08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007e10:	4a53      	ldr	r2, [pc, #332]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007e12:	430b      	orrs	r3, r1
 8007e14:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007e18:	e003      	b.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007e1e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007e22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2a:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007e2e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e30:	2300      	movs	r3, #0
 8007e32:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007e34:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007e38:	460b      	mov	r3, r1
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	f000 80b9 	beq.w	8007fb2 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8007e40:	4b48      	ldr	r3, [pc, #288]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8007e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e44:	4a47      	ldr	r2, [pc, #284]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8007e46:	f043 0301 	orr.w	r3, r3, #1
 8007e4a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007e4c:	f7fc fb0e 	bl	800446c <HAL_GetTick>
 8007e50:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007e54:	e00b      	b.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e56:	f7fc fb09 	bl	800446c <HAL_GetTick>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8007e60:	1ad3      	subs	r3, r2, r3
 8007e62:	2b02      	cmp	r3, #2
 8007e64:	d903      	bls.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8007e66:	2303      	movs	r3, #3
 8007e68:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007e6c:	e005      	b.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007e6e:	4b3d      	ldr	r3, [pc, #244]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8007e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e72:	f003 0301 	and.w	r3, r3, #1
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d0ed      	beq.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8007e7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	f040 8093 	bne.w	8007faa <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007e84:	4b36      	ldr	r3, [pc, #216]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007e86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e8e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8007e92:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d023      	beq.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8007e9a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e9e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8007ea2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d01b      	beq.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007eaa:	4b2d      	ldr	r3, [pc, #180]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007eac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007eb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007eb4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007eb8:	4b29      	ldr	r3, [pc, #164]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007eba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ebe:	4a28      	ldr	r2, [pc, #160]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ec4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007ec8:	4b25      	ldr	r3, [pc, #148]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007eca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ece:	4a24      	ldr	r2, [pc, #144]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007ed0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ed4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007ed8:	4a21      	ldr	r2, [pc, #132]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007eda:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007ede:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007ee2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007ee6:	f003 0301 	and.w	r3, r3, #1
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d019      	beq.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007eee:	f7fc fabd 	bl	800446c <HAL_GetTick>
 8007ef2:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ef6:	e00d      	b.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ef8:	f7fc fab8 	bl	800446c <HAL_GetTick>
 8007efc:	4602      	mov	r2, r0
 8007efe:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8007f02:	1ad2      	subs	r2, r2, r3
 8007f04:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d903      	bls.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8007f0c:	2303      	movs	r3, #3
 8007f0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8007f12:	e006      	b.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f14:	4b12      	ldr	r3, [pc, #72]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007f16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f1a:	f003 0302 	and.w	r3, r3, #2
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d0ea      	beq.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8007f22:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d13a      	bne.n	8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8007f2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f2e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8007f32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f3a:	d115      	bne.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8007f3c:	4b08      	ldr	r3, [pc, #32]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007f3e:	69db      	ldr	r3, [r3, #28]
 8007f40:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007f44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f48:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8007f4c:	091b      	lsrs	r3, r3, #4
 8007f4e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007f52:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8007f56:	4a02      	ldr	r2, [pc, #8]	@ (8007f60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007f58:	430b      	orrs	r3, r1
 8007f5a:	61d3      	str	r3, [r2, #28]
 8007f5c:	e00a      	b.n	8007f74 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8007f5e:	bf00      	nop
 8007f60:	44020c00 	.word	0x44020c00
 8007f64:	44020800 	.word	0x44020800
 8007f68:	4b9f      	ldr	r3, [pc, #636]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007f6a:	69db      	ldr	r3, [r3, #28]
 8007f6c:	4a9e      	ldr	r2, [pc, #632]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007f6e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007f72:	61d3      	str	r3, [r2, #28]
 8007f74:	4b9c      	ldr	r3, [pc, #624]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007f76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f7a:	4a9b      	ldr	r2, [pc, #620]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007f7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f80:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007f84:	4b98      	ldr	r3, [pc, #608]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007f86:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8007f8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f8e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8007f92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f96:	4a94      	ldr	r2, [pc, #592]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007f98:	430b      	orrs	r3, r1
 8007f9a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007f9e:	e008      	b.n	8007fb2 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007fa0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007fa4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8007fa8:	e003      	b.n	8007fb2 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007faa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007fae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007fb2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fba:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8007fbe:	663b      	str	r3, [r7, #96]	@ 0x60
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	667b      	str	r3, [r7, #100]	@ 0x64
 8007fc4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007fc8:	460b      	mov	r3, r1
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	d035      	beq.n	800803a <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8007fce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007fd2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007fd6:	2b30      	cmp	r3, #48	@ 0x30
 8007fd8:	d014      	beq.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8007fda:	2b30      	cmp	r3, #48	@ 0x30
 8007fdc:	d80e      	bhi.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8007fde:	2b20      	cmp	r3, #32
 8007fe0:	d012      	beq.n	8008008 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8007fe2:	2b20      	cmp	r3, #32
 8007fe4:	d80a      	bhi.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d010      	beq.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8007fea:	2b10      	cmp	r3, #16
 8007fec:	d106      	bne.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fee:	4b7e      	ldr	r3, [pc, #504]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff2:	4a7d      	ldr	r2, [pc, #500]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007ff4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ff8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8007ffa:	e008      	b.n	800800e <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008002:	e004      	b.n	800800e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8008004:	bf00      	nop
 8008006:	e002      	b.n	800800e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8008008:	bf00      	nop
 800800a:	e000      	b.n	800800e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800800c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800800e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008012:	2b00      	cmp	r3, #0
 8008014:	d10d      	bne.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8008016:	4b74      	ldr	r3, [pc, #464]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8008018:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800801c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008020:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008024:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8008028:	4a6f      	ldr	r2, [pc, #444]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800802a:	430b      	orrs	r3, r1
 800802c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008030:	e003      	b.n	800803a <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008032:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008036:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800803a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800803e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008042:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008046:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008048:	2300      	movs	r3, #0
 800804a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800804c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008050:	460b      	mov	r3, r1
 8008052:	4313      	orrs	r3, r2
 8008054:	d033      	beq.n	80080be <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8008056:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800805a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800805e:	2b00      	cmp	r3, #0
 8008060:	d002      	beq.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8008062:	2b40      	cmp	r3, #64	@ 0x40
 8008064:	d007      	beq.n	8008076 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8008066:	e010      	b.n	800808a <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008068:	4b5f      	ldr	r3, [pc, #380]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800806a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800806c:	4a5e      	ldr	r2, [pc, #376]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800806e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008072:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8008074:	e00d      	b.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008076:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800807a:	3308      	adds	r3, #8
 800807c:	4618      	mov	r0, r3
 800807e:	f003 fb75 	bl	800b76c <RCCEx_PLL2_Config>
 8008082:	4603      	mov	r3, r0
 8008084:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8008088:	e003      	b.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008090:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008092:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008096:	2b00      	cmp	r3, #0
 8008098:	d10d      	bne.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800809a:	4b53      	ldr	r3, [pc, #332]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800809c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80080a0:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80080a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80080a8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80080ac:	4a4e      	ldr	r2, [pc, #312]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80080ae:	430b      	orrs	r3, r1
 80080b0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80080b4:	e003      	b.n	80080be <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80080ba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80080be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80080c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80080ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80080cc:	2300      	movs	r3, #0
 80080ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80080d0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80080d4:	460b      	mov	r3, r1
 80080d6:	4313      	orrs	r3, r2
 80080d8:	d033      	beq.n	8008142 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 80080da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80080de:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d002      	beq.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 80080e6:	2b80      	cmp	r3, #128	@ 0x80
 80080e8:	d007      	beq.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x17de>
 80080ea:	e010      	b.n	800810e <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080ec:	4b3e      	ldr	r3, [pc, #248]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80080ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080f0:	4a3d      	ldr	r2, [pc, #244]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80080f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080f6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 80080f8:	e00d      	b.n	8008116 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80080fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80080fe:	3308      	adds	r3, #8
 8008100:	4618      	mov	r0, r3
 8008102:	f003 fb33 	bl	800b76c <RCCEx_PLL2_Config>
 8008106:	4603      	mov	r3, r0
 8008108:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 800810c:	e003      	b.n	8008116 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 800810e:	2301      	movs	r3, #1
 8008110:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008114:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008116:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800811a:	2b00      	cmp	r3, #0
 800811c:	d10d      	bne.n	800813a <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 800811e:	4b32      	ldr	r3, [pc, #200]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8008120:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008124:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8008128:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800812c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8008130:	4a2d      	ldr	r2, [pc, #180]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8008132:	430b      	orrs	r3, r1
 8008134:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008138:	e003      	b.n	8008142 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800813a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800813e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008142:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800814a:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800814e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008150:	2300      	movs	r3, #0
 8008152:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008154:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008158:	460b      	mov	r3, r1
 800815a:	4313      	orrs	r3, r2
 800815c:	d04a      	beq.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 800815e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008162:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008166:	2b04      	cmp	r3, #4
 8008168:	d827      	bhi.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0x189e>
 800816a:	a201      	add	r2, pc, #4	@ (adr r2, 8008170 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 800816c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008170:	08008185 	.word	0x08008185
 8008174:	08008193 	.word	0x08008193
 8008178:	080081a7 	.word	0x080081a7
 800817c:	080081c3 	.word	0x080081c3
 8008180:	080081c3 	.word	0x080081c3
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008184:	4b18      	ldr	r3, [pc, #96]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8008186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008188:	4a17      	ldr	r2, [pc, #92]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800818a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800818e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8008190:	e018      	b.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008192:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008196:	3308      	adds	r3, #8
 8008198:	4618      	mov	r0, r3
 800819a:	f003 fae7 	bl	800b76c <RCCEx_PLL2_Config>
 800819e:	4603      	mov	r3, r0
 80081a0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80081a4:	e00e      	b.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80081a6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80081aa:	3330      	adds	r3, #48	@ 0x30
 80081ac:	4618      	mov	r0, r3
 80081ae:	f003 fb75 	bl	800b89c <RCCEx_PLL3_Config>
 80081b2:	4603      	mov	r3, r0
 80081b4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80081b8:	e004      	b.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80081c0:	e000      	b.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 80081c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081c4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d10f      	bne.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80081cc:	4b06      	ldr	r3, [pc, #24]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80081ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80081d2:	f023 0107 	bic.w	r1, r3, #7
 80081d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80081da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80081de:	4a02      	ldr	r2, [pc, #8]	@ (80081e8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80081e0:	430b      	orrs	r3, r1
 80081e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80081e6:	e005      	b.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 80081e8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081ec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80081f0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80081f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80081f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008200:	643b      	str	r3, [r7, #64]	@ 0x40
 8008202:	2300      	movs	r3, #0
 8008204:	647b      	str	r3, [r7, #68]	@ 0x44
 8008206:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800820a:	460b      	mov	r3, r1
 800820c:	4313      	orrs	r3, r2
 800820e:	f000 8081 	beq.w	8008314 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8008212:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008216:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800821a:	2b20      	cmp	r3, #32
 800821c:	d85f      	bhi.n	80082de <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 800821e:	a201      	add	r2, pc, #4	@ (adr r2, 8008224 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8008220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008224:	080082a9 	.word	0x080082a9
 8008228:	080082df 	.word	0x080082df
 800822c:	080082df 	.word	0x080082df
 8008230:	080082df 	.word	0x080082df
 8008234:	080082df 	.word	0x080082df
 8008238:	080082df 	.word	0x080082df
 800823c:	080082df 	.word	0x080082df
 8008240:	080082df 	.word	0x080082df
 8008244:	080082b7 	.word	0x080082b7
 8008248:	080082df 	.word	0x080082df
 800824c:	080082df 	.word	0x080082df
 8008250:	080082df 	.word	0x080082df
 8008254:	080082df 	.word	0x080082df
 8008258:	080082df 	.word	0x080082df
 800825c:	080082df 	.word	0x080082df
 8008260:	080082df 	.word	0x080082df
 8008264:	080082cb 	.word	0x080082cb
 8008268:	080082df 	.word	0x080082df
 800826c:	080082df 	.word	0x080082df
 8008270:	080082df 	.word	0x080082df
 8008274:	080082df 	.word	0x080082df
 8008278:	080082df 	.word	0x080082df
 800827c:	080082df 	.word	0x080082df
 8008280:	080082df 	.word	0x080082df
 8008284:	080082e7 	.word	0x080082e7
 8008288:	080082df 	.word	0x080082df
 800828c:	080082df 	.word	0x080082df
 8008290:	080082df 	.word	0x080082df
 8008294:	080082df 	.word	0x080082df
 8008298:	080082df 	.word	0x080082df
 800829c:	080082df 	.word	0x080082df
 80082a0:	080082df 	.word	0x080082df
 80082a4:	080082e7 	.word	0x080082e7
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80082a8:	4bab      	ldr	r3, [pc, #684]	@ (8008558 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80082aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ac:	4aaa      	ldr	r2, [pc, #680]	@ (8008558 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80082ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80082b2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80082b4:	e018      	b.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80082b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80082ba:	3308      	adds	r3, #8
 80082bc:	4618      	mov	r0, r3
 80082be:	f003 fa55 	bl	800b76c <RCCEx_PLL2_Config>
 80082c2:	4603      	mov	r3, r0
 80082c4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80082c8:	e00e      	b.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80082ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80082ce:	3330      	adds	r3, #48	@ 0x30
 80082d0:	4618      	mov	r0, r3
 80082d2:	f003 fae3 	bl	800b89c <RCCEx_PLL3_Config>
 80082d6:	4603      	mov	r3, r0
 80082d8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80082dc:	e004      	b.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80082e4:	e000      	b.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 80082e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d10d      	bne.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80082f0:	4b99      	ldr	r3, [pc, #612]	@ (8008558 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80082f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80082f6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80082fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80082fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008302:	4a95      	ldr	r2, [pc, #596]	@ (8008558 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8008304:	430b      	orrs	r3, r1
 8008306:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800830a:	e003      	b.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800830c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008310:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008314:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800831c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008320:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008322:	2300      	movs	r3, #0
 8008324:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008326:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800832a:	460b      	mov	r3, r1
 800832c:	4313      	orrs	r3, r2
 800832e:	d04e      	beq.n	80083ce <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8008330:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008334:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008338:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800833c:	d02e      	beq.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 800833e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008342:	d827      	bhi.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8008344:	2bc0      	cmp	r3, #192	@ 0xc0
 8008346:	d02b      	beq.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8008348:	2bc0      	cmp	r3, #192	@ 0xc0
 800834a:	d823      	bhi.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800834c:	2b80      	cmp	r3, #128	@ 0x80
 800834e:	d017      	beq.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8008350:	2b80      	cmp	r3, #128	@ 0x80
 8008352:	d81f      	bhi.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8008354:	2b00      	cmp	r3, #0
 8008356:	d002      	beq.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8008358:	2b40      	cmp	r3, #64	@ 0x40
 800835a:	d007      	beq.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 800835c:	e01a      	b.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800835e:	4b7e      	ldr	r3, [pc, #504]	@ (8008558 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8008360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008362:	4a7d      	ldr	r2, [pc, #500]	@ (8008558 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8008364:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008368:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800836a:	e01a      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800836c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008370:	3308      	adds	r3, #8
 8008372:	4618      	mov	r0, r3
 8008374:	f003 f9fa 	bl	800b76c <RCCEx_PLL2_Config>
 8008378:	4603      	mov	r3, r0
 800837a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800837e:	e010      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008380:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008384:	3330      	adds	r3, #48	@ 0x30
 8008386:	4618      	mov	r0, r3
 8008388:	f003 fa88 	bl	800b89c <RCCEx_PLL3_Config>
 800838c:	4603      	mov	r3, r0
 800838e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8008392:	e006      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008394:	2301      	movs	r3, #1
 8008396:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800839a:	e002      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800839c:	bf00      	nop
 800839e:	e000      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 80083a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d10d      	bne.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80083aa:	4b6b      	ldr	r3, [pc, #428]	@ (8008558 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80083ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80083b0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80083b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80083b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80083bc:	4a66      	ldr	r2, [pc, #408]	@ (8008558 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80083be:	430b      	orrs	r3, r1
 80083c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80083c4:	e003      	b.n	80083ce <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80083ca:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 80083ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80083d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80083da:	633b      	str	r3, [r7, #48]	@ 0x30
 80083dc:	2300      	movs	r3, #0
 80083de:	637b      	str	r3, [r7, #52]	@ 0x34
 80083e0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80083e4:	460b      	mov	r3, r1
 80083e6:	4313      	orrs	r3, r2
 80083e8:	d055      	beq.n	8008496 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80083ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80083ee:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80083f2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80083f6:	d031      	beq.n	800845c <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 80083f8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80083fc:	d82a      	bhi.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80083fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008402:	d02d      	beq.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8008404:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008408:	d824      	bhi.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800840a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800840e:	d029      	beq.n	8008464 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8008410:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008414:	d81e      	bhi.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8008416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800841a:	d011      	beq.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 800841c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008420:	d818      	bhi.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8008422:	2b00      	cmp	r3, #0
 8008424:	d020      	beq.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8008426:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800842a:	d113      	bne.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800842c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008430:	3308      	adds	r3, #8
 8008432:	4618      	mov	r0, r3
 8008434:	f003 f99a 	bl	800b76c <RCCEx_PLL2_Config>
 8008438:	4603      	mov	r3, r0
 800843a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800843e:	e014      	b.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008440:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008444:	3330      	adds	r3, #48	@ 0x30
 8008446:	4618      	mov	r0, r3
 8008448:	f003 fa28 	bl	800b89c <RCCEx_PLL3_Config>
 800844c:	4603      	mov	r3, r0
 800844e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8008452:	e00a      	b.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008454:	2301      	movs	r3, #1
 8008456:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800845a:	e006      	b.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800845c:	bf00      	nop
 800845e:	e004      	b.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8008460:	bf00      	nop
 8008462:	e002      	b.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8008464:	bf00      	nop
 8008466:	e000      	b.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8008468:	bf00      	nop
    }

    if (ret == HAL_OK)
 800846a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800846e:	2b00      	cmp	r3, #0
 8008470:	d10d      	bne.n	800848e <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8008472:	4b39      	ldr	r3, [pc, #228]	@ (8008558 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8008474:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008478:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800847c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008480:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8008484:	4a34      	ldr	r2, [pc, #208]	@ (8008558 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8008486:	430b      	orrs	r3, r1
 8008488:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800848c:	e003      	b.n	8008496 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800848e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008492:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8008496:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800849a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80084a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80084a4:	2300      	movs	r3, #0
 80084a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084a8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80084ac:	460b      	mov	r3, r1
 80084ae:	4313      	orrs	r3, r2
 80084b0:	d058      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 80084b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80084b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084ba:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80084be:	d031      	beq.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 80084c0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80084c4:	d82a      	bhi.n	800851c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80084c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80084ca:	d02d      	beq.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 80084cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80084d0:	d824      	bhi.n	800851c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80084d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80084d6:	d029      	beq.n	800852c <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 80084d8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80084dc:	d81e      	bhi.n	800851c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80084de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084e2:	d011      	beq.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 80084e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084e8:	d818      	bhi.n	800851c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d020      	beq.n	8008530 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 80084ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084f2:	d113      	bne.n	800851c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80084f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80084f8:	3308      	adds	r3, #8
 80084fa:	4618      	mov	r0, r3
 80084fc:	f003 f936 	bl	800b76c <RCCEx_PLL2_Config>
 8008500:	4603      	mov	r3, r0
 8008502:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8008506:	e014      	b.n	8008532 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008508:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800850c:	3330      	adds	r3, #48	@ 0x30
 800850e:	4618      	mov	r0, r3
 8008510:	f003 f9c4 	bl	800b89c <RCCEx_PLL3_Config>
 8008514:	4603      	mov	r3, r0
 8008516:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800851a:	e00a      	b.n	8008532 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800851c:	2301      	movs	r3, #1
 800851e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008522:	e006      	b.n	8008532 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8008524:	bf00      	nop
 8008526:	e004      	b.n	8008532 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8008528:	bf00      	nop
 800852a:	e002      	b.n	8008532 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800852c:	bf00      	nop
 800852e:	e000      	b.n	8008532 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8008530:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008532:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008536:	2b00      	cmp	r3, #0
 8008538:	d110      	bne.n	800855c <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 800853a:	4b07      	ldr	r3, [pc, #28]	@ (8008558 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800853c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008540:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8008544:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008548:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800854c:	4902      	ldr	r1, [pc, #8]	@ (8008558 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800854e:	4313      	orrs	r3, r2
 8008550:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008554:	e006      	b.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8008556:	bf00      	nop
 8008558:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800855c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008560:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008564:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800856c:	2100      	movs	r1, #0
 800856e:	6239      	str	r1, [r7, #32]
 8008570:	f003 0301 	and.w	r3, r3, #1
 8008574:	627b      	str	r3, [r7, #36]	@ 0x24
 8008576:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800857a:	460b      	mov	r3, r1
 800857c:	4313      	orrs	r3, r2
 800857e:	d055      	beq.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8008580:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008584:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008588:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800858c:	d031      	beq.n	80085f2 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 800858e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008592:	d82a      	bhi.n	80085ea <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8008594:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008598:	d02d      	beq.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800859a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800859e:	d824      	bhi.n	80085ea <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80085a0:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80085a4:	d029      	beq.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 80085a6:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80085aa:	d81e      	bhi.n	80085ea <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80085ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085b0:	d011      	beq.n	80085d6 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 80085b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085b6:	d818      	bhi.n	80085ea <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d020      	beq.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 80085bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085c0:	d113      	bne.n	80085ea <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80085c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80085c6:	3308      	adds	r3, #8
 80085c8:	4618      	mov	r0, r3
 80085ca:	f003 f8cf 	bl	800b76c <RCCEx_PLL2_Config>
 80085ce:	4603      	mov	r3, r0
 80085d0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80085d4:	e014      	b.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80085d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80085da:	3330      	adds	r3, #48	@ 0x30
 80085dc:	4618      	mov	r0, r3
 80085de:	f003 f95d 	bl	800b89c <RCCEx_PLL3_Config>
 80085e2:	4603      	mov	r3, r0
 80085e4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80085e8:	e00a      	b.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80085f0:	e006      	b.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80085f2:	bf00      	nop
 80085f4:	e004      	b.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80085f6:	bf00      	nop
 80085f8:	e002      	b.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80085fa:	bf00      	nop
 80085fc:	e000      	b.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80085fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008600:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008604:	2b00      	cmp	r3, #0
 8008606:	d10d      	bne.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8008608:	4b88      	ldr	r3, [pc, #544]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800860a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800860e:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8008612:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008616:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800861a:	4984      	ldr	r1, [pc, #528]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800861c:	4313      	orrs	r3, r2
 800861e:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008622:	e003      	b.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008624:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008628:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800862c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008634:	2100      	movs	r1, #0
 8008636:	61b9      	str	r1, [r7, #24]
 8008638:	f003 0302 	and.w	r3, r3, #2
 800863c:	61fb      	str	r3, [r7, #28]
 800863e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008642:	460b      	mov	r3, r1
 8008644:	4313      	orrs	r3, r2
 8008646:	d03d      	beq.n	80086c4 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8008648:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800864c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008650:	2b03      	cmp	r3, #3
 8008652:	d81c      	bhi.n	800868e <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8008654:	a201      	add	r2, pc, #4	@ (adr r2, 800865c <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8008656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800865a:	bf00      	nop
 800865c:	08008697 	.word	0x08008697
 8008660:	0800866d 	.word	0x0800866d
 8008664:	0800867b 	.word	0x0800867b
 8008668:	08008697 	.word	0x08008697
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800866c:	4b6f      	ldr	r3, [pc, #444]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800866e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008670:	4a6e      	ldr	r2, [pc, #440]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008672:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008676:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008678:	e00e      	b.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800867a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800867e:	3308      	adds	r3, #8
 8008680:	4618      	mov	r0, r3
 8008682:	f003 f873 	bl	800b76c <RCCEx_PLL2_Config>
 8008686:	4603      	mov	r3, r0
 8008688:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 800868c:	e004      	b.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800868e:	2301      	movs	r3, #1
 8008690:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008694:	e000      	b.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8008696:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008698:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800869c:	2b00      	cmp	r3, #0
 800869e:	d10d      	bne.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80086a0:	4b62      	ldr	r3, [pc, #392]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80086a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80086a6:	f023 0203 	bic.w	r2, r3, #3
 80086aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80086ae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80086b2:	495e      	ldr	r1, [pc, #376]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80086b4:	4313      	orrs	r3, r2
 80086b6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80086ba:	e003      	b.n	80086c4 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086bc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80086c0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80086c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80086c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086cc:	2100      	movs	r1, #0
 80086ce:	6139      	str	r1, [r7, #16]
 80086d0:	f003 0304 	and.w	r3, r3, #4
 80086d4:	617b      	str	r3, [r7, #20]
 80086d6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80086da:	460b      	mov	r3, r1
 80086dc:	4313      	orrs	r3, r2
 80086de:	d03a      	beq.n	8008756 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80086e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80086e4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80086e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086ec:	d00e      	beq.n	800870c <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 80086ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086f2:	d815      	bhi.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d017      	beq.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 80086f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086fc:	d110      	bne.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80086fe:	4b4b      	ldr	r3, [pc, #300]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008702:	4a4a      	ldr	r2, [pc, #296]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008704:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008708:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800870a:	e00e      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800870c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008710:	3308      	adds	r3, #8
 8008712:	4618      	mov	r0, r3
 8008714:	f003 f82a 	bl	800b76c <RCCEx_PLL2_Config>
 8008718:	4603      	mov	r3, r0
 800871a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800871e:	e004      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8008720:	2301      	movs	r3, #1
 8008722:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008726:	e000      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8008728:	bf00      	nop
    }

    if (ret == HAL_OK)
 800872a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800872e:	2b00      	cmp	r3, #0
 8008730:	d10d      	bne.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8008732:	4b3e      	ldr	r3, [pc, #248]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008734:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008738:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800873c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008740:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008744:	4939      	ldr	r1, [pc, #228]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008746:	4313      	orrs	r3, r2
 8008748:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800874c:	e003      	b.n	8008756 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800874e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008752:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008756:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800875a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800875e:	2100      	movs	r1, #0
 8008760:	60b9      	str	r1, [r7, #8]
 8008762:	f003 0310 	and.w	r3, r3, #16
 8008766:	60fb      	str	r3, [r7, #12]
 8008768:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800876c:	460b      	mov	r3, r1
 800876e:	4313      	orrs	r3, r2
 8008770:	d038      	beq.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8008772:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008776:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800877a:	2b30      	cmp	r3, #48	@ 0x30
 800877c:	d01b      	beq.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800877e:	2b30      	cmp	r3, #48	@ 0x30
 8008780:	d815      	bhi.n	80087ae <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8008782:	2b10      	cmp	r3, #16
 8008784:	d002      	beq.n	800878c <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8008786:	2b20      	cmp	r3, #32
 8008788:	d007      	beq.n	800879a <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800878a:	e010      	b.n	80087ae <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800878c:	4b27      	ldr	r3, [pc, #156]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800878e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008790:	4a26      	ldr	r2, [pc, #152]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008792:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008796:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8008798:	e00e      	b.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800879a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800879e:	3330      	adds	r3, #48	@ 0x30
 80087a0:	4618      	mov	r0, r3
 80087a2:	f003 f87b 	bl	800b89c <RCCEx_PLL3_Config>
 80087a6:	4603      	mov	r3, r0
 80087a8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80087ac:	e004      	b.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80087b4:	e000      	b.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 80087b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087b8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d10d      	bne.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80087c0:	4b1a      	ldr	r3, [pc, #104]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80087c2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80087c6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80087ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80087ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80087d2:	4916      	ldr	r1, [pc, #88]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80087d4:	4313      	orrs	r3, r2
 80087d6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80087da:	e003      	b.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087dc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80087e0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80087e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80087e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ec:	2100      	movs	r1, #0
 80087ee:	6039      	str	r1, [r7, #0]
 80087f0:	f003 0308 	and.w	r3, r3, #8
 80087f4:	607b      	str	r3, [r7, #4]
 80087f6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80087fa:	460b      	mov	r3, r1
 80087fc:	4313      	orrs	r3, r2
 80087fe:	d00c      	beq.n	800881a <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8008800:	4b0a      	ldr	r3, [pc, #40]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008802:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008806:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800880a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800880e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8008812:	4906      	ldr	r1, [pc, #24]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008814:	4313      	orrs	r3, r2
 8008816:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800881a:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 800881e:	4618      	mov	r0, r3
 8008820:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8008824:	46bd      	mov	sp, r7
 8008826:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800882a:	bf00      	nop
 800882c:	44020c00 	.word	0x44020c00

08008830 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8008830:	b480      	push	{r7}
 8008832:	b08b      	sub	sp, #44	@ 0x2c
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8008838:	4bae      	ldr	r3, [pc, #696]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800883a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800883c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008840:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8008842:	4bac      	ldr	r3, [pc, #688]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008846:	f003 0303 	and.w	r3, r3, #3
 800884a:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800884c:	4ba9      	ldr	r3, [pc, #676]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800884e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008850:	0a1b      	lsrs	r3, r3, #8
 8008852:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008856:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8008858:	4ba6      	ldr	r3, [pc, #664]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800885a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800885c:	091b      	lsrs	r3, r3, #4
 800885e:	f003 0301 	and.w	r3, r3, #1
 8008862:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8008864:	4ba3      	ldr	r3, [pc, #652]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008868:	08db      	lsrs	r3, r3, #3
 800886a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800886e:	697a      	ldr	r2, [r7, #20]
 8008870:	fb02 f303 	mul.w	r3, r2, r3
 8008874:	ee07 3a90 	vmov	s15, r3
 8008878:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800887c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8008880:	69bb      	ldr	r3, [r7, #24]
 8008882:	2b00      	cmp	r3, #0
 8008884:	f000 8126 	beq.w	8008ad4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8008888:	69fb      	ldr	r3, [r7, #28]
 800888a:	2b03      	cmp	r3, #3
 800888c:	d053      	beq.n	8008936 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800888e:	69fb      	ldr	r3, [r7, #28]
 8008890:	2b03      	cmp	r3, #3
 8008892:	d86f      	bhi.n	8008974 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8008894:	69fb      	ldr	r3, [r7, #28]
 8008896:	2b01      	cmp	r3, #1
 8008898:	d003      	beq.n	80088a2 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800889a:	69fb      	ldr	r3, [r7, #28]
 800889c:	2b02      	cmp	r3, #2
 800889e:	d02b      	beq.n	80088f8 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80088a0:	e068      	b.n	8008974 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80088a2:	4b94      	ldr	r3, [pc, #592]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	08db      	lsrs	r3, r3, #3
 80088a8:	f003 0303 	and.w	r3, r3, #3
 80088ac:	4a92      	ldr	r2, [pc, #584]	@ (8008af8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80088ae:	fa22 f303 	lsr.w	r3, r2, r3
 80088b2:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	ee07 3a90 	vmov	s15, r3
 80088ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	ee07 3a90 	vmov	s15, r3
 80088c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088cc:	6a3b      	ldr	r3, [r7, #32]
 80088ce:	ee07 3a90 	vmov	s15, r3
 80088d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088d6:	ed97 6a04 	vldr	s12, [r7, #16]
 80088da:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8008afc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80088de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80088ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088f2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80088f6:	e068      	b.n	80089ca <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80088f8:	69bb      	ldr	r3, [r7, #24]
 80088fa:	ee07 3a90 	vmov	s15, r3
 80088fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008902:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8008b00 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8008906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800890a:	6a3b      	ldr	r3, [r7, #32]
 800890c:	ee07 3a90 	vmov	s15, r3
 8008910:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008914:	ed97 6a04 	vldr	s12, [r7, #16]
 8008918:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008afc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800891c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008920:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008924:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008928:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800892c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008930:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008934:	e049      	b.n	80089ca <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	ee07 3a90 	vmov	s15, r3
 800893c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008940:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8008b04 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8008944:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008948:	6a3b      	ldr	r3, [r7, #32]
 800894a:	ee07 3a90 	vmov	s15, r3
 800894e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008952:	ed97 6a04 	vldr	s12, [r7, #16]
 8008956:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8008afc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800895a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800895e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008962:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008966:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800896a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800896e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008972:	e02a      	b.n	80089ca <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008974:	4b5f      	ldr	r3, [pc, #380]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	08db      	lsrs	r3, r3, #3
 800897a:	f003 0303 	and.w	r3, r3, #3
 800897e:	4a5e      	ldr	r2, [pc, #376]	@ (8008af8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8008980:	fa22 f303 	lsr.w	r3, r2, r3
 8008984:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	ee07 3a90 	vmov	s15, r3
 800898c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008990:	69bb      	ldr	r3, [r7, #24]
 8008992:	ee07 3a90 	vmov	s15, r3
 8008996:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800899a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800899e:	6a3b      	ldr	r3, [r7, #32]
 80089a0:	ee07 3a90 	vmov	s15, r3
 80089a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089a8:	ed97 6a04 	vldr	s12, [r7, #16]
 80089ac:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8008afc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80089b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089c4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80089c8:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80089ca:	4b4a      	ldr	r3, [pc, #296]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80089d6:	d121      	bne.n	8008a1c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80089d8:	4b46      	ldr	r3, [pc, #280]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80089da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d017      	beq.n	8008a14 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80089e4:	4b43      	ldr	r3, [pc, #268]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80089e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089e8:	0a5b      	lsrs	r3, r3, #9
 80089ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80089ee:	ee07 3a90 	vmov	s15, r3
 80089f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80089f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80089fa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80089fe:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008a02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a0a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	601a      	str	r2, [r3, #0]
 8008a12:	e006      	b.n	8008a22 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2200      	movs	r2, #0
 8008a18:	601a      	str	r2, [r3, #0]
 8008a1a:	e002      	b.n	8008a22 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008a22:	4b34      	ldr	r3, [pc, #208]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a2e:	d121      	bne.n	8008a74 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8008a30:	4b30      	ldr	r3, [pc, #192]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d017      	beq.n	8008a6c <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008a3c:	4b2d      	ldr	r3, [pc, #180]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008a3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a40:	0c1b      	lsrs	r3, r3, #16
 8008a42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a46:	ee07 3a90 	vmov	s15, r3
 8008a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8008a4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a52:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8008a56:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008a5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a62:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	605a      	str	r2, [r3, #4]
 8008a6a:	e006      	b.n	8008a7a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	605a      	str	r2, [r3, #4]
 8008a72:	e002      	b.n	8008a7a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2200      	movs	r2, #0
 8008a78:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008a7a:	4b1e      	ldr	r3, [pc, #120]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a86:	d121      	bne.n	8008acc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8008a88:	4b1a      	ldr	r3, [pc, #104]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d017      	beq.n	8008ac4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008a94:	4b17      	ldr	r3, [pc, #92]	@ (8008af4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a98:	0e1b      	lsrs	r3, r3, #24
 8008a9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a9e:	ee07 3a90 	vmov	s15, r3
 8008aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8008aa6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008aaa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8008aae:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008ab2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ab6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008aba:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008ac2:	e010      	b.n	8008ae6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	609a      	str	r2, [r3, #8]
}
 8008aca:	e00c      	b.n	8008ae6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	609a      	str	r2, [r3, #8]
}
 8008ad2:	e008      	b.n	8008ae6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	609a      	str	r2, [r3, #8]
}
 8008ae6:	bf00      	nop
 8008ae8:	372c      	adds	r7, #44	@ 0x2c
 8008aea:	46bd      	mov	sp, r7
 8008aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af0:	4770      	bx	lr
 8008af2:	bf00      	nop
 8008af4:	44020c00 	.word	0x44020c00
 8008af8:	03d09000 	.word	0x03d09000
 8008afc:	46000000 	.word	0x46000000
 8008b00:	4a742400 	.word	0x4a742400
 8008b04:	4af42400 	.word	0x4af42400

08008b08 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b08b      	sub	sp, #44	@ 0x2c
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8008b10:	4bae      	ldr	r3, [pc, #696]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b18:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8008b1a:	4bac      	ldr	r3, [pc, #688]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b1e:	f003 0303 	and.w	r3, r3, #3
 8008b22:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8008b24:	4ba9      	ldr	r3, [pc, #676]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b28:	0a1b      	lsrs	r3, r3, #8
 8008b2a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b2e:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8008b30:	4ba6      	ldr	r3, [pc, #664]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b34:	091b      	lsrs	r3, r3, #4
 8008b36:	f003 0301 	and.w	r3, r3, #1
 8008b3a:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8008b3c:	4ba3      	ldr	r3, [pc, #652]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b40:	08db      	lsrs	r3, r3, #3
 8008b42:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008b46:	697a      	ldr	r2, [r7, #20]
 8008b48:	fb02 f303 	mul.w	r3, r2, r3
 8008b4c:	ee07 3a90 	vmov	s15, r3
 8008b50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b54:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8008b58:	69bb      	ldr	r3, [r7, #24]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	f000 8126 	beq.w	8008dac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8008b60:	69fb      	ldr	r3, [r7, #28]
 8008b62:	2b03      	cmp	r3, #3
 8008b64:	d053      	beq.n	8008c0e <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8008b66:	69fb      	ldr	r3, [r7, #28]
 8008b68:	2b03      	cmp	r3, #3
 8008b6a:	d86f      	bhi.n	8008c4c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8008b6c:	69fb      	ldr	r3, [r7, #28]
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d003      	beq.n	8008b7a <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	2b02      	cmp	r3, #2
 8008b76:	d02b      	beq.n	8008bd0 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8008b78:	e068      	b.n	8008c4c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008b7a:	4b94      	ldr	r3, [pc, #592]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	08db      	lsrs	r3, r3, #3
 8008b80:	f003 0303 	and.w	r3, r3, #3
 8008b84:	4a92      	ldr	r2, [pc, #584]	@ (8008dd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8008b86:	fa22 f303 	lsr.w	r3, r2, r3
 8008b8a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	ee07 3a90 	vmov	s15, r3
 8008b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b96:	69bb      	ldr	r3, [r7, #24]
 8008b98:	ee07 3a90 	vmov	s15, r3
 8008b9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ba0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ba4:	6a3b      	ldr	r3, [r7, #32]
 8008ba6:	ee07 3a90 	vmov	s15, r3
 8008baa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bae:	ed97 6a04 	vldr	s12, [r7, #16]
 8008bb2:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8008dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008bb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008bc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bca:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008bce:	e068      	b.n	8008ca2 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8008bd0:	69bb      	ldr	r3, [r7, #24]
 8008bd2:	ee07 3a90 	vmov	s15, r3
 8008bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bda:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8008dd8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8008bde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008be2:	6a3b      	ldr	r3, [r7, #32]
 8008be4:	ee07 3a90 	vmov	s15, r3
 8008be8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bec:	ed97 6a04 	vldr	s12, [r7, #16]
 8008bf0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008bf4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bf8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bfc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c08:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008c0c:	e049      	b.n	8008ca2 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8008c0e:	69bb      	ldr	r3, [r7, #24]
 8008c10:	ee07 3a90 	vmov	s15, r3
 8008c14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c18:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8008ddc <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8008c1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c20:	6a3b      	ldr	r3, [r7, #32]
 8008c22:	ee07 3a90 	vmov	s15, r3
 8008c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c2a:	ed97 6a04 	vldr	s12, [r7, #16]
 8008c2e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8008dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008c32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c46:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008c4a:	e02a      	b.n	8008ca2 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c4c:	4b5f      	ldr	r3, [pc, #380]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	08db      	lsrs	r3, r3, #3
 8008c52:	f003 0303 	and.w	r3, r3, #3
 8008c56:	4a5e      	ldr	r2, [pc, #376]	@ (8008dd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8008c58:	fa22 f303 	lsr.w	r3, r2, r3
 8008c5c:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	ee07 3a90 	vmov	s15, r3
 8008c64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c68:	69bb      	ldr	r3, [r7, #24]
 8008c6a:	ee07 3a90 	vmov	s15, r3
 8008c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c76:	6a3b      	ldr	r3, [r7, #32]
 8008c78:	ee07 3a90 	vmov	s15, r3
 8008c7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c80:	ed97 6a04 	vldr	s12, [r7, #16]
 8008c84:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8008dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008c88:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c8c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c90:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c9c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008ca0:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008ca2:	4b4a      	ldr	r3, [pc, #296]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008caa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008cae:	d121      	bne.n	8008cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8008cb0:	4b46      	ldr	r3, [pc, #280]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d017      	beq.n	8008cec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008cbc:	4b43      	ldr	r3, [pc, #268]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008cbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cc0:	0a5b      	lsrs	r3, r3, #9
 8008cc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cc6:	ee07 3a90 	vmov	s15, r3
 8008cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8008cce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008cd2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8008cd6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008cda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ce2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	601a      	str	r2, [r3, #0]
 8008cea:	e006      	b.n	8008cfa <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	601a      	str	r2, [r3, #0]
 8008cf2:	e002      	b.n	8008cfa <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008cfa:	4b34      	ldr	r3, [pc, #208]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d06:	d121      	bne.n	8008d4c <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8008d08:	4b30      	ldr	r3, [pc, #192]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d017      	beq.n	8008d44 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008d14:	4b2d      	ldr	r3, [pc, #180]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d18:	0c1b      	lsrs	r3, r3, #16
 8008d1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d1e:	ee07 3a90 	vmov	s15, r3
 8008d22:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8008d26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008d2a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8008d2e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008d32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d3a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	605a      	str	r2, [r3, #4]
 8008d42:	e006      	b.n	8008d52 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2200      	movs	r2, #0
 8008d48:	605a      	str	r2, [r3, #4]
 8008d4a:	e002      	b.n	8008d52 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d52:	4b1e      	ldr	r3, [pc, #120]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d5e:	d121      	bne.n	8008da4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8008d60:	4b1a      	ldr	r3, [pc, #104]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d017      	beq.n	8008d9c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008d6c:	4b17      	ldr	r3, [pc, #92]	@ (8008dcc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d70:	0e1b      	lsrs	r3, r3, #24
 8008d72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d76:	ee07 3a90 	vmov	s15, r3
 8008d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8008d7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008d82:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8008d86:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008d8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d92:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008d9a:	e010      	b.n	8008dbe <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	609a      	str	r2, [r3, #8]
}
 8008da2:	e00c      	b.n	8008dbe <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2200      	movs	r2, #0
 8008da8:	609a      	str	r2, [r3, #8]
}
 8008daa:	e008      	b.n	8008dbe <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2200      	movs	r2, #0
 8008db0:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	609a      	str	r2, [r3, #8]
}
 8008dbe:	bf00      	nop
 8008dc0:	372c      	adds	r7, #44	@ 0x2c
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc8:	4770      	bx	lr
 8008dca:	bf00      	nop
 8008dcc:	44020c00 	.word	0x44020c00
 8008dd0:	03d09000 	.word	0x03d09000
 8008dd4:	46000000 	.word	0x46000000
 8008dd8:	4a742400 	.word	0x4a742400
 8008ddc:	4af42400 	.word	0x4af42400

08008de0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b08b      	sub	sp, #44	@ 0x2c
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8008de8:	4bae      	ldr	r3, [pc, #696]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008dea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008df0:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8008df2:	4bac      	ldr	r3, [pc, #688]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008df6:	f003 0303 	and.w	r3, r3, #3
 8008dfa:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8008dfc:	4ba9      	ldr	r3, [pc, #676]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e00:	0a1b      	lsrs	r3, r3, #8
 8008e02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e06:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8008e08:	4ba6      	ldr	r3, [pc, #664]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e0c:	091b      	lsrs	r3, r3, #4
 8008e0e:	f003 0301 	and.w	r3, r3, #1
 8008e12:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8008e14:	4ba3      	ldr	r3, [pc, #652]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008e16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e18:	08db      	lsrs	r3, r3, #3
 8008e1a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008e1e:	697a      	ldr	r2, [r7, #20]
 8008e20:	fb02 f303 	mul.w	r3, r2, r3
 8008e24:	ee07 3a90 	vmov	s15, r3
 8008e28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e2c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8008e30:	69bb      	ldr	r3, [r7, #24]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	f000 8126 	beq.w	8009084 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8008e38:	69fb      	ldr	r3, [r7, #28]
 8008e3a:	2b03      	cmp	r3, #3
 8008e3c:	d053      	beq.n	8008ee6 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8008e3e:	69fb      	ldr	r3, [r7, #28]
 8008e40:	2b03      	cmp	r3, #3
 8008e42:	d86f      	bhi.n	8008f24 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8008e44:	69fb      	ldr	r3, [r7, #28]
 8008e46:	2b01      	cmp	r3, #1
 8008e48:	d003      	beq.n	8008e52 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8008e4a:	69fb      	ldr	r3, [r7, #28]
 8008e4c:	2b02      	cmp	r3, #2
 8008e4e:	d02b      	beq.n	8008ea8 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8008e50:	e068      	b.n	8008f24 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008e52:	4b94      	ldr	r3, [pc, #592]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	08db      	lsrs	r3, r3, #3
 8008e58:	f003 0303 	and.w	r3, r3, #3
 8008e5c:	4a92      	ldr	r2, [pc, #584]	@ (80090a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8008e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8008e62:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	ee07 3a90 	vmov	s15, r3
 8008e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e6e:	69bb      	ldr	r3, [r7, #24]
 8008e70:	ee07 3a90 	vmov	s15, r3
 8008e74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e7c:	6a3b      	ldr	r3, [r7, #32]
 8008e7e:	ee07 3a90 	vmov	s15, r3
 8008e82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e86:	ed97 6a04 	vldr	s12, [r7, #16]
 8008e8a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80090ac <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8008e8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ea2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008ea6:	e068      	b.n	8008f7a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008ea8:	69bb      	ldr	r3, [r7, #24]
 8008eaa:	ee07 3a90 	vmov	s15, r3
 8008eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eb2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80090b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8008eb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008eba:	6a3b      	ldr	r3, [r7, #32]
 8008ebc:	ee07 3a90 	vmov	s15, r3
 8008ec0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ec4:	ed97 6a04 	vldr	s12, [r7, #16]
 8008ec8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80090ac <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8008ecc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ed0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ed4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ed8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008edc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ee0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008ee4:	e049      	b.n	8008f7a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008ee6:	69bb      	ldr	r3, [r7, #24]
 8008ee8:	ee07 3a90 	vmov	s15, r3
 8008eec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ef0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80090b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8008ef4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ef8:	6a3b      	ldr	r3, [r7, #32]
 8008efa:	ee07 3a90 	vmov	s15, r3
 8008efe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f02:	ed97 6a04 	vldr	s12, [r7, #16]
 8008f06:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80090ac <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8008f0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f1e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008f22:	e02a      	b.n	8008f7a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f24:	4b5f      	ldr	r3, [pc, #380]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	08db      	lsrs	r3, r3, #3
 8008f2a:	f003 0303 	and.w	r3, r3, #3
 8008f2e:	4a5e      	ldr	r2, [pc, #376]	@ (80090a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8008f30:	fa22 f303 	lsr.w	r3, r2, r3
 8008f34:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	ee07 3a90 	vmov	s15, r3
 8008f3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f40:	69bb      	ldr	r3, [r7, #24]
 8008f42:	ee07 3a90 	vmov	s15, r3
 8008f46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f4e:	6a3b      	ldr	r3, [r7, #32]
 8008f50:	ee07 3a90 	vmov	s15, r3
 8008f54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f58:	ed97 6a04 	vldr	s12, [r7, #16]
 8008f5c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80090ac <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8008f60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f74:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008f78:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008f7a:	4b4a      	ldr	r3, [pc, #296]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f86:	d121      	bne.n	8008fcc <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8008f88:	4b46      	ldr	r3, [pc, #280]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d017      	beq.n	8008fc4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008f94:	4b43      	ldr	r3, [pc, #268]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f98:	0a5b      	lsrs	r3, r3, #9
 8008f9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f9e:	ee07 3a90 	vmov	s15, r3
 8008fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8008fa6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008faa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8008fae:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008fb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fba:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	601a      	str	r2, [r3, #0]
 8008fc2:	e006      	b.n	8008fd2 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	601a      	str	r2, [r3, #0]
 8008fca:	e002      	b.n	8008fd2 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008fd2:	4b34      	ldr	r3, [pc, #208]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008fde:	d121      	bne.n	8009024 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8008fe0:	4b30      	ldr	r3, [pc, #192]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d017      	beq.n	800901c <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008fec:	4b2d      	ldr	r3, [pc, #180]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ff0:	0c1b      	lsrs	r3, r3, #16
 8008ff2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ff6:	ee07 3a90 	vmov	s15, r3
 8008ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8008ffe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009002:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8009006:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800900a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800900e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009012:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	605a      	str	r2, [r3, #4]
 800901a:	e006      	b.n	800902a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2200      	movs	r2, #0
 8009020:	605a      	str	r2, [r3, #4]
 8009022:	e002      	b.n	800902a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2200      	movs	r2, #0
 8009028:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800902a:	4b1e      	ldr	r3, [pc, #120]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009032:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009036:	d121      	bne.n	800907c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8009038:	4b1a      	ldr	r3, [pc, #104]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800903a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800903c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009040:	2b00      	cmp	r3, #0
 8009042:	d017      	beq.n	8009074 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8009044:	4b17      	ldr	r3, [pc, #92]	@ (80090a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009046:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009048:	0e1b      	lsrs	r3, r3, #24
 800904a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800904e:	ee07 3a90 	vmov	s15, r3
 8009052:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8009056:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800905a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800905e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009062:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009066:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800906a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8009072:	e010      	b.n	8009096 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2200      	movs	r2, #0
 8009078:	609a      	str	r2, [r3, #8]
}
 800907a:	e00c      	b.n	8009096 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2200      	movs	r2, #0
 8009080:	609a      	str	r2, [r3, #8]
}
 8009082:	e008      	b.n	8009096 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2200      	movs	r2, #0
 8009088:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2200      	movs	r2, #0
 800908e:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2200      	movs	r2, #0
 8009094:	609a      	str	r2, [r3, #8]
}
 8009096:	bf00      	nop
 8009098:	372c      	adds	r7, #44	@ 0x2c
 800909a:	46bd      	mov	sp, r7
 800909c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop
 80090a4:	44020c00 	.word	0x44020c00
 80090a8:	03d09000 	.word	0x03d09000
 80090ac:	46000000 	.word	0x46000000
 80090b0:	4a742400 	.word	0x4a742400
 80090b4:	4af42400 	.word	0x4af42400

080090b8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80090b8:	b590      	push	{r4, r7, lr}
 80090ba:	b08f      	sub	sp, #60	@ 0x3c
 80090bc:	af00      	add	r7, sp, #0
 80090be:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80090c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80090c6:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 80090ca:	4321      	orrs	r1, r4
 80090cc:	d150      	bne.n	8009170 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80090ce:	4b26      	ldr	r3, [pc, #152]	@ (8009168 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80090d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80090d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80090d8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80090da:	4b23      	ldr	r3, [pc, #140]	@ (8009168 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80090dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80090e0:	f003 0302 	and.w	r3, r3, #2
 80090e4:	2b02      	cmp	r3, #2
 80090e6:	d108      	bne.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80090e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090ee:	d104      	bne.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80090f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80090f6:	f002 bb2a 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80090fa:	4b1b      	ldr	r3, [pc, #108]	@ (8009168 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80090fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009100:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009104:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009108:	d108      	bne.n	800911c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800910a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800910c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009110:	d104      	bne.n	800911c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8009112:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009116:	637b      	str	r3, [r7, #52]	@ 0x34
 8009118:	f002 bb19 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 800911c:	4b12      	ldr	r3, [pc, #72]	@ (8009168 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009124:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009128:	d119      	bne.n	800915e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 800912a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800912c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009130:	d115      	bne.n	800915e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8009132:	4b0d      	ldr	r3, [pc, #52]	@ (8009168 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009134:	69db      	ldr	r3, [r3, #28]
 8009136:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800913a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800913e:	d30a      	bcc.n	8009156 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8009140:	4b09      	ldr	r3, [pc, #36]	@ (8009168 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009142:	69db      	ldr	r3, [r3, #28]
 8009144:	0a1b      	lsrs	r3, r3, #8
 8009146:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800914a:	4a08      	ldr	r2, [pc, #32]	@ (800916c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800914c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009150:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8009152:	f002 bafc 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8009156:	2300      	movs	r3, #0
 8009158:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800915a:	f002 baf8 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800915e:	2300      	movs	r3, #0
 8009160:	637b      	str	r3, [r7, #52]	@ 0x34
 8009162:	f002 baf4 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009166:	bf00      	nop
 8009168:	44020c00 	.word	0x44020c00
 800916c:	007a1200 	.word	0x007a1200
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8009170:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009174:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8009178:	ea50 0104 	orrs.w	r1, r0, r4
 800917c:	f001 8275 	beq.w	800a66a <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8009180:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009184:	2801      	cmp	r0, #1
 8009186:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 800918a:	f082 82dd 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800918e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009192:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8009196:	ea50 0104 	orrs.w	r1, r0, r4
 800919a:	f001 816c 	beq.w	800a476 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 800919e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091a2:	2801      	cmp	r0, #1
 80091a4:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 80091a8:	f082 82ce 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80091ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091b0:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 80091b4:	ea50 0104 	orrs.w	r1, r0, r4
 80091b8:	f001 8602 	beq.w	800adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 80091bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091c0:	2801      	cmp	r0, #1
 80091c2:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 80091c6:	f082 82bf 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80091ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091ce:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 80091d2:	ea50 0104 	orrs.w	r1, r0, r4
 80091d6:	f001 854c 	beq.w	800ac72 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 80091da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091de:	2801      	cmp	r0, #1
 80091e0:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 80091e4:	f082 82b0 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80091e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091ec:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 80091f0:	ea50 0104 	orrs.w	r1, r0, r4
 80091f4:	f001 849e 	beq.w	800ab34 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 80091f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091fc:	2801      	cmp	r0, #1
 80091fe:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8009202:	f082 82a1 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009206:	e9d7 0100 	ldrd	r0, r1, [r7]
 800920a:	f1a1 0420 	sub.w	r4, r1, #32
 800920e:	ea50 0104 	orrs.w	r1, r0, r4
 8009212:	f001 83e8 	beq.w	800a9e6 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8009216:	e9d7 0100 	ldrd	r0, r1, [r7]
 800921a:	2801      	cmp	r0, #1
 800921c:	f171 0120 	sbcs.w	r1, r1, #32
 8009220:	f082 8292 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009224:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009228:	f1a1 0410 	sub.w	r4, r1, #16
 800922c:	ea50 0104 	orrs.w	r1, r0, r4
 8009230:	f002 8256 	beq.w	800b6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009234:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009238:	2801      	cmp	r0, #1
 800923a:	f171 0110 	sbcs.w	r1, r1, #16
 800923e:	f082 8283 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009242:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009246:	f1a1 0408 	sub.w	r4, r1, #8
 800924a:	ea50 0104 	orrs.w	r1, r0, r4
 800924e:	f002 81cc 	beq.w	800b5ea <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8009252:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009256:	2801      	cmp	r0, #1
 8009258:	f171 0108 	sbcs.w	r1, r1, #8
 800925c:	f082 8274 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009260:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009264:	1f0c      	subs	r4, r1, #4
 8009266:	ea50 0104 	orrs.w	r1, r0, r4
 800926a:	f001 8648 	beq.w	800aefe <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 800926e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009272:	2801      	cmp	r0, #1
 8009274:	f171 0104 	sbcs.w	r1, r1, #4
 8009278:	f082 8266 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800927c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009280:	1e8c      	subs	r4, r1, #2
 8009282:	ea50 0104 	orrs.w	r1, r0, r4
 8009286:	f002 8143 	beq.w	800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 800928a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800928e:	2801      	cmp	r0, #1
 8009290:	f171 0102 	sbcs.w	r1, r1, #2
 8009294:	f082 8258 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009298:	e9d7 0100 	ldrd	r0, r1, [r7]
 800929c:	1e4c      	subs	r4, r1, #1
 800929e:	ea50 0104 	orrs.w	r1, r0, r4
 80092a2:	f002 80ce 	beq.w	800b442 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 80092a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092aa:	2801      	cmp	r0, #1
 80092ac:	f171 0101 	sbcs.w	r1, r1, #1
 80092b0:	f082 824a 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80092b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092b8:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 80092bc:	4321      	orrs	r1, r4
 80092be:	f002 8059 	beq.w	800b374 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 80092c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092c6:	4cd9      	ldr	r4, [pc, #868]	@ (800962c <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 80092c8:	42a0      	cmp	r0, r4
 80092ca:	f171 0100 	sbcs.w	r1, r1, #0
 80092ce:	f082 823b 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80092d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092d6:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 80092da:	4321      	orrs	r1, r4
 80092dc:	f001 87d9 	beq.w	800b292 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 80092e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092e4:	4cd2      	ldr	r4, [pc, #840]	@ (8009630 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80092e6:	42a0      	cmp	r0, r4
 80092e8:	f171 0100 	sbcs.w	r1, r1, #0
 80092ec:	f082 822c 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80092f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092f4:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 80092f8:	4321      	orrs	r1, r4
 80092fa:	f001 8751 	beq.w	800b1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 80092fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009302:	4ccc      	ldr	r4, [pc, #816]	@ (8009634 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8009304:	42a0      	cmp	r0, r4
 8009306:	f171 0100 	sbcs.w	r1, r1, #0
 800930a:	f082 821d 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800930e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009312:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8009316:	4321      	orrs	r1, r4
 8009318:	f001 869a 	beq.w	800b050 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 800931c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009320:	4cc5      	ldr	r4, [pc, #788]	@ (8009638 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8009322:	42a0      	cmp	r0, r4
 8009324:	f171 0100 	sbcs.w	r1, r1, #0
 8009328:	f082 820e 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800932c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009330:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8009334:	4321      	orrs	r1, r4
 8009336:	f001 8612 	beq.w	800af5e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 800933a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800933e:	4cbf      	ldr	r4, [pc, #764]	@ (800963c <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8009340:	42a0      	cmp	r0, r4
 8009342:	f171 0100 	sbcs.w	r1, r1, #0
 8009346:	f082 81ff 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800934a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800934e:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8009352:	4321      	orrs	r1, r4
 8009354:	f002 817e 	beq.w	800b654 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8009358:	e9d7 0100 	ldrd	r0, r1, [r7]
 800935c:	4cb8      	ldr	r4, [pc, #736]	@ (8009640 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800935e:	42a0      	cmp	r0, r4
 8009360:	f171 0100 	sbcs.w	r1, r1, #0
 8009364:	f082 81f0 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009368:	e9d7 0100 	ldrd	r0, r1, [r7]
 800936c:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8009370:	4321      	orrs	r1, r4
 8009372:	f000 829e 	beq.w	80098b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8009376:	e9d7 0100 	ldrd	r0, r1, [r7]
 800937a:	4cb2      	ldr	r4, [pc, #712]	@ (8009644 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800937c:	42a0      	cmp	r0, r4
 800937e:	f171 0100 	sbcs.w	r1, r1, #0
 8009382:	f082 81e1 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009386:	e9d7 0100 	ldrd	r0, r1, [r7]
 800938a:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800938e:	4321      	orrs	r1, r4
 8009390:	f000 826d 	beq.w	800986e <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8009394:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009398:	4cab      	ldr	r4, [pc, #684]	@ (8009648 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800939a:	42a0      	cmp	r0, r4
 800939c:	f171 0100 	sbcs.w	r1, r1, #0
 80093a0:	f082 81d2 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80093a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093a8:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 80093ac:	4321      	orrs	r1, r4
 80093ae:	f001 800d 	beq.w	800a3cc <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 80093b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093b6:	4ca5      	ldr	r4, [pc, #660]	@ (800964c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80093b8:	42a0      	cmp	r0, r4
 80093ba:	f171 0100 	sbcs.w	r1, r1, #0
 80093be:	f082 81c3 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80093c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093c6:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 80093ca:	4321      	orrs	r1, r4
 80093cc:	f000 81d0 	beq.w	8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 80093d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093d4:	4c9e      	ldr	r4, [pc, #632]	@ (8009650 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80093d6:	42a0      	cmp	r0, r4
 80093d8:	f171 0100 	sbcs.w	r1, r1, #0
 80093dc:	f082 81b4 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80093e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093e4:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 80093e8:	4321      	orrs	r1, r4
 80093ea:	f000 8142 	beq.w	8009672 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 80093ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093f2:	4c98      	ldr	r4, [pc, #608]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80093f4:	42a0      	cmp	r0, r4
 80093f6:	f171 0100 	sbcs.w	r1, r1, #0
 80093fa:	f082 81a5 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80093fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009402:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8009406:	4321      	orrs	r1, r4
 8009408:	f001 824e 	beq.w	800a8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 800940c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009410:	4c91      	ldr	r4, [pc, #580]	@ (8009658 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8009412:	42a0      	cmp	r0, r4
 8009414:	f171 0100 	sbcs.w	r1, r1, #0
 8009418:	f082 8196 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800941c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009420:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8009424:	4321      	orrs	r1, r4
 8009426:	f001 8197 	beq.w	800a758 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 800942a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800942e:	4c8b      	ldr	r4, [pc, #556]	@ (800965c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8009430:	42a0      	cmp	r0, r4
 8009432:	f171 0100 	sbcs.w	r1, r1, #0
 8009436:	f082 8187 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800943a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800943e:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8009442:	4321      	orrs	r1, r4
 8009444:	f001 8154 	beq.w	800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8009448:	e9d7 0100 	ldrd	r0, r1, [r7]
 800944c:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8009450:	f171 0100 	sbcs.w	r1, r1, #0
 8009454:	f082 8178 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009458:	e9d7 0100 	ldrd	r0, r1, [r7]
 800945c:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8009460:	4321      	orrs	r1, r4
 8009462:	f001 80b7 	beq.w	800a5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8009466:	e9d7 0100 	ldrd	r0, r1, [r7]
 800946a:	f248 0401 	movw	r4, #32769	@ 0x8001
 800946e:	42a0      	cmp	r0, r4
 8009470:	f171 0100 	sbcs.w	r1, r1, #0
 8009474:	f082 8168 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009478:	e9d7 0100 	ldrd	r0, r1, [r7]
 800947c:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8009480:	4321      	orrs	r1, r4
 8009482:	f001 8064 	beq.w	800a54e <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8009486:	e9d7 0100 	ldrd	r0, r1, [r7]
 800948a:	f244 0401 	movw	r4, #16385	@ 0x4001
 800948e:	42a0      	cmp	r0, r4
 8009490:	f171 0100 	sbcs.w	r1, r1, #0
 8009494:	f082 8158 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009498:	e9d7 0100 	ldrd	r0, r1, [r7]
 800949c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 80094a0:	4321      	orrs	r1, r4
 80094a2:	f001 8011 	beq.w	800a4c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 80094a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80094aa:	f242 0401 	movw	r4, #8193	@ 0x2001
 80094ae:	42a0      	cmp	r0, r4
 80094b0:	f171 0100 	sbcs.w	r1, r1, #0
 80094b4:	f082 8148 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80094b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80094bc:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 80094c0:	4321      	orrs	r1, r4
 80094c2:	f000 871e 	beq.w	800a302 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 80094c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80094ca:	f241 0401 	movw	r4, #4097	@ 0x1001
 80094ce:	42a0      	cmp	r0, r4
 80094d0:	f171 0100 	sbcs.w	r1, r1, #0
 80094d4:	f082 8138 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80094d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80094dc:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 80094e0:	4321      	orrs	r1, r4
 80094e2:	f000 86a8 	beq.w	800a236 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 80094e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80094ea:	f640 0401 	movw	r4, #2049	@ 0x801
 80094ee:	42a0      	cmp	r0, r4
 80094f0:	f171 0100 	sbcs.w	r1, r1, #0
 80094f4:	f082 8128 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80094f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80094fc:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8009500:	4321      	orrs	r1, r4
 8009502:	f000 8632 	beq.w	800a16a <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8009506:	e9d7 0100 	ldrd	r0, r1, [r7]
 800950a:	f240 4401 	movw	r4, #1025	@ 0x401
 800950e:	42a0      	cmp	r0, r4
 8009510:	f171 0100 	sbcs.w	r1, r1, #0
 8009514:	f082 8118 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009518:	e9d7 0100 	ldrd	r0, r1, [r7]
 800951c:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8009520:	4321      	orrs	r1, r4
 8009522:	f000 85b0 	beq.w	800a086 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8009526:	e9d7 0100 	ldrd	r0, r1, [r7]
 800952a:	f240 2401 	movw	r4, #513	@ 0x201
 800952e:	42a0      	cmp	r0, r4
 8009530:	f171 0100 	sbcs.w	r1, r1, #0
 8009534:	f082 8108 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009538:	e9d7 0100 	ldrd	r0, r1, [r7]
 800953c:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8009540:	4321      	orrs	r1, r4
 8009542:	f000 8535 	beq.w	8009fb0 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8009546:	e9d7 0100 	ldrd	r0, r1, [r7]
 800954a:	f240 1401 	movw	r4, #257	@ 0x101
 800954e:	42a0      	cmp	r0, r4
 8009550:	f171 0100 	sbcs.w	r1, r1, #0
 8009554:	f082 80f8 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009558:	e9d7 0100 	ldrd	r0, r1, [r7]
 800955c:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8009560:	4321      	orrs	r1, r4
 8009562:	f000 84ba 	beq.w	8009eda <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8009566:	e9d7 0100 	ldrd	r0, r1, [r7]
 800956a:	2881      	cmp	r0, #129	@ 0x81
 800956c:	f171 0100 	sbcs.w	r1, r1, #0
 8009570:	f082 80ea 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009574:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009578:	2821      	cmp	r0, #33	@ 0x21
 800957a:	f171 0100 	sbcs.w	r1, r1, #0
 800957e:	d26f      	bcs.n	8009660 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8009580:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009584:	4301      	orrs	r1, r0
 8009586:	f002 80df 	beq.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800958a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800958e:	1e42      	subs	r2, r0, #1
 8009590:	f141 33ff 	adc.w	r3, r1, #4294967295
 8009594:	2a20      	cmp	r2, #32
 8009596:	f173 0100 	sbcs.w	r1, r3, #0
 800959a:	f082 80d5 	bcs.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800959e:	2a1f      	cmp	r2, #31
 80095a0:	f202 80d2 	bhi.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80095a4:	a101      	add	r1, pc, #4	@ (adr r1, 80095ac <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 80095a6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80095aa:	bf00      	nop
 80095ac:	0800990d 	.word	0x0800990d
 80095b0:	080099d9 	.word	0x080099d9
 80095b4:	0800b749 	.word	0x0800b749
 80095b8:	08009a99 	.word	0x08009a99
 80095bc:	0800b749 	.word	0x0800b749
 80095c0:	0800b749 	.word	0x0800b749
 80095c4:	0800b749 	.word	0x0800b749
 80095c8:	08009b69 	.word	0x08009b69
 80095cc:	0800b749 	.word	0x0800b749
 80095d0:	0800b749 	.word	0x0800b749
 80095d4:	0800b749 	.word	0x0800b749
 80095d8:	0800b749 	.word	0x0800b749
 80095dc:	0800b749 	.word	0x0800b749
 80095e0:	0800b749 	.word	0x0800b749
 80095e4:	0800b749 	.word	0x0800b749
 80095e8:	08009c4b 	.word	0x08009c4b
 80095ec:	0800b749 	.word	0x0800b749
 80095f0:	0800b749 	.word	0x0800b749
 80095f4:	0800b749 	.word	0x0800b749
 80095f8:	0800b749 	.word	0x0800b749
 80095fc:	0800b749 	.word	0x0800b749
 8009600:	0800b749 	.word	0x0800b749
 8009604:	0800b749 	.word	0x0800b749
 8009608:	0800b749 	.word	0x0800b749
 800960c:	0800b749 	.word	0x0800b749
 8009610:	0800b749 	.word	0x0800b749
 8009614:	0800b749 	.word	0x0800b749
 8009618:	0800b749 	.word	0x0800b749
 800961c:	0800b749 	.word	0x0800b749
 8009620:	0800b749 	.word	0x0800b749
 8009624:	0800b749 	.word	0x0800b749
 8009628:	08009d21 	.word	0x08009d21
 800962c:	80000001 	.word	0x80000001
 8009630:	40000001 	.word	0x40000001
 8009634:	20000001 	.word	0x20000001
 8009638:	10000001 	.word	0x10000001
 800963c:	08000001 	.word	0x08000001
 8009640:	04000001 	.word	0x04000001
 8009644:	00800001 	.word	0x00800001
 8009648:	00400001 	.word	0x00400001
 800964c:	00200001 	.word	0x00200001
 8009650:	00100001 	.word	0x00100001
 8009654:	00080001 	.word	0x00080001
 8009658:	00040001 	.word	0x00040001
 800965c:	00020001 	.word	0x00020001
 8009660:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009664:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8009668:	430b      	orrs	r3, r1
 800966a:	f000 83c4 	beq.w	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800966e:	f002 b86b 	b.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8009672:	4ba1      	ldr	r3, [pc, #644]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009674:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009678:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800967c:	633b      	str	r3, [r7, #48]	@ 0x30
 800967e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009680:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009684:	d036      	beq.n	80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8009686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009688:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800968c:	d86b      	bhi.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800968e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009690:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009694:	d02b      	beq.n	80096ee <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8009696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009698:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800969c:	d863      	bhi.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800969e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096a4:	d01b      	beq.n	80096de <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 80096a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096ac:	d85b      	bhi.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 80096ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d004      	beq.n	80096be <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 80096b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096ba:	d008      	beq.n	80096ce <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 80096bc:	e053      	b.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>

        switch (srcclk)
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80096be:	f107 0320 	add.w	r3, r7, #32
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7ff f8b4 	bl	8008830 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80096c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ca:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80096cc:	e04e      	b.n	800976c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096ce:	f107 0314 	add.w	r3, r7, #20
 80096d2:	4618      	mov	r0, r3
 80096d4:	f7ff fa18 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80096dc:	e046      	b.n	800976c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096de:	f107 0308 	add.w	r3, r7, #8
 80096e2:	4618      	mov	r0, r3
 80096e4:	f7ff fb7c 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80096ec:	e03e      	b.n	800976c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80096ee:	4b83      	ldr	r3, [pc, #524]	@ (80098fc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80096f0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80096f2:	e03b      	b.n	800976c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80096f4:	4b80      	ldr	r3, [pc, #512]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80096f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80096fa:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80096fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009700:	4b7d      	ldr	r3, [pc, #500]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f003 0302 	and.w	r3, r3, #2
 8009708:	2b02      	cmp	r3, #2
 800970a:	d10c      	bne.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 800970c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800970e:	2b00      	cmp	r3, #0
 8009710:	d109      	bne.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009712:	4b79      	ldr	r3, [pc, #484]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	08db      	lsrs	r3, r3, #3
 8009718:	f003 0303 	and.w	r3, r3, #3
 800971c:	4a78      	ldr	r2, [pc, #480]	@ (8009900 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800971e:	fa22 f303 	lsr.w	r3, r2, r3
 8009722:	637b      	str	r3, [r7, #52]	@ 0x34
 8009724:	e01e      	b.n	8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009726:	4b74      	ldr	r3, [pc, #464]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800972e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009732:	d106      	bne.n	8009742 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009736:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800973a:	d102      	bne.n	8009742 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800973c:	4b71      	ldr	r3, [pc, #452]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800973e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009740:	e010      	b.n	8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009742:	4b6d      	ldr	r3, [pc, #436]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800974a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800974e:	d106      	bne.n	800975e <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8009750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009752:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009756:	d102      	bne.n	800975e <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009758:	4b6b      	ldr	r3, [pc, #428]	@ (8009908 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800975a:	637b      	str	r3, [r7, #52]	@ 0x34
 800975c:	e002      	b.n	8009764 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800975e:	2300      	movs	r3, #0
 8009760:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009762:	e003      	b.n	800976c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8009764:	e002      	b.n	800976c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8009766:	2300      	movs	r3, #0
 8009768:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800976a:	bf00      	nop
          }
        }
        break;
 800976c:	f001 bfef 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8009770:	4b61      	ldr	r3, [pc, #388]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009772:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009776:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800977a:	633b      	str	r3, [r7, #48]	@ 0x30
 800977c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800977e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009782:	d036      	beq.n	80097f2 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8009784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009786:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800978a:	d86b      	bhi.n	8009864 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800978c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800978e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8009792:	d02b      	beq.n	80097ec <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8009794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009796:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800979a:	d863      	bhi.n	8009864 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800979c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097a2:	d01b      	beq.n	80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80097a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097aa:	d85b      	bhi.n	8009864 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 80097ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d004      	beq.n	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80097b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80097b8:	d008      	beq.n	80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 80097ba:	e053      	b.n	8009864 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>

        switch (srcclk)
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80097bc:	f107 0320 	add.w	r3, r7, #32
 80097c0:	4618      	mov	r0, r3
 80097c2:	f7ff f835 	bl	8008830 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80097c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80097ca:	e04e      	b.n	800986a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097cc:	f107 0314 	add.w	r3, r7, #20
 80097d0:	4618      	mov	r0, r3
 80097d2:	f7ff f999 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80097da:	e046      	b.n	800986a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80097dc:	f107 0308 	add.w	r3, r7, #8
 80097e0:	4618      	mov	r0, r3
 80097e2:	f7ff fafd 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80097ea:	e03e      	b.n	800986a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80097ec:	4b43      	ldr	r3, [pc, #268]	@ (80098fc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80097ee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80097f0:	e03b      	b.n	800986a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80097f2:	4b41      	ldr	r3, [pc, #260]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80097f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80097f8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80097fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80097fe:	4b3e      	ldr	r3, [pc, #248]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f003 0302 	and.w	r3, r3, #2
 8009806:	2b02      	cmp	r3, #2
 8009808:	d10c      	bne.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 800980a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800980c:	2b00      	cmp	r3, #0
 800980e:	d109      	bne.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009810:	4b39      	ldr	r3, [pc, #228]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	08db      	lsrs	r3, r3, #3
 8009816:	f003 0303 	and.w	r3, r3, #3
 800981a:	4a39      	ldr	r2, [pc, #228]	@ (8009900 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800981c:	fa22 f303 	lsr.w	r3, r2, r3
 8009820:	637b      	str	r3, [r7, #52]	@ 0x34
 8009822:	e01e      	b.n	8009862 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009824:	4b34      	ldr	r3, [pc, #208]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800982c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009830:	d106      	bne.n	8009840 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8009832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009838:	d102      	bne.n	8009840 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800983a:	4b32      	ldr	r3, [pc, #200]	@ (8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800983c:	637b      	str	r3, [r7, #52]	@ 0x34
 800983e:	e010      	b.n	8009862 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009840:	4b2d      	ldr	r3, [pc, #180]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009848:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800984c:	d106      	bne.n	800985c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 800984e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009850:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009854:	d102      	bne.n	800985c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009856:	4b2c      	ldr	r3, [pc, #176]	@ (8009908 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8009858:	637b      	str	r3, [r7, #52]	@ 0x34
 800985a:	e002      	b.n	8009862 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800985c:	2300      	movs	r3, #0
 800985e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009860:	e003      	b.n	800986a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 8009862:	e002      	b.n	800986a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8009864:	2300      	movs	r3, #0
 8009866:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009868:	bf00      	nop
          }
        }
        break;
 800986a:	f001 bf70 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800986e:	4b22      	ldr	r3, [pc, #136]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009870:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009878:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800987a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800987c:	2b00      	cmp	r3, #0
 800987e:	d108      	bne.n	8009892 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009880:	f107 0320 	add.w	r3, r7, #32
 8009884:	4618      	mov	r0, r3
 8009886:	f7fe ffd3 	bl	8008830 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800988a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800988c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800988e:	f001 bf5e 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8009892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009894:	2b40      	cmp	r3, #64	@ 0x40
 8009896:	d108      	bne.n	80098aa <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009898:	f107 0314 	add.w	r3, r7, #20
 800989c:	4618      	mov	r0, r3
 800989e:	f7ff f933 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80098a2:	69fb      	ldr	r3, [r7, #28]
 80098a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098a6:	f001 bf52 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80098aa:	2300      	movs	r3, #0
 80098ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098ae:	f001 bf4e 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 80098b2:	4b11      	ldr	r3, [pc, #68]	@ (80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80098b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80098b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098bc:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 80098be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d108      	bne.n	80098d6 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80098c4:	f107 0320 	add.w	r3, r7, #32
 80098c8:	4618      	mov	r0, r3
 80098ca:	f7fe ffb1 	bl	8008830 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80098ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098d0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80098d2:	f001 bf3c 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 80098d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098d8:	2b80      	cmp	r3, #128	@ 0x80
 80098da:	d108      	bne.n	80098ee <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098dc:	f107 0314 	add.w	r3, r7, #20
 80098e0:	4618      	mov	r0, r3
 80098e2:	f7ff f911 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80098e6:	69fb      	ldr	r3, [r7, #28]
 80098e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098ea:	f001 bf30 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80098ee:	2300      	movs	r3, #0
 80098f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098f2:	f001 bf2c 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80098f6:	bf00      	nop
 80098f8:	44020c00 	.word	0x44020c00
 80098fc:	00bb8000 	.word	0x00bb8000
 8009900:	03d09000 	.word	0x03d09000
 8009904:	003d0900 	.word	0x003d0900
 8009908:	007a1200 	.word	0x007a1200
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800990c:	4b9d      	ldr	r3, [pc, #628]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800990e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009912:	f003 0307 	and.w	r3, r3, #7
 8009916:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8009918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800991a:	2b00      	cmp	r3, #0
 800991c:	d104      	bne.n	8009928 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800991e:	f7fc ffd1 	bl	80068c4 <HAL_RCC_GetPCLK2Freq>
 8009922:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009924:	f001 bf13 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8009928:	4b96      	ldr	r3, [pc, #600]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009930:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009934:	d10a      	bne.n	800994c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8009936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009938:	2b01      	cmp	r3, #1
 800993a:	d107      	bne.n	800994c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800993c:	f107 0314 	add.w	r3, r7, #20
 8009940:	4618      	mov	r0, r3
 8009942:	f7ff f8e1 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009946:	69bb      	ldr	r3, [r7, #24]
 8009948:	637b      	str	r3, [r7, #52]	@ 0x34
 800994a:	e043      	b.n	80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800994c:	4b8d      	ldr	r3, [pc, #564]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009954:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009958:	d10a      	bne.n	8009970 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 800995a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800995c:	2b02      	cmp	r3, #2
 800995e:	d107      	bne.n	8009970 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009960:	f107 0308 	add.w	r3, r7, #8
 8009964:	4618      	mov	r0, r3
 8009966:	f7ff fa3b 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	637b      	str	r3, [r7, #52]	@ 0x34
 800996e:	e031      	b.n	80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8009970:	4b84      	ldr	r3, [pc, #528]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f003 0302 	and.w	r3, r3, #2
 8009978:	2b02      	cmp	r3, #2
 800997a:	d10c      	bne.n	8009996 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800997c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800997e:	2b03      	cmp	r3, #3
 8009980:	d109      	bne.n	8009996 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009982:	4b80      	ldr	r3, [pc, #512]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	08db      	lsrs	r3, r3, #3
 8009988:	f003 0303 	and.w	r3, r3, #3
 800998c:	4a7e      	ldr	r2, [pc, #504]	@ (8009b88 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800998e:	fa22 f303 	lsr.w	r3, r2, r3
 8009992:	637b      	str	r3, [r7, #52]	@ 0x34
 8009994:	e01e      	b.n	80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8009996:	4b7b      	ldr	r3, [pc, #492]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800999e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099a2:	d105      	bne.n	80099b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 80099a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a6:	2b04      	cmp	r3, #4
 80099a8:	d102      	bne.n	80099b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 80099aa:	4b78      	ldr	r3, [pc, #480]	@ (8009b8c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80099ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80099ae:	e011      	b.n	80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80099b0:	4b74      	ldr	r3, [pc, #464]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80099b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80099b6:	f003 0302 	and.w	r3, r3, #2
 80099ba:	2b02      	cmp	r3, #2
 80099bc:	d106      	bne.n	80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 80099be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c0:	2b05      	cmp	r3, #5
 80099c2:	d103      	bne.n	80099cc <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 80099c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80099c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80099ca:	e003      	b.n	80099d4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 80099cc:	2300      	movs	r3, #0
 80099ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80099d0:	f001 bebd 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80099d4:	f001 bebb 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80099d8:	4b6a      	ldr	r3, [pc, #424]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80099da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80099de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80099e2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80099e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d104      	bne.n	80099f4 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80099ea:	f7fc ff55 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 80099ee:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80099f0:	f001 bead 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80099f4:	4b63      	ldr	r3, [pc, #396]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80099fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a00:	d10a      	bne.n	8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8009a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a04:	2b08      	cmp	r3, #8
 8009a06:	d107      	bne.n	8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a08:	f107 0314 	add.w	r3, r7, #20
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	f7ff f87b 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009a12:	69bb      	ldr	r3, [r7, #24]
 8009a14:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a16:	e03d      	b.n	8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8009a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a1a:	2b10      	cmp	r3, #16
 8009a1c:	d108      	bne.n	8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a1e:	f107 0308 	add.w	r3, r7, #8
 8009a22:	4618      	mov	r0, r3
 8009a24:	f7ff f9dc 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a2c:	f001 be8f 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8009a30:	4b54      	ldr	r3, [pc, #336]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	f003 0302 	and.w	r3, r3, #2
 8009a38:	2b02      	cmp	r3, #2
 8009a3a:	d10c      	bne.n	8009a56 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8009a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a3e:	2b18      	cmp	r3, #24
 8009a40:	d109      	bne.n	8009a56 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009a42:	4b50      	ldr	r3, [pc, #320]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	08db      	lsrs	r3, r3, #3
 8009a48:	f003 0303 	and.w	r3, r3, #3
 8009a4c:	4a4e      	ldr	r2, [pc, #312]	@ (8009b88 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8009a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8009a52:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a54:	e01e      	b.n	8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8009a56:	4b4b      	ldr	r3, [pc, #300]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a62:	d105      	bne.n	8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8009a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a66:	2b20      	cmp	r3, #32
 8009a68:	d102      	bne.n	8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8009a6a:	4b48      	ldr	r3, [pc, #288]	@ (8009b8c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8009a6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a6e:	e011      	b.n	8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8009a70:	4b44      	ldr	r3, [pc, #272]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009a72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a76:	f003 0302 	and.w	r3, r3, #2
 8009a7a:	2b02      	cmp	r3, #2
 8009a7c:	d106      	bne.n	8009a8c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8009a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a80:	2b28      	cmp	r3, #40	@ 0x28
 8009a82:	d103      	bne.n	8009a8c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8009a84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a88:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a8a:	e003      	b.n	8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a90:	f001 be5d 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009a94:	f001 be5b 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8009a98:	4b3a      	ldr	r3, [pc, #232]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009a9a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009a9e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009aa2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8009aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d104      	bne.n	8009ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009aaa:	f7fc fef5 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 8009aae:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8009ab0:	f001 be4d 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8009ab4:	4b33      	ldr	r3, [pc, #204]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009abc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ac0:	d10a      	bne.n	8009ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8009ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ac4:	2b40      	cmp	r3, #64	@ 0x40
 8009ac6:	d107      	bne.n	8009ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ac8:	f107 0314 	add.w	r3, r7, #20
 8009acc:	4618      	mov	r0, r3
 8009ace:	f7ff f81b 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ad6:	e045      	b.n	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8009ad8:	4b2a      	ldr	r3, [pc, #168]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009ae0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ae4:	d10a      	bne.n	8009afc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 8009ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae8:	2b80      	cmp	r3, #128	@ 0x80
 8009aea:	d107      	bne.n	8009afc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009aec:	f107 0308 	add.w	r3, r7, #8
 8009af0:	4618      	mov	r0, r3
 8009af2:	f7ff f975 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009afa:	e033      	b.n	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8009afc:	4b21      	ldr	r3, [pc, #132]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f003 0302 	and.w	r3, r3, #2
 8009b04:	2b02      	cmp	r3, #2
 8009b06:	d10c      	bne.n	8009b22 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8009b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009b0c:	d109      	bne.n	8009b22 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009b0e:	4b1d      	ldr	r3, [pc, #116]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	08db      	lsrs	r3, r3, #3
 8009b14:	f003 0303 	and.w	r3, r3, #3
 8009b18:	4a1b      	ldr	r2, [pc, #108]	@ (8009b88 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8009b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8009b1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b20:	e020      	b.n	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8009b22:	4b18      	ldr	r3, [pc, #96]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b2e:	d106      	bne.n	8009b3e <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8009b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b36:	d102      	bne.n	8009b3e <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8009b38:	4b14      	ldr	r3, [pc, #80]	@ (8009b8c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8009b3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b3c:	e012      	b.n	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8009b3e:	4b11      	ldr	r3, [pc, #68]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009b40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b44:	f003 0302 	and.w	r3, r3, #2
 8009b48:	2b02      	cmp	r3, #2
 8009b4a:	d107      	bne.n	8009b5c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8009b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b4e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8009b52:	d103      	bne.n	8009b5c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8009b54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b58:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b5a:	e003      	b.n	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009b60:	f001 bdf5 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009b64:	f001 bdf3 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8009b68:	4b06      	ldr	r3, [pc, #24]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009b6a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009b6e:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8009b72:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8009b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d10a      	bne.n	8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009b7a:	f7fc fe8d 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 8009b7e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8009b80:	f001 bde5 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009b84:	44020c00 	.word	0x44020c00
 8009b88:	03d09000 	.word	0x03d09000
 8009b8c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8009b90:	4ba0      	ldr	r3, [pc, #640]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b9c:	d10b      	bne.n	8009bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8009b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ba4:	d107      	bne.n	8009bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ba6:	f107 0314 	add.w	r3, r7, #20
 8009baa:	4618      	mov	r0, r3
 8009bac:	f7fe ffac 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009bb0:	69bb      	ldr	r3, [r7, #24]
 8009bb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bb4:	e047      	b.n	8009c46 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8009bb6:	4b97      	ldr	r3, [pc, #604]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009bbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009bc2:	d10b      	bne.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8009bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bca:	d107      	bne.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009bcc:	f107 0308 	add.w	r3, r7, #8
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f7ff f905 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bda:	e034      	b.n	8009c46 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8009bdc:	4b8d      	ldr	r3, [pc, #564]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f003 0302 	and.w	r3, r3, #2
 8009be4:	2b02      	cmp	r3, #2
 8009be6:	d10d      	bne.n	8009c04 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8009be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bea:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009bee:	d109      	bne.n	8009c04 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009bf0:	4b88      	ldr	r3, [pc, #544]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	08db      	lsrs	r3, r3, #3
 8009bf6:	f003 0303 	and.w	r3, r3, #3
 8009bfa:	4a87      	ldr	r2, [pc, #540]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8009bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8009c00:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c02:	e020      	b.n	8009c46 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8009c04:	4b83      	ldr	r3, [pc, #524]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c10:	d106      	bne.n	8009c20 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8009c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c18:	d102      	bne.n	8009c20 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 8009c1a:	4b80      	ldr	r3, [pc, #512]	@ (8009e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8009c1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c1e:	e012      	b.n	8009c46 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8009c20:	4b7c      	ldr	r3, [pc, #496]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009c22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c26:	f003 0302 	and.w	r3, r3, #2
 8009c2a:	2b02      	cmp	r3, #2
 8009c2c:	d107      	bne.n	8009c3e <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8009c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c30:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8009c34:	d103      	bne.n	8009c3e <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8009c36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c3c:	e003      	b.n	8009c46 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c42:	f001 bd84 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009c46:	f001 bd82 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8009c4a:	4b72      	ldr	r3, [pc, #456]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009c4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009c50:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009c54:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8009c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d104      	bne.n	8009c66 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009c5c:	f7fc fe1c 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 8009c60:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8009c62:	f001 bd74 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8009c66:	4b6b      	ldr	r3, [pc, #428]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009c6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c72:	d10b      	bne.n	8009c8c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8009c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c7a:	d107      	bne.n	8009c8c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c7c:	f107 0314 	add.w	r3, r7, #20
 8009c80:	4618      	mov	r0, r3
 8009c82:	f7fe ff41 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009c86:	69bb      	ldr	r3, [r7, #24]
 8009c88:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c8a:	e047      	b.n	8009d1c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8009c8c:	4b61      	ldr	r3, [pc, #388]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c98:	d10b      	bne.n	8009cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8009c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ca0:	d107      	bne.n	8009cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ca2:	f107 0308 	add.w	r3, r7, #8
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	f7ff f89a 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cb0:	e034      	b.n	8009d1c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8009cb2:	4b58      	ldr	r3, [pc, #352]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f003 0302 	and.w	r3, r3, #2
 8009cba:	2b02      	cmp	r3, #2
 8009cbc:	d10d      	bne.n	8009cda <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8009cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cc0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009cc4:	d109      	bne.n	8009cda <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009cc6:	4b53      	ldr	r3, [pc, #332]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	08db      	lsrs	r3, r3, #3
 8009ccc:	f003 0303 	and.w	r3, r3, #3
 8009cd0:	4a51      	ldr	r2, [pc, #324]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8009cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8009cd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cd8:	e020      	b.n	8009d1c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8009cda:	4b4e      	ldr	r3, [pc, #312]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009ce2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ce6:	d106      	bne.n	8009cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8009ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009cee:	d102      	bne.n	8009cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8009cf0:	4b4a      	ldr	r3, [pc, #296]	@ (8009e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8009cf2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cf4:	e012      	b.n	8009d1c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8009cf6:	4b47      	ldr	r3, [pc, #284]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009cf8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009cfc:	f003 0302 	and.w	r3, r3, #2
 8009d00:	2b02      	cmp	r3, #2
 8009d02:	d107      	bne.n	8009d14 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8009d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d06:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009d0a:	d103      	bne.n	8009d14 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8009d0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d10:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d12:	e003      	b.n	8009d1c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8009d14:	2300      	movs	r3, #0
 8009d16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009d18:	f001 bd19 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009d1c:	f001 bd17 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8009d20:	4b3c      	ldr	r3, [pc, #240]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009d22:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009d26:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8009d2a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8009d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d104      	bne.n	8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009d32:	f7fc fdb1 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 8009d36:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8009d38:	f001 bd09 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8009d3c:	4b35      	ldr	r3, [pc, #212]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009d48:	d10b      	bne.n	8009d62 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8009d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d50:	d107      	bne.n	8009d62 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d52:	f107 0314 	add.w	r3, r7, #20
 8009d56:	4618      	mov	r0, r3
 8009d58:	f7fe fed6 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009d5c:	69bb      	ldr	r3, [r7, #24]
 8009d5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d60:	e047      	b.n	8009df2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8009d62:	4b2c      	ldr	r3, [pc, #176]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d6e:	d10b      	bne.n	8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8009d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d76:	d107      	bne.n	8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d78:	f107 0308 	add.w	r3, r7, #8
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f7ff f82f 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d86:	e034      	b.n	8009df2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8009d88:	4b22      	ldr	r3, [pc, #136]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f003 0302 	and.w	r3, r3, #2
 8009d90:	2b02      	cmp	r3, #2
 8009d92:	d10d      	bne.n	8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8009d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d96:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8009d9a:	d109      	bne.n	8009db0 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009d9c:	4b1d      	ldr	r3, [pc, #116]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	08db      	lsrs	r3, r3, #3
 8009da2:	f003 0303 	and.w	r3, r3, #3
 8009da6:	4a1c      	ldr	r2, [pc, #112]	@ (8009e18 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8009da8:	fa22 f303 	lsr.w	r3, r2, r3
 8009dac:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dae:	e020      	b.n	8009df2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8009db0:	4b18      	ldr	r3, [pc, #96]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009db8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dbc:	d106      	bne.n	8009dcc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8009dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009dc4:	d102      	bne.n	8009dcc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8009dc6:	4b15      	ldr	r3, [pc, #84]	@ (8009e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8009dc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dca:	e012      	b.n	8009df2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8009dcc:	4b11      	ldr	r3, [pc, #68]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009dce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009dd2:	f003 0302 	and.w	r3, r3, #2
 8009dd6:	2b02      	cmp	r3, #2
 8009dd8:	d107      	bne.n	8009dea <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8009dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ddc:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8009de0:	d103      	bne.n	8009dea <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8009de2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009de6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009de8:	e003      	b.n	8009df2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8009dea:	2300      	movs	r3, #0
 8009dec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009dee:	f001 bcae 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009df2:	f001 bcac 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8009df6:	4b07      	ldr	r3, [pc, #28]	@ (8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009df8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009dfc:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8009e00:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8009e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d10b      	bne.n	8009e20 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009e08:	f7fc fd46 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 8009e0c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8009e0e:	f001 bc9e 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009e12:	bf00      	nop
 8009e14:	44020c00 	.word	0x44020c00
 8009e18:	03d09000 	.word	0x03d09000
 8009e1c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8009e20:	4ba0      	ldr	r3, [pc, #640]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009e28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e2c:	d10b      	bne.n	8009e46 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8009e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e30:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009e34:	d107      	bne.n	8009e46 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e36:	f107 0314 	add.w	r3, r7, #20
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	f7fe fe64 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009e40:	69bb      	ldr	r3, [r7, #24]
 8009e42:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e44:	e047      	b.n	8009ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8009e46:	4b97      	ldr	r3, [pc, #604]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009e4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e52:	d10b      	bne.n	8009e6c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8009e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e56:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009e5a:	d107      	bne.n	8009e6c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e5c:	f107 0308 	add.w	r3, r7, #8
 8009e60:	4618      	mov	r0, r3
 8009e62:	f7fe ffbd 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e6a:	e034      	b.n	8009ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8009e6c:	4b8d      	ldr	r3, [pc, #564]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f003 0302 	and.w	r3, r3, #2
 8009e74:	2b02      	cmp	r3, #2
 8009e76:	d10d      	bne.n	8009e94 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8009e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e7a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009e7e:	d109      	bne.n	8009e94 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009e80:	4b88      	ldr	r3, [pc, #544]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	08db      	lsrs	r3, r3, #3
 8009e86:	f003 0303 	and.w	r3, r3, #3
 8009e8a:	4a87      	ldr	r2, [pc, #540]	@ (800a0a8 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8009e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8009e90:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e92:	e020      	b.n	8009ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8009e94:	4b83      	ldr	r3, [pc, #524]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009e9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ea0:	d106      	bne.n	8009eb0 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8009ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ea4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ea8:	d102      	bne.n	8009eb0 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8009eaa:	4b80      	ldr	r3, [pc, #512]	@ (800a0ac <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8009eac:	637b      	str	r3, [r7, #52]	@ 0x34
 8009eae:	e012      	b.n	8009ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8009eb0:	4b7c      	ldr	r3, [pc, #496]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009eb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009eb6:	f003 0302 	and.w	r3, r3, #2
 8009eba:	2b02      	cmp	r3, #2
 8009ebc:	d107      	bne.n	8009ece <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8009ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8009ec4:	d103      	bne.n	8009ece <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8009ec6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009eca:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ecc:	e003      	b.n	8009ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009ed2:	f001 bc3c 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009ed6:	f001 bc3a 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8009eda:	4b72      	ldr	r3, [pc, #456]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009edc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009ee0:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8009ee4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8009ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d104      	bne.n	8009ef6 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009eec:	f7fc fcd4 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 8009ef0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8009ef2:	f001 bc2c 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8009ef6:	4b6b      	ldr	r3, [pc, #428]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009efe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f02:	d10b      	bne.n	8009f1c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8009f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009f0a:	d107      	bne.n	8009f1c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f0c:	f107 0314 	add.w	r3, r7, #20
 8009f10:	4618      	mov	r0, r3
 8009f12:	f7fe fdf9 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009f16:	69bb      	ldr	r3, [r7, #24]
 8009f18:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f1a:	e047      	b.n	8009fac <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8009f1c:	4b61      	ldr	r3, [pc, #388]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009f24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f28:	d10b      	bne.n	8009f42 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8009f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009f30:	d107      	bne.n	8009f42 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f32:	f107 0308 	add.w	r3, r7, #8
 8009f36:	4618      	mov	r0, r3
 8009f38:	f7fe ff52 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f40:	e034      	b.n	8009fac <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8009f42:	4b58      	ldr	r3, [pc, #352]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f003 0302 	and.w	r3, r3, #2
 8009f4a:	2b02      	cmp	r3, #2
 8009f4c:	d10d      	bne.n	8009f6a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8009f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f50:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009f54:	d109      	bne.n	8009f6a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009f56:	4b53      	ldr	r3, [pc, #332]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	08db      	lsrs	r3, r3, #3
 8009f5c:	f003 0303 	and.w	r3, r3, #3
 8009f60:	4a51      	ldr	r2, [pc, #324]	@ (800a0a8 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8009f62:	fa22 f303 	lsr.w	r3, r2, r3
 8009f66:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f68:	e020      	b.n	8009fac <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8009f6a:	4b4e      	ldr	r3, [pc, #312]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f76:	d106      	bne.n	8009f86 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8009f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f7a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009f7e:	d102      	bne.n	8009f86 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8009f80:	4b4a      	ldr	r3, [pc, #296]	@ (800a0ac <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8009f82:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f84:	e012      	b.n	8009fac <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8009f86:	4b47      	ldr	r3, [pc, #284]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009f88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009f8c:	f003 0302 	and.w	r3, r3, #2
 8009f90:	2b02      	cmp	r3, #2
 8009f92:	d107      	bne.n	8009fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8009f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f96:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8009f9a:	d103      	bne.n	8009fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8009f9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009fa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fa2:	e003      	b.n	8009fac <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009fa8:	f001 bbd1 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009fac:	f001 bbcf 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8009fb0:	4b3c      	ldr	r3, [pc, #240]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009fb2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009fb6:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009fba:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8009fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d104      	bne.n	8009fcc <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009fc2:	f7fc fc69 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 8009fc6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8009fc8:	f001 bbc1 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8009fcc:	4b35      	ldr	r3, [pc, #212]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009fd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009fd8:	d10b      	bne.n	8009ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8009fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009fe0:	d107      	bne.n	8009ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fe2:	f107 0314 	add.w	r3, r7, #20
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f7fe fd8e 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009fec:	69bb      	ldr	r3, [r7, #24]
 8009fee:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ff0:	e047      	b.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8009ff2:	4b2c      	ldr	r3, [pc, #176]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009ffa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ffe:	d10b      	bne.n	800a018 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 800a000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a002:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a006:	d107      	bne.n	800a018 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a008:	f107 0308 	add.w	r3, r7, #8
 800a00c:	4618      	mov	r0, r3
 800a00e:	f7fe fee7 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	637b      	str	r3, [r7, #52]	@ 0x34
 800a016:	e034      	b.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 800a018:	4b22      	ldr	r3, [pc, #136]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f003 0302 	and.w	r3, r3, #2
 800a020:	2b02      	cmp	r3, #2
 800a022:	d10d      	bne.n	800a040 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 800a024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a026:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a02a:	d109      	bne.n	800a040 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a02c:	4b1d      	ldr	r3, [pc, #116]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	08db      	lsrs	r3, r3, #3
 800a032:	f003 0303 	and.w	r3, r3, #3
 800a036:	4a1c      	ldr	r2, [pc, #112]	@ (800a0a8 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800a038:	fa22 f303 	lsr.w	r3, r2, r3
 800a03c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a03e:	e020      	b.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 800a040:	4b18      	ldr	r3, [pc, #96]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a048:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a04c:	d106      	bne.n	800a05c <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 800a04e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a050:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a054:	d102      	bne.n	800a05c <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 800a056:	4b15      	ldr	r3, [pc, #84]	@ (800a0ac <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800a058:	637b      	str	r3, [r7, #52]	@ 0x34
 800a05a:	e012      	b.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 800a05c:	4b11      	ldr	r3, [pc, #68]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800a05e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a062:	f003 0302 	and.w	r3, r3, #2
 800a066:	2b02      	cmp	r3, #2
 800a068:	d107      	bne.n	800a07a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 800a06a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a06c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a070:	d103      	bne.n	800a07a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 800a072:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a076:	637b      	str	r3, [r7, #52]	@ 0x34
 800a078:	e003      	b.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 800a07a:	2300      	movs	r3, #0
 800a07c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a07e:	f001 bb66 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a082:	f001 bb64 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 800a086:	4b07      	ldr	r3, [pc, #28]	@ (800a0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800a088:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a08c:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 800a090:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800a092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a094:	2b00      	cmp	r3, #0
 800a096:	d10b      	bne.n	800a0b0 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a098:	f7fc fbfe 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 800a09c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 800a09e:	f001 bb56 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a0a2:	bf00      	nop
 800a0a4:	44020c00 	.word	0x44020c00
 800a0a8:	03d09000 	.word	0x03d09000
 800a0ac:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 800a0b0:	4ba1      	ldr	r3, [pc, #644]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a0b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a0bc:	d10b      	bne.n	800a0d6 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 800a0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a0c4:	d107      	bne.n	800a0d6 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0c6:	f107 0314 	add.w	r3, r7, #20
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f7fe fd1c 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a0d0:	69bb      	ldr	r3, [r7, #24]
 800a0d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0d4:	e047      	b.n	800a166 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 800a0d6:	4b98      	ldr	r3, [pc, #608]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a0de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0e2:	d10b      	bne.n	800a0fc <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 800a0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0ea:	d107      	bne.n	800a0fc <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0ec:	f107 0308 	add.w	r3, r7, #8
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f7fe fe75 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0fa:	e034      	b.n	800a166 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 800a0fc:	4b8e      	ldr	r3, [pc, #568]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f003 0302 	and.w	r3, r3, #2
 800a104:	2b02      	cmp	r3, #2
 800a106:	d10d      	bne.n	800a124 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 800a108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a10a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800a10e:	d109      	bne.n	800a124 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a110:	4b89      	ldr	r3, [pc, #548]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	08db      	lsrs	r3, r3, #3
 800a116:	f003 0303 	and.w	r3, r3, #3
 800a11a:	4a88      	ldr	r2, [pc, #544]	@ (800a33c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800a11c:	fa22 f303 	lsr.w	r3, r2, r3
 800a120:	637b      	str	r3, [r7, #52]	@ 0x34
 800a122:	e020      	b.n	800a166 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 800a124:	4b84      	ldr	r3, [pc, #528]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a12c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a130:	d106      	bne.n	800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 800a132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a134:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a138:	d102      	bne.n	800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 800a13a:	4b81      	ldr	r3, [pc, #516]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800a13c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a13e:	e012      	b.n	800a166 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 800a140:	4b7d      	ldr	r3, [pc, #500]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a142:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a146:	f003 0302 	and.w	r3, r3, #2
 800a14a:	2b02      	cmp	r3, #2
 800a14c:	d107      	bne.n	800a15e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 800a14e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a150:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800a154:	d103      	bne.n	800a15e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 800a156:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a15a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a15c:	e003      	b.n	800a166 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 800a15e:	2300      	movs	r3, #0
 800a160:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a162:	f001 baf4 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a166:	f001 baf2 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 800a16a:	4b73      	ldr	r3, [pc, #460]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a16c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a170:	f003 0307 	and.w	r3, r3, #7
 800a174:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 800a176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d104      	bne.n	800a186 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a17c:	f7fc fb8c 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 800a180:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 800a182:	f001 bae4 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 800a186:	4b6c      	ldr	r3, [pc, #432]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a18e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a192:	d10a      	bne.n	800a1aa <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 800a194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a196:	2b01      	cmp	r3, #1
 800a198:	d107      	bne.n	800a1aa <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a19a:	f107 0314 	add.w	r3, r7, #20
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f7fe fcb2 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a1a4:	69bb      	ldr	r3, [r7, #24]
 800a1a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1a8:	e043      	b.n	800a232 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 800a1aa:	4b63      	ldr	r3, [pc, #396]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a1b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1b6:	d10a      	bne.n	800a1ce <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 800a1b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ba:	2b02      	cmp	r3, #2
 800a1bc:	d107      	bne.n	800a1ce <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a1be:	f107 0308 	add.w	r3, r7, #8
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f7fe fe0c 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1cc:	e031      	b.n	800a232 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 800a1ce:	4b5a      	ldr	r3, [pc, #360]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f003 0302 	and.w	r3, r3, #2
 800a1d6:	2b02      	cmp	r3, #2
 800a1d8:	d10c      	bne.n	800a1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 800a1da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1dc:	2b03      	cmp	r3, #3
 800a1de:	d109      	bne.n	800a1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a1e0:	4b55      	ldr	r3, [pc, #340]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	08db      	lsrs	r3, r3, #3
 800a1e6:	f003 0303 	and.w	r3, r3, #3
 800a1ea:	4a54      	ldr	r2, [pc, #336]	@ (800a33c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800a1ec:	fa22 f303 	lsr.w	r3, r2, r3
 800a1f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1f2:	e01e      	b.n	800a232 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 800a1f4:	4b50      	ldr	r3, [pc, #320]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a1fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a200:	d105      	bne.n	800a20e <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 800a202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a204:	2b04      	cmp	r3, #4
 800a206:	d102      	bne.n	800a20e <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 800a208:	4b4d      	ldr	r3, [pc, #308]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800a20a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a20c:	e011      	b.n	800a232 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 800a20e:	4b4a      	ldr	r3, [pc, #296]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a210:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a214:	f003 0302 	and.w	r3, r3, #2
 800a218:	2b02      	cmp	r3, #2
 800a21a:	d106      	bne.n	800a22a <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 800a21c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a21e:	2b05      	cmp	r3, #5
 800a220:	d103      	bne.n	800a22a <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 800a222:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a226:	637b      	str	r3, [r7, #52]	@ 0x34
 800a228:	e003      	b.n	800a232 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 800a22a:	2300      	movs	r3, #0
 800a22c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a22e:	f001 ba8e 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a232:	f001 ba8c 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 800a236:	4b40      	ldr	r3, [pc, #256]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a238:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a23c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a240:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 800a242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a244:	2b00      	cmp	r3, #0
 800a246:	d104      	bne.n	800a252 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a248:	f7fc fb26 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 800a24c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 800a24e:	f001 ba7e 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 800a252:	4b39      	ldr	r3, [pc, #228]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a25a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a25e:	d10a      	bne.n	800a276 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 800a260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a262:	2b10      	cmp	r3, #16
 800a264:	d107      	bne.n	800a276 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a266:	f107 0314 	add.w	r3, r7, #20
 800a26a:	4618      	mov	r0, r3
 800a26c:	f7fe fc4c 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a270:	69bb      	ldr	r3, [r7, #24]
 800a272:	637b      	str	r3, [r7, #52]	@ 0x34
 800a274:	e043      	b.n	800a2fe <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 800a276:	4b30      	ldr	r3, [pc, #192]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a27e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a282:	d10a      	bne.n	800a29a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 800a284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a286:	2b20      	cmp	r3, #32
 800a288:	d107      	bne.n	800a29a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a28a:	f107 0308 	add.w	r3, r7, #8
 800a28e:	4618      	mov	r0, r3
 800a290:	f7fe fda6 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	637b      	str	r3, [r7, #52]	@ 0x34
 800a298:	e031      	b.n	800a2fe <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800a29a:	4b27      	ldr	r3, [pc, #156]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f003 0302 	and.w	r3, r3, #2
 800a2a2:	2b02      	cmp	r3, #2
 800a2a4:	d10c      	bne.n	800a2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 800a2a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2a8:	2b30      	cmp	r3, #48	@ 0x30
 800a2aa:	d109      	bne.n	800a2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a2ac:	4b22      	ldr	r3, [pc, #136]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	08db      	lsrs	r3, r3, #3
 800a2b2:	f003 0303 	and.w	r3, r3, #3
 800a2b6:	4a21      	ldr	r2, [pc, #132]	@ (800a33c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800a2b8:	fa22 f303 	lsr.w	r3, r2, r3
 800a2bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2be:	e01e      	b.n	800a2fe <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 800a2c0:	4b1d      	ldr	r3, [pc, #116]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2cc:	d105      	bne.n	800a2da <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 800a2ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2d0:	2b40      	cmp	r3, #64	@ 0x40
 800a2d2:	d102      	bne.n	800a2da <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 800a2d4:	4b1a      	ldr	r3, [pc, #104]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800a2d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2d8:	e011      	b.n	800a2fe <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800a2da:	4b17      	ldr	r3, [pc, #92]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a2dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a2e0:	f003 0302 	and.w	r3, r3, #2
 800a2e4:	2b02      	cmp	r3, #2
 800a2e6:	d106      	bne.n	800a2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 800a2e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2ea:	2b50      	cmp	r3, #80	@ 0x50
 800a2ec:	d103      	bne.n	800a2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 800a2ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a2f2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2f4:	e003      	b.n	800a2fe <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a2fa:	f001 ba28 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a2fe:	f001 ba26 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800a302:	4b0d      	ldr	r3, [pc, #52]	@ (800a338 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a304:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a308:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a30c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800a30e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a310:	2b00      	cmp	r3, #0
 800a312:	d104      	bne.n	800a31e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800a314:	f7fc faec 	bl	80068f0 <HAL_RCC_GetPCLK3Freq>
 800a318:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800a31a:	f001 ba18 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800a31e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a320:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a324:	d10e      	bne.n	800a344 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a326:	f107 0314 	add.w	r3, r7, #20
 800a32a:	4618      	mov	r0, r3
 800a32c:	f7fe fbec 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a330:	69bb      	ldr	r3, [r7, #24]
 800a332:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a334:	f001 ba0b 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a338:	44020c00 	.word	0x44020c00
 800a33c:	03d09000 	.word	0x03d09000
 800a340:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 800a344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a346:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a34a:	d108      	bne.n	800a35e <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a34c:	f107 0308 	add.w	r3, r7, #8
 800a350:	4618      	mov	r0, r3
 800a352:	f7fe fd45 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a35a:	f001 b9f8 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800a35e:	4ba4      	ldr	r3, [pc, #656]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f003 0302 	and.w	r3, r3, #2
 800a366:	2b02      	cmp	r3, #2
 800a368:	d10d      	bne.n	800a386 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800a36a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a36c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a370:	d109      	bne.n	800a386 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a372:	4b9f      	ldr	r3, [pc, #636]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	08db      	lsrs	r3, r3, #3
 800a378:	f003 0303 	and.w	r3, r3, #3
 800a37c:	4a9d      	ldr	r2, [pc, #628]	@ (800a5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800a37e:	fa22 f303 	lsr.w	r3, r2, r3
 800a382:	637b      	str	r3, [r7, #52]	@ 0x34
 800a384:	e020      	b.n	800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800a386:	4b9a      	ldr	r3, [pc, #616]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a38e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a392:	d106      	bne.n	800a3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 800a394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a396:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a39a:	d102      	bne.n	800a3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 800a39c:	4b96      	ldr	r3, [pc, #600]	@ (800a5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800a39e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3a0:	e012      	b.n	800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800a3a2:	4b93      	ldr	r3, [pc, #588]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a3a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a3a8:	f003 0302 	and.w	r3, r3, #2
 800a3ac:	2b02      	cmp	r3, #2
 800a3ae:	d107      	bne.n	800a3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 800a3b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3b2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a3b6:	d103      	bne.n	800a3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 800a3b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3be:	e003      	b.n	800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a3c4:	f001 b9c3 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a3c8:	f001 b9c1 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800a3cc:	4b88      	ldr	r3, [pc, #544]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a3ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a3d2:	f003 0307 	and.w	r3, r3, #7
 800a3d6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800a3d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d104      	bne.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800a3de:	f7fc fa3f 	bl	8006860 <HAL_RCC_GetHCLKFreq>
 800a3e2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800a3e4:	f001 b9b3 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800a3e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ea:	2b01      	cmp	r3, #1
 800a3ec:	d104      	bne.n	800a3f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 800a3ee:	f7fc f90b 	bl	8006608 <HAL_RCC_GetSysClockFreq>
 800a3f2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800a3f4:	f001 b9ab 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800a3f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3fa:	2b02      	cmp	r3, #2
 800a3fc:	d108      	bne.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3fe:	f107 0314 	add.w	r3, r7, #20
 800a402:	4618      	mov	r0, r3
 800a404:	f7fe fb80 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a408:	69fb      	ldr	r3, [r7, #28]
 800a40a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a40c:	f001 b99f 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800a410:	4b77      	ldr	r3, [pc, #476]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a418:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a41c:	d105      	bne.n	800a42a <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 800a41e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a420:	2b03      	cmp	r3, #3
 800a422:	d102      	bne.n	800a42a <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 800a424:	4b75      	ldr	r3, [pc, #468]	@ (800a5fc <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 800a426:	637b      	str	r3, [r7, #52]	@ 0x34
 800a428:	e023      	b.n	800a472 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800a42a:	4b71      	ldr	r3, [pc, #452]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f003 0302 	and.w	r3, r3, #2
 800a432:	2b02      	cmp	r3, #2
 800a434:	d10c      	bne.n	800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 800a436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a438:	2b04      	cmp	r3, #4
 800a43a:	d109      	bne.n	800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a43c:	4b6c      	ldr	r3, [pc, #432]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	08db      	lsrs	r3, r3, #3
 800a442:	f003 0303 	and.w	r3, r3, #3
 800a446:	4a6b      	ldr	r2, [pc, #428]	@ (800a5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800a448:	fa22 f303 	lsr.w	r3, r2, r3
 800a44c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a44e:	e010      	b.n	800a472 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800a450:	4b67      	ldr	r3, [pc, #412]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a45c:	d105      	bne.n	800a46a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 800a45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a460:	2b05      	cmp	r3, #5
 800a462:	d102      	bne.n	800a46a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 800a464:	4b64      	ldr	r3, [pc, #400]	@ (800a5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800a466:	637b      	str	r3, [r7, #52]	@ 0x34
 800a468:	e003      	b.n	800a472 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 800a46a:	2300      	movs	r3, #0
 800a46c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a46e:	f001 b96e 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a472:	f001 b96c 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800a476:	4b5e      	ldr	r3, [pc, #376]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a478:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a47c:	f003 0308 	and.w	r3, r3, #8
 800a480:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800a482:	4b5b      	ldr	r3, [pc, #364]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a484:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a488:	f003 0302 	and.w	r3, r3, #2
 800a48c:	2b02      	cmp	r3, #2
 800a48e:	d106      	bne.n	800a49e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 800a490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a492:	2b00      	cmp	r3, #0
 800a494:	d103      	bne.n	800a49e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 800a496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a49a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a49c:	e012      	b.n	800a4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800a49e:	4b54      	ldr	r3, [pc, #336]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a4a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a4a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a4a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a4ac:	d106      	bne.n	800a4bc <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 800a4ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b0:	2b08      	cmp	r3, #8
 800a4b2:	d103      	bne.n	800a4bc <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 800a4b4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a4b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4ba:	e003      	b.n	800a4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800a4c0:	f001 b945 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a4c4:	f001 b943 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800a4c8:	4b49      	ldr	r3, [pc, #292]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a4ca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a4ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a4d2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800a4d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d104      	bne.n	800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a4da:	f7fc f9dd 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 800a4de:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800a4e0:	f001 b935 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 800a4e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4ea:	d108      	bne.n	800a4fe <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4ec:	f107 0308 	add.w	r3, r7, #8
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f7fe fc75 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a4f6:	693b      	ldr	r3, [r7, #16]
 800a4f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a4fa:	f001 b928 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800a4fe:	4b3c      	ldr	r3, [pc, #240]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f003 0302 	and.w	r3, r3, #2
 800a506:	2b02      	cmp	r3, #2
 800a508:	d10d      	bne.n	800a526 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 800a50a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a50c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a510:	d109      	bne.n	800a526 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a512:	4b37      	ldr	r3, [pc, #220]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	08db      	lsrs	r3, r3, #3
 800a518:	f003 0303 	and.w	r3, r3, #3
 800a51c:	4a35      	ldr	r2, [pc, #212]	@ (800a5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800a51e:	fa22 f303 	lsr.w	r3, r2, r3
 800a522:	637b      	str	r3, [r7, #52]	@ 0x34
 800a524:	e011      	b.n	800a54a <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800a526:	4b32      	ldr	r3, [pc, #200]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a52e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a532:	d106      	bne.n	800a542 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 800a534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a536:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a53a:	d102      	bne.n	800a542 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 800a53c:	4b2e      	ldr	r3, [pc, #184]	@ (800a5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800a53e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a540:	e003      	b.n	800a54a <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 800a542:	2300      	movs	r3, #0
 800a544:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a546:	f001 b902 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a54a:	f001 b900 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800a54e:	4b28      	ldr	r3, [pc, #160]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a550:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a554:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800a558:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800a55a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d104      	bne.n	800a56a <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a560:	f7fc f99a 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 800a564:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800a566:	f001 b8f2 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800a56a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a56c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a570:	d108      	bne.n	800a584 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a572:	f107 0308 	add.w	r3, r7, #8
 800a576:	4618      	mov	r0, r3
 800a578:	f7fe fc32 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a57c:	693b      	ldr	r3, [r7, #16]
 800a57e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a580:	f001 b8e5 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800a584:	4b1a      	ldr	r3, [pc, #104]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f003 0302 	and.w	r3, r3, #2
 800a58c:	2b02      	cmp	r3, #2
 800a58e:	d10d      	bne.n	800a5ac <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 800a590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a592:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a596:	d109      	bne.n	800a5ac <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a598:	4b15      	ldr	r3, [pc, #84]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	08db      	lsrs	r3, r3, #3
 800a59e:	f003 0303 	and.w	r3, r3, #3
 800a5a2:	4a14      	ldr	r2, [pc, #80]	@ (800a5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800a5a4:	fa22 f303 	lsr.w	r3, r2, r3
 800a5a8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5aa:	e011      	b.n	800a5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800a5ac:	4b10      	ldr	r3, [pc, #64]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5b8:	d106      	bne.n	800a5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 800a5ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5bc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a5c0:	d102      	bne.n	800a5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 800a5c2:	4b0d      	ldr	r3, [pc, #52]	@ (800a5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800a5c4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5c6:	e003      	b.n	800a5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a5cc:	f001 b8bf 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a5d0:	f001 b8bd 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800a5d4:	4b06      	ldr	r3, [pc, #24]	@ (800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a5d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a5da:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800a5de:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800a5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d10c      	bne.n	800a600 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800a5e6:	f7fc f983 	bl	80068f0 <HAL_RCC_GetPCLK3Freq>
 800a5ea:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 800a5ec:	f001 b8af 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a5f0:	44020c00 	.word	0x44020c00
 800a5f4:	03d09000 	.word	0x03d09000
 800a5f8:	003d0900 	.word	0x003d0900
 800a5fc:	007a1200 	.word	0x007a1200
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800a600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a602:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a606:	d108      	bne.n	800a61a <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a608:	f107 0308 	add.w	r3, r7, #8
 800a60c:	4618      	mov	r0, r3
 800a60e:	f7fe fbe7 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a616:	f001 b89a 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800a61a:	4b9f      	ldr	r3, [pc, #636]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f003 0302 	and.w	r3, r3, #2
 800a622:	2b02      	cmp	r3, #2
 800a624:	d10d      	bne.n	800a642 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 800a626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a628:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a62c:	d109      	bne.n	800a642 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a62e:	4b9a      	ldr	r3, [pc, #616]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	08db      	lsrs	r3, r3, #3
 800a634:	f003 0303 	and.w	r3, r3, #3
 800a638:	4a98      	ldr	r2, [pc, #608]	@ (800a89c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a63a:	fa22 f303 	lsr.w	r3, r2, r3
 800a63e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a640:	e011      	b.n	800a666 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800a642:	4b95      	ldr	r3, [pc, #596]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a64a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a64e:	d106      	bne.n	800a65e <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 800a650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a652:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a656:	d102      	bne.n	800a65e <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 800a658:	4b91      	ldr	r3, [pc, #580]	@ (800a8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800a65a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a65c:	e003      	b.n	800a666 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 800a65e:	2300      	movs	r3, #0
 800a660:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a662:	f001 b874 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a666:	f001 b872 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800a66a:	4b8b      	ldr	r3, [pc, #556]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a66c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a670:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800a674:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800a676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d104      	bne.n	800a686 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800a67c:	f7fc f938 	bl	80068f0 <HAL_RCC_GetPCLK3Freq>
 800a680:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800a682:	f001 b864 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800a686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a688:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a68c:	d108      	bne.n	800a6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a68e:	f107 0308 	add.w	r3, r7, #8
 800a692:	4618      	mov	r0, r3
 800a694:	f7fe fba4 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a698:	693b      	ldr	r3, [r7, #16]
 800a69a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a69c:	f001 b857 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800a6a0:	4b7d      	ldr	r3, [pc, #500]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f003 0302 	and.w	r3, r3, #2
 800a6a8:	2b02      	cmp	r3, #2
 800a6aa:	d10d      	bne.n	800a6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 800a6ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a6b2:	d109      	bne.n	800a6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a6b4:	4b78      	ldr	r3, [pc, #480]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	08db      	lsrs	r3, r3, #3
 800a6ba:	f003 0303 	and.w	r3, r3, #3
 800a6be:	4a77      	ldr	r2, [pc, #476]	@ (800a89c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a6c0:	fa22 f303 	lsr.w	r3, r2, r3
 800a6c4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6c6:	e011      	b.n	800a6ec <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800a6c8:	4b73      	ldr	r3, [pc, #460]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a6d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6d4:	d106      	bne.n	800a6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 800a6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a6dc:	d102      	bne.n	800a6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 800a6de:	4b70      	ldr	r3, [pc, #448]	@ (800a8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800a6e0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6e2:	e003      	b.n	800a6ec <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a6e8:	f001 b831 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a6ec:	f001 b82f 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800a6f0:	4b69      	ldr	r3, [pc, #420]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a6f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a6f6:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800a6fa:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800a6fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d104      	bne.n	800a70c <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a702:	f7fc f8c9 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 800a706:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800a708:	f001 b821 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800a70c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a70e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a712:	d108      	bne.n	800a726 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a714:	f107 0308 	add.w	r3, r7, #8
 800a718:	4618      	mov	r0, r3
 800a71a:	f7fe fb61 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a71e:	693b      	ldr	r3, [r7, #16]
 800a720:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a722:	f001 b814 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800a726:	4b5c      	ldr	r3, [pc, #368]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f003 0302 	and.w	r3, r3, #2
 800a72e:	2b02      	cmp	r3, #2
 800a730:	d10e      	bne.n	800a750 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 800a732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a734:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a738:	d10a      	bne.n	800a750 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a73a:	4b57      	ldr	r3, [pc, #348]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	08db      	lsrs	r3, r3, #3
 800a740:	f003 0303 	and.w	r3, r3, #3
 800a744:	4a55      	ldr	r2, [pc, #340]	@ (800a89c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a746:	fa22 f303 	lsr.w	r3, r2, r3
 800a74a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a74c:	f000 bfff 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800a750:	2300      	movs	r3, #0
 800a752:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a754:	f000 bffb 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a758:	4b4f      	ldr	r3, [pc, #316]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a75a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a75e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a762:	633b      	str	r3, [r7, #48]	@ 0x30
 800a764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a766:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a76a:	d056      	beq.n	800a81a <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 800a76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a76e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a772:	f200 808b 	bhi.w	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a778:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a77c:	d03e      	beq.n	800a7fc <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 800a77e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a780:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a784:	f200 8082 	bhi.w	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a78a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a78e:	d027      	beq.n	800a7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 800a790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a792:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a796:	d879      	bhi.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a79a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a79e:	d017      	beq.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 800a7a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7a6:	d871      	bhi.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a7a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d004      	beq.n	800a7b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 800a7ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7b4:	d004      	beq.n	800a7c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800a7b6:	e069      	b.n	800a88c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a7b8:	f7fc f89a 	bl	80068f0 <HAL_RCC_GetPCLK3Freq>
 800a7bc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a7be:	e068      	b.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7c0:	f107 0314 	add.w	r3, r7, #20
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	f7fe f99f 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a7ce:	e060      	b.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7d0:	f107 0308 	add.w	r3, r7, #8
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	f7fe fb03 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a7da:	693b      	ldr	r3, [r7, #16]
 800a7dc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a7de:	e058      	b.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a7e0:	4b2d      	ldr	r3, [pc, #180]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a7e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a7e6:	f003 0302 	and.w	r3, r3, #2
 800a7ea:	2b02      	cmp	r3, #2
 800a7ec:	d103      	bne.n	800a7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 800a7ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a7f2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a7f4:	e04d      	b.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a7fa:	e04a      	b.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a7fc:	4b26      	ldr	r3, [pc, #152]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a7fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a802:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a806:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a80a:	d103      	bne.n	800a814 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 800a80c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a810:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a812:	e03e      	b.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800a814:	2300      	movs	r3, #0
 800a816:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a818:	e03b      	b.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a81a:	4b1f      	ldr	r3, [pc, #124]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a81c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a820:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a824:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a826:	4b1c      	ldr	r3, [pc, #112]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f003 0302 	and.w	r3, r3, #2
 800a82e:	2b02      	cmp	r3, #2
 800a830:	d10c      	bne.n	800a84c <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 800a832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a834:	2b00      	cmp	r3, #0
 800a836:	d109      	bne.n	800a84c <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a838:	4b17      	ldr	r3, [pc, #92]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	08db      	lsrs	r3, r3, #3
 800a83e:	f003 0303 	and.w	r3, r3, #3
 800a842:	4a16      	ldr	r2, [pc, #88]	@ (800a89c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a844:	fa22 f303 	lsr.w	r3, r2, r3
 800a848:	637b      	str	r3, [r7, #52]	@ 0x34
 800a84a:	e01e      	b.n	800a88a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a84c:	4b12      	ldr	r3, [pc, #72]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a854:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a858:	d106      	bne.n	800a868 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 800a85a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a85c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a860:	d102      	bne.n	800a868 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a862:	4b0f      	ldr	r3, [pc, #60]	@ (800a8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800a864:	637b      	str	r3, [r7, #52]	@ 0x34
 800a866:	e010      	b.n	800a88a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a868:	4b0b      	ldr	r3, [pc, #44]	@ (800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a870:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a874:	d106      	bne.n	800a884 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 800a876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a878:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a87c:	d102      	bne.n	800a884 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a87e:	4b09      	ldr	r3, [pc, #36]	@ (800a8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 800a880:	637b      	str	r3, [r7, #52]	@ 0x34
 800a882:	e002      	b.n	800a88a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a884:	2300      	movs	r3, #0
 800a886:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a888:	e003      	b.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 800a88a:	e002      	b.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 800a88c:	2300      	movs	r3, #0
 800a88e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a890:	bf00      	nop
          }
        }
        break;
 800a892:	f000 bf5c 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a896:	bf00      	nop
 800a898:	44020c00 	.word	0x44020c00
 800a89c:	03d09000 	.word	0x03d09000
 800a8a0:	003d0900 	.word	0x003d0900
 800a8a4:	007a1200 	.word	0x007a1200

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800a8a8:	4b9e      	ldr	r3, [pc, #632]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a8aa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a8ae:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a8b2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a8b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a8ba:	d056      	beq.n	800a96a <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 800a8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8be:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a8c2:	f200 808b 	bhi.w	800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a8cc:	d03e      	beq.n	800a94c <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 800a8ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a8d4:	f200 8082 	bhi.w	800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a8d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8da:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a8de:	d027      	beq.n	800a930 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 800a8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8e2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a8e6:	d879      	bhi.n	800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a8e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8ee:	d017      	beq.n	800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 800a8f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8f6:	d871      	bhi.n	800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a8f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d004      	beq.n	800a908 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 800a8fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a900:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a904:	d004      	beq.n	800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 800a906:	e069      	b.n	800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800a908:	f7fb ffc6 	bl	8006898 <HAL_RCC_GetPCLK1Freq>
 800a90c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a90e:	e068      	b.n	800a9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a910:	f107 0314 	add.w	r3, r7, #20
 800a914:	4618      	mov	r0, r3
 800a916:	f7fe f8f7 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a91a:	697b      	ldr	r3, [r7, #20]
 800a91c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a91e:	e060      	b.n	800a9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a920:	f107 0308 	add.w	r3, r7, #8
 800a924:	4618      	mov	r0, r3
 800a926:	f7fe fa5b 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a92a:	693b      	ldr	r3, [r7, #16]
 800a92c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a92e:	e058      	b.n	800a9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a930:	4b7c      	ldr	r3, [pc, #496]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a932:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a936:	f003 0302 	and.w	r3, r3, #2
 800a93a:	2b02      	cmp	r3, #2
 800a93c:	d103      	bne.n	800a946 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 800a93e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a942:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a944:	e04d      	b.n	800a9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800a946:	2300      	movs	r3, #0
 800a948:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a94a:	e04a      	b.n	800a9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a94c:	4b75      	ldr	r3, [pc, #468]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a94e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a952:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a956:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a95a:	d103      	bne.n	800a964 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 800a95c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a960:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a962:	e03e      	b.n	800a9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800a964:	2300      	movs	r3, #0
 800a966:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a968:	e03b      	b.n	800a9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a96a:	4b6e      	ldr	r3, [pc, #440]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a96c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a970:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a974:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a976:	4b6b      	ldr	r3, [pc, #428]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f003 0302 	and.w	r3, r3, #2
 800a97e:	2b02      	cmp	r3, #2
 800a980:	d10c      	bne.n	800a99c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 800a982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a984:	2b00      	cmp	r3, #0
 800a986:	d109      	bne.n	800a99c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a988:	4b66      	ldr	r3, [pc, #408]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	08db      	lsrs	r3, r3, #3
 800a98e:	f003 0303 	and.w	r3, r3, #3
 800a992:	4a65      	ldr	r2, [pc, #404]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800a994:	fa22 f303 	lsr.w	r3, r2, r3
 800a998:	637b      	str	r3, [r7, #52]	@ 0x34
 800a99a:	e01e      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a99c:	4b61      	ldr	r3, [pc, #388]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a9a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9a8:	d106      	bne.n	800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 800a9aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9b0:	d102      	bne.n	800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a9b2:	4b5e      	ldr	r3, [pc, #376]	@ (800ab2c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800a9b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9b6:	e010      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a9b8:	4b5a      	ldr	r3, [pc, #360]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9c4:	d106      	bne.n	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800a9c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a9cc:	d102      	bne.n	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a9ce:	4b58      	ldr	r3, [pc, #352]	@ (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800a9d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9d2:	e002      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a9d8:	e003      	b.n	800a9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 800a9da:	e002      	b.n	800a9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a9e0:	bf00      	nop
          }
        }
        break;
 800a9e2:	f000 beb4 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800a9e6:	4b4f      	ldr	r3, [pc, #316]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a9e8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a9ec:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a9f0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a9f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a9f8:	d056      	beq.n	800aaa8 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 800a9fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800aa00:	f200 808b 	bhi.w	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800aa04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa06:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800aa0a:	d03e      	beq.n	800aa8a <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 800aa0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800aa12:	f200 8082 	bhi.w	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800aa16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa18:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800aa1c:	d027      	beq.n	800aa6e <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 800aa1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa20:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800aa24:	d879      	bhi.n	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800aa26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa2c:	d017      	beq.n	800aa5e <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 800aa2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa34:	d871      	bhi.n	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800aa36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d004      	beq.n	800aa46 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 800aa3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa42:	d004      	beq.n	800aa4e <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 800aa44:	e069      	b.n	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>

        switch (srcclk)
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800aa46:	f7fb ff53 	bl	80068f0 <HAL_RCC_GetPCLK3Freq>
 800aa4a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800aa4c:	e068      	b.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa4e:	f107 0314 	add.w	r3, r7, #20
 800aa52:	4618      	mov	r0, r3
 800aa54:	f7fe f858 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa5c:	e060      	b.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa5e:	f107 0308 	add.w	r3, r7, #8
 800aa62:	4618      	mov	r0, r3
 800aa64:	f7fe f9bc 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800aa68:	693b      	ldr	r3, [r7, #16]
 800aa6a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa6c:	e058      	b.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800aa6e:	4b2d      	ldr	r3, [pc, #180]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800aa70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800aa74:	f003 0302 	and.w	r3, r3, #2
 800aa78:	2b02      	cmp	r3, #2
 800aa7a:	d103      	bne.n	800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 800aa7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa80:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800aa82:	e04d      	b.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800aa84:	2300      	movs	r3, #0
 800aa86:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa88:	e04a      	b.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800aa8a:	4b26      	ldr	r3, [pc, #152]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800aa8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800aa90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa98:	d103      	bne.n	800aaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800aa9a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800aa9e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800aaa0:	e03e      	b.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aaa6:	e03b      	b.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aaa8:	4b1e      	ldr	r3, [pc, #120]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800aaaa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800aaae:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800aab2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aab4:	4b1b      	ldr	r3, [pc, #108]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f003 0302 	and.w	r3, r3, #2
 800aabc:	2b02      	cmp	r3, #2
 800aabe:	d10c      	bne.n	800aada <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 800aac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d109      	bne.n	800aada <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800aac6:	4b17      	ldr	r3, [pc, #92]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	08db      	lsrs	r3, r3, #3
 800aacc:	f003 0303 	and.w	r3, r3, #3
 800aad0:	4a15      	ldr	r2, [pc, #84]	@ (800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800aad2:	fa22 f303 	lsr.w	r3, r2, r3
 800aad6:	637b      	str	r3, [r7, #52]	@ 0x34
 800aad8:	e01e      	b.n	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aada:	4b12      	ldr	r3, [pc, #72]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aae2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aae6:	d106      	bne.n	800aaf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 800aae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aaee:	d102      	bne.n	800aaf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800aaf0:	4b0e      	ldr	r3, [pc, #56]	@ (800ab2c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800aaf2:	637b      	str	r3, [r7, #52]	@ 0x34
 800aaf4:	e010      	b.n	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aaf6:	4b0b      	ldr	r3, [pc, #44]	@ (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aafe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab02:	d106      	bne.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 800ab04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ab0a:	d102      	bne.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ab0c:	4b08      	ldr	r3, [pc, #32]	@ (800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800ab0e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab10:	e002      	b.n	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ab12:	2300      	movs	r3, #0
 800ab14:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ab16:	e003      	b.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 800ab18:	e002      	b.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ab1e:	bf00      	nop
          }
        }
        break;
 800ab20:	f000 be15 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ab24:	44020c00 	.word	0x44020c00
 800ab28:	03d09000 	.word	0x03d09000
 800ab2c:	003d0900 	.word	0x003d0900
 800ab30:	007a1200 	.word	0x007a1200
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 800ab34:	4b9e      	ldr	r3, [pc, #632]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ab36:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800ab3a:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800ab3e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab42:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800ab46:	d056      	beq.n	800abf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 800ab48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab4a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800ab4e:	f200 808b 	bhi.w	800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800ab52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ab58:	d03e      	beq.n	800abd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 800ab5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ab60:	f200 8082 	bhi.w	800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800ab64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab66:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ab6a:	d027      	beq.n	800abbc <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 800ab6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ab72:	d879      	bhi.n	800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800ab74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab76:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ab7a:	d017      	beq.n	800abac <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 800ab7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ab82:	d871      	bhi.n	800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800ab84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d004      	beq.n	800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 800ab8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab90:	d004      	beq.n	800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 800ab92:	e069      	b.n	800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>

        switch (srcclk)
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800ab94:	f7fb feac 	bl	80068f0 <HAL_RCC_GetPCLK3Freq>
 800ab98:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800ab9a:	e068      	b.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab9c:	f107 0314 	add.w	r3, r7, #20
 800aba0:	4618      	mov	r0, r3
 800aba2:	f7fd ffb1 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800abaa:	e060      	b.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abac:	f107 0308 	add.w	r3, r7, #8
 800abb0:	4618      	mov	r0, r3
 800abb2:	f7fe f915 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800abb6:	693b      	ldr	r3, [r7, #16]
 800abb8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800abba:	e058      	b.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800abbc:	4b7c      	ldr	r3, [pc, #496]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800abbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800abc2:	f003 0302 	and.w	r3, r3, #2
 800abc6:	2b02      	cmp	r3, #2
 800abc8:	d103      	bne.n	800abd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 800abca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800abce:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800abd0:	e04d      	b.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800abd2:	2300      	movs	r3, #0
 800abd4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800abd6:	e04a      	b.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800abd8:	4b75      	ldr	r3, [pc, #468]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800abda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800abde:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800abe2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800abe6:	d103      	bne.n	800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 800abe8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800abec:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800abee:	e03e      	b.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800abf0:	2300      	movs	r3, #0
 800abf2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800abf4:	e03b      	b.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800abf6:	4b6e      	ldr	r3, [pc, #440]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800abf8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800abfc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ac00:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac02:	4b6b      	ldr	r3, [pc, #428]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f003 0302 	and.w	r3, r3, #2
 800ac0a:	2b02      	cmp	r3, #2
 800ac0c:	d10c      	bne.n	800ac28 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 800ac0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d109      	bne.n	800ac28 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ac14:	4b66      	ldr	r3, [pc, #408]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	08db      	lsrs	r3, r3, #3
 800ac1a:	f003 0303 	and.w	r3, r3, #3
 800ac1e:	4a65      	ldr	r2, [pc, #404]	@ (800adb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800ac20:	fa22 f303 	lsr.w	r3, r2, r3
 800ac24:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac26:	e01e      	b.n	800ac66 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac28:	4b61      	ldr	r3, [pc, #388]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ac30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac34:	d106      	bne.n	800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 800ac36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac3c:	d102      	bne.n	800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ac3e:	4b5e      	ldr	r3, [pc, #376]	@ (800adb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800ac40:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac42:	e010      	b.n	800ac66 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ac44:	4b5a      	ldr	r3, [pc, #360]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac50:	d106      	bne.n	800ac60 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 800ac52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ac58:	d102      	bne.n	800ac60 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ac5a:	4b58      	ldr	r3, [pc, #352]	@ (800adbc <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800ac5c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac5e:	e002      	b.n	800ac66 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ac60:	2300      	movs	r3, #0
 800ac62:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ac64:	e003      	b.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 800ac66:	e002      	b.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ac6c:	bf00      	nop
          }
        }
        break;
 800ac6e:	f000 bd6e 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800ac72:	4b4f      	ldr	r3, [pc, #316]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ac74:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800ac78:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800ac7c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac80:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800ac84:	d056      	beq.n	800ad34 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 800ac86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac88:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800ac8c:	f200 808b 	bhi.w	800ada6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800ac90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ac96:	d03e      	beq.n	800ad16 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 800ac98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ac9e:	f200 8082 	bhi.w	800ada6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800aca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aca4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800aca8:	d027      	beq.n	800acfa <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 800acaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800acb0:	d879      	bhi.n	800ada6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800acb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acb8:	d017      	beq.n	800acea <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 800acba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acc0:	d871      	bhi.n	800ada6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800acc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d004      	beq.n	800acd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 800acc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800acce:	d004      	beq.n	800acda <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 800acd0:	e069      	b.n	800ada6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>

        switch (srcclk)
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800acd2:	f7fb fe0d 	bl	80068f0 <HAL_RCC_GetPCLK3Freq>
 800acd6:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800acd8:	e068      	b.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800acda:	f107 0314 	add.w	r3, r7, #20
 800acde:	4618      	mov	r0, r3
 800ace0:	f7fd ff12 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ace8:	e060      	b.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800acea:	f107 0308 	add.w	r3, r7, #8
 800acee:	4618      	mov	r0, r3
 800acf0:	f7fe f876 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800acf8:	e058      	b.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800acfa:	4b2d      	ldr	r3, [pc, #180]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800acfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ad00:	f003 0302 	and.w	r3, r3, #2
 800ad04:	2b02      	cmp	r3, #2
 800ad06:	d103      	bne.n	800ad10 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 800ad08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad0c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800ad0e:	e04d      	b.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800ad10:	2300      	movs	r3, #0
 800ad12:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ad14:	e04a      	b.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800ad16:	4b26      	ldr	r3, [pc, #152]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ad18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ad1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad24:	d103      	bne.n	800ad2e <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 800ad26:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ad2a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800ad2c:	e03e      	b.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800ad2e:	2300      	movs	r3, #0
 800ad30:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ad32:	e03b      	b.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ad34:	4b1e      	ldr	r3, [pc, #120]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ad36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ad3a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ad3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ad40:	4b1b      	ldr	r3, [pc, #108]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f003 0302 	and.w	r3, r3, #2
 800ad48:	2b02      	cmp	r3, #2
 800ad4a:	d10c      	bne.n	800ad66 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 800ad4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d109      	bne.n	800ad66 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ad52:	4b17      	ldr	r3, [pc, #92]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	08db      	lsrs	r3, r3, #3
 800ad58:	f003 0303 	and.w	r3, r3, #3
 800ad5c:	4a15      	ldr	r2, [pc, #84]	@ (800adb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800ad5e:	fa22 f303 	lsr.w	r3, r2, r3
 800ad62:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad64:	e01e      	b.n	800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ad66:	4b12      	ldr	r3, [pc, #72]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ad6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad72:	d106      	bne.n	800ad82 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 800ad74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad7a:	d102      	bne.n	800ad82 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ad7c:	4b0e      	ldr	r3, [pc, #56]	@ (800adb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800ad7e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad80:	e010      	b.n	800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ad82:	4b0b      	ldr	r3, [pc, #44]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad8e:	d106      	bne.n	800ad9e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 800ad90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ad96:	d102      	bne.n	800ad9e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ad98:	4b08      	ldr	r3, [pc, #32]	@ (800adbc <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800ad9a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad9c:	e002      	b.n	800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ad9e:	2300      	movs	r3, #0
 800ada0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ada2:	e003      	b.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 800ada4:	e002      	b.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800ada6:	2300      	movs	r3, #0
 800ada8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800adaa:	bf00      	nop
          }
        }
        break;
 800adac:	f000 bccf 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800adb0:	44020c00 	.word	0x44020c00
 800adb4:	03d09000 	.word	0x03d09000
 800adb8:	003d0900 	.word	0x003d0900
 800adbc:	007a1200 	.word	0x007a1200
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800adc0:	4b9e      	ldr	r3, [pc, #632]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800adc2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800adc6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800adca:	633b      	str	r3, [r7, #48]	@ 0x30
 800adcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800add2:	d056      	beq.n	800ae82 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 800add4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800add6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800adda:	f200 808b 	bhi.w	800aef4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800adde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ade0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ade4:	d03e      	beq.n	800ae64 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800ade6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ade8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adec:	f200 8082 	bhi.w	800aef4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800adf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adf2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800adf6:	d027      	beq.n	800ae48 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 800adf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adfa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800adfe:	d879      	bhi.n	800aef4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800ae00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae06:	d017      	beq.n	800ae38 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 800ae08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae0e:	d871      	bhi.n	800aef4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800ae10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d004      	beq.n	800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 800ae16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae1c:	d004      	beq.n	800ae28 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 800ae1e:	e069      	b.n	800aef4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>

        switch (srcclk)
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800ae20:	f7fb fd66 	bl	80068f0 <HAL_RCC_GetPCLK3Freq>
 800ae24:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800ae26:	e068      	b.n	800aefa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae28:	f107 0314 	add.w	r3, r7, #20
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	f7fd fe6b 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800ae32:	697b      	ldr	r3, [r7, #20]
 800ae34:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ae36:	e060      	b.n	800aefa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae38:	f107 0308 	add.w	r3, r7, #8
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	f7fd ffcf 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ae46:	e058      	b.n	800aefa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ae48:	4b7c      	ldr	r3, [pc, #496]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ae4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ae4e:	f003 0302 	and.w	r3, r3, #2
 800ae52:	2b02      	cmp	r3, #2
 800ae54:	d103      	bne.n	800ae5e <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 800ae56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae5a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800ae5c:	e04d      	b.n	800aefa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ae62:	e04a      	b.n	800aefa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800ae64:	4b75      	ldr	r3, [pc, #468]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ae66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ae6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae72:	d103      	bne.n	800ae7c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 800ae74:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ae78:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800ae7a:	e03e      	b.n	800aefa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ae80:	e03b      	b.n	800aefa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ae82:	4b6e      	ldr	r3, [pc, #440]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ae84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ae88:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ae8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ae8e:	4b6b      	ldr	r3, [pc, #428]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f003 0302 	and.w	r3, r3, #2
 800ae96:	2b02      	cmp	r3, #2
 800ae98:	d10c      	bne.n	800aeb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 800ae9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d109      	bne.n	800aeb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800aea0:	4b66      	ldr	r3, [pc, #408]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	08db      	lsrs	r3, r3, #3
 800aea6:	f003 0303 	and.w	r3, r3, #3
 800aeaa:	4a65      	ldr	r2, [pc, #404]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800aeac:	fa22 f303 	lsr.w	r3, r2, r3
 800aeb0:	637b      	str	r3, [r7, #52]	@ 0x34
 800aeb2:	e01e      	b.n	800aef2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aeb4:	4b61      	ldr	r3, [pc, #388]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aebc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aec0:	d106      	bne.n	800aed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 800aec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aec4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aec8:	d102      	bne.n	800aed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800aeca:	4b5e      	ldr	r3, [pc, #376]	@ (800b044 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800aecc:	637b      	str	r3, [r7, #52]	@ 0x34
 800aece:	e010      	b.n	800aef2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aed0:	4b5a      	ldr	r3, [pc, #360]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aed8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aedc:	d106      	bne.n	800aeec <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 800aede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aee0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aee4:	d102      	bne.n	800aeec <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800aee6:	4b58      	ldr	r3, [pc, #352]	@ (800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800aee8:	637b      	str	r3, [r7, #52]	@ 0x34
 800aeea:	e002      	b.n	800aef2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800aeec:	2300      	movs	r3, #0
 800aeee:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800aef0:	e003      	b.n	800aefa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 800aef2:	e002      	b.n	800aefa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 800aef4:	2300      	movs	r3, #0
 800aef6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aef8:	bf00      	nop
          }
        }
        break;
 800aefa:	f000 bc28 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800aefe:	4b4f      	ldr	r3, [pc, #316]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800af00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800af04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800af08:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800af0a:	4b4c      	ldr	r3, [pc, #304]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af16:	d106      	bne.n	800af26 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 800af18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d103      	bne.n	800af26 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 800af1e:	4b4a      	ldr	r3, [pc, #296]	@ (800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800af20:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800af22:	f000 bc14 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800af26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af2c:	d108      	bne.n	800af40 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af2e:	f107 0320 	add.w	r3, r7, #32
 800af32:	4618      	mov	r0, r3
 800af34:	f7fd fc7c 	bl	8008830 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800af38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800af3c:	f000 bc07 	b.w	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800af40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af46:	d107      	bne.n	800af58 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af48:	f107 0314 	add.w	r3, r7, #20
 800af4c:	4618      	mov	r0, r3
 800af4e:	f7fd fddb 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800af52:	69bb      	ldr	r3, [r7, #24]
 800af54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800af56:	e3fa      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800af58:	2300      	movs	r3, #0
 800af5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800af5c:	e3f7      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800af5e:	4b37      	ldr	r3, [pc, #220]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800af60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af64:	f003 0307 	and.w	r3, r3, #7
 800af68:	633b      	str	r3, [r7, #48]	@ 0x30
 800af6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af6c:	2b04      	cmp	r3, #4
 800af6e:	d861      	bhi.n	800b034 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 800af70:	a201      	add	r2, pc, #4	@ (adr r2, 800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 800af72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af76:	bf00      	nop
 800af78:	0800af8d 	.word	0x0800af8d
 800af7c:	0800af9d 	.word	0x0800af9d
 800af80:	0800afad 	.word	0x0800afad
 800af84:	0800afbd 	.word	0x0800afbd
 800af88:	0800afc3 	.word	0x0800afc3
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af8c:	f107 0320 	add.w	r3, r7, #32
 800af90:	4618      	mov	r0, r3
 800af92:	f7fd fc4d 	bl	8008830 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800af96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af98:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800af9a:	e04e      	b.n	800b03a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af9c:	f107 0314 	add.w	r3, r7, #20
 800afa0:	4618      	mov	r0, r3
 800afa2:	f7fd fdb1 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800afa6:	697b      	ldr	r3, [r7, #20]
 800afa8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800afaa:	e046      	b.n	800b03a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afac:	f107 0308 	add.w	r3, r7, #8
 800afb0:	4618      	mov	r0, r3
 800afb2:	f7fd ff15 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800afba:	e03e      	b.n	800b03a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800afbc:	4b23      	ldr	r3, [pc, #140]	@ (800b04c <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 800afbe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800afc0:	e03b      	b.n	800b03a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800afc2:	4b1e      	ldr	r3, [pc, #120]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800afc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800afc8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800afcc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800afce:	4b1b      	ldr	r3, [pc, #108]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f003 0302 	and.w	r3, r3, #2
 800afd6:	2b02      	cmp	r3, #2
 800afd8:	d10c      	bne.n	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 800afda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d109      	bne.n	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800afe0:	4b16      	ldr	r3, [pc, #88]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	08db      	lsrs	r3, r3, #3
 800afe6:	f003 0303 	and.w	r3, r3, #3
 800afea:	4a15      	ldr	r2, [pc, #84]	@ (800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800afec:	fa22 f303 	lsr.w	r3, r2, r3
 800aff0:	637b      	str	r3, [r7, #52]	@ 0x34
 800aff2:	e01e      	b.n	800b032 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aff4:	4b11      	ldr	r3, [pc, #68]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800affc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b000:	d106      	bne.n	800b010 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 800b002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b004:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b008:	d102      	bne.n	800b010 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b00a:	4b0e      	ldr	r3, [pc, #56]	@ (800b044 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800b00c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b00e:	e010      	b.n	800b032 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b010:	4b0a      	ldr	r3, [pc, #40]	@ (800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b018:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b01c:	d106      	bne.n	800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 800b01e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b020:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b024:	d102      	bne.n	800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b026:	4b08      	ldr	r3, [pc, #32]	@ (800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800b028:	637b      	str	r3, [r7, #52]	@ 0x34
 800b02a:	e002      	b.n	800b032 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b02c:	2300      	movs	r3, #0
 800b02e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b030:	e003      	b.n	800b03a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 800b032:	e002      	b.n	800b03a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 800b034:	2300      	movs	r3, #0
 800b036:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b038:	bf00      	nop
          }
        }
        break;
 800b03a:	e388      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b03c:	44020c00 	.word	0x44020c00
 800b040:	03d09000 	.word	0x03d09000
 800b044:	003d0900 	.word	0x003d0900
 800b048:	007a1200 	.word	0x007a1200
 800b04c:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800b050:	4ba9      	ldr	r3, [pc, #676]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b056:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b05a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b05c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b05e:	2b20      	cmp	r3, #32
 800b060:	f200 809a 	bhi.w	800b198 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 800b064:	a201      	add	r2, pc, #4	@ (adr r2, 800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 800b066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b06a:	bf00      	nop
 800b06c:	0800b0f1 	.word	0x0800b0f1
 800b070:	0800b199 	.word	0x0800b199
 800b074:	0800b199 	.word	0x0800b199
 800b078:	0800b199 	.word	0x0800b199
 800b07c:	0800b199 	.word	0x0800b199
 800b080:	0800b199 	.word	0x0800b199
 800b084:	0800b199 	.word	0x0800b199
 800b088:	0800b199 	.word	0x0800b199
 800b08c:	0800b101 	.word	0x0800b101
 800b090:	0800b199 	.word	0x0800b199
 800b094:	0800b199 	.word	0x0800b199
 800b098:	0800b199 	.word	0x0800b199
 800b09c:	0800b199 	.word	0x0800b199
 800b0a0:	0800b199 	.word	0x0800b199
 800b0a4:	0800b199 	.word	0x0800b199
 800b0a8:	0800b199 	.word	0x0800b199
 800b0ac:	0800b111 	.word	0x0800b111
 800b0b0:	0800b199 	.word	0x0800b199
 800b0b4:	0800b199 	.word	0x0800b199
 800b0b8:	0800b199 	.word	0x0800b199
 800b0bc:	0800b199 	.word	0x0800b199
 800b0c0:	0800b199 	.word	0x0800b199
 800b0c4:	0800b199 	.word	0x0800b199
 800b0c8:	0800b199 	.word	0x0800b199
 800b0cc:	0800b121 	.word	0x0800b121
 800b0d0:	0800b199 	.word	0x0800b199
 800b0d4:	0800b199 	.word	0x0800b199
 800b0d8:	0800b199 	.word	0x0800b199
 800b0dc:	0800b199 	.word	0x0800b199
 800b0e0:	0800b199 	.word	0x0800b199
 800b0e4:	0800b199 	.word	0x0800b199
 800b0e8:	0800b199 	.word	0x0800b199
 800b0ec:	0800b127 	.word	0x0800b127
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b0f0:	f107 0320 	add.w	r3, r7, #32
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f7fd fb9b 	bl	8008830 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800b0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0fc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b0fe:	e04e      	b.n	800b19e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b100:	f107 0314 	add.w	r3, r7, #20
 800b104:	4618      	mov	r0, r3
 800b106:	f7fd fcff 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b10a:	697b      	ldr	r3, [r7, #20]
 800b10c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b10e:	e046      	b.n	800b19e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b110:	f107 0308 	add.w	r3, r7, #8
 800b114:	4618      	mov	r0, r3
 800b116:	f7fd fe63 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800b11a:	68bb      	ldr	r3, [r7, #8]
 800b11c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b11e:	e03e      	b.n	800b19e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800b120:	4b76      	ldr	r3, [pc, #472]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800b122:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b124:	e03b      	b.n	800b19e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b126:	4b74      	ldr	r3, [pc, #464]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b128:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b12c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b130:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b132:	4b71      	ldr	r3, [pc, #452]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	f003 0302 	and.w	r3, r3, #2
 800b13a:	2b02      	cmp	r3, #2
 800b13c:	d10c      	bne.n	800b158 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 800b13e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b140:	2b00      	cmp	r3, #0
 800b142:	d109      	bne.n	800b158 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b144:	4b6c      	ldr	r3, [pc, #432]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	08db      	lsrs	r3, r3, #3
 800b14a:	f003 0303 	and.w	r3, r3, #3
 800b14e:	4a6c      	ldr	r2, [pc, #432]	@ (800b300 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800b150:	fa22 f303 	lsr.w	r3, r2, r3
 800b154:	637b      	str	r3, [r7, #52]	@ 0x34
 800b156:	e01e      	b.n	800b196 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b158:	4b67      	ldr	r3, [pc, #412]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b160:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b164:	d106      	bne.n	800b174 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 800b166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b168:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b16c:	d102      	bne.n	800b174 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b16e:	4b65      	ldr	r3, [pc, #404]	@ (800b304 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800b170:	637b      	str	r3, [r7, #52]	@ 0x34
 800b172:	e010      	b.n	800b196 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b174:	4b60      	ldr	r3, [pc, #384]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b17c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b180:	d106      	bne.n	800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 800b182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b184:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b188:	d102      	bne.n	800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b18a:	4b5f      	ldr	r3, [pc, #380]	@ (800b308 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800b18c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b18e:	e002      	b.n	800b196 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b190:	2300      	movs	r3, #0
 800b192:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b194:	e003      	b.n	800b19e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 800b196:	e002      	b.n	800b19e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 800b198:	2300      	movs	r3, #0
 800b19a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b19c:	bf00      	nop
          }
        }
        break;
 800b19e:	e2d6      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800b1a0:	4b55      	ldr	r3, [pc, #340]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b1a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b1a6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800b1aa:	633b      	str	r3, [r7, #48]	@ 0x30
 800b1ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b1b2:	d031      	beq.n	800b218 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 800b1b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b1ba:	d866      	bhi.n	800b28a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800b1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1be:	2bc0      	cmp	r3, #192	@ 0xc0
 800b1c0:	d027      	beq.n	800b212 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 800b1c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1c4:	2bc0      	cmp	r3, #192	@ 0xc0
 800b1c6:	d860      	bhi.n	800b28a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800b1c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ca:	2b80      	cmp	r3, #128	@ 0x80
 800b1cc:	d019      	beq.n	800b202 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 800b1ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1d0:	2b80      	cmp	r3, #128	@ 0x80
 800b1d2:	d85a      	bhi.n	800b28a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800b1d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d003      	beq.n	800b1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800b1da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1dc:	2b40      	cmp	r3, #64	@ 0x40
 800b1de:	d008      	beq.n	800b1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 800b1e0:	e053      	b.n	800b28a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b1e2:	f107 0320 	add.w	r3, r7, #32
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f7fd fb22 	bl	8008830 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800b1ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b1f0:	e04e      	b.n	800b290 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b1f2:	f107 0314 	add.w	r3, r7, #20
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	f7fd fc86 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b1fc:	697b      	ldr	r3, [r7, #20]
 800b1fe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b200:	e046      	b.n	800b290 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b202:	f107 0308 	add.w	r3, r7, #8
 800b206:	4618      	mov	r0, r3
 800b208:	f7fd fdea 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800b20c:	68bb      	ldr	r3, [r7, #8]
 800b20e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b210:	e03e      	b.n	800b290 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800b212:	4b3a      	ldr	r3, [pc, #232]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800b214:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b216:	e03b      	b.n	800b290 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b218:	4b37      	ldr	r3, [pc, #220]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b21a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b21e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b222:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b224:	4b34      	ldr	r3, [pc, #208]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	f003 0302 	and.w	r3, r3, #2
 800b22c:	2b02      	cmp	r3, #2
 800b22e:	d10c      	bne.n	800b24a <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 800b230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b232:	2b00      	cmp	r3, #0
 800b234:	d109      	bne.n	800b24a <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b236:	4b30      	ldr	r3, [pc, #192]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	08db      	lsrs	r3, r3, #3
 800b23c:	f003 0303 	and.w	r3, r3, #3
 800b240:	4a2f      	ldr	r2, [pc, #188]	@ (800b300 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800b242:	fa22 f303 	lsr.w	r3, r2, r3
 800b246:	637b      	str	r3, [r7, #52]	@ 0x34
 800b248:	e01e      	b.n	800b288 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b24a:	4b2b      	ldr	r3, [pc, #172]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b252:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b256:	d106      	bne.n	800b266 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 800b258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b25a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b25e:	d102      	bne.n	800b266 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b260:	4b28      	ldr	r3, [pc, #160]	@ (800b304 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800b262:	637b      	str	r3, [r7, #52]	@ 0x34
 800b264:	e010      	b.n	800b288 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b266:	4b24      	ldr	r3, [pc, #144]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b26e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b272:	d106      	bne.n	800b282 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 800b274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b276:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b27a:	d102      	bne.n	800b282 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b27c:	4b22      	ldr	r3, [pc, #136]	@ (800b308 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800b27e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b280:	e002      	b.n	800b288 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b282:	2300      	movs	r3, #0
 800b284:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b286:	e003      	b.n	800b290 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 800b288:	e002      	b.n	800b290 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 800b28a:	2300      	movs	r3, #0
 800b28c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b28e:	bf00      	nop
          }
        }
        break;
 800b290:	e25d      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800b292:	4b19      	ldr	r3, [pc, #100]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b294:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b298:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800b29c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800b29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d103      	bne.n	800b2ac <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800b2a4:	f7fb fb0e 	bl	80068c4 <HAL_RCC_GetPCLK2Freq>
 800b2a8:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800b2aa:	e250      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800b2ac:	4b12      	ldr	r3, [pc, #72]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b2b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b2b8:	d10b      	bne.n	800b2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 800b2ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b2c0:	d107      	bne.n	800b2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2c2:	f107 0314 	add.w	r3, r7, #20
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f7fd fc1e 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b2cc:	69bb      	ldr	r3, [r7, #24]
 800b2ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2d0:	e04f      	b.n	800b372 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800b2d2:	4b09      	ldr	r3, [pc, #36]	@ (800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b2da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b2de:	d115      	bne.n	800b30c <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 800b2e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b2e6:	d111      	bne.n	800b30c <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b2e8:	f107 0308 	add.w	r3, r7, #8
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f7fd fd77 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2f6:	e03c      	b.n	800b372 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 800b2f8:	44020c00 	.word	0x44020c00
 800b2fc:	00bb8000 	.word	0x00bb8000
 800b300:	03d09000 	.word	0x03d09000
 800b304:	003d0900 	.word	0x003d0900
 800b308:	007a1200 	.word	0x007a1200
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800b30c:	4b94      	ldr	r3, [pc, #592]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	f003 0302 	and.w	r3, r3, #2
 800b314:	2b02      	cmp	r3, #2
 800b316:	d10d      	bne.n	800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 800b318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b31a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b31e:	d109      	bne.n	800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b320:	4b8f      	ldr	r3, [pc, #572]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	08db      	lsrs	r3, r3, #3
 800b326:	f003 0303 	and.w	r3, r3, #3
 800b32a:	4a8e      	ldr	r2, [pc, #568]	@ (800b564 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800b32c:	fa22 f303 	lsr.w	r3, r2, r3
 800b330:	637b      	str	r3, [r7, #52]	@ 0x34
 800b332:	e01e      	b.n	800b372 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800b334:	4b8a      	ldr	r3, [pc, #552]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b33c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b340:	d106      	bne.n	800b350 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 800b342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b344:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b348:	d102      	bne.n	800b350 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 800b34a:	4b87      	ldr	r3, [pc, #540]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800b34c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b34e:	e010      	b.n	800b372 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800b350:	4b83      	ldr	r3, [pc, #524]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b358:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b35c:	d106      	bne.n	800b36c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 800b35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b360:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800b364:	d102      	bne.n	800b36c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 800b366:	4b81      	ldr	r3, [pc, #516]	@ (800b56c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800b368:	637b      	str	r3, [r7, #52]	@ 0x34
 800b36a:	e002      	b.n	800b372 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 800b36c:	2300      	movs	r3, #0
 800b36e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b370:	e1ed      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b372:	e1ec      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800b374:	4b7a      	ldr	r3, [pc, #488]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b376:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b37a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800b37e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800b380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b382:	2b00      	cmp	r3, #0
 800b384:	d103      	bne.n	800b38e <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800b386:	f7fb fab3 	bl	80068f0 <HAL_RCC_GetPCLK3Freq>
 800b38a:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800b38c:	e1df      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800b38e:	4b74      	ldr	r3, [pc, #464]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b396:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b39a:	d10b      	bne.n	800b3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 800b39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b39e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b3a2:	d107      	bne.n	800b3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b3a4:	f107 0314 	add.w	r3, r7, #20
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	f7fd fbad 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b3ae:	69bb      	ldr	r3, [r7, #24]
 800b3b0:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3b2:	e045      	b.n	800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800b3b4:	4b6a      	ldr	r3, [pc, #424]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b3bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b3c0:	d10b      	bne.n	800b3da <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800b3c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b3c8:	d107      	bne.n	800b3da <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b3ca:	f107 0308 	add.w	r3, r7, #8
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	f7fd fd06 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3d8:	e032      	b.n	800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800b3da:	4b61      	ldr	r3, [pc, #388]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	f003 0302 	and.w	r3, r3, #2
 800b3e2:	2b02      	cmp	r3, #2
 800b3e4:	d10d      	bne.n	800b402 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 800b3e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b3ec:	d109      	bne.n	800b402 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b3ee:	4b5c      	ldr	r3, [pc, #368]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	08db      	lsrs	r3, r3, #3
 800b3f4:	f003 0303 	and.w	r3, r3, #3
 800b3f8:	4a5a      	ldr	r2, [pc, #360]	@ (800b564 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800b3fa:	fa22 f303 	lsr.w	r3, r2, r3
 800b3fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800b400:	e01e      	b.n	800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800b402:	4b57      	ldr	r3, [pc, #348]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b40a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b40e:	d106      	bne.n	800b41e <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 800b410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b412:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b416:	d102      	bne.n	800b41e <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 800b418:	4b53      	ldr	r3, [pc, #332]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800b41a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b41c:	e010      	b.n	800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800b41e:	4b50      	ldr	r3, [pc, #320]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b426:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b42a:	d106      	bne.n	800b43a <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 800b42c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b42e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800b432:	d102      	bne.n	800b43a <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 800b434:	4b4d      	ldr	r3, [pc, #308]	@ (800b56c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800b436:	637b      	str	r3, [r7, #52]	@ 0x34
 800b438:	e002      	b.n	800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 800b43a:	2300      	movs	r3, #0
 800b43c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b43e:	e186      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b440:	e185      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b442:	4b47      	ldr	r3, [pc, #284]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b448:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800b44c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800b44e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b450:	2b00      	cmp	r3, #0
 800b452:	d103      	bne.n	800b45c <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800b454:	f7fb fa36 	bl	80068c4 <HAL_RCC_GetPCLK2Freq>
 800b458:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800b45a:	e178      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800b45c:	4b40      	ldr	r3, [pc, #256]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b464:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b468:	d10b      	bne.n	800b482 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 800b46a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b46c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b470:	d107      	bne.n	800b482 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b472:	f107 0314 	add.w	r3, r7, #20
 800b476:	4618      	mov	r0, r3
 800b478:	f7fd fb46 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b47c:	69bb      	ldr	r3, [r7, #24]
 800b47e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b480:	e045      	b.n	800b50e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800b482:	4b37      	ldr	r3, [pc, #220]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b48a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b48e:	d10b      	bne.n	800b4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800b490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b492:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b496:	d107      	bne.n	800b4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b498:	f107 0308 	add.w	r3, r7, #8
 800b49c:	4618      	mov	r0, r3
 800b49e:	f7fd fc9f 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4a6:	e032      	b.n	800b50e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800b4a8:	4b2d      	ldr	r3, [pc, #180]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	f003 0302 	and.w	r3, r3, #2
 800b4b0:	2b02      	cmp	r3, #2
 800b4b2:	d10d      	bne.n	800b4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800b4b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4b6:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800b4ba:	d109      	bne.n	800b4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b4bc:	4b28      	ldr	r3, [pc, #160]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	08db      	lsrs	r3, r3, #3
 800b4c2:	f003 0303 	and.w	r3, r3, #3
 800b4c6:	4a27      	ldr	r2, [pc, #156]	@ (800b564 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800b4c8:	fa22 f303 	lsr.w	r3, r2, r3
 800b4cc:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4ce:	e01e      	b.n	800b50e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800b4d0:	4b23      	ldr	r3, [pc, #140]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b4d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4dc:	d106      	bne.n	800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 800b4de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b4e4:	d102      	bne.n	800b4ec <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800b4e6:	4b20      	ldr	r3, [pc, #128]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800b4e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4ea:	e010      	b.n	800b50e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800b4ec:	4b1c      	ldr	r3, [pc, #112]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b4f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b4f8:	d106      	bne.n	800b508 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 800b4fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4fc:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800b500:	d102      	bne.n	800b508 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800b502:	4b1a      	ldr	r3, [pc, #104]	@ (800b56c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800b504:	637b      	str	r3, [r7, #52]	@ 0x34
 800b506:	e002      	b.n	800b50e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 800b508:	2300      	movs	r3, #0
 800b50a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b50c:	e11f      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b50e:	e11e      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800b510:	4b13      	ldr	r3, [pc, #76]	@ (800b560 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b512:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b516:	f003 0303 	and.w	r3, r3, #3
 800b51a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b51c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b51e:	2b03      	cmp	r3, #3
 800b520:	d85f      	bhi.n	800b5e2 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 800b522:	a201      	add	r2, pc, #4	@ (adr r2, 800b528 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 800b524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b528:	0800b539 	.word	0x0800b539
 800b52c:	0800b541 	.word	0x0800b541
 800b530:	0800b551 	.word	0x0800b551
 800b534:	0800b571 	.word	0x0800b571

        switch (srcclk)
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800b538:	f7fb f992 	bl	8006860 <HAL_RCC_GetHCLKFreq>
 800b53c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b53e:	e053      	b.n	800b5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b540:	f107 0320 	add.w	r3, r7, #32
 800b544:	4618      	mov	r0, r3
 800b546:	f7fd f973 	bl	8008830 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800b54a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b54c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b54e:	e04b      	b.n	800b5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b550:	f107 0314 	add.w	r3, r7, #20
 800b554:	4618      	mov	r0, r3
 800b556:	f7fd fad7 	bl	8008b08 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800b55a:	69fb      	ldr	r3, [r7, #28]
 800b55c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b55e:	e043      	b.n	800b5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800b560:	44020c00 	.word	0x44020c00
 800b564:	03d09000 	.word	0x03d09000
 800b568:	003d0900 	.word	0x003d0900
 800b56c:	007a1200 	.word	0x007a1200
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b570:	4b79      	ldr	r3, [pc, #484]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b572:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b576:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b57a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b57c:	4b76      	ldr	r3, [pc, #472]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	f003 0302 	and.w	r3, r3, #2
 800b584:	2b02      	cmp	r3, #2
 800b586:	d10c      	bne.n	800b5a2 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800b588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d109      	bne.n	800b5a2 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b58e:	4b72      	ldr	r3, [pc, #456]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	08db      	lsrs	r3, r3, #3
 800b594:	f003 0303 	and.w	r3, r3, #3
 800b598:	4a70      	ldr	r2, [pc, #448]	@ (800b75c <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800b59a:	fa22 f303 	lsr.w	r3, r2, r3
 800b59e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5a0:	e01e      	b.n	800b5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b5a2:	4b6d      	ldr	r3, [pc, #436]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b5aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b5ae:	d106      	bne.n	800b5be <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 800b5b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5b6:	d102      	bne.n	800b5be <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b5b8:	4b69      	ldr	r3, [pc, #420]	@ (800b760 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800b5ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5bc:	e010      	b.n	800b5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b5be:	4b66      	ldr	r3, [pc, #408]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b5ca:	d106      	bne.n	800b5da <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 800b5cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b5d2:	d102      	bne.n	800b5da <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b5d4:	4b63      	ldr	r3, [pc, #396]	@ (800b764 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800b5d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5d8:	e002      	b.n	800b5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800b5da:	2300      	movs	r3, #0
 800b5dc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b5de:	e003      	b.n	800b5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800b5e0:	e002      	b.n	800b5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b5e6:	bf00      	nop
          }
        }
        break;
 800b5e8:	e0b1      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800b5ea:	4b5b      	ldr	r3, [pc, #364]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b5ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b5f0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b5f4:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800b5f6:	4b58      	ldr	r3, [pc, #352]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b5f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b5fc:	f003 0302 	and.w	r3, r3, #2
 800b600:	2b02      	cmp	r3, #2
 800b602:	d106      	bne.n	800b612 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800b604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b606:	2b00      	cmp	r3, #0
 800b608:	d103      	bne.n	800b612 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 800b60a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b60e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b610:	e01f      	b.n	800b652 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800b612:	4b51      	ldr	r3, [pc, #324]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b614:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b618:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b61c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b620:	d106      	bne.n	800b630 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800b622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b624:	2b40      	cmp	r3, #64	@ 0x40
 800b626:	d103      	bne.n	800b630 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 800b628:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b62c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b62e:	e010      	b.n	800b652 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800b630:	4b49      	ldr	r3, [pc, #292]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b638:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b63c:	d106      	bne.n	800b64c <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800b63e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b640:	2b80      	cmp	r3, #128	@ 0x80
 800b642:	d103      	bne.n	800b64c <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 800b644:	f248 0312 	movw	r3, #32786	@ 0x8012
 800b648:	637b      	str	r3, [r7, #52]	@ 0x34
 800b64a:	e002      	b.n	800b652 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800b64c:	2300      	movs	r3, #0
 800b64e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800b650:	e07d      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b652:	e07c      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800b654:	4b40      	ldr	r3, [pc, #256]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b656:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b65a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b65e:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800b660:	4b3d      	ldr	r3, [pc, #244]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b668:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b66c:	d105      	bne.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800b66e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b670:	2b00      	cmp	r3, #0
 800b672:	d102      	bne.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800b674:	4b3c      	ldr	r3, [pc, #240]	@ (800b768 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800b676:	637b      	str	r3, [r7, #52]	@ 0x34
 800b678:	e031      	b.n	800b6de <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800b67a:	4b37      	ldr	r3, [pc, #220]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b682:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b686:	d10a      	bne.n	800b69e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800b688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b68a:	2b10      	cmp	r3, #16
 800b68c:	d107      	bne.n	800b69e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b68e:	f107 0320 	add.w	r3, r7, #32
 800b692:	4618      	mov	r0, r3
 800b694:	f7fd f8cc 	bl	8008830 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b69a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b69c:	e01f      	b.n	800b6de <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800b69e:	4b2e      	ldr	r3, [pc, #184]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b6a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b6a4:	f003 0302 	and.w	r3, r3, #2
 800b6a8:	2b02      	cmp	r3, #2
 800b6aa:	d106      	bne.n	800b6ba <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 800b6ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6ae:	2b20      	cmp	r3, #32
 800b6b0:	d103      	bne.n	800b6ba <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800b6b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b6b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b6b8:	e011      	b.n	800b6de <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800b6ba:	4b27      	ldr	r3, [pc, #156]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b6bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b6c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b6c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b6c8:	d106      	bne.n	800b6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800b6ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6cc:	2b30      	cmp	r3, #48	@ 0x30
 800b6ce:	d103      	bne.n	800b6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 800b6d0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b6d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b6d6:	e002      	b.n	800b6de <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800b6d8:	2300      	movs	r3, #0
 800b6da:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800b6dc:	e037      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b6de:	e036      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800b6e0:	4b1d      	ldr	r3, [pc, #116]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b6e2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b6e6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b6ea:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800b6ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6ee:	2b10      	cmp	r3, #16
 800b6f0:	d107      	bne.n	800b702 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b6f2:	f107 0320 	add.w	r3, r7, #32
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	f7fd f89a 	bl	8008830 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b6fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6fe:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800b700:	e025      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800b702:	4b15      	ldr	r3, [pc, #84]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b70a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b70e:	d10a      	bne.n	800b726 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 800b710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b712:	2b20      	cmp	r3, #32
 800b714:	d107      	bne.n	800b726 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b716:	f107 0308 	add.w	r3, r7, #8
 800b71a:	4618      	mov	r0, r3
 800b71c:	f7fd fb60 	bl	8008de0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	637b      	str	r3, [r7, #52]	@ 0x34
 800b724:	e00f      	b.n	800b746 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800b726:	4b0c      	ldr	r3, [pc, #48]	@ (800b758 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b72e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b732:	d105      	bne.n	800b740 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 800b734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b736:	2b30      	cmp	r3, #48	@ 0x30
 800b738:	d102      	bne.n	800b740 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 800b73a:	4b0b      	ldr	r3, [pc, #44]	@ (800b768 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800b73c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b73e:	e002      	b.n	800b746 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800b740:	2300      	movs	r3, #0
 800b742:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800b744:	e003      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b746:	e002      	b.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 800b748:	2300      	movs	r3, #0
 800b74a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b74c:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800b74e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b750:	4618      	mov	r0, r3
 800b752:	373c      	adds	r7, #60	@ 0x3c
 800b754:	46bd      	mov	sp, r7
 800b756:	bd90      	pop	{r4, r7, pc}
 800b758:	44020c00 	.word	0x44020c00
 800b75c:	03d09000 	.word	0x03d09000
 800b760:	003d0900 	.word	0x003d0900
 800b764:	007a1200 	.word	0x007a1200
 800b768:	02dc6c00 	.word	0x02dc6c00

0800b76c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b084      	sub	sp, #16
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800b774:	4b48      	ldr	r3, [pc, #288]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	4a47      	ldr	r2, [pc, #284]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b77a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b77e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b780:	f7f8 fe74 	bl	800446c <HAL_GetTick>
 800b784:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b786:	e008      	b.n	800b79a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b788:	f7f8 fe70 	bl	800446c <HAL_GetTick>
 800b78c:	4602      	mov	r2, r0
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	1ad3      	subs	r3, r2, r3
 800b792:	2b02      	cmp	r3, #2
 800b794:	d901      	bls.n	800b79a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800b796:	2303      	movs	r3, #3
 800b798:	e07a      	b.n	800b890 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b79a:	4b3f      	ldr	r3, [pc, #252]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d1f0      	bne.n	800b788 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800b7a6:	4b3c      	ldr	r3, [pc, #240]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b7a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7aa:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b7ae:	f023 0303 	bic.w	r3, r3, #3
 800b7b2:	687a      	ldr	r2, [r7, #4]
 800b7b4:	6811      	ldr	r1, [r2, #0]
 800b7b6:	687a      	ldr	r2, [r7, #4]
 800b7b8:	6852      	ldr	r2, [r2, #4]
 800b7ba:	0212      	lsls	r2, r2, #8
 800b7bc:	430a      	orrs	r2, r1
 800b7be:	4936      	ldr	r1, [pc, #216]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b7c0:	4313      	orrs	r3, r2
 800b7c2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	689b      	ldr	r3, [r3, #8]
 800b7c8:	3b01      	subs	r3, #1
 800b7ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	68db      	ldr	r3, [r3, #12]
 800b7d2:	3b01      	subs	r3, #1
 800b7d4:	025b      	lsls	r3, r3, #9
 800b7d6:	b29b      	uxth	r3, r3
 800b7d8:	431a      	orrs	r2, r3
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	691b      	ldr	r3, [r3, #16]
 800b7de:	3b01      	subs	r3, #1
 800b7e0:	041b      	lsls	r3, r3, #16
 800b7e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b7e6:	431a      	orrs	r2, r3
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	695b      	ldr	r3, [r3, #20]
 800b7ec:	3b01      	subs	r3, #1
 800b7ee:	061b      	lsls	r3, r3, #24
 800b7f0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b7f4:	4928      	ldr	r1, [pc, #160]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b7f6:	4313      	orrs	r3, r2
 800b7f8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800b7fa:	4b27      	ldr	r3, [pc, #156]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b7fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7fe:	f023 020c 	bic.w	r2, r3, #12
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	699b      	ldr	r3, [r3, #24]
 800b806:	4924      	ldr	r1, [pc, #144]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b808:	4313      	orrs	r3, r2
 800b80a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800b80c:	4b22      	ldr	r3, [pc, #136]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b80e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b810:	f023 0220 	bic.w	r2, r3, #32
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	69db      	ldr	r3, [r3, #28]
 800b818:	491f      	ldr	r1, [pc, #124]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b81a:	4313      	orrs	r3, r2
 800b81c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800b81e:	4b1e      	ldr	r3, [pc, #120]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b826:	491c      	ldr	r1, [pc, #112]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b828:	4313      	orrs	r3, r2
 800b82a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800b82c:	4b1a      	ldr	r3, [pc, #104]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b82e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b830:	4a19      	ldr	r2, [pc, #100]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b832:	f023 0310 	bic.w	r3, r3, #16
 800b836:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800b838:	4b17      	ldr	r3, [pc, #92]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b83a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b83c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b840:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800b844:	687a      	ldr	r2, [r7, #4]
 800b846:	6a12      	ldr	r2, [r2, #32]
 800b848:	00d2      	lsls	r2, r2, #3
 800b84a:	4913      	ldr	r1, [pc, #76]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b84c:	4313      	orrs	r3, r2
 800b84e:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800b850:	4b11      	ldr	r3, [pc, #68]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b854:	4a10      	ldr	r2, [pc, #64]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b856:	f043 0310 	orr.w	r3, r3, #16
 800b85a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800b85c:	4b0e      	ldr	r3, [pc, #56]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	4a0d      	ldr	r2, [pc, #52]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b862:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b866:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b868:	f7f8 fe00 	bl	800446c <HAL_GetTick>
 800b86c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b86e:	e008      	b.n	800b882 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b870:	f7f8 fdfc 	bl	800446c <HAL_GetTick>
 800b874:	4602      	mov	r2, r0
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	1ad3      	subs	r3, r2, r3
 800b87a:	2b02      	cmp	r3, #2
 800b87c:	d901      	bls.n	800b882 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800b87e:	2303      	movs	r3, #3
 800b880:	e006      	b.n	800b890 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b882:	4b05      	ldr	r3, [pc, #20]	@ (800b898 <RCCEx_PLL2_Config+0x12c>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d0f0      	beq.n	800b870 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800b88e:	2300      	movs	r3, #0

}
 800b890:	4618      	mov	r0, r3
 800b892:	3710      	adds	r7, #16
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}
 800b898:	44020c00 	.word	0x44020c00

0800b89c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b084      	sub	sp, #16
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800b8a4:	4b48      	ldr	r3, [pc, #288]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	4a47      	ldr	r2, [pc, #284]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b8aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b8ae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b8b0:	f7f8 fddc 	bl	800446c <HAL_GetTick>
 800b8b4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b8b6:	e008      	b.n	800b8ca <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b8b8:	f7f8 fdd8 	bl	800446c <HAL_GetTick>
 800b8bc:	4602      	mov	r2, r0
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	1ad3      	subs	r3, r2, r3
 800b8c2:	2b02      	cmp	r3, #2
 800b8c4:	d901      	bls.n	800b8ca <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800b8c6:	2303      	movs	r3, #3
 800b8c8:	e07a      	b.n	800b9c0 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b8ca:	4b3f      	ldr	r3, [pc, #252]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d1f0      	bne.n	800b8b8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800b8d6:	4b3c      	ldr	r3, [pc, #240]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b8d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8da:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b8de:	f023 0303 	bic.w	r3, r3, #3
 800b8e2:	687a      	ldr	r2, [r7, #4]
 800b8e4:	6811      	ldr	r1, [r2, #0]
 800b8e6:	687a      	ldr	r2, [r7, #4]
 800b8e8:	6852      	ldr	r2, [r2, #4]
 800b8ea:	0212      	lsls	r2, r2, #8
 800b8ec:	430a      	orrs	r2, r1
 800b8ee:	4936      	ldr	r1, [pc, #216]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b8f0:	4313      	orrs	r3, r2
 800b8f2:	630b      	str	r3, [r1, #48]	@ 0x30
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	689b      	ldr	r3, [r3, #8]
 800b8f8:	3b01      	subs	r3, #1
 800b8fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	68db      	ldr	r3, [r3, #12]
 800b902:	3b01      	subs	r3, #1
 800b904:	025b      	lsls	r3, r3, #9
 800b906:	b29b      	uxth	r3, r3
 800b908:	431a      	orrs	r2, r3
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	691b      	ldr	r3, [r3, #16]
 800b90e:	3b01      	subs	r3, #1
 800b910:	041b      	lsls	r3, r3, #16
 800b912:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b916:	431a      	orrs	r2, r3
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	695b      	ldr	r3, [r3, #20]
 800b91c:	3b01      	subs	r3, #1
 800b91e:	061b      	lsls	r3, r3, #24
 800b920:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b924:	4928      	ldr	r1, [pc, #160]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b926:	4313      	orrs	r3, r2
 800b928:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b92a:	4b27      	ldr	r3, [pc, #156]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b92c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b92e:	f023 020c 	bic.w	r2, r3, #12
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	699b      	ldr	r3, [r3, #24]
 800b936:	4924      	ldr	r1, [pc, #144]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b938:	4313      	orrs	r3, r2
 800b93a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800b93c:	4b22      	ldr	r3, [pc, #136]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b93e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b940:	f023 0220 	bic.w	r2, r3, #32
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	69db      	ldr	r3, [r3, #28]
 800b948:	491f      	ldr	r1, [pc, #124]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b94a:	4313      	orrs	r3, r2
 800b94c:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800b94e:	4b1e      	ldr	r3, [pc, #120]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b950:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b956:	491c      	ldr	r1, [pc, #112]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b958:	4313      	orrs	r3, r2
 800b95a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800b95c:	4b1a      	ldr	r3, [pc, #104]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b95e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b960:	4a19      	ldr	r2, [pc, #100]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b962:	f023 0310 	bic.w	r3, r3, #16
 800b966:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800b968:	4b17      	ldr	r3, [pc, #92]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b96a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b96c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b970:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800b974:	687a      	ldr	r2, [r7, #4]
 800b976:	6a12      	ldr	r2, [r2, #32]
 800b978:	00d2      	lsls	r2, r2, #3
 800b97a:	4913      	ldr	r1, [pc, #76]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b97c:	4313      	orrs	r3, r2
 800b97e:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800b980:	4b11      	ldr	r3, [pc, #68]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b984:	4a10      	ldr	r2, [pc, #64]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b986:	f043 0310 	orr.w	r3, r3, #16
 800b98a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800b98c:	4b0e      	ldr	r3, [pc, #56]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	4a0d      	ldr	r2, [pc, #52]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b992:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b996:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b998:	f7f8 fd68 	bl	800446c <HAL_GetTick>
 800b99c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b99e:	e008      	b.n	800b9b2 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b9a0:	f7f8 fd64 	bl	800446c <HAL_GetTick>
 800b9a4:	4602      	mov	r2, r0
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	1ad3      	subs	r3, r2, r3
 800b9aa:	2b02      	cmp	r3, #2
 800b9ac:	d901      	bls.n	800b9b2 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800b9ae:	2303      	movs	r3, #3
 800b9b0:	e006      	b.n	800b9c0 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b9b2:	4b05      	ldr	r3, [pc, #20]	@ (800b9c8 <RCCEx_PLL3_Config+0x12c>)
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d0f0      	beq.n	800b9a0 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800b9be:	2300      	movs	r3, #0
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	3710      	adds	r7, #16
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}
 800b9c8:	44020c00 	.word	0x44020c00

0800b9cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b082      	sub	sp, #8
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d101      	bne.n	800b9de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b9da:	2301      	movs	r3, #1
 800b9dc:	e049      	b.n	800ba72 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9e4:	b2db      	uxtb	r3, r3
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d106      	bne.n	800b9f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	f7f8 f9f4 	bl	8003de0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2202      	movs	r2, #2
 800b9fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681a      	ldr	r2, [r3, #0]
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	3304      	adds	r3, #4
 800ba08:	4619      	mov	r1, r3
 800ba0a:	4610      	mov	r0, r2
 800ba0c:	f000 faaa 	bl	800bf64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2201      	movs	r2, #1
 800ba14:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2201      	movs	r2, #1
 800ba1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	2201      	movs	r2, #1
 800ba24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2201      	movs	r2, #1
 800ba2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2201      	movs	r2, #1
 800ba34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2201      	movs	r2, #1
 800ba3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2201      	movs	r2, #1
 800ba44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2201      	movs	r2, #1
 800ba4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2201      	movs	r2, #1
 800ba54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2201      	movs	r2, #1
 800ba5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2201      	movs	r2, #1
 800ba64:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	2201      	movs	r2, #1
 800ba6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ba70:	2300      	movs	r3, #0
}
 800ba72:	4618      	mov	r0, r3
 800ba74:	3708      	adds	r7, #8
 800ba76:	46bd      	mov	sp, r7
 800ba78:	bd80      	pop	{r7, pc}
	...

0800ba7c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b084      	sub	sp, #16
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
 800ba84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d109      	bne.n	800baa0 <HAL_TIM_PWM_Start+0x24>
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ba92:	b2db      	uxtb	r3, r3
 800ba94:	2b01      	cmp	r3, #1
 800ba96:	bf14      	ite	ne
 800ba98:	2301      	movne	r3, #1
 800ba9a:	2300      	moveq	r3, #0
 800ba9c:	b2db      	uxtb	r3, r3
 800ba9e:	e03c      	b.n	800bb1a <HAL_TIM_PWM_Start+0x9e>
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	2b04      	cmp	r3, #4
 800baa4:	d109      	bne.n	800baba <HAL_TIM_PWM_Start+0x3e>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800baac:	b2db      	uxtb	r3, r3
 800baae:	2b01      	cmp	r3, #1
 800bab0:	bf14      	ite	ne
 800bab2:	2301      	movne	r3, #1
 800bab4:	2300      	moveq	r3, #0
 800bab6:	b2db      	uxtb	r3, r3
 800bab8:	e02f      	b.n	800bb1a <HAL_TIM_PWM_Start+0x9e>
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	2b08      	cmp	r3, #8
 800babe:	d109      	bne.n	800bad4 <HAL_TIM_PWM_Start+0x58>
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bac6:	b2db      	uxtb	r3, r3
 800bac8:	2b01      	cmp	r3, #1
 800baca:	bf14      	ite	ne
 800bacc:	2301      	movne	r3, #1
 800bace:	2300      	moveq	r3, #0
 800bad0:	b2db      	uxtb	r3, r3
 800bad2:	e022      	b.n	800bb1a <HAL_TIM_PWM_Start+0x9e>
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	2b0c      	cmp	r3, #12
 800bad8:	d109      	bne.n	800baee <HAL_TIM_PWM_Start+0x72>
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bae0:	b2db      	uxtb	r3, r3
 800bae2:	2b01      	cmp	r3, #1
 800bae4:	bf14      	ite	ne
 800bae6:	2301      	movne	r3, #1
 800bae8:	2300      	moveq	r3, #0
 800baea:	b2db      	uxtb	r3, r3
 800baec:	e015      	b.n	800bb1a <HAL_TIM_PWM_Start+0x9e>
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	2b10      	cmp	r3, #16
 800baf2:	d109      	bne.n	800bb08 <HAL_TIM_PWM_Start+0x8c>
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bafa:	b2db      	uxtb	r3, r3
 800bafc:	2b01      	cmp	r3, #1
 800bafe:	bf14      	ite	ne
 800bb00:	2301      	movne	r3, #1
 800bb02:	2300      	moveq	r3, #0
 800bb04:	b2db      	uxtb	r3, r3
 800bb06:	e008      	b.n	800bb1a <HAL_TIM_PWM_Start+0x9e>
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bb0e:	b2db      	uxtb	r3, r3
 800bb10:	2b01      	cmp	r3, #1
 800bb12:	bf14      	ite	ne
 800bb14:	2301      	movne	r3, #1
 800bb16:	2300      	moveq	r3, #0
 800bb18:	b2db      	uxtb	r3, r3
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d001      	beq.n	800bb22 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800bb1e:	2301      	movs	r3, #1
 800bb20:	e0e2      	b.n	800bce8 <HAL_TIM_PWM_Start+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d104      	bne.n	800bb32 <HAL_TIM_PWM_Start+0xb6>
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2202      	movs	r2, #2
 800bb2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bb30:	e023      	b.n	800bb7a <HAL_TIM_PWM_Start+0xfe>
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	2b04      	cmp	r3, #4
 800bb36:	d104      	bne.n	800bb42 <HAL_TIM_PWM_Start+0xc6>
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2202      	movs	r2, #2
 800bb3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bb40:	e01b      	b.n	800bb7a <HAL_TIM_PWM_Start+0xfe>
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	2b08      	cmp	r3, #8
 800bb46:	d104      	bne.n	800bb52 <HAL_TIM_PWM_Start+0xd6>
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2202      	movs	r2, #2
 800bb4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bb50:	e013      	b.n	800bb7a <HAL_TIM_PWM_Start+0xfe>
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	2b0c      	cmp	r3, #12
 800bb56:	d104      	bne.n	800bb62 <HAL_TIM_PWM_Start+0xe6>
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2202      	movs	r2, #2
 800bb5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bb60:	e00b      	b.n	800bb7a <HAL_TIM_PWM_Start+0xfe>
 800bb62:	683b      	ldr	r3, [r7, #0]
 800bb64:	2b10      	cmp	r3, #16
 800bb66:	d104      	bne.n	800bb72 <HAL_TIM_PWM_Start+0xf6>
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2202      	movs	r2, #2
 800bb6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bb70:	e003      	b.n	800bb7a <HAL_TIM_PWM_Start+0xfe>
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2202      	movs	r2, #2
 800bb76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	2201      	movs	r2, #1
 800bb80:	6839      	ldr	r1, [r7, #0]
 800bb82:	4618      	mov	r0, r3
 800bb84:	f000 feee 	bl	800c964 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	4a58      	ldr	r2, [pc, #352]	@ (800bcf0 <HAL_TIM_PWM_Start+0x274>)
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d02c      	beq.n	800bbec <HAL_TIM_PWM_Start+0x170>
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	4a57      	ldr	r2, [pc, #348]	@ (800bcf4 <HAL_TIM_PWM_Start+0x278>)
 800bb98:	4293      	cmp	r3, r2
 800bb9a:	d027      	beq.n	800bbec <HAL_TIM_PWM_Start+0x170>
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	4a55      	ldr	r2, [pc, #340]	@ (800bcf8 <HAL_TIM_PWM_Start+0x27c>)
 800bba2:	4293      	cmp	r3, r2
 800bba4:	d022      	beq.n	800bbec <HAL_TIM_PWM_Start+0x170>
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	4a54      	ldr	r2, [pc, #336]	@ (800bcfc <HAL_TIM_PWM_Start+0x280>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d01d      	beq.n	800bbec <HAL_TIM_PWM_Start+0x170>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	4a52      	ldr	r2, [pc, #328]	@ (800bd00 <HAL_TIM_PWM_Start+0x284>)
 800bbb6:	4293      	cmp	r3, r2
 800bbb8:	d018      	beq.n	800bbec <HAL_TIM_PWM_Start+0x170>
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	4a51      	ldr	r2, [pc, #324]	@ (800bd04 <HAL_TIM_PWM_Start+0x288>)
 800bbc0:	4293      	cmp	r3, r2
 800bbc2:	d013      	beq.n	800bbec <HAL_TIM_PWM_Start+0x170>
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	4a4f      	ldr	r2, [pc, #316]	@ (800bd08 <HAL_TIM_PWM_Start+0x28c>)
 800bbca:	4293      	cmp	r3, r2
 800bbcc:	d00e      	beq.n	800bbec <HAL_TIM_PWM_Start+0x170>
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	4a4e      	ldr	r2, [pc, #312]	@ (800bd0c <HAL_TIM_PWM_Start+0x290>)
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	d009      	beq.n	800bbec <HAL_TIM_PWM_Start+0x170>
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	4a4c      	ldr	r2, [pc, #304]	@ (800bd10 <HAL_TIM_PWM_Start+0x294>)
 800bbde:	4293      	cmp	r3, r2
 800bbe0:	d004      	beq.n	800bbec <HAL_TIM_PWM_Start+0x170>
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	4a4b      	ldr	r2, [pc, #300]	@ (800bd14 <HAL_TIM_PWM_Start+0x298>)
 800bbe8:	4293      	cmp	r3, r2
 800bbea:	d101      	bne.n	800bbf0 <HAL_TIM_PWM_Start+0x174>
 800bbec:	2301      	movs	r3, #1
 800bbee:	e000      	b.n	800bbf2 <HAL_TIM_PWM_Start+0x176>
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d007      	beq.n	800bc06 <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bc04:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4a39      	ldr	r2, [pc, #228]	@ (800bcf0 <HAL_TIM_PWM_Start+0x274>)
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	d04a      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	4a37      	ldr	r2, [pc, #220]	@ (800bcf4 <HAL_TIM_PWM_Start+0x278>)
 800bc16:	4293      	cmp	r3, r2
 800bc18:	d045      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc22:	d040      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bc2c:	d03b      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	4a39      	ldr	r2, [pc, #228]	@ (800bd18 <HAL_TIM_PWM_Start+0x29c>)
 800bc34:	4293      	cmp	r3, r2
 800bc36:	d036      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	4a37      	ldr	r2, [pc, #220]	@ (800bd1c <HAL_TIM_PWM_Start+0x2a0>)
 800bc3e:	4293      	cmp	r3, r2
 800bc40:	d031      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	4a36      	ldr	r2, [pc, #216]	@ (800bd20 <HAL_TIM_PWM_Start+0x2a4>)
 800bc48:	4293      	cmp	r3, r2
 800bc4a:	d02c      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	4a34      	ldr	r2, [pc, #208]	@ (800bd24 <HAL_TIM_PWM_Start+0x2a8>)
 800bc52:	4293      	cmp	r3, r2
 800bc54:	d027      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	4a33      	ldr	r2, [pc, #204]	@ (800bd28 <HAL_TIM_PWM_Start+0x2ac>)
 800bc5c:	4293      	cmp	r3, r2
 800bc5e:	d022      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	4a31      	ldr	r2, [pc, #196]	@ (800bd2c <HAL_TIM_PWM_Start+0x2b0>)
 800bc66:	4293      	cmp	r3, r2
 800bc68:	d01d      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	4a22      	ldr	r2, [pc, #136]	@ (800bcf8 <HAL_TIM_PWM_Start+0x27c>)
 800bc70:	4293      	cmp	r3, r2
 800bc72:	d018      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	4a20      	ldr	r2, [pc, #128]	@ (800bcfc <HAL_TIM_PWM_Start+0x280>)
 800bc7a:	4293      	cmp	r3, r2
 800bc7c:	d013      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	4a2b      	ldr	r2, [pc, #172]	@ (800bd30 <HAL_TIM_PWM_Start+0x2b4>)
 800bc84:	4293      	cmp	r3, r2
 800bc86:	d00e      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	4a29      	ldr	r2, [pc, #164]	@ (800bd34 <HAL_TIM_PWM_Start+0x2b8>)
 800bc8e:	4293      	cmp	r3, r2
 800bc90:	d009      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	4a1a      	ldr	r2, [pc, #104]	@ (800bd00 <HAL_TIM_PWM_Start+0x284>)
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d004      	beq.n	800bca6 <HAL_TIM_PWM_Start+0x22a>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	4a18      	ldr	r2, [pc, #96]	@ (800bd04 <HAL_TIM_PWM_Start+0x288>)
 800bca2:	4293      	cmp	r3, r2
 800bca4:	d115      	bne.n	800bcd2 <HAL_TIM_PWM_Start+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	689a      	ldr	r2, [r3, #8]
 800bcac:	4b22      	ldr	r3, [pc, #136]	@ (800bd38 <HAL_TIM_PWM_Start+0x2bc>)
 800bcae:	4013      	ands	r3, r2
 800bcb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2b06      	cmp	r3, #6
 800bcb6:	d015      	beq.n	800bce4 <HAL_TIM_PWM_Start+0x268>
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bcbe:	d011      	beq.n	800bce4 <HAL_TIM_PWM_Start+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	681a      	ldr	r2, [r3, #0]
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	f042 0201 	orr.w	r2, r2, #1
 800bcce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bcd0:	e008      	b.n	800bce4 <HAL_TIM_PWM_Start+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	681a      	ldr	r2, [r3, #0]
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	f042 0201 	orr.w	r2, r2, #1
 800bce0:	601a      	str	r2, [r3, #0]
 800bce2:	e000      	b.n	800bce6 <HAL_TIM_PWM_Start+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bce4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bce6:	2300      	movs	r3, #0
}
 800bce8:	4618      	mov	r0, r3
 800bcea:	3710      	adds	r7, #16
 800bcec:	46bd      	mov	sp, r7
 800bcee:	bd80      	pop	{r7, pc}
 800bcf0:	40012c00 	.word	0x40012c00
 800bcf4:	50012c00 	.word	0x50012c00
 800bcf8:	40013400 	.word	0x40013400
 800bcfc:	50013400 	.word	0x50013400
 800bd00:	40014000 	.word	0x40014000
 800bd04:	50014000 	.word	0x50014000
 800bd08:	40014400 	.word	0x40014400
 800bd0c:	50014400 	.word	0x50014400
 800bd10:	40014800 	.word	0x40014800
 800bd14:	50014800 	.word	0x50014800
 800bd18:	40000400 	.word	0x40000400
 800bd1c:	50000400 	.word	0x50000400
 800bd20:	40000800 	.word	0x40000800
 800bd24:	50000800 	.word	0x50000800
 800bd28:	40000c00 	.word	0x40000c00
 800bd2c:	50000c00 	.word	0x50000c00
 800bd30:	40001800 	.word	0x40001800
 800bd34:	50001800 	.word	0x50001800
 800bd38:	00010007 	.word	0x00010007

0800bd3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b086      	sub	sp, #24
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	60f8      	str	r0, [r7, #12]
 800bd44:	60b9      	str	r1, [r7, #8]
 800bd46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bd52:	2b01      	cmp	r3, #1
 800bd54:	d101      	bne.n	800bd5a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bd56:	2302      	movs	r3, #2
 800bd58:	e0ff      	b.n	800bf5a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	2201      	movs	r2, #1
 800bd5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2b14      	cmp	r3, #20
 800bd66:	f200 80f0 	bhi.w	800bf4a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bd6a:	a201      	add	r2, pc, #4	@ (adr r2, 800bd70 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bd6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd70:	0800bdc5 	.word	0x0800bdc5
 800bd74:	0800bf4b 	.word	0x0800bf4b
 800bd78:	0800bf4b 	.word	0x0800bf4b
 800bd7c:	0800bf4b 	.word	0x0800bf4b
 800bd80:	0800be05 	.word	0x0800be05
 800bd84:	0800bf4b 	.word	0x0800bf4b
 800bd88:	0800bf4b 	.word	0x0800bf4b
 800bd8c:	0800bf4b 	.word	0x0800bf4b
 800bd90:	0800be47 	.word	0x0800be47
 800bd94:	0800bf4b 	.word	0x0800bf4b
 800bd98:	0800bf4b 	.word	0x0800bf4b
 800bd9c:	0800bf4b 	.word	0x0800bf4b
 800bda0:	0800be87 	.word	0x0800be87
 800bda4:	0800bf4b 	.word	0x0800bf4b
 800bda8:	0800bf4b 	.word	0x0800bf4b
 800bdac:	0800bf4b 	.word	0x0800bf4b
 800bdb0:	0800bec9 	.word	0x0800bec9
 800bdb4:	0800bf4b 	.word	0x0800bf4b
 800bdb8:	0800bf4b 	.word	0x0800bf4b
 800bdbc:	0800bf4b 	.word	0x0800bf4b
 800bdc0:	0800bf09 	.word	0x0800bf09
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	68b9      	ldr	r1, [r7, #8]
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f000 f9f4 	bl	800c1b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	699a      	ldr	r2, [r3, #24]
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	f042 0208 	orr.w	r2, r2, #8
 800bdde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	699a      	ldr	r2, [r3, #24]
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	f022 0204 	bic.w	r2, r2, #4
 800bdee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	6999      	ldr	r1, [r3, #24]
 800bdf6:	68bb      	ldr	r3, [r7, #8]
 800bdf8:	691a      	ldr	r2, [r3, #16]
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	430a      	orrs	r2, r1
 800be00:	619a      	str	r2, [r3, #24]
      break;
 800be02:	e0a5      	b.n	800bf50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	68b9      	ldr	r1, [r7, #8]
 800be0a:	4618      	mov	r0, r3
 800be0c:	f000 fa96 	bl	800c33c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	699a      	ldr	r2, [r3, #24]
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800be1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	699a      	ldr	r2, [r3, #24]
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800be2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	6999      	ldr	r1, [r3, #24]
 800be36:	68bb      	ldr	r3, [r7, #8]
 800be38:	691b      	ldr	r3, [r3, #16]
 800be3a:	021a      	lsls	r2, r3, #8
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	430a      	orrs	r2, r1
 800be42:	619a      	str	r2, [r3, #24]
      break;
 800be44:	e084      	b.n	800bf50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	68b9      	ldr	r1, [r7, #8]
 800be4c:	4618      	mov	r0, r3
 800be4e:	f000 fb25 	bl	800c49c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	69da      	ldr	r2, [r3, #28]
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f042 0208 	orr.w	r2, r2, #8
 800be60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	69da      	ldr	r2, [r3, #28]
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	f022 0204 	bic.w	r2, r2, #4
 800be70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	69d9      	ldr	r1, [r3, #28]
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	691a      	ldr	r2, [r3, #16]
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	430a      	orrs	r2, r1
 800be82:	61da      	str	r2, [r3, #28]
      break;
 800be84:	e064      	b.n	800bf50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	68b9      	ldr	r1, [r7, #8]
 800be8c:	4618      	mov	r0, r3
 800be8e:	f000 fbb3 	bl	800c5f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	69da      	ldr	r2, [r3, #28]
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bea0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	69da      	ldr	r2, [r3, #28]
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800beb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	69d9      	ldr	r1, [r3, #28]
 800beb8:	68bb      	ldr	r3, [r7, #8]
 800beba:	691b      	ldr	r3, [r3, #16]
 800bebc:	021a      	lsls	r2, r3, #8
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	430a      	orrs	r2, r1
 800bec4:	61da      	str	r2, [r3, #28]
      break;
 800bec6:	e043      	b.n	800bf50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	68b9      	ldr	r1, [r7, #8]
 800bece:	4618      	mov	r0, r3
 800bed0:	f000 fc42 	bl	800c758 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	f042 0208 	orr.w	r2, r2, #8
 800bee2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	f022 0204 	bic.w	r2, r2, #4
 800bef2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800befa:	68bb      	ldr	r3, [r7, #8]
 800befc:	691a      	ldr	r2, [r3, #16]
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	430a      	orrs	r2, r1
 800bf04:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bf06:	e023      	b.n	800bf50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	68b9      	ldr	r1, [r7, #8]
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f000 fca4 	bl	800c85c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bf22:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bf32:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	691b      	ldr	r3, [r3, #16]
 800bf3e:	021a      	lsls	r2, r3, #8
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	430a      	orrs	r2, r1
 800bf46:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bf48:	e002      	b.n	800bf50 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bf4a:	2301      	movs	r3, #1
 800bf4c:	75fb      	strb	r3, [r7, #23]
      break;
 800bf4e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	2200      	movs	r2, #0
 800bf54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bf58:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	3718      	adds	r7, #24
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bd80      	pop	{r7, pc}
 800bf62:	bf00      	nop

0800bf64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bf64:	b480      	push	{r7}
 800bf66:	b085      	sub	sp, #20
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	6078      	str	r0, [r7, #4]
 800bf6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	4a7a      	ldr	r2, [pc, #488]	@ (800c160 <TIM_Base_SetConfig+0x1fc>)
 800bf78:	4293      	cmp	r3, r2
 800bf7a:	d02b      	beq.n	800bfd4 <TIM_Base_SetConfig+0x70>
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	4a79      	ldr	r2, [pc, #484]	@ (800c164 <TIM_Base_SetConfig+0x200>)
 800bf80:	4293      	cmp	r3, r2
 800bf82:	d027      	beq.n	800bfd4 <TIM_Base_SetConfig+0x70>
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf8a:	d023      	beq.n	800bfd4 <TIM_Base_SetConfig+0x70>
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf92:	d01f      	beq.n	800bfd4 <TIM_Base_SetConfig+0x70>
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	4a74      	ldr	r2, [pc, #464]	@ (800c168 <TIM_Base_SetConfig+0x204>)
 800bf98:	4293      	cmp	r3, r2
 800bf9a:	d01b      	beq.n	800bfd4 <TIM_Base_SetConfig+0x70>
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	4a73      	ldr	r2, [pc, #460]	@ (800c16c <TIM_Base_SetConfig+0x208>)
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	d017      	beq.n	800bfd4 <TIM_Base_SetConfig+0x70>
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	4a72      	ldr	r2, [pc, #456]	@ (800c170 <TIM_Base_SetConfig+0x20c>)
 800bfa8:	4293      	cmp	r3, r2
 800bfaa:	d013      	beq.n	800bfd4 <TIM_Base_SetConfig+0x70>
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	4a71      	ldr	r2, [pc, #452]	@ (800c174 <TIM_Base_SetConfig+0x210>)
 800bfb0:	4293      	cmp	r3, r2
 800bfb2:	d00f      	beq.n	800bfd4 <TIM_Base_SetConfig+0x70>
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	4a70      	ldr	r2, [pc, #448]	@ (800c178 <TIM_Base_SetConfig+0x214>)
 800bfb8:	4293      	cmp	r3, r2
 800bfba:	d00b      	beq.n	800bfd4 <TIM_Base_SetConfig+0x70>
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	4a6f      	ldr	r2, [pc, #444]	@ (800c17c <TIM_Base_SetConfig+0x218>)
 800bfc0:	4293      	cmp	r3, r2
 800bfc2:	d007      	beq.n	800bfd4 <TIM_Base_SetConfig+0x70>
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	4a6e      	ldr	r2, [pc, #440]	@ (800c180 <TIM_Base_SetConfig+0x21c>)
 800bfc8:	4293      	cmp	r3, r2
 800bfca:	d003      	beq.n	800bfd4 <TIM_Base_SetConfig+0x70>
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	4a6d      	ldr	r2, [pc, #436]	@ (800c184 <TIM_Base_SetConfig+0x220>)
 800bfd0:	4293      	cmp	r3, r2
 800bfd2:	d108      	bne.n	800bfe6 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bfda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	685b      	ldr	r3, [r3, #4]
 800bfe0:	68fa      	ldr	r2, [r7, #12]
 800bfe2:	4313      	orrs	r3, r2
 800bfe4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	4a5d      	ldr	r2, [pc, #372]	@ (800c160 <TIM_Base_SetConfig+0x1fc>)
 800bfea:	4293      	cmp	r3, r2
 800bfec:	d05b      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	4a5c      	ldr	r2, [pc, #368]	@ (800c164 <TIM_Base_SetConfig+0x200>)
 800bff2:	4293      	cmp	r3, r2
 800bff4:	d057      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bffc:	d053      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c004:	d04f      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	4a57      	ldr	r2, [pc, #348]	@ (800c168 <TIM_Base_SetConfig+0x204>)
 800c00a:	4293      	cmp	r3, r2
 800c00c:	d04b      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	4a56      	ldr	r2, [pc, #344]	@ (800c16c <TIM_Base_SetConfig+0x208>)
 800c012:	4293      	cmp	r3, r2
 800c014:	d047      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	4a55      	ldr	r2, [pc, #340]	@ (800c170 <TIM_Base_SetConfig+0x20c>)
 800c01a:	4293      	cmp	r3, r2
 800c01c:	d043      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	4a54      	ldr	r2, [pc, #336]	@ (800c174 <TIM_Base_SetConfig+0x210>)
 800c022:	4293      	cmp	r3, r2
 800c024:	d03f      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	4a53      	ldr	r2, [pc, #332]	@ (800c178 <TIM_Base_SetConfig+0x214>)
 800c02a:	4293      	cmp	r3, r2
 800c02c:	d03b      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	4a52      	ldr	r2, [pc, #328]	@ (800c17c <TIM_Base_SetConfig+0x218>)
 800c032:	4293      	cmp	r3, r2
 800c034:	d037      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	4a51      	ldr	r2, [pc, #324]	@ (800c180 <TIM_Base_SetConfig+0x21c>)
 800c03a:	4293      	cmp	r3, r2
 800c03c:	d033      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	4a50      	ldr	r2, [pc, #320]	@ (800c184 <TIM_Base_SetConfig+0x220>)
 800c042:	4293      	cmp	r3, r2
 800c044:	d02f      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	4a4f      	ldr	r2, [pc, #316]	@ (800c188 <TIM_Base_SetConfig+0x224>)
 800c04a:	4293      	cmp	r3, r2
 800c04c:	d02b      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	4a4e      	ldr	r2, [pc, #312]	@ (800c18c <TIM_Base_SetConfig+0x228>)
 800c052:	4293      	cmp	r3, r2
 800c054:	d027      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	4a4d      	ldr	r2, [pc, #308]	@ (800c190 <TIM_Base_SetConfig+0x22c>)
 800c05a:	4293      	cmp	r3, r2
 800c05c:	d023      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	4a4c      	ldr	r2, [pc, #304]	@ (800c194 <TIM_Base_SetConfig+0x230>)
 800c062:	4293      	cmp	r3, r2
 800c064:	d01f      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	4a4b      	ldr	r2, [pc, #300]	@ (800c198 <TIM_Base_SetConfig+0x234>)
 800c06a:	4293      	cmp	r3, r2
 800c06c:	d01b      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	4a4a      	ldr	r2, [pc, #296]	@ (800c19c <TIM_Base_SetConfig+0x238>)
 800c072:	4293      	cmp	r3, r2
 800c074:	d017      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	4a49      	ldr	r2, [pc, #292]	@ (800c1a0 <TIM_Base_SetConfig+0x23c>)
 800c07a:	4293      	cmp	r3, r2
 800c07c:	d013      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	4a48      	ldr	r2, [pc, #288]	@ (800c1a4 <TIM_Base_SetConfig+0x240>)
 800c082:	4293      	cmp	r3, r2
 800c084:	d00f      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	4a47      	ldr	r2, [pc, #284]	@ (800c1a8 <TIM_Base_SetConfig+0x244>)
 800c08a:	4293      	cmp	r3, r2
 800c08c:	d00b      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	4a46      	ldr	r2, [pc, #280]	@ (800c1ac <TIM_Base_SetConfig+0x248>)
 800c092:	4293      	cmp	r3, r2
 800c094:	d007      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	4a45      	ldr	r2, [pc, #276]	@ (800c1b0 <TIM_Base_SetConfig+0x24c>)
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d003      	beq.n	800c0a6 <TIM_Base_SetConfig+0x142>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	4a44      	ldr	r2, [pc, #272]	@ (800c1b4 <TIM_Base_SetConfig+0x250>)
 800c0a2:	4293      	cmp	r3, r2
 800c0a4:	d108      	bne.n	800c0b8 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c0ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	68db      	ldr	r3, [r3, #12]
 800c0b2:	68fa      	ldr	r2, [r7, #12]
 800c0b4:	4313      	orrs	r3, r2
 800c0b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	695b      	ldr	r3, [r3, #20]
 800c0c2:	4313      	orrs	r3, r2
 800c0c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	68fa      	ldr	r2, [r7, #12]
 800c0ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	689a      	ldr	r2, [r3, #8]
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c0d4:	683b      	ldr	r3, [r7, #0]
 800c0d6:	681a      	ldr	r2, [r3, #0]
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	4a20      	ldr	r2, [pc, #128]	@ (800c160 <TIM_Base_SetConfig+0x1fc>)
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d023      	beq.n	800c12c <TIM_Base_SetConfig+0x1c8>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	4a1f      	ldr	r2, [pc, #124]	@ (800c164 <TIM_Base_SetConfig+0x200>)
 800c0e8:	4293      	cmp	r3, r2
 800c0ea:	d01f      	beq.n	800c12c <TIM_Base_SetConfig+0x1c8>
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	4a24      	ldr	r2, [pc, #144]	@ (800c180 <TIM_Base_SetConfig+0x21c>)
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	d01b      	beq.n	800c12c <TIM_Base_SetConfig+0x1c8>
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	4a23      	ldr	r2, [pc, #140]	@ (800c184 <TIM_Base_SetConfig+0x220>)
 800c0f8:	4293      	cmp	r3, r2
 800c0fa:	d017      	beq.n	800c12c <TIM_Base_SetConfig+0x1c8>
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	4a28      	ldr	r2, [pc, #160]	@ (800c1a0 <TIM_Base_SetConfig+0x23c>)
 800c100:	4293      	cmp	r3, r2
 800c102:	d013      	beq.n	800c12c <TIM_Base_SetConfig+0x1c8>
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	4a27      	ldr	r2, [pc, #156]	@ (800c1a4 <TIM_Base_SetConfig+0x240>)
 800c108:	4293      	cmp	r3, r2
 800c10a:	d00f      	beq.n	800c12c <TIM_Base_SetConfig+0x1c8>
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	4a26      	ldr	r2, [pc, #152]	@ (800c1a8 <TIM_Base_SetConfig+0x244>)
 800c110:	4293      	cmp	r3, r2
 800c112:	d00b      	beq.n	800c12c <TIM_Base_SetConfig+0x1c8>
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	4a25      	ldr	r2, [pc, #148]	@ (800c1ac <TIM_Base_SetConfig+0x248>)
 800c118:	4293      	cmp	r3, r2
 800c11a:	d007      	beq.n	800c12c <TIM_Base_SetConfig+0x1c8>
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	4a24      	ldr	r2, [pc, #144]	@ (800c1b0 <TIM_Base_SetConfig+0x24c>)
 800c120:	4293      	cmp	r3, r2
 800c122:	d003      	beq.n	800c12c <TIM_Base_SetConfig+0x1c8>
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	4a23      	ldr	r2, [pc, #140]	@ (800c1b4 <TIM_Base_SetConfig+0x250>)
 800c128:	4293      	cmp	r3, r2
 800c12a:	d103      	bne.n	800c134 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	691a      	ldr	r2, [r3, #16]
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2201      	movs	r2, #1
 800c138:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	691b      	ldr	r3, [r3, #16]
 800c13e:	f003 0301 	and.w	r3, r3, #1
 800c142:	2b01      	cmp	r3, #1
 800c144:	d105      	bne.n	800c152 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	691b      	ldr	r3, [r3, #16]
 800c14a:	f023 0201 	bic.w	r2, r3, #1
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	611a      	str	r2, [r3, #16]
  }
}
 800c152:	bf00      	nop
 800c154:	3714      	adds	r7, #20
 800c156:	46bd      	mov	sp, r7
 800c158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15c:	4770      	bx	lr
 800c15e:	bf00      	nop
 800c160:	40012c00 	.word	0x40012c00
 800c164:	50012c00 	.word	0x50012c00
 800c168:	40000400 	.word	0x40000400
 800c16c:	50000400 	.word	0x50000400
 800c170:	40000800 	.word	0x40000800
 800c174:	50000800 	.word	0x50000800
 800c178:	40000c00 	.word	0x40000c00
 800c17c:	50000c00 	.word	0x50000c00
 800c180:	40013400 	.word	0x40013400
 800c184:	50013400 	.word	0x50013400
 800c188:	40001800 	.word	0x40001800
 800c18c:	50001800 	.word	0x50001800
 800c190:	40001c00 	.word	0x40001c00
 800c194:	50001c00 	.word	0x50001c00
 800c198:	40002000 	.word	0x40002000
 800c19c:	50002000 	.word	0x50002000
 800c1a0:	40014000 	.word	0x40014000
 800c1a4:	50014000 	.word	0x50014000
 800c1a8:	40014400 	.word	0x40014400
 800c1ac:	50014400 	.word	0x50014400
 800c1b0:	40014800 	.word	0x40014800
 800c1b4:	50014800 	.word	0x50014800

0800c1b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c1b8:	b480      	push	{r7}
 800c1ba:	b087      	sub	sp, #28
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
 800c1c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	6a1b      	ldr	r3, [r3, #32]
 800c1c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	6a1b      	ldr	r3, [r3, #32]
 800c1cc:	f023 0201 	bic.w	r2, r3, #1
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	685b      	ldr	r3, [r3, #4]
 800c1d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	699b      	ldr	r3, [r3, #24]
 800c1de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c1e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	f023 0303 	bic.w	r3, r3, #3
 800c1f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	68fa      	ldr	r2, [r7, #12]
 800c1fa:	4313      	orrs	r3, r2
 800c1fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	f023 0302 	bic.w	r3, r3, #2
 800c204:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	689b      	ldr	r3, [r3, #8]
 800c20a:	697a      	ldr	r2, [r7, #20]
 800c20c:	4313      	orrs	r3, r2
 800c20e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	4a40      	ldr	r2, [pc, #256]	@ (800c314 <TIM_OC1_SetConfig+0x15c>)
 800c214:	4293      	cmp	r3, r2
 800c216:	d023      	beq.n	800c260 <TIM_OC1_SetConfig+0xa8>
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	4a3f      	ldr	r2, [pc, #252]	@ (800c318 <TIM_OC1_SetConfig+0x160>)
 800c21c:	4293      	cmp	r3, r2
 800c21e:	d01f      	beq.n	800c260 <TIM_OC1_SetConfig+0xa8>
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	4a3e      	ldr	r2, [pc, #248]	@ (800c31c <TIM_OC1_SetConfig+0x164>)
 800c224:	4293      	cmp	r3, r2
 800c226:	d01b      	beq.n	800c260 <TIM_OC1_SetConfig+0xa8>
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	4a3d      	ldr	r2, [pc, #244]	@ (800c320 <TIM_OC1_SetConfig+0x168>)
 800c22c:	4293      	cmp	r3, r2
 800c22e:	d017      	beq.n	800c260 <TIM_OC1_SetConfig+0xa8>
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	4a3c      	ldr	r2, [pc, #240]	@ (800c324 <TIM_OC1_SetConfig+0x16c>)
 800c234:	4293      	cmp	r3, r2
 800c236:	d013      	beq.n	800c260 <TIM_OC1_SetConfig+0xa8>
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	4a3b      	ldr	r2, [pc, #236]	@ (800c328 <TIM_OC1_SetConfig+0x170>)
 800c23c:	4293      	cmp	r3, r2
 800c23e:	d00f      	beq.n	800c260 <TIM_OC1_SetConfig+0xa8>
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	4a3a      	ldr	r2, [pc, #232]	@ (800c32c <TIM_OC1_SetConfig+0x174>)
 800c244:	4293      	cmp	r3, r2
 800c246:	d00b      	beq.n	800c260 <TIM_OC1_SetConfig+0xa8>
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	4a39      	ldr	r2, [pc, #228]	@ (800c330 <TIM_OC1_SetConfig+0x178>)
 800c24c:	4293      	cmp	r3, r2
 800c24e:	d007      	beq.n	800c260 <TIM_OC1_SetConfig+0xa8>
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	4a38      	ldr	r2, [pc, #224]	@ (800c334 <TIM_OC1_SetConfig+0x17c>)
 800c254:	4293      	cmp	r3, r2
 800c256:	d003      	beq.n	800c260 <TIM_OC1_SetConfig+0xa8>
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	4a37      	ldr	r2, [pc, #220]	@ (800c338 <TIM_OC1_SetConfig+0x180>)
 800c25c:	4293      	cmp	r3, r2
 800c25e:	d10c      	bne.n	800c27a <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c260:	697b      	ldr	r3, [r7, #20]
 800c262:	f023 0308 	bic.w	r3, r3, #8
 800c266:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	68db      	ldr	r3, [r3, #12]
 800c26c:	697a      	ldr	r2, [r7, #20]
 800c26e:	4313      	orrs	r3, r2
 800c270:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c272:	697b      	ldr	r3, [r7, #20]
 800c274:	f023 0304 	bic.w	r3, r3, #4
 800c278:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	4a25      	ldr	r2, [pc, #148]	@ (800c314 <TIM_OC1_SetConfig+0x15c>)
 800c27e:	4293      	cmp	r3, r2
 800c280:	d023      	beq.n	800c2ca <TIM_OC1_SetConfig+0x112>
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	4a24      	ldr	r2, [pc, #144]	@ (800c318 <TIM_OC1_SetConfig+0x160>)
 800c286:	4293      	cmp	r3, r2
 800c288:	d01f      	beq.n	800c2ca <TIM_OC1_SetConfig+0x112>
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	4a23      	ldr	r2, [pc, #140]	@ (800c31c <TIM_OC1_SetConfig+0x164>)
 800c28e:	4293      	cmp	r3, r2
 800c290:	d01b      	beq.n	800c2ca <TIM_OC1_SetConfig+0x112>
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	4a22      	ldr	r2, [pc, #136]	@ (800c320 <TIM_OC1_SetConfig+0x168>)
 800c296:	4293      	cmp	r3, r2
 800c298:	d017      	beq.n	800c2ca <TIM_OC1_SetConfig+0x112>
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	4a21      	ldr	r2, [pc, #132]	@ (800c324 <TIM_OC1_SetConfig+0x16c>)
 800c29e:	4293      	cmp	r3, r2
 800c2a0:	d013      	beq.n	800c2ca <TIM_OC1_SetConfig+0x112>
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	4a20      	ldr	r2, [pc, #128]	@ (800c328 <TIM_OC1_SetConfig+0x170>)
 800c2a6:	4293      	cmp	r3, r2
 800c2a8:	d00f      	beq.n	800c2ca <TIM_OC1_SetConfig+0x112>
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	4a1f      	ldr	r2, [pc, #124]	@ (800c32c <TIM_OC1_SetConfig+0x174>)
 800c2ae:	4293      	cmp	r3, r2
 800c2b0:	d00b      	beq.n	800c2ca <TIM_OC1_SetConfig+0x112>
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	4a1e      	ldr	r2, [pc, #120]	@ (800c330 <TIM_OC1_SetConfig+0x178>)
 800c2b6:	4293      	cmp	r3, r2
 800c2b8:	d007      	beq.n	800c2ca <TIM_OC1_SetConfig+0x112>
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	4a1d      	ldr	r2, [pc, #116]	@ (800c334 <TIM_OC1_SetConfig+0x17c>)
 800c2be:	4293      	cmp	r3, r2
 800c2c0:	d003      	beq.n	800c2ca <TIM_OC1_SetConfig+0x112>
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	4a1c      	ldr	r2, [pc, #112]	@ (800c338 <TIM_OC1_SetConfig+0x180>)
 800c2c6:	4293      	cmp	r3, r2
 800c2c8:	d111      	bne.n	800c2ee <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c2ca:	693b      	ldr	r3, [r7, #16]
 800c2cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c2d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c2d2:	693b      	ldr	r3, [r7, #16]
 800c2d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c2d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	695b      	ldr	r3, [r3, #20]
 800c2de:	693a      	ldr	r2, [r7, #16]
 800c2e0:	4313      	orrs	r3, r2
 800c2e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	699b      	ldr	r3, [r3, #24]
 800c2e8:	693a      	ldr	r2, [r7, #16]
 800c2ea:	4313      	orrs	r3, r2
 800c2ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	693a      	ldr	r2, [r7, #16]
 800c2f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	68fa      	ldr	r2, [r7, #12]
 800c2f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c2fa:	683b      	ldr	r3, [r7, #0]
 800c2fc:	685a      	ldr	r2, [r3, #4]
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	697a      	ldr	r2, [r7, #20]
 800c306:	621a      	str	r2, [r3, #32]
}
 800c308:	bf00      	nop
 800c30a:	371c      	adds	r7, #28
 800c30c:	46bd      	mov	sp, r7
 800c30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c312:	4770      	bx	lr
 800c314:	40012c00 	.word	0x40012c00
 800c318:	50012c00 	.word	0x50012c00
 800c31c:	40013400 	.word	0x40013400
 800c320:	50013400 	.word	0x50013400
 800c324:	40014000 	.word	0x40014000
 800c328:	50014000 	.word	0x50014000
 800c32c:	40014400 	.word	0x40014400
 800c330:	50014400 	.word	0x50014400
 800c334:	40014800 	.word	0x40014800
 800c338:	50014800 	.word	0x50014800

0800c33c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c33c:	b480      	push	{r7}
 800c33e:	b087      	sub	sp, #28
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	6a1b      	ldr	r3, [r3, #32]
 800c34a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	6a1b      	ldr	r3, [r3, #32]
 800c350:	f023 0210 	bic.w	r2, r3, #16
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	685b      	ldr	r3, [r3, #4]
 800c35c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	699b      	ldr	r3, [r3, #24]
 800c362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c36a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c36e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c376:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	021b      	lsls	r3, r3, #8
 800c37e:	68fa      	ldr	r2, [r7, #12]
 800c380:	4313      	orrs	r3, r2
 800c382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c384:	697b      	ldr	r3, [r7, #20]
 800c386:	f023 0320 	bic.w	r3, r3, #32
 800c38a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	689b      	ldr	r3, [r3, #8]
 800c390:	011b      	lsls	r3, r3, #4
 800c392:	697a      	ldr	r2, [r7, #20]
 800c394:	4313      	orrs	r3, r2
 800c396:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	4a36      	ldr	r2, [pc, #216]	@ (800c474 <TIM_OC2_SetConfig+0x138>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d00b      	beq.n	800c3b8 <TIM_OC2_SetConfig+0x7c>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	4a35      	ldr	r2, [pc, #212]	@ (800c478 <TIM_OC2_SetConfig+0x13c>)
 800c3a4:	4293      	cmp	r3, r2
 800c3a6:	d007      	beq.n	800c3b8 <TIM_OC2_SetConfig+0x7c>
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	4a34      	ldr	r2, [pc, #208]	@ (800c47c <TIM_OC2_SetConfig+0x140>)
 800c3ac:	4293      	cmp	r3, r2
 800c3ae:	d003      	beq.n	800c3b8 <TIM_OC2_SetConfig+0x7c>
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	4a33      	ldr	r2, [pc, #204]	@ (800c480 <TIM_OC2_SetConfig+0x144>)
 800c3b4:	4293      	cmp	r3, r2
 800c3b6:	d10d      	bne.n	800c3d4 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c3b8:	697b      	ldr	r3, [r7, #20]
 800c3ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c3be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c3c0:	683b      	ldr	r3, [r7, #0]
 800c3c2:	68db      	ldr	r3, [r3, #12]
 800c3c4:	011b      	lsls	r3, r3, #4
 800c3c6:	697a      	ldr	r2, [r7, #20]
 800c3c8:	4313      	orrs	r3, r2
 800c3ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c3cc:	697b      	ldr	r3, [r7, #20]
 800c3ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c3d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	4a27      	ldr	r2, [pc, #156]	@ (800c474 <TIM_OC2_SetConfig+0x138>)
 800c3d8:	4293      	cmp	r3, r2
 800c3da:	d023      	beq.n	800c424 <TIM_OC2_SetConfig+0xe8>
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	4a26      	ldr	r2, [pc, #152]	@ (800c478 <TIM_OC2_SetConfig+0x13c>)
 800c3e0:	4293      	cmp	r3, r2
 800c3e2:	d01f      	beq.n	800c424 <TIM_OC2_SetConfig+0xe8>
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	4a25      	ldr	r2, [pc, #148]	@ (800c47c <TIM_OC2_SetConfig+0x140>)
 800c3e8:	4293      	cmp	r3, r2
 800c3ea:	d01b      	beq.n	800c424 <TIM_OC2_SetConfig+0xe8>
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	4a24      	ldr	r2, [pc, #144]	@ (800c480 <TIM_OC2_SetConfig+0x144>)
 800c3f0:	4293      	cmp	r3, r2
 800c3f2:	d017      	beq.n	800c424 <TIM_OC2_SetConfig+0xe8>
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	4a23      	ldr	r2, [pc, #140]	@ (800c484 <TIM_OC2_SetConfig+0x148>)
 800c3f8:	4293      	cmp	r3, r2
 800c3fa:	d013      	beq.n	800c424 <TIM_OC2_SetConfig+0xe8>
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	4a22      	ldr	r2, [pc, #136]	@ (800c488 <TIM_OC2_SetConfig+0x14c>)
 800c400:	4293      	cmp	r3, r2
 800c402:	d00f      	beq.n	800c424 <TIM_OC2_SetConfig+0xe8>
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	4a21      	ldr	r2, [pc, #132]	@ (800c48c <TIM_OC2_SetConfig+0x150>)
 800c408:	4293      	cmp	r3, r2
 800c40a:	d00b      	beq.n	800c424 <TIM_OC2_SetConfig+0xe8>
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	4a20      	ldr	r2, [pc, #128]	@ (800c490 <TIM_OC2_SetConfig+0x154>)
 800c410:	4293      	cmp	r3, r2
 800c412:	d007      	beq.n	800c424 <TIM_OC2_SetConfig+0xe8>
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	4a1f      	ldr	r2, [pc, #124]	@ (800c494 <TIM_OC2_SetConfig+0x158>)
 800c418:	4293      	cmp	r3, r2
 800c41a:	d003      	beq.n	800c424 <TIM_OC2_SetConfig+0xe8>
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	4a1e      	ldr	r2, [pc, #120]	@ (800c498 <TIM_OC2_SetConfig+0x15c>)
 800c420:	4293      	cmp	r3, r2
 800c422:	d113      	bne.n	800c44c <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c42a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c42c:	693b      	ldr	r3, [r7, #16]
 800c42e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c432:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c434:	683b      	ldr	r3, [r7, #0]
 800c436:	695b      	ldr	r3, [r3, #20]
 800c438:	009b      	lsls	r3, r3, #2
 800c43a:	693a      	ldr	r2, [r7, #16]
 800c43c:	4313      	orrs	r3, r2
 800c43e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	699b      	ldr	r3, [r3, #24]
 800c444:	009b      	lsls	r3, r3, #2
 800c446:	693a      	ldr	r2, [r7, #16]
 800c448:	4313      	orrs	r3, r2
 800c44a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	693a      	ldr	r2, [r7, #16]
 800c450:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	68fa      	ldr	r2, [r7, #12]
 800c456:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	685a      	ldr	r2, [r3, #4]
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	697a      	ldr	r2, [r7, #20]
 800c464:	621a      	str	r2, [r3, #32]
}
 800c466:	bf00      	nop
 800c468:	371c      	adds	r7, #28
 800c46a:	46bd      	mov	sp, r7
 800c46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c470:	4770      	bx	lr
 800c472:	bf00      	nop
 800c474:	40012c00 	.word	0x40012c00
 800c478:	50012c00 	.word	0x50012c00
 800c47c:	40013400 	.word	0x40013400
 800c480:	50013400 	.word	0x50013400
 800c484:	40014000 	.word	0x40014000
 800c488:	50014000 	.word	0x50014000
 800c48c:	40014400 	.word	0x40014400
 800c490:	50014400 	.word	0x50014400
 800c494:	40014800 	.word	0x40014800
 800c498:	50014800 	.word	0x50014800

0800c49c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c49c:	b480      	push	{r7}
 800c49e:	b087      	sub	sp, #28
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	6a1b      	ldr	r3, [r3, #32]
 800c4aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	6a1b      	ldr	r3, [r3, #32]
 800c4b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	685b      	ldr	r3, [r3, #4]
 800c4bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	69db      	ldr	r3, [r3, #28]
 800c4c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c4ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c4ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	f023 0303 	bic.w	r3, r3, #3
 800c4d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c4d8:	683b      	ldr	r3, [r7, #0]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	68fa      	ldr	r2, [r7, #12]
 800c4de:	4313      	orrs	r3, r2
 800c4e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c4e2:	697b      	ldr	r3, [r7, #20]
 800c4e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c4e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c4ea:	683b      	ldr	r3, [r7, #0]
 800c4ec:	689b      	ldr	r3, [r3, #8]
 800c4ee:	021b      	lsls	r3, r3, #8
 800c4f0:	697a      	ldr	r2, [r7, #20]
 800c4f2:	4313      	orrs	r3, r2
 800c4f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	4a35      	ldr	r2, [pc, #212]	@ (800c5d0 <TIM_OC3_SetConfig+0x134>)
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	d00b      	beq.n	800c516 <TIM_OC3_SetConfig+0x7a>
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	4a34      	ldr	r2, [pc, #208]	@ (800c5d4 <TIM_OC3_SetConfig+0x138>)
 800c502:	4293      	cmp	r3, r2
 800c504:	d007      	beq.n	800c516 <TIM_OC3_SetConfig+0x7a>
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	4a33      	ldr	r2, [pc, #204]	@ (800c5d8 <TIM_OC3_SetConfig+0x13c>)
 800c50a:	4293      	cmp	r3, r2
 800c50c:	d003      	beq.n	800c516 <TIM_OC3_SetConfig+0x7a>
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	4a32      	ldr	r2, [pc, #200]	@ (800c5dc <TIM_OC3_SetConfig+0x140>)
 800c512:	4293      	cmp	r3, r2
 800c514:	d10d      	bne.n	800c532 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c516:	697b      	ldr	r3, [r7, #20]
 800c518:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c51c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	68db      	ldr	r3, [r3, #12]
 800c522:	021b      	lsls	r3, r3, #8
 800c524:	697a      	ldr	r2, [r7, #20]
 800c526:	4313      	orrs	r3, r2
 800c528:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c530:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	4a26      	ldr	r2, [pc, #152]	@ (800c5d0 <TIM_OC3_SetConfig+0x134>)
 800c536:	4293      	cmp	r3, r2
 800c538:	d023      	beq.n	800c582 <TIM_OC3_SetConfig+0xe6>
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	4a25      	ldr	r2, [pc, #148]	@ (800c5d4 <TIM_OC3_SetConfig+0x138>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	d01f      	beq.n	800c582 <TIM_OC3_SetConfig+0xe6>
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	4a24      	ldr	r2, [pc, #144]	@ (800c5d8 <TIM_OC3_SetConfig+0x13c>)
 800c546:	4293      	cmp	r3, r2
 800c548:	d01b      	beq.n	800c582 <TIM_OC3_SetConfig+0xe6>
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	4a23      	ldr	r2, [pc, #140]	@ (800c5dc <TIM_OC3_SetConfig+0x140>)
 800c54e:	4293      	cmp	r3, r2
 800c550:	d017      	beq.n	800c582 <TIM_OC3_SetConfig+0xe6>
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	4a22      	ldr	r2, [pc, #136]	@ (800c5e0 <TIM_OC3_SetConfig+0x144>)
 800c556:	4293      	cmp	r3, r2
 800c558:	d013      	beq.n	800c582 <TIM_OC3_SetConfig+0xe6>
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	4a21      	ldr	r2, [pc, #132]	@ (800c5e4 <TIM_OC3_SetConfig+0x148>)
 800c55e:	4293      	cmp	r3, r2
 800c560:	d00f      	beq.n	800c582 <TIM_OC3_SetConfig+0xe6>
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	4a20      	ldr	r2, [pc, #128]	@ (800c5e8 <TIM_OC3_SetConfig+0x14c>)
 800c566:	4293      	cmp	r3, r2
 800c568:	d00b      	beq.n	800c582 <TIM_OC3_SetConfig+0xe6>
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	4a1f      	ldr	r2, [pc, #124]	@ (800c5ec <TIM_OC3_SetConfig+0x150>)
 800c56e:	4293      	cmp	r3, r2
 800c570:	d007      	beq.n	800c582 <TIM_OC3_SetConfig+0xe6>
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	4a1e      	ldr	r2, [pc, #120]	@ (800c5f0 <TIM_OC3_SetConfig+0x154>)
 800c576:	4293      	cmp	r3, r2
 800c578:	d003      	beq.n	800c582 <TIM_OC3_SetConfig+0xe6>
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	4a1d      	ldr	r2, [pc, #116]	@ (800c5f4 <TIM_OC3_SetConfig+0x158>)
 800c57e:	4293      	cmp	r3, r2
 800c580:	d113      	bne.n	800c5aa <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c582:	693b      	ldr	r3, [r7, #16]
 800c584:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c588:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c58a:	693b      	ldr	r3, [r7, #16]
 800c58c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c590:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c592:	683b      	ldr	r3, [r7, #0]
 800c594:	695b      	ldr	r3, [r3, #20]
 800c596:	011b      	lsls	r3, r3, #4
 800c598:	693a      	ldr	r2, [r7, #16]
 800c59a:	4313      	orrs	r3, r2
 800c59c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	699b      	ldr	r3, [r3, #24]
 800c5a2:	011b      	lsls	r3, r3, #4
 800c5a4:	693a      	ldr	r2, [r7, #16]
 800c5a6:	4313      	orrs	r3, r2
 800c5a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	693a      	ldr	r2, [r7, #16]
 800c5ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	68fa      	ldr	r2, [r7, #12]
 800c5b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	685a      	ldr	r2, [r3, #4]
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	697a      	ldr	r2, [r7, #20]
 800c5c2:	621a      	str	r2, [r3, #32]
}
 800c5c4:	bf00      	nop
 800c5c6:	371c      	adds	r7, #28
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ce:	4770      	bx	lr
 800c5d0:	40012c00 	.word	0x40012c00
 800c5d4:	50012c00 	.word	0x50012c00
 800c5d8:	40013400 	.word	0x40013400
 800c5dc:	50013400 	.word	0x50013400
 800c5e0:	40014000 	.word	0x40014000
 800c5e4:	50014000 	.word	0x50014000
 800c5e8:	40014400 	.word	0x40014400
 800c5ec:	50014400 	.word	0x50014400
 800c5f0:	40014800 	.word	0x40014800
 800c5f4:	50014800 	.word	0x50014800

0800c5f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b087      	sub	sp, #28
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
 800c600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	6a1b      	ldr	r3, [r3, #32]
 800c606:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	6a1b      	ldr	r3, [r3, #32]
 800c60c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	685b      	ldr	r3, [r3, #4]
 800c618:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	69db      	ldr	r3, [r3, #28]
 800c61e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c626:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c62a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c632:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	021b      	lsls	r3, r3, #8
 800c63a:	68fa      	ldr	r2, [r7, #12]
 800c63c:	4313      	orrs	r3, r2
 800c63e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c640:	697b      	ldr	r3, [r7, #20]
 800c642:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c646:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	689b      	ldr	r3, [r3, #8]
 800c64c:	031b      	lsls	r3, r3, #12
 800c64e:	697a      	ldr	r2, [r7, #20]
 800c650:	4313      	orrs	r3, r2
 800c652:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	4a36      	ldr	r2, [pc, #216]	@ (800c730 <TIM_OC4_SetConfig+0x138>)
 800c658:	4293      	cmp	r3, r2
 800c65a:	d00b      	beq.n	800c674 <TIM_OC4_SetConfig+0x7c>
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	4a35      	ldr	r2, [pc, #212]	@ (800c734 <TIM_OC4_SetConfig+0x13c>)
 800c660:	4293      	cmp	r3, r2
 800c662:	d007      	beq.n	800c674 <TIM_OC4_SetConfig+0x7c>
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	4a34      	ldr	r2, [pc, #208]	@ (800c738 <TIM_OC4_SetConfig+0x140>)
 800c668:	4293      	cmp	r3, r2
 800c66a:	d003      	beq.n	800c674 <TIM_OC4_SetConfig+0x7c>
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	4a33      	ldr	r2, [pc, #204]	@ (800c73c <TIM_OC4_SetConfig+0x144>)
 800c670:	4293      	cmp	r3, r2
 800c672:	d10d      	bne.n	800c690 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800c674:	697b      	ldr	r3, [r7, #20]
 800c676:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c67a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	68db      	ldr	r3, [r3, #12]
 800c680:	031b      	lsls	r3, r3, #12
 800c682:	697a      	ldr	r2, [r7, #20]
 800c684:	4313      	orrs	r3, r2
 800c686:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800c688:	697b      	ldr	r3, [r7, #20]
 800c68a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c68e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	4a27      	ldr	r2, [pc, #156]	@ (800c730 <TIM_OC4_SetConfig+0x138>)
 800c694:	4293      	cmp	r3, r2
 800c696:	d023      	beq.n	800c6e0 <TIM_OC4_SetConfig+0xe8>
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	4a26      	ldr	r2, [pc, #152]	@ (800c734 <TIM_OC4_SetConfig+0x13c>)
 800c69c:	4293      	cmp	r3, r2
 800c69e:	d01f      	beq.n	800c6e0 <TIM_OC4_SetConfig+0xe8>
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	4a25      	ldr	r2, [pc, #148]	@ (800c738 <TIM_OC4_SetConfig+0x140>)
 800c6a4:	4293      	cmp	r3, r2
 800c6a6:	d01b      	beq.n	800c6e0 <TIM_OC4_SetConfig+0xe8>
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	4a24      	ldr	r2, [pc, #144]	@ (800c73c <TIM_OC4_SetConfig+0x144>)
 800c6ac:	4293      	cmp	r3, r2
 800c6ae:	d017      	beq.n	800c6e0 <TIM_OC4_SetConfig+0xe8>
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	4a23      	ldr	r2, [pc, #140]	@ (800c740 <TIM_OC4_SetConfig+0x148>)
 800c6b4:	4293      	cmp	r3, r2
 800c6b6:	d013      	beq.n	800c6e0 <TIM_OC4_SetConfig+0xe8>
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	4a22      	ldr	r2, [pc, #136]	@ (800c744 <TIM_OC4_SetConfig+0x14c>)
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	d00f      	beq.n	800c6e0 <TIM_OC4_SetConfig+0xe8>
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	4a21      	ldr	r2, [pc, #132]	@ (800c748 <TIM_OC4_SetConfig+0x150>)
 800c6c4:	4293      	cmp	r3, r2
 800c6c6:	d00b      	beq.n	800c6e0 <TIM_OC4_SetConfig+0xe8>
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	4a20      	ldr	r2, [pc, #128]	@ (800c74c <TIM_OC4_SetConfig+0x154>)
 800c6cc:	4293      	cmp	r3, r2
 800c6ce:	d007      	beq.n	800c6e0 <TIM_OC4_SetConfig+0xe8>
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	4a1f      	ldr	r2, [pc, #124]	@ (800c750 <TIM_OC4_SetConfig+0x158>)
 800c6d4:	4293      	cmp	r3, r2
 800c6d6:	d003      	beq.n	800c6e0 <TIM_OC4_SetConfig+0xe8>
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	4a1e      	ldr	r2, [pc, #120]	@ (800c754 <TIM_OC4_SetConfig+0x15c>)
 800c6dc:	4293      	cmp	r3, r2
 800c6de:	d113      	bne.n	800c708 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c6e0:	693b      	ldr	r3, [r7, #16]
 800c6e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c6e6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800c6e8:	693b      	ldr	r3, [r7, #16]
 800c6ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c6ee:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	695b      	ldr	r3, [r3, #20]
 800c6f4:	019b      	lsls	r3, r3, #6
 800c6f6:	693a      	ldr	r2, [r7, #16]
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	699b      	ldr	r3, [r3, #24]
 800c700:	019b      	lsls	r3, r3, #6
 800c702:	693a      	ldr	r2, [r7, #16]
 800c704:	4313      	orrs	r3, r2
 800c706:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	693a      	ldr	r2, [r7, #16]
 800c70c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	68fa      	ldr	r2, [r7, #12]
 800c712:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	685a      	ldr	r2, [r3, #4]
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	697a      	ldr	r2, [r7, #20]
 800c720:	621a      	str	r2, [r3, #32]
}
 800c722:	bf00      	nop
 800c724:	371c      	adds	r7, #28
 800c726:	46bd      	mov	sp, r7
 800c728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72c:	4770      	bx	lr
 800c72e:	bf00      	nop
 800c730:	40012c00 	.word	0x40012c00
 800c734:	50012c00 	.word	0x50012c00
 800c738:	40013400 	.word	0x40013400
 800c73c:	50013400 	.word	0x50013400
 800c740:	40014000 	.word	0x40014000
 800c744:	50014000 	.word	0x50014000
 800c748:	40014400 	.word	0x40014400
 800c74c:	50014400 	.word	0x50014400
 800c750:	40014800 	.word	0x40014800
 800c754:	50014800 	.word	0x50014800

0800c758 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c758:	b480      	push	{r7}
 800c75a:	b087      	sub	sp, #28
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
 800c760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	6a1b      	ldr	r3, [r3, #32]
 800c766:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	6a1b      	ldr	r3, [r3, #32]
 800c76c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	685b      	ldr	r3, [r3, #4]
 800c778:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c77e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c786:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c78a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	68fa      	ldr	r2, [r7, #12]
 800c792:	4313      	orrs	r3, r2
 800c794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c796:	693b      	ldr	r3, [r7, #16]
 800c798:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c79c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c79e:	683b      	ldr	r3, [r7, #0]
 800c7a0:	689b      	ldr	r3, [r3, #8]
 800c7a2:	041b      	lsls	r3, r3, #16
 800c7a4:	693a      	ldr	r2, [r7, #16]
 800c7a6:	4313      	orrs	r3, r2
 800c7a8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	4a21      	ldr	r2, [pc, #132]	@ (800c834 <TIM_OC5_SetConfig+0xdc>)
 800c7ae:	4293      	cmp	r3, r2
 800c7b0:	d023      	beq.n	800c7fa <TIM_OC5_SetConfig+0xa2>
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	4a20      	ldr	r2, [pc, #128]	@ (800c838 <TIM_OC5_SetConfig+0xe0>)
 800c7b6:	4293      	cmp	r3, r2
 800c7b8:	d01f      	beq.n	800c7fa <TIM_OC5_SetConfig+0xa2>
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	4a1f      	ldr	r2, [pc, #124]	@ (800c83c <TIM_OC5_SetConfig+0xe4>)
 800c7be:	4293      	cmp	r3, r2
 800c7c0:	d01b      	beq.n	800c7fa <TIM_OC5_SetConfig+0xa2>
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	4a1e      	ldr	r2, [pc, #120]	@ (800c840 <TIM_OC5_SetConfig+0xe8>)
 800c7c6:	4293      	cmp	r3, r2
 800c7c8:	d017      	beq.n	800c7fa <TIM_OC5_SetConfig+0xa2>
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	4a1d      	ldr	r2, [pc, #116]	@ (800c844 <TIM_OC5_SetConfig+0xec>)
 800c7ce:	4293      	cmp	r3, r2
 800c7d0:	d013      	beq.n	800c7fa <TIM_OC5_SetConfig+0xa2>
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	4a1c      	ldr	r2, [pc, #112]	@ (800c848 <TIM_OC5_SetConfig+0xf0>)
 800c7d6:	4293      	cmp	r3, r2
 800c7d8:	d00f      	beq.n	800c7fa <TIM_OC5_SetConfig+0xa2>
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	4a1b      	ldr	r2, [pc, #108]	@ (800c84c <TIM_OC5_SetConfig+0xf4>)
 800c7de:	4293      	cmp	r3, r2
 800c7e0:	d00b      	beq.n	800c7fa <TIM_OC5_SetConfig+0xa2>
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	4a1a      	ldr	r2, [pc, #104]	@ (800c850 <TIM_OC5_SetConfig+0xf8>)
 800c7e6:	4293      	cmp	r3, r2
 800c7e8:	d007      	beq.n	800c7fa <TIM_OC5_SetConfig+0xa2>
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	4a19      	ldr	r2, [pc, #100]	@ (800c854 <TIM_OC5_SetConfig+0xfc>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d003      	beq.n	800c7fa <TIM_OC5_SetConfig+0xa2>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	4a18      	ldr	r2, [pc, #96]	@ (800c858 <TIM_OC5_SetConfig+0x100>)
 800c7f6:	4293      	cmp	r3, r2
 800c7f8:	d109      	bne.n	800c80e <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c7fa:	697b      	ldr	r3, [r7, #20]
 800c7fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c800:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	695b      	ldr	r3, [r3, #20]
 800c806:	021b      	lsls	r3, r3, #8
 800c808:	697a      	ldr	r2, [r7, #20]
 800c80a:	4313      	orrs	r3, r2
 800c80c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	697a      	ldr	r2, [r7, #20]
 800c812:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	68fa      	ldr	r2, [r7, #12]
 800c818:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	685a      	ldr	r2, [r3, #4]
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	693a      	ldr	r2, [r7, #16]
 800c826:	621a      	str	r2, [r3, #32]
}
 800c828:	bf00      	nop
 800c82a:	371c      	adds	r7, #28
 800c82c:	46bd      	mov	sp, r7
 800c82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c832:	4770      	bx	lr
 800c834:	40012c00 	.word	0x40012c00
 800c838:	50012c00 	.word	0x50012c00
 800c83c:	40013400 	.word	0x40013400
 800c840:	50013400 	.word	0x50013400
 800c844:	40014000 	.word	0x40014000
 800c848:	50014000 	.word	0x50014000
 800c84c:	40014400 	.word	0x40014400
 800c850:	50014400 	.word	0x50014400
 800c854:	40014800 	.word	0x40014800
 800c858:	50014800 	.word	0x50014800

0800c85c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c85c:	b480      	push	{r7}
 800c85e:	b087      	sub	sp, #28
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
 800c864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	6a1b      	ldr	r3, [r3, #32]
 800c86a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	6a1b      	ldr	r3, [r3, #32]
 800c870:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	685b      	ldr	r3, [r3, #4]
 800c87c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c88a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c88e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	021b      	lsls	r3, r3, #8
 800c896:	68fa      	ldr	r2, [r7, #12]
 800c898:	4313      	orrs	r3, r2
 800c89a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c89c:	693b      	ldr	r3, [r7, #16]
 800c89e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c8a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c8a4:	683b      	ldr	r3, [r7, #0]
 800c8a6:	689b      	ldr	r3, [r3, #8]
 800c8a8:	051b      	lsls	r3, r3, #20
 800c8aa:	693a      	ldr	r2, [r7, #16]
 800c8ac:	4313      	orrs	r3, r2
 800c8ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	4a22      	ldr	r2, [pc, #136]	@ (800c93c <TIM_OC6_SetConfig+0xe0>)
 800c8b4:	4293      	cmp	r3, r2
 800c8b6:	d023      	beq.n	800c900 <TIM_OC6_SetConfig+0xa4>
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	4a21      	ldr	r2, [pc, #132]	@ (800c940 <TIM_OC6_SetConfig+0xe4>)
 800c8bc:	4293      	cmp	r3, r2
 800c8be:	d01f      	beq.n	800c900 <TIM_OC6_SetConfig+0xa4>
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	4a20      	ldr	r2, [pc, #128]	@ (800c944 <TIM_OC6_SetConfig+0xe8>)
 800c8c4:	4293      	cmp	r3, r2
 800c8c6:	d01b      	beq.n	800c900 <TIM_OC6_SetConfig+0xa4>
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	4a1f      	ldr	r2, [pc, #124]	@ (800c948 <TIM_OC6_SetConfig+0xec>)
 800c8cc:	4293      	cmp	r3, r2
 800c8ce:	d017      	beq.n	800c900 <TIM_OC6_SetConfig+0xa4>
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	4a1e      	ldr	r2, [pc, #120]	@ (800c94c <TIM_OC6_SetConfig+0xf0>)
 800c8d4:	4293      	cmp	r3, r2
 800c8d6:	d013      	beq.n	800c900 <TIM_OC6_SetConfig+0xa4>
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	4a1d      	ldr	r2, [pc, #116]	@ (800c950 <TIM_OC6_SetConfig+0xf4>)
 800c8dc:	4293      	cmp	r3, r2
 800c8de:	d00f      	beq.n	800c900 <TIM_OC6_SetConfig+0xa4>
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	4a1c      	ldr	r2, [pc, #112]	@ (800c954 <TIM_OC6_SetConfig+0xf8>)
 800c8e4:	4293      	cmp	r3, r2
 800c8e6:	d00b      	beq.n	800c900 <TIM_OC6_SetConfig+0xa4>
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	4a1b      	ldr	r2, [pc, #108]	@ (800c958 <TIM_OC6_SetConfig+0xfc>)
 800c8ec:	4293      	cmp	r3, r2
 800c8ee:	d007      	beq.n	800c900 <TIM_OC6_SetConfig+0xa4>
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	4a1a      	ldr	r2, [pc, #104]	@ (800c95c <TIM_OC6_SetConfig+0x100>)
 800c8f4:	4293      	cmp	r3, r2
 800c8f6:	d003      	beq.n	800c900 <TIM_OC6_SetConfig+0xa4>
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	4a19      	ldr	r2, [pc, #100]	@ (800c960 <TIM_OC6_SetConfig+0x104>)
 800c8fc:	4293      	cmp	r3, r2
 800c8fe:	d109      	bne.n	800c914 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c900:	697b      	ldr	r3, [r7, #20]
 800c902:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c906:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	695b      	ldr	r3, [r3, #20]
 800c90c:	029b      	lsls	r3, r3, #10
 800c90e:	697a      	ldr	r2, [r7, #20]
 800c910:	4313      	orrs	r3, r2
 800c912:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	697a      	ldr	r2, [r7, #20]
 800c918:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	68fa      	ldr	r2, [r7, #12]
 800c91e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	685a      	ldr	r2, [r3, #4]
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	693a      	ldr	r2, [r7, #16]
 800c92c:	621a      	str	r2, [r3, #32]
}
 800c92e:	bf00      	nop
 800c930:	371c      	adds	r7, #28
 800c932:	46bd      	mov	sp, r7
 800c934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c938:	4770      	bx	lr
 800c93a:	bf00      	nop
 800c93c:	40012c00 	.word	0x40012c00
 800c940:	50012c00 	.word	0x50012c00
 800c944:	40013400 	.word	0x40013400
 800c948:	50013400 	.word	0x50013400
 800c94c:	40014000 	.word	0x40014000
 800c950:	50014000 	.word	0x50014000
 800c954:	40014400 	.word	0x40014400
 800c958:	50014400 	.word	0x50014400
 800c95c:	40014800 	.word	0x40014800
 800c960:	50014800 	.word	0x50014800

0800c964 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c964:	b480      	push	{r7}
 800c966:	b087      	sub	sp, #28
 800c968:	af00      	add	r7, sp, #0
 800c96a:	60f8      	str	r0, [r7, #12]
 800c96c:	60b9      	str	r1, [r7, #8]
 800c96e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	f003 031f 	and.w	r3, r3, #31
 800c976:	2201      	movs	r2, #1
 800c978:	fa02 f303 	lsl.w	r3, r2, r3
 800c97c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	6a1a      	ldr	r2, [r3, #32]
 800c982:	697b      	ldr	r3, [r7, #20]
 800c984:	43db      	mvns	r3, r3
 800c986:	401a      	ands	r2, r3
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	6a1a      	ldr	r2, [r3, #32]
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	f003 031f 	and.w	r3, r3, #31
 800c996:	6879      	ldr	r1, [r7, #4]
 800c998:	fa01 f303 	lsl.w	r3, r1, r3
 800c99c:	431a      	orrs	r2, r3
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	621a      	str	r2, [r3, #32]
}
 800c9a2:	bf00      	nop
 800c9a4:	371c      	adds	r7, #28
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ac:	4770      	bx	lr
	...

0800c9b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c9b0:	b480      	push	{r7}
 800c9b2:	b085      	sub	sp, #20
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
 800c9b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c9c0:	2b01      	cmp	r3, #1
 800c9c2:	d101      	bne.n	800c9c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c9c4:	2302      	movs	r3, #2
 800c9c6:	e0a1      	b.n	800cb0c <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	2201      	movs	r2, #1
 800c9cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2202      	movs	r2, #2
 800c9d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	685b      	ldr	r3, [r3, #4]
 800c9de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	689b      	ldr	r3, [r3, #8]
 800c9e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	4a4a      	ldr	r2, [pc, #296]	@ (800cb18 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800c9ee:	4293      	cmp	r3, r2
 800c9f0:	d00e      	beq.n	800ca10 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	4a49      	ldr	r2, [pc, #292]	@ (800cb1c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800c9f8:	4293      	cmp	r3, r2
 800c9fa:	d009      	beq.n	800ca10 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	4a47      	ldr	r2, [pc, #284]	@ (800cb20 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800ca02:	4293      	cmp	r3, r2
 800ca04:	d004      	beq.n	800ca10 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	4a46      	ldr	r2, [pc, #280]	@ (800cb24 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800ca0c:	4293      	cmp	r3, r2
 800ca0e:	d108      	bne.n	800ca22 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ca16:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	685b      	ldr	r3, [r3, #4]
 800ca1c:	68fa      	ldr	r2, [r7, #12]
 800ca1e:	4313      	orrs	r3, r2
 800ca20:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800ca28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca2c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ca2e:	683b      	ldr	r3, [r7, #0]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	68fa      	ldr	r2, [r7, #12]
 800ca34:	4313      	orrs	r3, r2
 800ca36:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	68fa      	ldr	r2, [r7, #12]
 800ca3e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	4a34      	ldr	r2, [pc, #208]	@ (800cb18 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800ca46:	4293      	cmp	r3, r2
 800ca48:	d04a      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	4a33      	ldr	r2, [pc, #204]	@ (800cb1c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800ca50:	4293      	cmp	r3, r2
 800ca52:	d045      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca5c:	d040      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ca66:	d03b      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	4a2e      	ldr	r2, [pc, #184]	@ (800cb28 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	d036      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	4a2d      	ldr	r2, [pc, #180]	@ (800cb2c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	d031      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	4a2b      	ldr	r2, [pc, #172]	@ (800cb30 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800ca82:	4293      	cmp	r3, r2
 800ca84:	d02c      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	4a2a      	ldr	r2, [pc, #168]	@ (800cb34 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800ca8c:	4293      	cmp	r3, r2
 800ca8e:	d027      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	4a28      	ldr	r2, [pc, #160]	@ (800cb38 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800ca96:	4293      	cmp	r3, r2
 800ca98:	d022      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	4a27      	ldr	r2, [pc, #156]	@ (800cb3c <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800caa0:	4293      	cmp	r3, r2
 800caa2:	d01d      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	4a1d      	ldr	r2, [pc, #116]	@ (800cb20 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800caaa:	4293      	cmp	r3, r2
 800caac:	d018      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	4a1c      	ldr	r2, [pc, #112]	@ (800cb24 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800cab4:	4293      	cmp	r3, r2
 800cab6:	d013      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	4a20      	ldr	r2, [pc, #128]	@ (800cb40 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800cabe:	4293      	cmp	r3, r2
 800cac0:	d00e      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	4a1f      	ldr	r2, [pc, #124]	@ (800cb44 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800cac8:	4293      	cmp	r3, r2
 800caca:	d009      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	4a1d      	ldr	r2, [pc, #116]	@ (800cb48 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800cad2:	4293      	cmp	r3, r2
 800cad4:	d004      	beq.n	800cae0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	4a1c      	ldr	r2, [pc, #112]	@ (800cb4c <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800cadc:	4293      	cmp	r3, r2
 800cade:	d10c      	bne.n	800cafa <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cae6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	689b      	ldr	r3, [r3, #8]
 800caec:	68ba      	ldr	r2, [r7, #8]
 800caee:	4313      	orrs	r3, r2
 800caf0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	68ba      	ldr	r2, [r7, #8]
 800caf8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	2201      	movs	r2, #1
 800cafe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2200      	movs	r2, #0
 800cb06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cb0a:	2300      	movs	r3, #0
}
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	3714      	adds	r7, #20
 800cb10:	46bd      	mov	sp, r7
 800cb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb16:	4770      	bx	lr
 800cb18:	40012c00 	.word	0x40012c00
 800cb1c:	50012c00 	.word	0x50012c00
 800cb20:	40013400 	.word	0x40013400
 800cb24:	50013400 	.word	0x50013400
 800cb28:	40000400 	.word	0x40000400
 800cb2c:	50000400 	.word	0x50000400
 800cb30:	40000800 	.word	0x40000800
 800cb34:	50000800 	.word	0x50000800
 800cb38:	40000c00 	.word	0x40000c00
 800cb3c:	50000c00 	.word	0x50000c00
 800cb40:	40001800 	.word	0x40001800
 800cb44:	50001800 	.word	0x50001800
 800cb48:	40014000 	.word	0x40014000
 800cb4c:	50014000 	.word	0x50014000

0800cb50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b082      	sub	sp, #8
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d101      	bne.n	800cb62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cb5e:	2301      	movs	r3, #1
 800cb60:	e042      	b.n	800cbe8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d106      	bne.n	800cb7a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2200      	movs	r2, #0
 800cb70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cb74:	6878      	ldr	r0, [r7, #4]
 800cb76:	f7f7 f98b 	bl	8003e90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	2224      	movs	r2, #36	@ 0x24
 800cb7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	681a      	ldr	r2, [r3, #0]
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	f022 0201 	bic.w	r2, r2, #1
 800cb90:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d002      	beq.n	800cba0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800cb9a:	6878      	ldr	r0, [r7, #4]
 800cb9c:	f000 fe24 	bl	800d7e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cba0:	6878      	ldr	r0, [r7, #4]
 800cba2:	f000 fc33 	bl	800d40c <UART_SetConfig>
 800cba6:	4603      	mov	r3, r0
 800cba8:	2b01      	cmp	r3, #1
 800cbaa:	d101      	bne.n	800cbb0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800cbac:	2301      	movs	r3, #1
 800cbae:	e01b      	b.n	800cbe8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	685a      	ldr	r2, [r3, #4]
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cbbe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	689a      	ldr	r2, [r3, #8]
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cbce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	681a      	ldr	r2, [r3, #0]
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	f042 0201 	orr.w	r2, r2, #1
 800cbde:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cbe0:	6878      	ldr	r0, [r7, #4]
 800cbe2:	f000 fea3 	bl	800d92c <UART_CheckIdleState>
 800cbe6:	4603      	mov	r3, r0
}
 800cbe8:	4618      	mov	r0, r3
 800cbea:	3708      	adds	r7, #8
 800cbec:	46bd      	mov	sp, r7
 800cbee:	bd80      	pop	{r7, pc}

0800cbf0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cbf0:	b580      	push	{r7, lr}
 800cbf2:	b08a      	sub	sp, #40	@ 0x28
 800cbf4:	af02      	add	r7, sp, #8
 800cbf6:	60f8      	str	r0, [r7, #12]
 800cbf8:	60b9      	str	r1, [r7, #8]
 800cbfa:	603b      	str	r3, [r7, #0]
 800cbfc:	4613      	mov	r3, r2
 800cbfe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc06:	2b20      	cmp	r3, #32
 800cc08:	f040 808b 	bne.w	800cd22 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d002      	beq.n	800cc18 <HAL_UART_Transmit+0x28>
 800cc12:	88fb      	ldrh	r3, [r7, #6]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d101      	bne.n	800cc1c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800cc18:	2301      	movs	r3, #1
 800cc1a:	e083      	b.n	800cd24 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	689b      	ldr	r3, [r3, #8]
 800cc22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc26:	2b80      	cmp	r3, #128	@ 0x80
 800cc28:	d107      	bne.n	800cc3a <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	689a      	ldr	r2, [r3, #8]
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cc38:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	2221      	movs	r2, #33	@ 0x21
 800cc46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cc4a:	f7f7 fc0f 	bl	800446c <HAL_GetTick>
 800cc4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	88fa      	ldrh	r2, [r7, #6]
 800cc54:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	88fa      	ldrh	r2, [r7, #6]
 800cc5c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	689b      	ldr	r3, [r3, #8]
 800cc64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cc68:	d108      	bne.n	800cc7c <HAL_UART_Transmit+0x8c>
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	691b      	ldr	r3, [r3, #16]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d104      	bne.n	800cc7c <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800cc72:	2300      	movs	r3, #0
 800cc74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	61bb      	str	r3, [r7, #24]
 800cc7a:	e003      	b.n	800cc84 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800cc7c:	68bb      	ldr	r3, [r7, #8]
 800cc7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cc80:	2300      	movs	r3, #0
 800cc82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800cc84:	e030      	b.n	800cce8 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cc86:	683b      	ldr	r3, [r7, #0]
 800cc88:	9300      	str	r3, [sp, #0]
 800cc8a:	697b      	ldr	r3, [r7, #20]
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	2180      	movs	r1, #128	@ 0x80
 800cc90:	68f8      	ldr	r0, [r7, #12]
 800cc92:	f000 fef5 	bl	800da80 <UART_WaitOnFlagUntilTimeout>
 800cc96:	4603      	mov	r3, r0
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d005      	beq.n	800cca8 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	2220      	movs	r2, #32
 800cca0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800cca4:	2303      	movs	r3, #3
 800cca6:	e03d      	b.n	800cd24 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800cca8:	69fb      	ldr	r3, [r7, #28]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d10b      	bne.n	800ccc6 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ccae:	69bb      	ldr	r3, [r7, #24]
 800ccb0:	881b      	ldrh	r3, [r3, #0]
 800ccb2:	461a      	mov	r2, r3
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ccbc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ccbe:	69bb      	ldr	r3, [r7, #24]
 800ccc0:	3302      	adds	r3, #2
 800ccc2:	61bb      	str	r3, [r7, #24]
 800ccc4:	e007      	b.n	800ccd6 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ccc6:	69fb      	ldr	r3, [r7, #28]
 800ccc8:	781a      	ldrb	r2, [r3, #0]
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ccd0:	69fb      	ldr	r3, [r7, #28]
 800ccd2:	3301      	adds	r3, #1
 800ccd4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ccdc:	b29b      	uxth	r3, r3
 800ccde:	3b01      	subs	r3, #1
 800cce0:	b29a      	uxth	r2, r3
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ccee:	b29b      	uxth	r3, r3
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d1c8      	bne.n	800cc86 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ccf4:	683b      	ldr	r3, [r7, #0]
 800ccf6:	9300      	str	r3, [sp, #0]
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	2140      	movs	r1, #64	@ 0x40
 800ccfe:	68f8      	ldr	r0, [r7, #12]
 800cd00:	f000 febe 	bl	800da80 <UART_WaitOnFlagUntilTimeout>
 800cd04:	4603      	mov	r3, r0
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d005      	beq.n	800cd16 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	2220      	movs	r2, #32
 800cd0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800cd12:	2303      	movs	r3, #3
 800cd14:	e006      	b.n	800cd24 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	2220      	movs	r2, #32
 800cd1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800cd1e:	2300      	movs	r3, #0
 800cd20:	e000      	b.n	800cd24 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800cd22:	2302      	movs	r3, #2
  }
}
 800cd24:	4618      	mov	r0, r3
 800cd26:	3720      	adds	r7, #32
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	bd80      	pop	{r7, pc}

0800cd2c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	b08a      	sub	sp, #40	@ 0x28
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	60f8      	str	r0, [r7, #12]
 800cd34:	60b9      	str	r1, [r7, #8]
 800cd36:	4613      	mov	r3, r2
 800cd38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cd40:	2b20      	cmp	r3, #32
 800cd42:	d14b      	bne.n	800cddc <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d002      	beq.n	800cd50 <HAL_UART_Receive_IT+0x24>
 800cd4a:	88fb      	ldrh	r3, [r7, #6]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d101      	bne.n	800cd54 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800cd50:	2301      	movs	r3, #1
 800cd52:	e044      	b.n	800cdde <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	2200      	movs	r2, #0
 800cd58:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	689b      	ldr	r3, [r3, #8]
 800cd60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd64:	2b40      	cmp	r3, #64	@ 0x40
 800cd66:	d107      	bne.n	800cd78 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	689a      	ldr	r2, [r3, #8]
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cd76:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	4a1a      	ldr	r2, [pc, #104]	@ (800cde8 <HAL_UART_Receive_IT+0xbc>)
 800cd7e:	4293      	cmp	r3, r2
 800cd80:	d024      	beq.n	800cdcc <HAL_UART_Receive_IT+0xa0>
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	4a19      	ldr	r2, [pc, #100]	@ (800cdec <HAL_UART_Receive_IT+0xc0>)
 800cd88:	4293      	cmp	r3, r2
 800cd8a:	d01f      	beq.n	800cdcc <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	685b      	ldr	r3, [r3, #4]
 800cd92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d018      	beq.n	800cdcc <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cda0:	697b      	ldr	r3, [r7, #20]
 800cda2:	e853 3f00 	ldrex	r3, [r3]
 800cda6:	613b      	str	r3, [r7, #16]
   return(result);
 800cda8:	693b      	ldr	r3, [r7, #16]
 800cdaa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cdae:	627b      	str	r3, [r7, #36]	@ 0x24
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	461a      	mov	r2, r3
 800cdb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdb8:	623b      	str	r3, [r7, #32]
 800cdba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdbc:	69f9      	ldr	r1, [r7, #28]
 800cdbe:	6a3a      	ldr	r2, [r7, #32]
 800cdc0:	e841 2300 	strex	r3, r2, [r1]
 800cdc4:	61bb      	str	r3, [r7, #24]
   return(result);
 800cdc6:	69bb      	ldr	r3, [r7, #24]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d1e6      	bne.n	800cd9a <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800cdcc:	88fb      	ldrh	r3, [r7, #6]
 800cdce:	461a      	mov	r2, r3
 800cdd0:	68b9      	ldr	r1, [r7, #8]
 800cdd2:	68f8      	ldr	r0, [r7, #12]
 800cdd4:	f000 fec2 	bl	800db5c <UART_Start_Receive_IT>
 800cdd8:	4603      	mov	r3, r0
 800cdda:	e000      	b.n	800cdde <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800cddc:	2302      	movs	r3, #2
  }
}
 800cdde:	4618      	mov	r0, r3
 800cde0:	3728      	adds	r7, #40	@ 0x28
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}
 800cde6:	bf00      	nop
 800cde8:	44002400 	.word	0x44002400
 800cdec:	54002400 	.word	0x54002400

0800cdf0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b0ae      	sub	sp, #184	@ 0xb8
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	69db      	ldr	r3, [r3, #28]
 800cdfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	689b      	ldr	r3, [r3, #8]
 800ce12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ce16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ce1a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ce1e:	4013      	ands	r3, r2
 800ce20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800ce24:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d11b      	bne.n	800ce64 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ce2c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ce30:	f003 0320 	and.w	r3, r3, #32
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d015      	beq.n	800ce64 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ce38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ce3c:	f003 0320 	and.w	r3, r3, #32
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d105      	bne.n	800ce50 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ce44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d009      	beq.n	800ce64 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	f000 82ac 	beq.w	800d3b2 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce5e:	6878      	ldr	r0, [r7, #4]
 800ce60:	4798      	blx	r3
      }
      return;
 800ce62:	e2a6      	b.n	800d3b2 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ce64:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	f000 80fd 	beq.w	800d068 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ce6e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ce72:	4b7a      	ldr	r3, [pc, #488]	@ (800d05c <HAL_UART_IRQHandler+0x26c>)
 800ce74:	4013      	ands	r3, r2
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d106      	bne.n	800ce88 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ce7a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ce7e:	4b78      	ldr	r3, [pc, #480]	@ (800d060 <HAL_UART_IRQHandler+0x270>)
 800ce80:	4013      	ands	r3, r2
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	f000 80f0 	beq.w	800d068 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ce88:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ce8c:	f003 0301 	and.w	r3, r3, #1
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d011      	beq.n	800ceb8 <HAL_UART_IRQHandler+0xc8>
 800ce94:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ce98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d00b      	beq.n	800ceb8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	2201      	movs	r2, #1
 800cea6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ceae:	f043 0201 	orr.w	r2, r3, #1
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ceb8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cebc:	f003 0302 	and.w	r3, r3, #2
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d011      	beq.n	800cee8 <HAL_UART_IRQHandler+0xf8>
 800cec4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cec8:	f003 0301 	and.w	r3, r3, #1
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d00b      	beq.n	800cee8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	2202      	movs	r2, #2
 800ced6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cede:	f043 0204 	orr.w	r2, r3, #4
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cee8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ceec:	f003 0304 	and.w	r3, r3, #4
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d011      	beq.n	800cf18 <HAL_UART_IRQHandler+0x128>
 800cef4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cef8:	f003 0301 	and.w	r3, r3, #1
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d00b      	beq.n	800cf18 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	2204      	movs	r2, #4
 800cf06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf0e:	f043 0202 	orr.w	r2, r3, #2
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cf18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cf1c:	f003 0308 	and.w	r3, r3, #8
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d017      	beq.n	800cf54 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cf24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cf28:	f003 0320 	and.w	r3, r3, #32
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d105      	bne.n	800cf3c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800cf30:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800cf34:	4b49      	ldr	r3, [pc, #292]	@ (800d05c <HAL_UART_IRQHandler+0x26c>)
 800cf36:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d00b      	beq.n	800cf54 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	2208      	movs	r2, #8
 800cf42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf4a:	f043 0208 	orr.w	r2, r3, #8
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cf54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cf58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d012      	beq.n	800cf86 <HAL_UART_IRQHandler+0x196>
 800cf60:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cf64:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d00c      	beq.n	800cf86 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cf74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf7c:	f043 0220 	orr.w	r2, r3, #32
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	f000 8212 	beq.w	800d3b6 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cf92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cf96:	f003 0320 	and.w	r3, r3, #32
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d013      	beq.n	800cfc6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cf9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cfa2:	f003 0320 	and.w	r3, r3, #32
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d105      	bne.n	800cfb6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cfaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cfae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d007      	beq.n	800cfc6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d003      	beq.n	800cfc6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cfc2:	6878      	ldr	r0, [r7, #4]
 800cfc4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cfcc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	689b      	ldr	r3, [r3, #8]
 800cfd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfda:	2b40      	cmp	r3, #64	@ 0x40
 800cfdc:	d005      	beq.n	800cfea <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cfde:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cfe2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d02e      	beq.n	800d048 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cfea:	6878      	ldr	r0, [r7, #4]
 800cfec:	f000 fed8 	bl	800dda0 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	689b      	ldr	r3, [r3, #8]
 800cff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cffa:	2b40      	cmp	r3, #64	@ 0x40
 800cffc:	d120      	bne.n	800d040 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d004:	2b00      	cmp	r3, #0
 800d006:	d017      	beq.n	800d038 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d00e:	4a15      	ldr	r2, [pc, #84]	@ (800d064 <HAL_UART_IRQHandler+0x274>)
 800d010:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d018:	4618      	mov	r0, r3
 800d01a:	f7f7 fc63 	bl	80048e4 <HAL_DMA_Abort_IT>
 800d01e:	4603      	mov	r3, r0
 800d020:	2b00      	cmp	r3, #0
 800d022:	d019      	beq.n	800d058 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d02a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d02c:	687a      	ldr	r2, [r7, #4]
 800d02e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800d032:	4610      	mov	r0, r2
 800d034:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d036:	e00f      	b.n	800d058 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d038:	6878      	ldr	r0, [r7, #4]
 800d03a:	f000 f9d1 	bl	800d3e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d03e:	e00b      	b.n	800d058 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d040:	6878      	ldr	r0, [r7, #4]
 800d042:	f000 f9cd 	bl	800d3e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d046:	e007      	b.n	800d058 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	f000 f9c9 	bl	800d3e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	2200      	movs	r2, #0
 800d052:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800d056:	e1ae      	b.n	800d3b6 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d058:	bf00      	nop
    return;
 800d05a:	e1ac      	b.n	800d3b6 <HAL_UART_IRQHandler+0x5c6>
 800d05c:	10000001 	.word	0x10000001
 800d060:	04000120 	.word	0x04000120
 800d064:	0800de6d 	.word	0x0800de6d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d06c:	2b01      	cmp	r3, #1
 800d06e:	f040 8142 	bne.w	800d2f6 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d072:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d076:	f003 0310 	and.w	r3, r3, #16
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	f000 813b 	beq.w	800d2f6 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d080:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d084:	f003 0310 	and.w	r3, r3, #16
 800d088:	2b00      	cmp	r3, #0
 800d08a:	f000 8134 	beq.w	800d2f6 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	2210      	movs	r2, #16
 800d094:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	689b      	ldr	r3, [r3, #8]
 800d09c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0a0:	2b40      	cmp	r3, #64	@ 0x40
 800d0a2:	f040 80aa 	bne.w	800d1fa <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d0b0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800d0b4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	f000 8084 	beq.w	800d1c6 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d0c4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800d0c8:	429a      	cmp	r2, r3
 800d0ca:	d27c      	bcs.n	800d1c6 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800d0d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d0dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d0de:	2b81      	cmp	r3, #129	@ 0x81
 800d0e0:	d060      	beq.n	800d1a4 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d0ea:	e853 3f00 	ldrex	r3, [r3]
 800d0ee:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d0f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d0f2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d0f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	461a      	mov	r2, r3
 800d100:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d104:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d108:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d10a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d10c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d110:	e841 2300 	strex	r3, r2, [r1]
 800d114:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d116:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d1e2      	bne.n	800d0e2 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	3308      	adds	r3, #8
 800d122:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d124:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d126:	e853 3f00 	ldrex	r3, [r3]
 800d12a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d12c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d12e:	f023 0301 	bic.w	r3, r3, #1
 800d132:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	3308      	adds	r3, #8
 800d13c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d140:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d142:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d144:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d146:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d148:	e841 2300 	strex	r3, r2, [r1]
 800d14c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d14e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d150:	2b00      	cmp	r3, #0
 800d152:	d1e3      	bne.n	800d11c <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	2220      	movs	r2, #32
 800d158:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2200      	movs	r2, #0
 800d160:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d16a:	e853 3f00 	ldrex	r3, [r3]
 800d16e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d170:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d172:	f023 0310 	bic.w	r3, r3, #16
 800d176:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	461a      	mov	r2, r3
 800d180:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d184:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d186:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d188:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d18a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d18c:	e841 2300 	strex	r3, r2, [r1]
 800d190:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d192:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d194:	2b00      	cmp	r3, #0
 800d196:	d1e4      	bne.n	800d162 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d19e:	4618      	mov	r0, r3
 800d1a0:	f7f7 fb24 	bl	80047ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	2202      	movs	r2, #2
 800d1a8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d1b6:	b29b      	uxth	r3, r3
 800d1b8:	1ad3      	subs	r3, r2, r3
 800d1ba:	b29b      	uxth	r3, r3
 800d1bc:	4619      	mov	r1, r3
 800d1be:	6878      	ldr	r0, [r7, #4]
 800d1c0:	f000 f918 	bl	800d3f4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d1c4:	e0f9      	b.n	800d3ba <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d1cc:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800d1d0:	429a      	cmp	r2, r3
 800d1d2:	f040 80f2 	bne.w	800d3ba <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d1dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1de:	2b81      	cmp	r3, #129	@ 0x81
 800d1e0:	f040 80eb 	bne.w	800d3ba <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	2202      	movs	r2, #2
 800d1e8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d1f0:	4619      	mov	r1, r3
 800d1f2:	6878      	ldr	r0, [r7, #4]
 800d1f4:	f000 f8fe 	bl	800d3f4 <HAL_UARTEx_RxEventCallback>
      return;
 800d1f8:	e0df      	b.n	800d3ba <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d206:	b29b      	uxth	r3, r3
 800d208:	1ad3      	subs	r3, r2, r3
 800d20a:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d214:	b29b      	uxth	r3, r3
 800d216:	2b00      	cmp	r3, #0
 800d218:	f000 80d1 	beq.w	800d3be <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800d21c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800d220:	2b00      	cmp	r3, #0
 800d222:	f000 80cc 	beq.w	800d3be <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d22c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d22e:	e853 3f00 	ldrex	r3, [r3]
 800d232:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d236:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d23a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	461a      	mov	r2, r3
 800d244:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d248:	647b      	str	r3, [r7, #68]	@ 0x44
 800d24a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d24c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d24e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d250:	e841 2300 	strex	r3, r2, [r1]
 800d254:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d1e4      	bne.n	800d226 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	3308      	adds	r3, #8
 800d262:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d266:	e853 3f00 	ldrex	r3, [r3]
 800d26a:	623b      	str	r3, [r7, #32]
   return(result);
 800d26c:	6a3b      	ldr	r3, [r7, #32]
 800d26e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d272:	f023 0301 	bic.w	r3, r3, #1
 800d276:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	3308      	adds	r3, #8
 800d280:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d284:	633a      	str	r2, [r7, #48]	@ 0x30
 800d286:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d288:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d28a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d28c:	e841 2300 	strex	r3, r2, [r1]
 800d290:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d294:	2b00      	cmp	r3, #0
 800d296:	d1e1      	bne.n	800d25c <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	2220      	movs	r2, #32
 800d29c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	2200      	movs	r2, #0
 800d2aa:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2b2:	693b      	ldr	r3, [r7, #16]
 800d2b4:	e853 3f00 	ldrex	r3, [r3]
 800d2b8:	60fb      	str	r3, [r7, #12]
   return(result);
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	f023 0310 	bic.w	r3, r3, #16
 800d2c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	461a      	mov	r2, r3
 800d2ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d2ce:	61fb      	str	r3, [r7, #28]
 800d2d0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2d2:	69b9      	ldr	r1, [r7, #24]
 800d2d4:	69fa      	ldr	r2, [r7, #28]
 800d2d6:	e841 2300 	strex	r3, r2, [r1]
 800d2da:	617b      	str	r3, [r7, #20]
   return(result);
 800d2dc:	697b      	ldr	r3, [r7, #20]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d1e4      	bne.n	800d2ac <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	2202      	movs	r2, #2
 800d2e6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d2e8:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800d2ec:	4619      	mov	r1, r3
 800d2ee:	6878      	ldr	r0, [r7, #4]
 800d2f0:	f000 f880 	bl	800d3f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d2f4:	e063      	b.n	800d3be <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d2f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d2fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d00e      	beq.n	800d320 <HAL_UART_IRQHandler+0x530>
 800d302:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d306:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d008      	beq.n	800d320 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d316:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	f001 fb1d 	bl	800e958 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d31e:	e051      	b.n	800d3c4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d320:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d324:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d014      	beq.n	800d356 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d32c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d334:	2b00      	cmp	r3, #0
 800d336:	d105      	bne.n	800d344 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d338:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d33c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d340:	2b00      	cmp	r3, #0
 800d342:	d008      	beq.n	800d356 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d03a      	beq.n	800d3c2 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	4798      	blx	r3
    }
    return;
 800d354:	e035      	b.n	800d3c2 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d356:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d35a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d009      	beq.n	800d376 <HAL_UART_IRQHandler+0x586>
 800d362:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d003      	beq.n	800d376 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800d36e:	6878      	ldr	r0, [r7, #4]
 800d370:	f000 fd8e 	bl	800de90 <UART_EndTransmit_IT>
    return;
 800d374:	e026      	b.n	800d3c4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d376:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d37a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d009      	beq.n	800d396 <HAL_UART_IRQHandler+0x5a6>
 800d382:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d386:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d003      	beq.n	800d396 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f001 faf6 	bl	800e980 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d394:	e016      	b.n	800d3c4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d396:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d39a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d010      	beq.n	800d3c4 <HAL_UART_IRQHandler+0x5d4>
 800d3a2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	da0c      	bge.n	800d3c4 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d3aa:	6878      	ldr	r0, [r7, #4]
 800d3ac:	f001 fade 	bl	800e96c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d3b0:	e008      	b.n	800d3c4 <HAL_UART_IRQHandler+0x5d4>
      return;
 800d3b2:	bf00      	nop
 800d3b4:	e006      	b.n	800d3c4 <HAL_UART_IRQHandler+0x5d4>
    return;
 800d3b6:	bf00      	nop
 800d3b8:	e004      	b.n	800d3c4 <HAL_UART_IRQHandler+0x5d4>
      return;
 800d3ba:	bf00      	nop
 800d3bc:	e002      	b.n	800d3c4 <HAL_UART_IRQHandler+0x5d4>
      return;
 800d3be:	bf00      	nop
 800d3c0:	e000      	b.n	800d3c4 <HAL_UART_IRQHandler+0x5d4>
    return;
 800d3c2:	bf00      	nop
  }
}
 800d3c4:	37b8      	adds	r7, #184	@ 0xb8
 800d3c6:	46bd      	mov	sp, r7
 800d3c8:	bd80      	pop	{r7, pc}
 800d3ca:	bf00      	nop

0800d3cc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d3cc:	b480      	push	{r7}
 800d3ce:	b083      	sub	sp, #12
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d3d4:	bf00      	nop
 800d3d6:	370c      	adds	r7, #12
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3de:	4770      	bx	lr

0800d3e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d3e0:	b480      	push	{r7}
 800d3e2:	b083      	sub	sp, #12
 800d3e4:	af00      	add	r7, sp, #0
 800d3e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d3e8:	bf00      	nop
 800d3ea:	370c      	adds	r7, #12
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f2:	4770      	bx	lr

0800d3f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d3f4:	b480      	push	{r7}
 800d3f6:	b083      	sub	sp, #12
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	6078      	str	r0, [r7, #4]
 800d3fc:	460b      	mov	r3, r1
 800d3fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d400:	bf00      	nop
 800d402:	370c      	adds	r7, #12
 800d404:	46bd      	mov	sp, r7
 800d406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d40a:	4770      	bx	lr

0800d40c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d40c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d410:	b094      	sub	sp, #80	@ 0x50
 800d412:	af00      	add	r7, sp, #0
 800d414:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d416:	2300      	movs	r3, #0
 800d418:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800d41c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d41e:	681a      	ldr	r2, [r3, #0]
 800d420:	4b78      	ldr	r3, [pc, #480]	@ (800d604 <UART_SetConfig+0x1f8>)
 800d422:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d426:	689a      	ldr	r2, [r3, #8]
 800d428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d42a:	691b      	ldr	r3, [r3, #16]
 800d42c:	431a      	orrs	r2, r3
 800d42e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d430:	695b      	ldr	r3, [r3, #20]
 800d432:	431a      	orrs	r2, r3
 800d434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d436:	69db      	ldr	r3, [r3, #28]
 800d438:	4313      	orrs	r3, r2
 800d43a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d43c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	4971      	ldr	r1, [pc, #452]	@ (800d608 <UART_SetConfig+0x1fc>)
 800d444:	4019      	ands	r1, r3
 800d446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d448:	681a      	ldr	r2, [r3, #0]
 800d44a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d44c:	430b      	orrs	r3, r1
 800d44e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	685b      	ldr	r3, [r3, #4]
 800d456:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800d45a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d45c:	68d9      	ldr	r1, [r3, #12]
 800d45e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d460:	681a      	ldr	r2, [r3, #0]
 800d462:	ea40 0301 	orr.w	r3, r0, r1
 800d466:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d46a:	699b      	ldr	r3, [r3, #24]
 800d46c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d46e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d470:	681a      	ldr	r2, [r3, #0]
 800d472:	4b64      	ldr	r3, [pc, #400]	@ (800d604 <UART_SetConfig+0x1f8>)
 800d474:	429a      	cmp	r2, r3
 800d476:	d009      	beq.n	800d48c <UART_SetConfig+0x80>
 800d478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d47a:	681a      	ldr	r2, [r3, #0]
 800d47c:	4b63      	ldr	r3, [pc, #396]	@ (800d60c <UART_SetConfig+0x200>)
 800d47e:	429a      	cmp	r2, r3
 800d480:	d004      	beq.n	800d48c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d484:	6a1a      	ldr	r2, [r3, #32]
 800d486:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d488:	4313      	orrs	r3, r2
 800d48a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d48c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	689b      	ldr	r3, [r3, #8]
 800d492:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800d496:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800d49a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d49c:	681a      	ldr	r2, [r3, #0]
 800d49e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4a0:	430b      	orrs	r3, r1
 800d4a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d4a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4aa:	f023 000f 	bic.w	r0, r3, #15
 800d4ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4b0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800d4b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4b4:	681a      	ldr	r2, [r3, #0]
 800d4b6:	ea40 0301 	orr.w	r3, r0, r1
 800d4ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d4bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4be:	681a      	ldr	r2, [r3, #0]
 800d4c0:	4b53      	ldr	r3, [pc, #332]	@ (800d610 <UART_SetConfig+0x204>)
 800d4c2:	429a      	cmp	r2, r3
 800d4c4:	d102      	bne.n	800d4cc <UART_SetConfig+0xc0>
 800d4c6:	2301      	movs	r3, #1
 800d4c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d4ca:	e066      	b.n	800d59a <UART_SetConfig+0x18e>
 800d4cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4ce:	681a      	ldr	r2, [r3, #0]
 800d4d0:	4b50      	ldr	r3, [pc, #320]	@ (800d614 <UART_SetConfig+0x208>)
 800d4d2:	429a      	cmp	r2, r3
 800d4d4:	d102      	bne.n	800d4dc <UART_SetConfig+0xd0>
 800d4d6:	2302      	movs	r3, #2
 800d4d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d4da:	e05e      	b.n	800d59a <UART_SetConfig+0x18e>
 800d4dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4de:	681a      	ldr	r2, [r3, #0]
 800d4e0:	4b4d      	ldr	r3, [pc, #308]	@ (800d618 <UART_SetConfig+0x20c>)
 800d4e2:	429a      	cmp	r2, r3
 800d4e4:	d102      	bne.n	800d4ec <UART_SetConfig+0xe0>
 800d4e6:	2304      	movs	r3, #4
 800d4e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d4ea:	e056      	b.n	800d59a <UART_SetConfig+0x18e>
 800d4ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4ee:	681a      	ldr	r2, [r3, #0]
 800d4f0:	4b4a      	ldr	r3, [pc, #296]	@ (800d61c <UART_SetConfig+0x210>)
 800d4f2:	429a      	cmp	r2, r3
 800d4f4:	d102      	bne.n	800d4fc <UART_SetConfig+0xf0>
 800d4f6:	2308      	movs	r3, #8
 800d4f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d4fa:	e04e      	b.n	800d59a <UART_SetConfig+0x18e>
 800d4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4fe:	681a      	ldr	r2, [r3, #0]
 800d500:	4b47      	ldr	r3, [pc, #284]	@ (800d620 <UART_SetConfig+0x214>)
 800d502:	429a      	cmp	r2, r3
 800d504:	d102      	bne.n	800d50c <UART_SetConfig+0x100>
 800d506:	2310      	movs	r3, #16
 800d508:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d50a:	e046      	b.n	800d59a <UART_SetConfig+0x18e>
 800d50c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d50e:	681a      	ldr	r2, [r3, #0]
 800d510:	4b44      	ldr	r3, [pc, #272]	@ (800d624 <UART_SetConfig+0x218>)
 800d512:	429a      	cmp	r2, r3
 800d514:	d102      	bne.n	800d51c <UART_SetConfig+0x110>
 800d516:	2320      	movs	r3, #32
 800d518:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d51a:	e03e      	b.n	800d59a <UART_SetConfig+0x18e>
 800d51c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d51e:	681a      	ldr	r2, [r3, #0]
 800d520:	4b41      	ldr	r3, [pc, #260]	@ (800d628 <UART_SetConfig+0x21c>)
 800d522:	429a      	cmp	r2, r3
 800d524:	d102      	bne.n	800d52c <UART_SetConfig+0x120>
 800d526:	2340      	movs	r3, #64	@ 0x40
 800d528:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d52a:	e036      	b.n	800d59a <UART_SetConfig+0x18e>
 800d52c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d52e:	681a      	ldr	r2, [r3, #0]
 800d530:	4b3e      	ldr	r3, [pc, #248]	@ (800d62c <UART_SetConfig+0x220>)
 800d532:	429a      	cmp	r2, r3
 800d534:	d102      	bne.n	800d53c <UART_SetConfig+0x130>
 800d536:	2380      	movs	r3, #128	@ 0x80
 800d538:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d53a:	e02e      	b.n	800d59a <UART_SetConfig+0x18e>
 800d53c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d53e:	681a      	ldr	r2, [r3, #0]
 800d540:	4b3b      	ldr	r3, [pc, #236]	@ (800d630 <UART_SetConfig+0x224>)
 800d542:	429a      	cmp	r2, r3
 800d544:	d103      	bne.n	800d54e <UART_SetConfig+0x142>
 800d546:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d54a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d54c:	e025      	b.n	800d59a <UART_SetConfig+0x18e>
 800d54e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d550:	681a      	ldr	r2, [r3, #0]
 800d552:	4b38      	ldr	r3, [pc, #224]	@ (800d634 <UART_SetConfig+0x228>)
 800d554:	429a      	cmp	r2, r3
 800d556:	d103      	bne.n	800d560 <UART_SetConfig+0x154>
 800d558:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d55c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d55e:	e01c      	b.n	800d59a <UART_SetConfig+0x18e>
 800d560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d562:	681a      	ldr	r2, [r3, #0]
 800d564:	4b34      	ldr	r3, [pc, #208]	@ (800d638 <UART_SetConfig+0x22c>)
 800d566:	429a      	cmp	r2, r3
 800d568:	d103      	bne.n	800d572 <UART_SetConfig+0x166>
 800d56a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d56e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d570:	e013      	b.n	800d59a <UART_SetConfig+0x18e>
 800d572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d574:	681a      	ldr	r2, [r3, #0]
 800d576:	4b31      	ldr	r3, [pc, #196]	@ (800d63c <UART_SetConfig+0x230>)
 800d578:	429a      	cmp	r2, r3
 800d57a:	d103      	bne.n	800d584 <UART_SetConfig+0x178>
 800d57c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d580:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d582:	e00a      	b.n	800d59a <UART_SetConfig+0x18e>
 800d584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d586:	681a      	ldr	r2, [r3, #0]
 800d588:	4b1e      	ldr	r3, [pc, #120]	@ (800d604 <UART_SetConfig+0x1f8>)
 800d58a:	429a      	cmp	r2, r3
 800d58c:	d103      	bne.n	800d596 <UART_SetConfig+0x18a>
 800d58e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d592:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d594:	e001      	b.n	800d59a <UART_SetConfig+0x18e>
 800d596:	2300      	movs	r3, #0
 800d598:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d59a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d59c:	681a      	ldr	r2, [r3, #0]
 800d59e:	4b19      	ldr	r3, [pc, #100]	@ (800d604 <UART_SetConfig+0x1f8>)
 800d5a0:	429a      	cmp	r2, r3
 800d5a2:	d005      	beq.n	800d5b0 <UART_SetConfig+0x1a4>
 800d5a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5a6:	681a      	ldr	r2, [r3, #0]
 800d5a8:	4b18      	ldr	r3, [pc, #96]	@ (800d60c <UART_SetConfig+0x200>)
 800d5aa:	429a      	cmp	r2, r3
 800d5ac:	f040 8094 	bne.w	800d6d8 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800d5b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	623b      	str	r3, [r7, #32]
 800d5b6:	627a      	str	r2, [r7, #36]	@ 0x24
 800d5b8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800d5bc:	f7fb fd7c 	bl	80090b8 <HAL_RCCEx_GetPeriphCLKFreq>
 800d5c0:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800d5c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	f000 80f7 	beq.w	800d7b8 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d5ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5ce:	4a1c      	ldr	r2, [pc, #112]	@ (800d640 <UART_SetConfig+0x234>)
 800d5d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d5d4:	461a      	mov	r2, r3
 800d5d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d5d8:	fbb3 f3f2 	udiv	r3, r3, r2
 800d5dc:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d5de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5e0:	685a      	ldr	r2, [r3, #4]
 800d5e2:	4613      	mov	r3, r2
 800d5e4:	005b      	lsls	r3, r3, #1
 800d5e6:	4413      	add	r3, r2
 800d5e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d5ea:	429a      	cmp	r2, r3
 800d5ec:	d305      	bcc.n	800d5fa <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d5ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5f0:	685b      	ldr	r3, [r3, #4]
 800d5f2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d5f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d5f6:	429a      	cmp	r2, r3
 800d5f8:	d924      	bls.n	800d644 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800d5fa:	2301      	movs	r3, #1
 800d5fc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d600:	e069      	b.n	800d6d6 <UART_SetConfig+0x2ca>
 800d602:	bf00      	nop
 800d604:	44002400 	.word	0x44002400
 800d608:	cfff69f3 	.word	0xcfff69f3
 800d60c:	54002400 	.word	0x54002400
 800d610:	40013800 	.word	0x40013800
 800d614:	40004400 	.word	0x40004400
 800d618:	40004800 	.word	0x40004800
 800d61c:	40004c00 	.word	0x40004c00
 800d620:	40005000 	.word	0x40005000
 800d624:	40006400 	.word	0x40006400
 800d628:	40007800 	.word	0x40007800
 800d62c:	40007c00 	.word	0x40007c00
 800d630:	40008000 	.word	0x40008000
 800d634:	40006800 	.word	0x40006800
 800d638:	40006c00 	.word	0x40006c00
 800d63c:	40008400 	.word	0x40008400
 800d640:	08013ecc 	.word	0x08013ecc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d644:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d646:	2200      	movs	r2, #0
 800d648:	61bb      	str	r3, [r7, #24]
 800d64a:	61fa      	str	r2, [r7, #28]
 800d64c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d64e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d650:	4a64      	ldr	r2, [pc, #400]	@ (800d7e4 <UART_SetConfig+0x3d8>)
 800d652:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d656:	b29b      	uxth	r3, r3
 800d658:	2200      	movs	r2, #0
 800d65a:	613b      	str	r3, [r7, #16]
 800d65c:	617a      	str	r2, [r7, #20]
 800d65e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d662:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800d666:	f7f3 fb29 	bl	8000cbc <__aeabi_uldivmod>
 800d66a:	4602      	mov	r2, r0
 800d66c:	460b      	mov	r3, r1
 800d66e:	4610      	mov	r0, r2
 800d670:	4619      	mov	r1, r3
 800d672:	f04f 0200 	mov.w	r2, #0
 800d676:	f04f 0300 	mov.w	r3, #0
 800d67a:	020b      	lsls	r3, r1, #8
 800d67c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d680:	0202      	lsls	r2, r0, #8
 800d682:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d684:	6849      	ldr	r1, [r1, #4]
 800d686:	0849      	lsrs	r1, r1, #1
 800d688:	2000      	movs	r0, #0
 800d68a:	460c      	mov	r4, r1
 800d68c:	4605      	mov	r5, r0
 800d68e:	eb12 0804 	adds.w	r8, r2, r4
 800d692:	eb43 0905 	adc.w	r9, r3, r5
 800d696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d698:	685b      	ldr	r3, [r3, #4]
 800d69a:	2200      	movs	r2, #0
 800d69c:	60bb      	str	r3, [r7, #8]
 800d69e:	60fa      	str	r2, [r7, #12]
 800d6a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d6a4:	4640      	mov	r0, r8
 800d6a6:	4649      	mov	r1, r9
 800d6a8:	f7f3 fb08 	bl	8000cbc <__aeabi_uldivmod>
 800d6ac:	4602      	mov	r2, r0
 800d6ae:	460b      	mov	r3, r1
 800d6b0:	4613      	mov	r3, r2
 800d6b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d6b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d6ba:	d308      	bcc.n	800d6ce <UART_SetConfig+0x2c2>
 800d6bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d6c2:	d204      	bcs.n	800d6ce <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800d6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d6ca:	60da      	str	r2, [r3, #12]
 800d6cc:	e003      	b.n	800d6d6 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800d6ce:	2301      	movs	r3, #1
 800d6d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800d6d4:	e070      	b.n	800d7b8 <UART_SetConfig+0x3ac>
 800d6d6:	e06f      	b.n	800d7b8 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d6d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6da:	69db      	ldr	r3, [r3, #28]
 800d6dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d6e0:	d13c      	bne.n	800d75c <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800d6e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	603b      	str	r3, [r7, #0]
 800d6e8:	607a      	str	r2, [r7, #4]
 800d6ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d6ee:	f7fb fce3 	bl	80090b8 <HAL_RCCEx_GetPeriphCLKFreq>
 800d6f2:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d6f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d05e      	beq.n	800d7b8 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d6fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6fe:	4a39      	ldr	r2, [pc, #228]	@ (800d7e4 <UART_SetConfig+0x3d8>)
 800d700:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d704:	461a      	mov	r2, r3
 800d706:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d708:	fbb3 f3f2 	udiv	r3, r3, r2
 800d70c:	005a      	lsls	r2, r3, #1
 800d70e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d710:	685b      	ldr	r3, [r3, #4]
 800d712:	085b      	lsrs	r3, r3, #1
 800d714:	441a      	add	r2, r3
 800d716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d718:	685b      	ldr	r3, [r3, #4]
 800d71a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d71e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d722:	2b0f      	cmp	r3, #15
 800d724:	d916      	bls.n	800d754 <UART_SetConfig+0x348>
 800d726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d728:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d72c:	d212      	bcs.n	800d754 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d72e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d730:	b29b      	uxth	r3, r3
 800d732:	f023 030f 	bic.w	r3, r3, #15
 800d736:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d738:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d73a:	085b      	lsrs	r3, r3, #1
 800d73c:	b29b      	uxth	r3, r3
 800d73e:	f003 0307 	and.w	r3, r3, #7
 800d742:	b29a      	uxth	r2, r3
 800d744:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800d746:	4313      	orrs	r3, r2
 800d748:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800d74a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800d750:	60da      	str	r2, [r3, #12]
 800d752:	e031      	b.n	800d7b8 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800d754:	2301      	movs	r3, #1
 800d756:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d75a:	e02d      	b.n	800d7b8 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800d75c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d75e:	2200      	movs	r2, #0
 800d760:	469a      	mov	sl, r3
 800d762:	4693      	mov	fp, r2
 800d764:	4650      	mov	r0, sl
 800d766:	4659      	mov	r1, fp
 800d768:	f7fb fca6 	bl	80090b8 <HAL_RCCEx_GetPeriphCLKFreq>
 800d76c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800d76e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d770:	2b00      	cmp	r3, #0
 800d772:	d021      	beq.n	800d7b8 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d778:	4a1a      	ldr	r2, [pc, #104]	@ (800d7e4 <UART_SetConfig+0x3d8>)
 800d77a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d77e:	461a      	mov	r2, r3
 800d780:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d782:	fbb3 f2f2 	udiv	r2, r3, r2
 800d786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d788:	685b      	ldr	r3, [r3, #4]
 800d78a:	085b      	lsrs	r3, r3, #1
 800d78c:	441a      	add	r2, r3
 800d78e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d790:	685b      	ldr	r3, [r3, #4]
 800d792:	fbb2 f3f3 	udiv	r3, r2, r3
 800d796:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d798:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d79a:	2b0f      	cmp	r3, #15
 800d79c:	d909      	bls.n	800d7b2 <UART_SetConfig+0x3a6>
 800d79e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7a4:	d205      	bcs.n	800d7b2 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d7a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7a8:	b29a      	uxth	r2, r3
 800d7aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	60da      	str	r2, [r3, #12]
 800d7b0:	e002      	b.n	800d7b8 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d7b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7ba:	2201      	movs	r2, #1
 800d7bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d7c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7c2:	2201      	movs	r2, #1
 800d7c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d7c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d7ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d7d4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800d7d8:	4618      	mov	r0, r3
 800d7da:	3750      	adds	r7, #80	@ 0x50
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d7e2:	bf00      	nop
 800d7e4:	08013ecc 	.word	0x08013ecc

0800d7e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d7e8:	b480      	push	{r7}
 800d7ea:	b083      	sub	sp, #12
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7f4:	f003 0308 	and.w	r3, r3, #8
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d00a      	beq.n	800d812 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	685b      	ldr	r3, [r3, #4]
 800d802:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	430a      	orrs	r2, r1
 800d810:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d816:	f003 0301 	and.w	r3, r3, #1
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d00a      	beq.n	800d834 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	685b      	ldr	r3, [r3, #4]
 800d824:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	430a      	orrs	r2, r1
 800d832:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d838:	f003 0302 	and.w	r3, r3, #2
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d00a      	beq.n	800d856 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	685b      	ldr	r3, [r3, #4]
 800d846:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	430a      	orrs	r2, r1
 800d854:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d85a:	f003 0304 	and.w	r3, r3, #4
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d00a      	beq.n	800d878 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	685b      	ldr	r3, [r3, #4]
 800d868:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	430a      	orrs	r2, r1
 800d876:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d87c:	f003 0310 	and.w	r3, r3, #16
 800d880:	2b00      	cmp	r3, #0
 800d882:	d00a      	beq.n	800d89a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	689b      	ldr	r3, [r3, #8]
 800d88a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	430a      	orrs	r2, r1
 800d898:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d89e:	f003 0320 	and.w	r3, r3, #32
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d00a      	beq.n	800d8bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	689b      	ldr	r3, [r3, #8]
 800d8ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	430a      	orrs	r2, r1
 800d8ba:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d01a      	beq.n	800d8fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	685b      	ldr	r3, [r3, #4]
 800d8ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	430a      	orrs	r2, r1
 800d8dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d8e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d8e6:	d10a      	bne.n	800d8fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	685b      	ldr	r3, [r3, #4]
 800d8ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	430a      	orrs	r2, r1
 800d8fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d906:	2b00      	cmp	r3, #0
 800d908:	d00a      	beq.n	800d920 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	685b      	ldr	r3, [r3, #4]
 800d910:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	430a      	orrs	r2, r1
 800d91e:	605a      	str	r2, [r3, #4]
  }
}
 800d920:	bf00      	nop
 800d922:	370c      	adds	r7, #12
 800d924:	46bd      	mov	sp, r7
 800d926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92a:	4770      	bx	lr

0800d92c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b098      	sub	sp, #96	@ 0x60
 800d930:	af02      	add	r7, sp, #8
 800d932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	2200      	movs	r2, #0
 800d938:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d93c:	f7f6 fd96 	bl	800446c <HAL_GetTick>
 800d940:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	f003 0308 	and.w	r3, r3, #8
 800d94c:	2b08      	cmp	r3, #8
 800d94e:	d12f      	bne.n	800d9b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d950:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d954:	9300      	str	r3, [sp, #0]
 800d956:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d958:	2200      	movs	r2, #0
 800d95a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f000 f88e 	bl	800da80 <UART_WaitOnFlagUntilTimeout>
 800d964:	4603      	mov	r3, r0
 800d966:	2b00      	cmp	r3, #0
 800d968:	d022      	beq.n	800d9b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d972:	e853 3f00 	ldrex	r3, [r3]
 800d976:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d97a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d97e:	653b      	str	r3, [r7, #80]	@ 0x50
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	461a      	mov	r2, r3
 800d986:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d988:	647b      	str	r3, [r7, #68]	@ 0x44
 800d98a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d98c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d98e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d990:	e841 2300 	strex	r3, r2, [r1]
 800d994:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d1e6      	bne.n	800d96a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	2220      	movs	r2, #32
 800d9a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d9ac:	2303      	movs	r3, #3
 800d9ae:	e063      	b.n	800da78 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	f003 0304 	and.w	r3, r3, #4
 800d9ba:	2b04      	cmp	r3, #4
 800d9bc:	d149      	bne.n	800da52 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d9be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d9c2:	9300      	str	r3, [sp, #0]
 800d9c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d9cc:	6878      	ldr	r0, [r7, #4]
 800d9ce:	f000 f857 	bl	800da80 <UART_WaitOnFlagUntilTimeout>
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d03c      	beq.n	800da52 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9e0:	e853 3f00 	ldrex	r3, [r3]
 800d9e4:	623b      	str	r3, [r7, #32]
   return(result);
 800d9e6:	6a3b      	ldr	r3, [r7, #32]
 800d9e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d9ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	461a      	mov	r2, r3
 800d9f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d9f6:	633b      	str	r3, [r7, #48]	@ 0x30
 800d9f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d9fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d9fe:	e841 2300 	strex	r3, r2, [r1]
 800da02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800da04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da06:	2b00      	cmp	r3, #0
 800da08:	d1e6      	bne.n	800d9d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	3308      	adds	r3, #8
 800da10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da12:	693b      	ldr	r3, [r7, #16]
 800da14:	e853 3f00 	ldrex	r3, [r3]
 800da18:	60fb      	str	r3, [r7, #12]
   return(result);
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	f023 0301 	bic.w	r3, r3, #1
 800da20:	64bb      	str	r3, [r7, #72]	@ 0x48
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	3308      	adds	r3, #8
 800da28:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da2a:	61fa      	str	r2, [r7, #28]
 800da2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da2e:	69b9      	ldr	r1, [r7, #24]
 800da30:	69fa      	ldr	r2, [r7, #28]
 800da32:	e841 2300 	strex	r3, r2, [r1]
 800da36:	617b      	str	r3, [r7, #20]
   return(result);
 800da38:	697b      	ldr	r3, [r7, #20]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d1e5      	bne.n	800da0a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	2220      	movs	r2, #32
 800da42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2200      	movs	r2, #0
 800da4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800da4e:	2303      	movs	r3, #3
 800da50:	e012      	b.n	800da78 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	2220      	movs	r2, #32
 800da56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	2220      	movs	r2, #32
 800da5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	2200      	movs	r2, #0
 800da66:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	2200      	movs	r2, #0
 800da6c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	2200      	movs	r2, #0
 800da72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800da76:	2300      	movs	r3, #0
}
 800da78:	4618      	mov	r0, r3
 800da7a:	3758      	adds	r7, #88	@ 0x58
 800da7c:	46bd      	mov	sp, r7
 800da7e:	bd80      	pop	{r7, pc}

0800da80 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b084      	sub	sp, #16
 800da84:	af00      	add	r7, sp, #0
 800da86:	60f8      	str	r0, [r7, #12]
 800da88:	60b9      	str	r1, [r7, #8]
 800da8a:	603b      	str	r3, [r7, #0]
 800da8c:	4613      	mov	r3, r2
 800da8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800da90:	e04f      	b.n	800db32 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800da92:	69bb      	ldr	r3, [r7, #24]
 800da94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da98:	d04b      	beq.n	800db32 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800da9a:	f7f6 fce7 	bl	800446c <HAL_GetTick>
 800da9e:	4602      	mov	r2, r0
 800daa0:	683b      	ldr	r3, [r7, #0]
 800daa2:	1ad3      	subs	r3, r2, r3
 800daa4:	69ba      	ldr	r2, [r7, #24]
 800daa6:	429a      	cmp	r2, r3
 800daa8:	d302      	bcc.n	800dab0 <UART_WaitOnFlagUntilTimeout+0x30>
 800daaa:	69bb      	ldr	r3, [r7, #24]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d101      	bne.n	800dab4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800dab0:	2303      	movs	r3, #3
 800dab2:	e04e      	b.n	800db52 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	f003 0304 	and.w	r3, r3, #4
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d037      	beq.n	800db32 <UART_WaitOnFlagUntilTimeout+0xb2>
 800dac2:	68bb      	ldr	r3, [r7, #8]
 800dac4:	2b80      	cmp	r3, #128	@ 0x80
 800dac6:	d034      	beq.n	800db32 <UART_WaitOnFlagUntilTimeout+0xb2>
 800dac8:	68bb      	ldr	r3, [r7, #8]
 800daca:	2b40      	cmp	r3, #64	@ 0x40
 800dacc:	d031      	beq.n	800db32 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	69db      	ldr	r3, [r3, #28]
 800dad4:	f003 0308 	and.w	r3, r3, #8
 800dad8:	2b08      	cmp	r3, #8
 800dada:	d110      	bne.n	800dafe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	2208      	movs	r2, #8
 800dae2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800dae4:	68f8      	ldr	r0, [r7, #12]
 800dae6:	f000 f95b 	bl	800dda0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	2208      	movs	r2, #8
 800daee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	2200      	movs	r2, #0
 800daf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800dafa:	2301      	movs	r3, #1
 800dafc:	e029      	b.n	800db52 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	69db      	ldr	r3, [r3, #28]
 800db04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800db08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800db0c:	d111      	bne.n	800db32 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800db16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800db18:	68f8      	ldr	r0, [r7, #12]
 800db1a:	f000 f941 	bl	800dda0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	2220      	movs	r2, #32
 800db22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	2200      	movs	r2, #0
 800db2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800db2e:	2303      	movs	r3, #3
 800db30:	e00f      	b.n	800db52 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	69da      	ldr	r2, [r3, #28]
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	4013      	ands	r3, r2
 800db3c:	68ba      	ldr	r2, [r7, #8]
 800db3e:	429a      	cmp	r2, r3
 800db40:	bf0c      	ite	eq
 800db42:	2301      	moveq	r3, #1
 800db44:	2300      	movne	r3, #0
 800db46:	b2db      	uxtb	r3, r3
 800db48:	461a      	mov	r2, r3
 800db4a:	79fb      	ldrb	r3, [r7, #7]
 800db4c:	429a      	cmp	r2, r3
 800db4e:	d0a0      	beq.n	800da92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800db50:	2300      	movs	r3, #0
}
 800db52:	4618      	mov	r0, r3
 800db54:	3710      	adds	r7, #16
 800db56:	46bd      	mov	sp, r7
 800db58:	bd80      	pop	{r7, pc}
	...

0800db5c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800db5c:	b480      	push	{r7}
 800db5e:	b0a3      	sub	sp, #140	@ 0x8c
 800db60:	af00      	add	r7, sp, #0
 800db62:	60f8      	str	r0, [r7, #12]
 800db64:	60b9      	str	r1, [r7, #8]
 800db66:	4613      	mov	r3, r2
 800db68:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	68ba      	ldr	r2, [r7, #8]
 800db6e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	88fa      	ldrh	r2, [r7, #6]
 800db74:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	88fa      	ldrh	r2, [r7, #6]
 800db7c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	2200      	movs	r2, #0
 800db84:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	689b      	ldr	r3, [r3, #8]
 800db8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800db8e:	d10e      	bne.n	800dbae <UART_Start_Receive_IT+0x52>
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	691b      	ldr	r3, [r3, #16]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d105      	bne.n	800dba4 <UART_Start_Receive_IT+0x48>
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800db9e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dba2:	e02d      	b.n	800dc00 <UART_Start_Receive_IT+0xa4>
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	22ff      	movs	r2, #255	@ 0xff
 800dba8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dbac:	e028      	b.n	800dc00 <UART_Start_Receive_IT+0xa4>
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	689b      	ldr	r3, [r3, #8]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d10d      	bne.n	800dbd2 <UART_Start_Receive_IT+0x76>
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	691b      	ldr	r3, [r3, #16]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d104      	bne.n	800dbc8 <UART_Start_Receive_IT+0x6c>
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	22ff      	movs	r2, #255	@ 0xff
 800dbc2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dbc6:	e01b      	b.n	800dc00 <UART_Start_Receive_IT+0xa4>
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	227f      	movs	r2, #127	@ 0x7f
 800dbcc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dbd0:	e016      	b.n	800dc00 <UART_Start_Receive_IT+0xa4>
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	689b      	ldr	r3, [r3, #8]
 800dbd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dbda:	d10d      	bne.n	800dbf8 <UART_Start_Receive_IT+0x9c>
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	691b      	ldr	r3, [r3, #16]
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d104      	bne.n	800dbee <UART_Start_Receive_IT+0x92>
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	227f      	movs	r2, #127	@ 0x7f
 800dbe8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dbec:	e008      	b.n	800dc00 <UART_Start_Receive_IT+0xa4>
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	223f      	movs	r2, #63	@ 0x3f
 800dbf2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dbf6:	e003      	b.n	800dc00 <UART_Start_Receive_IT+0xa4>
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	2200      	movs	r2, #0
 800dc04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	2222      	movs	r2, #34	@ 0x22
 800dc0c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	3308      	adds	r3, #8
 800dc16:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc1a:	e853 3f00 	ldrex	r3, [r3]
 800dc1e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800dc20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dc22:	f043 0301 	orr.w	r3, r3, #1
 800dc26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	3308      	adds	r3, #8
 800dc30:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800dc34:	673a      	str	r2, [r7, #112]	@ 0x70
 800dc36:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc38:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800dc3a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800dc3c:	e841 2300 	strex	r3, r2, [r1]
 800dc40:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800dc42:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d1e3      	bne.n	800dc10 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dc4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dc50:	d14f      	bne.n	800dcf2 <UART_Start_Receive_IT+0x196>
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800dc58:	88fa      	ldrh	r2, [r7, #6]
 800dc5a:	429a      	cmp	r2, r3
 800dc5c:	d349      	bcc.n	800dcf2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	689b      	ldr	r3, [r3, #8]
 800dc62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dc66:	d107      	bne.n	800dc78 <UART_Start_Receive_IT+0x11c>
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	691b      	ldr	r3, [r3, #16]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d103      	bne.n	800dc78 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	4a47      	ldr	r2, [pc, #284]	@ (800dd90 <UART_Start_Receive_IT+0x234>)
 800dc74:	675a      	str	r2, [r3, #116]	@ 0x74
 800dc76:	e002      	b.n	800dc7e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	4a46      	ldr	r2, [pc, #280]	@ (800dd94 <UART_Start_Receive_IT+0x238>)
 800dc7c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	691b      	ldr	r3, [r3, #16]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d01a      	beq.n	800dcbc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dc8e:	e853 3f00 	ldrex	r3, [r3]
 800dc92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800dc94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dc9a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	461a      	mov	r2, r3
 800dca4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dca8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dcaa:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcac:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800dcae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800dcb0:	e841 2300 	strex	r3, r2, [r1]
 800dcb4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800dcb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d1e4      	bne.n	800dc86 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	3308      	adds	r3, #8
 800dcc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcc6:	e853 3f00 	ldrex	r3, [r3]
 800dcca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dcd2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	3308      	adds	r3, #8
 800dcda:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800dcdc:	64ba      	str	r2, [r7, #72]	@ 0x48
 800dcde:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dce0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800dce2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dce4:	e841 2300 	strex	r3, r2, [r1]
 800dce8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800dcea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d1e5      	bne.n	800dcbc <UART_Start_Receive_IT+0x160>
 800dcf0:	e046      	b.n	800dd80 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	689b      	ldr	r3, [r3, #8]
 800dcf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dcfa:	d107      	bne.n	800dd0c <UART_Start_Receive_IT+0x1b0>
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	691b      	ldr	r3, [r3, #16]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d103      	bne.n	800dd0c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	4a24      	ldr	r2, [pc, #144]	@ (800dd98 <UART_Start_Receive_IT+0x23c>)
 800dd08:	675a      	str	r2, [r3, #116]	@ 0x74
 800dd0a:	e002      	b.n	800dd12 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	4a23      	ldr	r2, [pc, #140]	@ (800dd9c <UART_Start_Receive_IT+0x240>)
 800dd10:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	691b      	ldr	r3, [r3, #16]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d019      	beq.n	800dd4e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd22:	e853 3f00 	ldrex	r3, [r3]
 800dd26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dd28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd2a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800dd2e:	677b      	str	r3, [r7, #116]	@ 0x74
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	461a      	mov	r2, r3
 800dd36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dd38:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd3a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd3c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dd3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dd40:	e841 2300 	strex	r3, r2, [r1]
 800dd44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800dd46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d1e6      	bne.n	800dd1a <UART_Start_Receive_IT+0x1be>
 800dd4c:	e018      	b.n	800dd80 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd54:	697b      	ldr	r3, [r7, #20]
 800dd56:	e853 3f00 	ldrex	r3, [r3]
 800dd5a:	613b      	str	r3, [r7, #16]
   return(result);
 800dd5c:	693b      	ldr	r3, [r7, #16]
 800dd5e:	f043 0320 	orr.w	r3, r3, #32
 800dd62:	67bb      	str	r3, [r7, #120]	@ 0x78
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	461a      	mov	r2, r3
 800dd6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dd6c:	623b      	str	r3, [r7, #32]
 800dd6e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd70:	69f9      	ldr	r1, [r7, #28]
 800dd72:	6a3a      	ldr	r2, [r7, #32]
 800dd74:	e841 2300 	strex	r3, r2, [r1]
 800dd78:	61bb      	str	r3, [r7, #24]
   return(result);
 800dd7a:	69bb      	ldr	r3, [r7, #24]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d1e6      	bne.n	800dd4e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800dd80:	2300      	movs	r3, #0
}
 800dd82:	4618      	mov	r0, r3
 800dd84:	378c      	adds	r7, #140	@ 0x8c
 800dd86:	46bd      	mov	sp, r7
 800dd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8c:	4770      	bx	lr
 800dd8e:	bf00      	nop
 800dd90:	0800e5e1 	.word	0x0800e5e1
 800dd94:	0800e271 	.word	0x0800e271
 800dd98:	0800e0ad 	.word	0x0800e0ad
 800dd9c:	0800dee9 	.word	0x0800dee9

0800dda0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dda0:	b480      	push	{r7}
 800dda2:	b095      	sub	sp, #84	@ 0x54
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddb0:	e853 3f00 	ldrex	r3, [r3]
 800ddb4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ddb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ddbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	461a      	mov	r2, r3
 800ddc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ddc6:	643b      	str	r3, [r7, #64]	@ 0x40
 800ddc8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ddcc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ddce:	e841 2300 	strex	r3, r2, [r1]
 800ddd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ddd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d1e6      	bne.n	800dda8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	3308      	adds	r3, #8
 800dde0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dde2:	6a3b      	ldr	r3, [r7, #32]
 800dde4:	e853 3f00 	ldrex	r3, [r3]
 800dde8:	61fb      	str	r3, [r7, #28]
   return(result);
 800ddea:	69fb      	ldr	r3, [r7, #28]
 800ddec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ddf0:	f023 0301 	bic.w	r3, r3, #1
 800ddf4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	3308      	adds	r3, #8
 800ddfc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ddfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800de00:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800de04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800de06:	e841 2300 	strex	r3, r2, [r1]
 800de0a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800de0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d1e3      	bne.n	800ddda <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de16:	2b01      	cmp	r3, #1
 800de18:	d118      	bne.n	800de4c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	e853 3f00 	ldrex	r3, [r3]
 800de26:	60bb      	str	r3, [r7, #8]
   return(result);
 800de28:	68bb      	ldr	r3, [r7, #8]
 800de2a:	f023 0310 	bic.w	r3, r3, #16
 800de2e:	647b      	str	r3, [r7, #68]	@ 0x44
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	461a      	mov	r2, r3
 800de36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800de38:	61bb      	str	r3, [r7, #24]
 800de3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de3c:	6979      	ldr	r1, [r7, #20]
 800de3e:	69ba      	ldr	r2, [r7, #24]
 800de40:	e841 2300 	strex	r3, r2, [r1]
 800de44:	613b      	str	r3, [r7, #16]
   return(result);
 800de46:	693b      	ldr	r3, [r7, #16]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d1e6      	bne.n	800de1a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	2220      	movs	r2, #32
 800de50:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	2200      	movs	r2, #0
 800de58:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	2200      	movs	r2, #0
 800de5e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800de60:	bf00      	nop
 800de62:	3754      	adds	r7, #84	@ 0x54
 800de64:	46bd      	mov	sp, r7
 800de66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6a:	4770      	bx	lr

0800de6c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b084      	sub	sp, #16
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800de78:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	2200      	movs	r2, #0
 800de7e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800de82:	68f8      	ldr	r0, [r7, #12]
 800de84:	f7ff faac 	bl	800d3e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800de88:	bf00      	nop
 800de8a:	3710      	adds	r7, #16
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bd80      	pop	{r7, pc}

0800de90 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b088      	sub	sp, #32
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	e853 3f00 	ldrex	r3, [r3]
 800dea4:	60bb      	str	r3, [r7, #8]
   return(result);
 800dea6:	68bb      	ldr	r3, [r7, #8]
 800dea8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800deac:	61fb      	str	r3, [r7, #28]
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	461a      	mov	r2, r3
 800deb4:	69fb      	ldr	r3, [r7, #28]
 800deb6:	61bb      	str	r3, [r7, #24]
 800deb8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deba:	6979      	ldr	r1, [r7, #20]
 800debc:	69ba      	ldr	r2, [r7, #24]
 800debe:	e841 2300 	strex	r3, r2, [r1]
 800dec2:	613b      	str	r3, [r7, #16]
   return(result);
 800dec4:	693b      	ldr	r3, [r7, #16]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d1e6      	bne.n	800de98 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	2220      	movs	r2, #32
 800dece:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	2200      	movs	r2, #0
 800ded6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ded8:	6878      	ldr	r0, [r7, #4]
 800deda:	f7ff fa77 	bl	800d3cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dede:	bf00      	nop
 800dee0:	3720      	adds	r7, #32
 800dee2:	46bd      	mov	sp, r7
 800dee4:	bd80      	pop	{r7, pc}
	...

0800dee8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800dee8:	b580      	push	{r7, lr}
 800deea:	b09c      	sub	sp, #112	@ 0x70
 800deec:	af00      	add	r7, sp, #0
 800deee:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800def6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800df00:	2b22      	cmp	r3, #34	@ 0x22
 800df02:	f040 80c3 	bne.w	800e08c <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df0c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800df10:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800df14:	b2d9      	uxtb	r1, r3
 800df16:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800df1a:	b2da      	uxtb	r2, r3
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df20:	400a      	ands	r2, r1
 800df22:	b2d2      	uxtb	r2, r2
 800df24:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df2a:	1c5a      	adds	r2, r3, #1
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df36:	b29b      	uxth	r3, r3
 800df38:	3b01      	subs	r3, #1
 800df3a:	b29a      	uxth	r2, r3
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df48:	b29b      	uxth	r3, r3
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	f040 80a6 	bne.w	800e09c <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df58:	e853 3f00 	ldrex	r3, [r3]
 800df5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800df5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800df64:	66bb      	str	r3, [r7, #104]	@ 0x68
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	461a      	mov	r2, r3
 800df6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800df6e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800df70:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df72:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800df74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800df76:	e841 2300 	strex	r3, r2, [r1]
 800df7a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800df7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d1e6      	bne.n	800df50 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	3308      	adds	r3, #8
 800df88:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df8c:	e853 3f00 	ldrex	r3, [r3]
 800df90:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800df92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df94:	f023 0301 	bic.w	r3, r3, #1
 800df98:	667b      	str	r3, [r7, #100]	@ 0x64
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	3308      	adds	r3, #8
 800dfa0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dfa2:	647a      	str	r2, [r7, #68]	@ 0x44
 800dfa4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfa6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dfa8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dfaa:	e841 2300 	strex	r3, r2, [r1]
 800dfae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dfb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d1e5      	bne.n	800df82 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	2220      	movs	r2, #32
 800dfba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	2200      	movs	r2, #0
 800dfc2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	4a35      	ldr	r2, [pc, #212]	@ (800e0a4 <UART_RxISR_8BIT+0x1bc>)
 800dfd0:	4293      	cmp	r3, r2
 800dfd2:	d024      	beq.n	800e01e <UART_RxISR_8BIT+0x136>
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	4a33      	ldr	r2, [pc, #204]	@ (800e0a8 <UART_RxISR_8BIT+0x1c0>)
 800dfda:	4293      	cmp	r3, r2
 800dfdc:	d01f      	beq.n	800e01e <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	685b      	ldr	r3, [r3, #4]
 800dfe4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d018      	beq.n	800e01e <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dff4:	e853 3f00 	ldrex	r3, [r3]
 800dff8:	623b      	str	r3, [r7, #32]
   return(result);
 800dffa:	6a3b      	ldr	r3, [r7, #32]
 800dffc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e000:	663b      	str	r3, [r7, #96]	@ 0x60
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	461a      	mov	r2, r3
 800e008:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e00a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e00c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e00e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e010:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e012:	e841 2300 	strex	r3, r2, [r1]
 800e016:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d1e6      	bne.n	800dfec <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e022:	2b01      	cmp	r3, #1
 800e024:	d12e      	bne.n	800e084 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	2200      	movs	r2, #0
 800e02a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e032:	693b      	ldr	r3, [r7, #16]
 800e034:	e853 3f00 	ldrex	r3, [r3]
 800e038:	60fb      	str	r3, [r7, #12]
   return(result);
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	f023 0310 	bic.w	r3, r3, #16
 800e040:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	461a      	mov	r2, r3
 800e048:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e04a:	61fb      	str	r3, [r7, #28]
 800e04c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e04e:	69b9      	ldr	r1, [r7, #24]
 800e050:	69fa      	ldr	r2, [r7, #28]
 800e052:	e841 2300 	strex	r3, r2, [r1]
 800e056:	617b      	str	r3, [r7, #20]
   return(result);
 800e058:	697b      	ldr	r3, [r7, #20]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d1e6      	bne.n	800e02c <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	69db      	ldr	r3, [r3, #28]
 800e064:	f003 0310 	and.w	r3, r3, #16
 800e068:	2b10      	cmp	r3, #16
 800e06a:	d103      	bne.n	800e074 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	2210      	movs	r2, #16
 800e072:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e07a:	4619      	mov	r1, r3
 800e07c:	6878      	ldr	r0, [r7, #4]
 800e07e:	f7ff f9b9 	bl	800d3f4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e082:	e00b      	b.n	800e09c <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800e084:	6878      	ldr	r0, [r7, #4]
 800e086:	f7f3 fcad 	bl	80019e4 <HAL_UART_RxCpltCallback>
}
 800e08a:	e007      	b.n	800e09c <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	699a      	ldr	r2, [r3, #24]
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	f042 0208 	orr.w	r2, r2, #8
 800e09a:	619a      	str	r2, [r3, #24]
}
 800e09c:	bf00      	nop
 800e09e:	3770      	adds	r7, #112	@ 0x70
 800e0a0:	46bd      	mov	sp, r7
 800e0a2:	bd80      	pop	{r7, pc}
 800e0a4:	44002400 	.word	0x44002400
 800e0a8:	54002400 	.word	0x54002400

0800e0ac <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b09c      	sub	sp, #112	@ 0x70
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e0ba:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e0c4:	2b22      	cmp	r3, #34	@ 0x22
 800e0c6:	f040 80c3 	bne.w	800e250 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0d0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e0d8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800e0da:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800e0de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e0e2:	4013      	ands	r3, r2
 800e0e4:	b29a      	uxth	r2, r3
 800e0e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e0e8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e0ee:	1c9a      	adds	r2, r3, #2
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e0fa:	b29b      	uxth	r3, r3
 800e0fc:	3b01      	subs	r3, #1
 800e0fe:	b29a      	uxth	r2, r3
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e10c:	b29b      	uxth	r3, r3
 800e10e:	2b00      	cmp	r3, #0
 800e110:	f040 80a6 	bne.w	800e260 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e11a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e11c:	e853 3f00 	ldrex	r3, [r3]
 800e120:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e122:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e124:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e128:	667b      	str	r3, [r7, #100]	@ 0x64
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	461a      	mov	r2, r3
 800e130:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e132:	657b      	str	r3, [r7, #84]	@ 0x54
 800e134:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e136:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e138:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e13a:	e841 2300 	strex	r3, r2, [r1]
 800e13e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e140:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e142:	2b00      	cmp	r3, #0
 800e144:	d1e6      	bne.n	800e114 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	3308      	adds	r3, #8
 800e14c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e14e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e150:	e853 3f00 	ldrex	r3, [r3]
 800e154:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e158:	f023 0301 	bic.w	r3, r3, #1
 800e15c:	663b      	str	r3, [r7, #96]	@ 0x60
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	3308      	adds	r3, #8
 800e164:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e166:	643a      	str	r2, [r7, #64]	@ 0x40
 800e168:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e16a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e16c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e16e:	e841 2300 	strex	r3, r2, [r1]
 800e172:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e176:	2b00      	cmp	r3, #0
 800e178:	d1e5      	bne.n	800e146 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	2220      	movs	r2, #32
 800e17e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	2200      	movs	r2, #0
 800e186:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	2200      	movs	r2, #0
 800e18c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	4a35      	ldr	r2, [pc, #212]	@ (800e268 <UART_RxISR_16BIT+0x1bc>)
 800e194:	4293      	cmp	r3, r2
 800e196:	d024      	beq.n	800e1e2 <UART_RxISR_16BIT+0x136>
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	4a33      	ldr	r2, [pc, #204]	@ (800e26c <UART_RxISR_16BIT+0x1c0>)
 800e19e:	4293      	cmp	r3, r2
 800e1a0:	d01f      	beq.n	800e1e2 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	685b      	ldr	r3, [r3, #4]
 800e1a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d018      	beq.n	800e1e2 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1b6:	6a3b      	ldr	r3, [r7, #32]
 800e1b8:	e853 3f00 	ldrex	r3, [r3]
 800e1bc:	61fb      	str	r3, [r7, #28]
   return(result);
 800e1be:	69fb      	ldr	r3, [r7, #28]
 800e1c0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e1c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	461a      	mov	r2, r3
 800e1cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e1ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e1d0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e1d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e1d6:	e841 2300 	strex	r3, r2, [r1]
 800e1da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d1e6      	bne.n	800e1b0 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e1e6:	2b01      	cmp	r3, #1
 800e1e8:	d12e      	bne.n	800e248 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	2200      	movs	r2, #0
 800e1ee:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	e853 3f00 	ldrex	r3, [r3]
 800e1fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800e1fe:	68bb      	ldr	r3, [r7, #8]
 800e200:	f023 0310 	bic.w	r3, r3, #16
 800e204:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	461a      	mov	r2, r3
 800e20c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e20e:	61bb      	str	r3, [r7, #24]
 800e210:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e212:	6979      	ldr	r1, [r7, #20]
 800e214:	69ba      	ldr	r2, [r7, #24]
 800e216:	e841 2300 	strex	r3, r2, [r1]
 800e21a:	613b      	str	r3, [r7, #16]
   return(result);
 800e21c:	693b      	ldr	r3, [r7, #16]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d1e6      	bne.n	800e1f0 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	69db      	ldr	r3, [r3, #28]
 800e228:	f003 0310 	and.w	r3, r3, #16
 800e22c:	2b10      	cmp	r3, #16
 800e22e:	d103      	bne.n	800e238 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	2210      	movs	r2, #16
 800e236:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e23e:	4619      	mov	r1, r3
 800e240:	6878      	ldr	r0, [r7, #4]
 800e242:	f7ff f8d7 	bl	800d3f4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e246:	e00b      	b.n	800e260 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800e248:	6878      	ldr	r0, [r7, #4]
 800e24a:	f7f3 fbcb 	bl	80019e4 <HAL_UART_RxCpltCallback>
}
 800e24e:	e007      	b.n	800e260 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	699a      	ldr	r2, [r3, #24]
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	f042 0208 	orr.w	r2, r2, #8
 800e25e:	619a      	str	r2, [r3, #24]
}
 800e260:	bf00      	nop
 800e262:	3770      	adds	r7, #112	@ 0x70
 800e264:	46bd      	mov	sp, r7
 800e266:	bd80      	pop	{r7, pc}
 800e268:	44002400 	.word	0x44002400
 800e26c:	54002400 	.word	0x54002400

0800e270 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e270:	b580      	push	{r7, lr}
 800e272:	b0ac      	sub	sp, #176	@ 0xb0
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e27e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	69db      	ldr	r3, [r3, #28]
 800e288:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	689b      	ldr	r3, [r3, #8]
 800e29c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e2a6:	2b22      	cmp	r3, #34	@ 0x22
 800e2a8:	f040 8188 	bne.w	800e5bc <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e2b2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e2b6:	e12b      	b.n	800e510 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2be:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e2c2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800e2c6:	b2d9      	uxtb	r1, r3
 800e2c8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800e2cc:	b2da      	uxtb	r2, r3
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2d2:	400a      	ands	r2, r1
 800e2d4:	b2d2      	uxtb	r2, r2
 800e2d6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2dc:	1c5a      	adds	r2, r3, #1
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e2e8:	b29b      	uxth	r3, r3
 800e2ea:	3b01      	subs	r3, #1
 800e2ec:	b29a      	uxth	r2, r3
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	69db      	ldr	r3, [r3, #28]
 800e2fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e2fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e302:	f003 0307 	and.w	r3, r3, #7
 800e306:	2b00      	cmp	r3, #0
 800e308:	d053      	beq.n	800e3b2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e30a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e30e:	f003 0301 	and.w	r3, r3, #1
 800e312:	2b00      	cmp	r3, #0
 800e314:	d011      	beq.n	800e33a <UART_RxISR_8BIT_FIFOEN+0xca>
 800e316:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e31a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d00b      	beq.n	800e33a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	2201      	movs	r2, #1
 800e328:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e330:	f043 0201 	orr.w	r2, r3, #1
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e33a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e33e:	f003 0302 	and.w	r3, r3, #2
 800e342:	2b00      	cmp	r3, #0
 800e344:	d011      	beq.n	800e36a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800e346:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e34a:	f003 0301 	and.w	r3, r3, #1
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d00b      	beq.n	800e36a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	2202      	movs	r2, #2
 800e358:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e360:	f043 0204 	orr.w	r2, r3, #4
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e36a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e36e:	f003 0304 	and.w	r3, r3, #4
 800e372:	2b00      	cmp	r3, #0
 800e374:	d011      	beq.n	800e39a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800e376:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e37a:	f003 0301 	and.w	r3, r3, #1
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d00b      	beq.n	800e39a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	2204      	movs	r2, #4
 800e388:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e390:	f043 0202 	orr.w	r2, r3, #2
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d006      	beq.n	800e3b2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e3a4:	6878      	ldr	r0, [r7, #4]
 800e3a6:	f7ff f81b 	bl	800d3e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	2200      	movs	r2, #0
 800e3ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e3b8:	b29b      	uxth	r3, r3
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	f040 80a8 	bne.w	800e510 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e3c8:	e853 3f00 	ldrex	r3, [r3]
 800e3cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800e3ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e3d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	461a      	mov	r2, r3
 800e3de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e3e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e3e4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3e6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800e3e8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e3ea:	e841 2300 	strex	r3, r2, [r1]
 800e3ee:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800e3f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d1e4      	bne.n	800e3c0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	3308      	adds	r3, #8
 800e3fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e400:	e853 3f00 	ldrex	r3, [r3]
 800e404:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800e406:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e408:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e40c:	f023 0301 	bic.w	r3, r3, #1
 800e410:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	3308      	adds	r3, #8
 800e41a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e41e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800e420:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e422:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800e424:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e426:	e841 2300 	strex	r3, r2, [r1]
 800e42a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e42c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d1e1      	bne.n	800e3f6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	2220      	movs	r2, #32
 800e436:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	2200      	movs	r2, #0
 800e43e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	2200      	movs	r2, #0
 800e444:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	4a62      	ldr	r2, [pc, #392]	@ (800e5d4 <UART_RxISR_8BIT_FIFOEN+0x364>)
 800e44c:	4293      	cmp	r3, r2
 800e44e:	d026      	beq.n	800e49e <UART_RxISR_8BIT_FIFOEN+0x22e>
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	4a60      	ldr	r2, [pc, #384]	@ (800e5d8 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800e456:	4293      	cmp	r3, r2
 800e458:	d021      	beq.n	800e49e <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	685b      	ldr	r3, [r3, #4]
 800e460:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e464:	2b00      	cmp	r3, #0
 800e466:	d01a      	beq.n	800e49e <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e46e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e470:	e853 3f00 	ldrex	r3, [r3]
 800e474:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e476:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e478:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e47c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	461a      	mov	r2, r3
 800e486:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e48a:	657b      	str	r3, [r7, #84]	@ 0x54
 800e48c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e48e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e490:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e492:	e841 2300 	strex	r3, r2, [r1]
 800e496:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d1e4      	bne.n	800e468 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e4a2:	2b01      	cmp	r3, #1
 800e4a4:	d130      	bne.n	800e508 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	2200      	movs	r2, #0
 800e4aa:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4b4:	e853 3f00 	ldrex	r3, [r3]
 800e4b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e4ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4bc:	f023 0310 	bic.w	r3, r3, #16
 800e4c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	461a      	mov	r2, r3
 800e4ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e4ce:	643b      	str	r3, [r7, #64]	@ 0x40
 800e4d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e4d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e4d6:	e841 2300 	strex	r3, r2, [r1]
 800e4da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e4dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d1e4      	bne.n	800e4ac <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	69db      	ldr	r3, [r3, #28]
 800e4e8:	f003 0310 	and.w	r3, r3, #16
 800e4ec:	2b10      	cmp	r3, #16
 800e4ee:	d103      	bne.n	800e4f8 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	2210      	movs	r2, #16
 800e4f6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e4fe:	4619      	mov	r1, r3
 800e500:	6878      	ldr	r0, [r7, #4]
 800e502:	f7fe ff77 	bl	800d3f4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e506:	e00e      	b.n	800e526 <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800e508:	6878      	ldr	r0, [r7, #4]
 800e50a:	f7f3 fa6b 	bl	80019e4 <HAL_UART_RxCpltCallback>
        break;
 800e50e:	e00a      	b.n	800e526 <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e510:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800e514:	2b00      	cmp	r3, #0
 800e516:	d006      	beq.n	800e526 <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800e518:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e51c:	f003 0320 	and.w	r3, r3, #32
 800e520:	2b00      	cmp	r3, #0
 800e522:	f47f aec9 	bne.w	800e2b8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e52c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e530:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e534:	2b00      	cmp	r3, #0
 800e536:	d049      	beq.n	800e5cc <UART_RxISR_8BIT_FIFOEN+0x35c>
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e53e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800e542:	429a      	cmp	r2, r3
 800e544:	d242      	bcs.n	800e5cc <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	3308      	adds	r3, #8
 800e54c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e54e:	6a3b      	ldr	r3, [r7, #32]
 800e550:	e853 3f00 	ldrex	r3, [r3]
 800e554:	61fb      	str	r3, [r7, #28]
   return(result);
 800e556:	69fb      	ldr	r3, [r7, #28]
 800e558:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e55c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	3308      	adds	r3, #8
 800e566:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e56a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e56c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e56e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e570:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e572:	e841 2300 	strex	r3, r2, [r1]
 800e576:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d1e3      	bne.n	800e546 <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	4a16      	ldr	r2, [pc, #88]	@ (800e5dc <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800e582:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	e853 3f00 	ldrex	r3, [r3]
 800e590:	60bb      	str	r3, [r7, #8]
   return(result);
 800e592:	68bb      	ldr	r3, [r7, #8]
 800e594:	f043 0320 	orr.w	r3, r3, #32
 800e598:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	461a      	mov	r2, r3
 800e5a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e5a6:	61bb      	str	r3, [r7, #24]
 800e5a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5aa:	6979      	ldr	r1, [r7, #20]
 800e5ac:	69ba      	ldr	r2, [r7, #24]
 800e5ae:	e841 2300 	strex	r3, r2, [r1]
 800e5b2:	613b      	str	r3, [r7, #16]
   return(result);
 800e5b4:	693b      	ldr	r3, [r7, #16]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d1e4      	bne.n	800e584 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e5ba:	e007      	b.n	800e5cc <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	699a      	ldr	r2, [r3, #24]
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	f042 0208 	orr.w	r2, r2, #8
 800e5ca:	619a      	str	r2, [r3, #24]
}
 800e5cc:	bf00      	nop
 800e5ce:	37b0      	adds	r7, #176	@ 0xb0
 800e5d0:	46bd      	mov	sp, r7
 800e5d2:	bd80      	pop	{r7, pc}
 800e5d4:	44002400 	.word	0x44002400
 800e5d8:	54002400 	.word	0x54002400
 800e5dc:	0800dee9 	.word	0x0800dee9

0800e5e0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b0ae      	sub	sp, #184	@ 0xb8
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e5ee:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	69db      	ldr	r3, [r3, #28]
 800e5f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	689b      	ldr	r3, [r3, #8]
 800e60c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e616:	2b22      	cmp	r3, #34	@ 0x22
 800e618:	f040 818c 	bne.w	800e934 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e622:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e626:	e12f      	b.n	800e888 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e62e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e636:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800e63a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800e63e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800e642:	4013      	ands	r3, r2
 800e644:	b29a      	uxth	r2, r3
 800e646:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e64a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e650:	1c9a      	adds	r2, r3, #2
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e65c:	b29b      	uxth	r3, r3
 800e65e:	3b01      	subs	r3, #1
 800e660:	b29a      	uxth	r2, r3
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	69db      	ldr	r3, [r3, #28]
 800e66e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e672:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e676:	f003 0307 	and.w	r3, r3, #7
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d053      	beq.n	800e726 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e67e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e682:	f003 0301 	and.w	r3, r3, #1
 800e686:	2b00      	cmp	r3, #0
 800e688:	d011      	beq.n	800e6ae <UART_RxISR_16BIT_FIFOEN+0xce>
 800e68a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e68e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e692:	2b00      	cmp	r3, #0
 800e694:	d00b      	beq.n	800e6ae <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	2201      	movs	r2, #1
 800e69c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6a4:	f043 0201 	orr.w	r2, r3, #1
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e6ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e6b2:	f003 0302 	and.w	r3, r3, #2
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d011      	beq.n	800e6de <UART_RxISR_16BIT_FIFOEN+0xfe>
 800e6ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e6be:	f003 0301 	and.w	r3, r3, #1
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d00b      	beq.n	800e6de <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	2202      	movs	r2, #2
 800e6cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6d4:	f043 0204 	orr.w	r2, r3, #4
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e6de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e6e2:	f003 0304 	and.w	r3, r3, #4
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d011      	beq.n	800e70e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800e6ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e6ee:	f003 0301 	and.w	r3, r3, #1
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d00b      	beq.n	800e70e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	2204      	movs	r2, #4
 800e6fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e704:	f043 0202 	orr.w	r2, r3, #2
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e714:	2b00      	cmp	r3, #0
 800e716:	d006      	beq.n	800e726 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e718:	6878      	ldr	r0, [r7, #4]
 800e71a:	f7fe fe61 	bl	800d3e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	2200      	movs	r2, #0
 800e722:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e72c:	b29b      	uxth	r3, r3
 800e72e:	2b00      	cmp	r3, #0
 800e730:	f040 80aa 	bne.w	800e888 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e73a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e73c:	e853 3f00 	ldrex	r3, [r3]
 800e740:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e742:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e744:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e748:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	461a      	mov	r2, r3
 800e752:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e756:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e75a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e75c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e75e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e762:	e841 2300 	strex	r3, r2, [r1]
 800e766:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e768:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d1e2      	bne.n	800e734 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	3308      	adds	r3, #8
 800e774:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e776:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e778:	e853 3f00 	ldrex	r3, [r3]
 800e77c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e77e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e780:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e784:	f023 0301 	bic.w	r3, r3, #1
 800e788:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	3308      	adds	r3, #8
 800e792:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800e796:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e798:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e79a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e79c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e79e:	e841 2300 	strex	r3, r2, [r1]
 800e7a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e7a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d1e1      	bne.n	800e76e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	2220      	movs	r2, #32
 800e7ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	2200      	movs	r2, #0
 800e7b6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	2200      	movs	r2, #0
 800e7bc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	4a62      	ldr	r2, [pc, #392]	@ (800e94c <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800e7c4:	4293      	cmp	r3, r2
 800e7c6:	d026      	beq.n	800e816 <UART_RxISR_16BIT_FIFOEN+0x236>
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	4a60      	ldr	r2, [pc, #384]	@ (800e950 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800e7ce:	4293      	cmp	r3, r2
 800e7d0:	d021      	beq.n	800e816 <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	685b      	ldr	r3, [r3, #4]
 800e7d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d01a      	beq.n	800e816 <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7e8:	e853 3f00 	ldrex	r3, [r3]
 800e7ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e7ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e7f0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e7f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	461a      	mov	r2, r3
 800e7fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e802:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e804:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e806:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e808:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e80a:	e841 2300 	strex	r3, r2, [r1]
 800e80e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e810:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e812:	2b00      	cmp	r3, #0
 800e814:	d1e4      	bne.n	800e7e0 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e81a:	2b01      	cmp	r3, #1
 800e81c:	d130      	bne.n	800e880 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	2200      	movs	r2, #0
 800e822:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e82a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e82c:	e853 3f00 	ldrex	r3, [r3]
 800e830:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e834:	f023 0310 	bic.w	r3, r3, #16
 800e838:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	461a      	mov	r2, r3
 800e842:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e846:	647b      	str	r3, [r7, #68]	@ 0x44
 800e848:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e84a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e84c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e84e:	e841 2300 	strex	r3, r2, [r1]
 800e852:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e854:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e856:	2b00      	cmp	r3, #0
 800e858:	d1e4      	bne.n	800e824 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	69db      	ldr	r3, [r3, #28]
 800e860:	f003 0310 	and.w	r3, r3, #16
 800e864:	2b10      	cmp	r3, #16
 800e866:	d103      	bne.n	800e870 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	2210      	movs	r2, #16
 800e86e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e876:	4619      	mov	r1, r3
 800e878:	6878      	ldr	r0, [r7, #4]
 800e87a:	f7fe fdbb 	bl	800d3f4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e87e:	e00e      	b.n	800e89e <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800e880:	6878      	ldr	r0, [r7, #4]
 800e882:	f7f3 f8af 	bl	80019e4 <HAL_UART_RxCpltCallback>
        break;
 800e886:	e00a      	b.n	800e89e <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e888:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d006      	beq.n	800e89e <UART_RxISR_16BIT_FIFOEN+0x2be>
 800e890:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e894:	f003 0320 	and.w	r3, r3, #32
 800e898:	2b00      	cmp	r3, #0
 800e89a:	f47f aec5 	bne.w	800e628 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e8a4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e8a8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d049      	beq.n	800e944 <UART_RxISR_16BIT_FIFOEN+0x364>
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e8b6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800e8ba:	429a      	cmp	r2, r3
 800e8bc:	d242      	bcs.n	800e944 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	3308      	adds	r3, #8
 800e8c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8c8:	e853 3f00 	ldrex	r3, [r3]
 800e8cc:	623b      	str	r3, [r7, #32]
   return(result);
 800e8ce:	6a3b      	ldr	r3, [r7, #32]
 800e8d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e8d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	3308      	adds	r3, #8
 800e8de:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800e8e2:	633a      	str	r2, [r7, #48]	@ 0x30
 800e8e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e8e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e8ea:	e841 2300 	strex	r3, r2, [r1]
 800e8ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e8f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d1e3      	bne.n	800e8be <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	4a16      	ldr	r2, [pc, #88]	@ (800e954 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800e8fa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e902:	693b      	ldr	r3, [r7, #16]
 800e904:	e853 3f00 	ldrex	r3, [r3]
 800e908:	60fb      	str	r3, [r7, #12]
   return(result);
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	f043 0320 	orr.w	r3, r3, #32
 800e910:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	461a      	mov	r2, r3
 800e91a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e91e:	61fb      	str	r3, [r7, #28]
 800e920:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e922:	69b9      	ldr	r1, [r7, #24]
 800e924:	69fa      	ldr	r2, [r7, #28]
 800e926:	e841 2300 	strex	r3, r2, [r1]
 800e92a:	617b      	str	r3, [r7, #20]
   return(result);
 800e92c:	697b      	ldr	r3, [r7, #20]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d1e4      	bne.n	800e8fc <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e932:	e007      	b.n	800e944 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	699a      	ldr	r2, [r3, #24]
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	f042 0208 	orr.w	r2, r2, #8
 800e942:	619a      	str	r2, [r3, #24]
}
 800e944:	bf00      	nop
 800e946:	37b8      	adds	r7, #184	@ 0xb8
 800e948:	46bd      	mov	sp, r7
 800e94a:	bd80      	pop	{r7, pc}
 800e94c:	44002400 	.word	0x44002400
 800e950:	54002400 	.word	0x54002400
 800e954:	0800e0ad 	.word	0x0800e0ad

0800e958 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e958:	b480      	push	{r7}
 800e95a:	b083      	sub	sp, #12
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e960:	bf00      	nop
 800e962:	370c      	adds	r7, #12
 800e964:	46bd      	mov	sp, r7
 800e966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96a:	4770      	bx	lr

0800e96c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e96c:	b480      	push	{r7}
 800e96e:	b083      	sub	sp, #12
 800e970:	af00      	add	r7, sp, #0
 800e972:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e974:	bf00      	nop
 800e976:	370c      	adds	r7, #12
 800e978:	46bd      	mov	sp, r7
 800e97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97e:	4770      	bx	lr

0800e980 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e980:	b480      	push	{r7}
 800e982:	b083      	sub	sp, #12
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e988:	bf00      	nop
 800e98a:	370c      	adds	r7, #12
 800e98c:	46bd      	mov	sp, r7
 800e98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e992:	4770      	bx	lr

0800e994 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e994:	b480      	push	{r7}
 800e996:	b085      	sub	sp, #20
 800e998:	af00      	add	r7, sp, #0
 800e99a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e9a2:	2b01      	cmp	r3, #1
 800e9a4:	d101      	bne.n	800e9aa <HAL_UARTEx_DisableFifoMode+0x16>
 800e9a6:	2302      	movs	r3, #2
 800e9a8:	e027      	b.n	800e9fa <HAL_UARTEx_DisableFifoMode+0x66>
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	2201      	movs	r2, #1
 800e9ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	2224      	movs	r2, #36	@ 0x24
 800e9b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	681a      	ldr	r2, [r3, #0]
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	f022 0201 	bic.w	r2, r2, #1
 800e9d0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e9d8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	2200      	movs	r2, #0
 800e9de:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	68fa      	ldr	r2, [r7, #12]
 800e9e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	2220      	movs	r2, #32
 800e9ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e9f8:	2300      	movs	r3, #0
}
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	3714      	adds	r7, #20
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea04:	4770      	bx	lr

0800ea06 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ea06:	b580      	push	{r7, lr}
 800ea08:	b084      	sub	sp, #16
 800ea0a:	af00      	add	r7, sp, #0
 800ea0c:	6078      	str	r0, [r7, #4]
 800ea0e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ea16:	2b01      	cmp	r3, #1
 800ea18:	d101      	bne.n	800ea1e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ea1a:	2302      	movs	r3, #2
 800ea1c:	e02d      	b.n	800ea7a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	2201      	movs	r2, #1
 800ea22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	2224      	movs	r2, #36	@ 0x24
 800ea2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	681a      	ldr	r2, [r3, #0]
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	f022 0201 	bic.w	r2, r2, #1
 800ea44:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	689b      	ldr	r3, [r3, #8]
 800ea4c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	683a      	ldr	r2, [r7, #0]
 800ea56:	430a      	orrs	r2, r1
 800ea58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ea5a:	6878      	ldr	r0, [r7, #4]
 800ea5c:	f000 f850 	bl	800eb00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	68fa      	ldr	r2, [r7, #12]
 800ea66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	2220      	movs	r2, #32
 800ea6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	2200      	movs	r2, #0
 800ea74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ea78:	2300      	movs	r3, #0
}
 800ea7a:	4618      	mov	r0, r3
 800ea7c:	3710      	adds	r7, #16
 800ea7e:	46bd      	mov	sp, r7
 800ea80:	bd80      	pop	{r7, pc}

0800ea82 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ea82:	b580      	push	{r7, lr}
 800ea84:	b084      	sub	sp, #16
 800ea86:	af00      	add	r7, sp, #0
 800ea88:	6078      	str	r0, [r7, #4]
 800ea8a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ea92:	2b01      	cmp	r3, #1
 800ea94:	d101      	bne.n	800ea9a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ea96:	2302      	movs	r3, #2
 800ea98:	e02d      	b.n	800eaf6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	2201      	movs	r2, #1
 800ea9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	2224      	movs	r2, #36	@ 0x24
 800eaa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	681a      	ldr	r2, [r3, #0]
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	f022 0201 	bic.w	r2, r2, #1
 800eac0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	689b      	ldr	r3, [r3, #8]
 800eac8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	683a      	ldr	r2, [r7, #0]
 800ead2:	430a      	orrs	r2, r1
 800ead4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ead6:	6878      	ldr	r0, [r7, #4]
 800ead8:	f000 f812 	bl	800eb00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	68fa      	ldr	r2, [r7, #12]
 800eae2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	2220      	movs	r2, #32
 800eae8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	2200      	movs	r2, #0
 800eaf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eaf4:	2300      	movs	r3, #0
}
 800eaf6:	4618      	mov	r0, r3
 800eaf8:	3710      	adds	r7, #16
 800eafa:	46bd      	mov	sp, r7
 800eafc:	bd80      	pop	{r7, pc}
	...

0800eb00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800eb00:	b480      	push	{r7}
 800eb02:	b085      	sub	sp, #20
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d108      	bne.n	800eb22 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	2201      	movs	r2, #1
 800eb14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2201      	movs	r2, #1
 800eb1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800eb20:	e031      	b.n	800eb86 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800eb22:	2308      	movs	r3, #8
 800eb24:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800eb26:	2308      	movs	r3, #8
 800eb28:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	689b      	ldr	r3, [r3, #8]
 800eb30:	0e5b      	lsrs	r3, r3, #25
 800eb32:	b2db      	uxtb	r3, r3
 800eb34:	f003 0307 	and.w	r3, r3, #7
 800eb38:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	689b      	ldr	r3, [r3, #8]
 800eb40:	0f5b      	lsrs	r3, r3, #29
 800eb42:	b2db      	uxtb	r3, r3
 800eb44:	f003 0307 	and.w	r3, r3, #7
 800eb48:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eb4a:	7bbb      	ldrb	r3, [r7, #14]
 800eb4c:	7b3a      	ldrb	r2, [r7, #12]
 800eb4e:	4911      	ldr	r1, [pc, #68]	@ (800eb94 <UARTEx_SetNbDataToProcess+0x94>)
 800eb50:	5c8a      	ldrb	r2, [r1, r2]
 800eb52:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800eb56:	7b3a      	ldrb	r2, [r7, #12]
 800eb58:	490f      	ldr	r1, [pc, #60]	@ (800eb98 <UARTEx_SetNbDataToProcess+0x98>)
 800eb5a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eb5c:	fb93 f3f2 	sdiv	r3, r3, r2
 800eb60:	b29a      	uxth	r2, r3
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eb68:	7bfb      	ldrb	r3, [r7, #15]
 800eb6a:	7b7a      	ldrb	r2, [r7, #13]
 800eb6c:	4909      	ldr	r1, [pc, #36]	@ (800eb94 <UARTEx_SetNbDataToProcess+0x94>)
 800eb6e:	5c8a      	ldrb	r2, [r1, r2]
 800eb70:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800eb74:	7b7a      	ldrb	r2, [r7, #13]
 800eb76:	4908      	ldr	r1, [pc, #32]	@ (800eb98 <UARTEx_SetNbDataToProcess+0x98>)
 800eb78:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eb7a:	fb93 f3f2 	sdiv	r3, r3, r2
 800eb7e:	b29a      	uxth	r2, r3
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800eb86:	bf00      	nop
 800eb88:	3714      	adds	r7, #20
 800eb8a:	46bd      	mov	sp, r7
 800eb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb90:	4770      	bx	lr
 800eb92:	bf00      	nop
 800eb94:	08013ee4 	.word	0x08013ee4
 800eb98:	08013eec 	.word	0x08013eec

0800eb9c <_ZdlPv>:
 800eb9c:	f000 b850 	b.w	800ec40 <free>

0800eba0 <_ZdlPvj>:
 800eba0:	f7ff bffc 	b.w	800eb9c <_ZdlPv>

0800eba4 <_ZdaPv>:
 800eba4:	f7ff bffa 	b.w	800eb9c <_ZdlPv>

0800eba8 <__cxa_guard_acquire>:
 800eba8:	6802      	ldr	r2, [r0, #0]
 800ebaa:	4603      	mov	r3, r0
 800ebac:	07d2      	lsls	r2, r2, #31
 800ebae:	d405      	bmi.n	800ebbc <__cxa_guard_acquire+0x14>
 800ebb0:	7842      	ldrb	r2, [r0, #1]
 800ebb2:	b102      	cbz	r2, 800ebb6 <__cxa_guard_acquire+0xe>
 800ebb4:	deff      	udf	#255	@ 0xff
 800ebb6:	2001      	movs	r0, #1
 800ebb8:	7058      	strb	r0, [r3, #1]
 800ebba:	4770      	bx	lr
 800ebbc:	2000      	movs	r0, #0
 800ebbe:	4770      	bx	lr

0800ebc0 <__cxa_guard_release>:
 800ebc0:	2301      	movs	r3, #1
 800ebc2:	6003      	str	r3, [r0, #0]
 800ebc4:	4770      	bx	lr

0800ebc6 <_Znwj>:
 800ebc6:	2801      	cmp	r0, #1
 800ebc8:	bf38      	it	cc
 800ebca:	2001      	movcc	r0, #1
 800ebcc:	b510      	push	{r4, lr}
 800ebce:	4604      	mov	r4, r0
 800ebd0:	4620      	mov	r0, r4
 800ebd2:	f000 f82d 	bl	800ec30 <malloc>
 800ebd6:	b100      	cbz	r0, 800ebda <_Znwj+0x14>
 800ebd8:	bd10      	pop	{r4, pc}
 800ebda:	f000 f81b 	bl	800ec14 <_ZSt15get_new_handlerv>
 800ebde:	b908      	cbnz	r0, 800ebe4 <_Znwj+0x1e>
 800ebe0:	f000 f81e 	bl	800ec20 <abort>
 800ebe4:	4780      	blx	r0
 800ebe6:	e7f3      	b.n	800ebd0 <_Znwj+0xa>

0800ebe8 <_Znaj>:
 800ebe8:	f7ff bfed 	b.w	800ebc6 <_Znwj>

0800ebec <_ZNSaIcEC1Ev>:
 800ebec:	4770      	bx	lr

0800ebee <_ZNSaIcEC1ERKS_>:
 800ebee:	4770      	bx	lr

0800ebf0 <_ZNSaIcED1Ev>:
 800ebf0:	4770      	bx	lr

0800ebf2 <_ZSt17__throw_bad_allocv>:
 800ebf2:	b508      	push	{r3, lr}
 800ebf4:	f000 f814 	bl	800ec20 <abort>

0800ebf8 <_ZSt28__throw_bad_array_new_lengthv>:
 800ebf8:	b508      	push	{r3, lr}
 800ebfa:	f000 f811 	bl	800ec20 <abort>

0800ebfe <_ZSt19__throw_logic_errorPKc>:
 800ebfe:	b508      	push	{r3, lr}
 800ec00:	f000 f80e 	bl	800ec20 <abort>

0800ec04 <_ZSt20__throw_length_errorPKc>:
 800ec04:	b508      	push	{r3, lr}
 800ec06:	f000 f80b 	bl	800ec20 <abort>

0800ec0a <_ZSt24__throw_out_of_range_fmtPKcz>:
 800ec0a:	b40f      	push	{r0, r1, r2, r3}
 800ec0c:	b508      	push	{r3, lr}
 800ec0e:	f000 f807 	bl	800ec20 <abort>
	...

0800ec14 <_ZSt15get_new_handlerv>:
 800ec14:	4b01      	ldr	r3, [pc, #4]	@ (800ec1c <_ZSt15get_new_handlerv+0x8>)
 800ec16:	e8d3 0faf 	lda	r0, [r3]
 800ec1a:	4770      	bx	lr
 800ec1c:	2000039c 	.word	0x2000039c

0800ec20 <abort>:
 800ec20:	2006      	movs	r0, #6
 800ec22:	b508      	push	{r3, lr}
 800ec24:	f001 f936 	bl	800fe94 <raise>
 800ec28:	2001      	movs	r0, #1
 800ec2a:	f7f5 fa19 	bl	8004060 <_exit>
	...

0800ec30 <malloc>:
 800ec30:	4b02      	ldr	r3, [pc, #8]	@ (800ec3c <malloc+0xc>)
 800ec32:	4601      	mov	r1, r0
 800ec34:	6818      	ldr	r0, [r3, #0]
 800ec36:	f000 b82d 	b.w	800ec94 <_malloc_r>
 800ec3a:	bf00      	nop
 800ec3c:	20000018 	.word	0x20000018

0800ec40 <free>:
 800ec40:	4b02      	ldr	r3, [pc, #8]	@ (800ec4c <free+0xc>)
 800ec42:	4601      	mov	r1, r0
 800ec44:	6818      	ldr	r0, [r3, #0]
 800ec46:	f002 b83b 	b.w	8010cc0 <_free_r>
 800ec4a:	bf00      	nop
 800ec4c:	20000018 	.word	0x20000018

0800ec50 <sbrk_aligned>:
 800ec50:	b570      	push	{r4, r5, r6, lr}
 800ec52:	4e0f      	ldr	r6, [pc, #60]	@ (800ec90 <sbrk_aligned+0x40>)
 800ec54:	460c      	mov	r4, r1
 800ec56:	4605      	mov	r5, r0
 800ec58:	6831      	ldr	r1, [r6, #0]
 800ec5a:	b911      	cbnz	r1, 800ec62 <sbrk_aligned+0x12>
 800ec5c:	f001 f96e 	bl	800ff3c <_sbrk_r>
 800ec60:	6030      	str	r0, [r6, #0]
 800ec62:	4621      	mov	r1, r4
 800ec64:	4628      	mov	r0, r5
 800ec66:	f001 f969 	bl	800ff3c <_sbrk_r>
 800ec6a:	1c43      	adds	r3, r0, #1
 800ec6c:	d103      	bne.n	800ec76 <sbrk_aligned+0x26>
 800ec6e:	f04f 34ff 	mov.w	r4, #4294967295
 800ec72:	4620      	mov	r0, r4
 800ec74:	bd70      	pop	{r4, r5, r6, pc}
 800ec76:	1cc4      	adds	r4, r0, #3
 800ec78:	f024 0403 	bic.w	r4, r4, #3
 800ec7c:	42a0      	cmp	r0, r4
 800ec7e:	d0f8      	beq.n	800ec72 <sbrk_aligned+0x22>
 800ec80:	1a21      	subs	r1, r4, r0
 800ec82:	4628      	mov	r0, r5
 800ec84:	f001 f95a 	bl	800ff3c <_sbrk_r>
 800ec88:	3001      	adds	r0, #1
 800ec8a:	d1f2      	bne.n	800ec72 <sbrk_aligned+0x22>
 800ec8c:	e7ef      	b.n	800ec6e <sbrk_aligned+0x1e>
 800ec8e:	bf00      	nop
 800ec90:	200003a0 	.word	0x200003a0

0800ec94 <_malloc_r>:
 800ec94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec98:	1ccd      	adds	r5, r1, #3
 800ec9a:	4606      	mov	r6, r0
 800ec9c:	f025 0503 	bic.w	r5, r5, #3
 800eca0:	3508      	adds	r5, #8
 800eca2:	2d0c      	cmp	r5, #12
 800eca4:	bf38      	it	cc
 800eca6:	250c      	movcc	r5, #12
 800eca8:	2d00      	cmp	r5, #0
 800ecaa:	db01      	blt.n	800ecb0 <_malloc_r+0x1c>
 800ecac:	42a9      	cmp	r1, r5
 800ecae:	d904      	bls.n	800ecba <_malloc_r+0x26>
 800ecb0:	230c      	movs	r3, #12
 800ecb2:	6033      	str	r3, [r6, #0]
 800ecb4:	2000      	movs	r0, #0
 800ecb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ecba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ed90 <_malloc_r+0xfc>
 800ecbe:	f000 f869 	bl	800ed94 <__malloc_lock>
 800ecc2:	f8d8 3000 	ldr.w	r3, [r8]
 800ecc6:	461c      	mov	r4, r3
 800ecc8:	bb44      	cbnz	r4, 800ed1c <_malloc_r+0x88>
 800ecca:	4629      	mov	r1, r5
 800eccc:	4630      	mov	r0, r6
 800ecce:	f7ff ffbf 	bl	800ec50 <sbrk_aligned>
 800ecd2:	1c43      	adds	r3, r0, #1
 800ecd4:	4604      	mov	r4, r0
 800ecd6:	d158      	bne.n	800ed8a <_malloc_r+0xf6>
 800ecd8:	f8d8 4000 	ldr.w	r4, [r8]
 800ecdc:	4627      	mov	r7, r4
 800ecde:	2f00      	cmp	r7, #0
 800ece0:	d143      	bne.n	800ed6a <_malloc_r+0xd6>
 800ece2:	2c00      	cmp	r4, #0
 800ece4:	d04b      	beq.n	800ed7e <_malloc_r+0xea>
 800ece6:	6823      	ldr	r3, [r4, #0]
 800ece8:	4639      	mov	r1, r7
 800ecea:	4630      	mov	r0, r6
 800ecec:	eb04 0903 	add.w	r9, r4, r3
 800ecf0:	f001 f924 	bl	800ff3c <_sbrk_r>
 800ecf4:	4581      	cmp	r9, r0
 800ecf6:	d142      	bne.n	800ed7e <_malloc_r+0xea>
 800ecf8:	6821      	ldr	r1, [r4, #0]
 800ecfa:	4630      	mov	r0, r6
 800ecfc:	1a6d      	subs	r5, r5, r1
 800ecfe:	4629      	mov	r1, r5
 800ed00:	f7ff ffa6 	bl	800ec50 <sbrk_aligned>
 800ed04:	3001      	adds	r0, #1
 800ed06:	d03a      	beq.n	800ed7e <_malloc_r+0xea>
 800ed08:	6823      	ldr	r3, [r4, #0]
 800ed0a:	442b      	add	r3, r5
 800ed0c:	6023      	str	r3, [r4, #0]
 800ed0e:	f8d8 3000 	ldr.w	r3, [r8]
 800ed12:	685a      	ldr	r2, [r3, #4]
 800ed14:	bb62      	cbnz	r2, 800ed70 <_malloc_r+0xdc>
 800ed16:	f8c8 7000 	str.w	r7, [r8]
 800ed1a:	e00f      	b.n	800ed3c <_malloc_r+0xa8>
 800ed1c:	6822      	ldr	r2, [r4, #0]
 800ed1e:	1b52      	subs	r2, r2, r5
 800ed20:	d420      	bmi.n	800ed64 <_malloc_r+0xd0>
 800ed22:	2a0b      	cmp	r2, #11
 800ed24:	d917      	bls.n	800ed56 <_malloc_r+0xc2>
 800ed26:	1961      	adds	r1, r4, r5
 800ed28:	42a3      	cmp	r3, r4
 800ed2a:	6025      	str	r5, [r4, #0]
 800ed2c:	bf18      	it	ne
 800ed2e:	6059      	strne	r1, [r3, #4]
 800ed30:	6863      	ldr	r3, [r4, #4]
 800ed32:	bf08      	it	eq
 800ed34:	f8c8 1000 	streq.w	r1, [r8]
 800ed38:	5162      	str	r2, [r4, r5]
 800ed3a:	604b      	str	r3, [r1, #4]
 800ed3c:	4630      	mov	r0, r6
 800ed3e:	f000 f82f 	bl	800eda0 <__malloc_unlock>
 800ed42:	f104 000b 	add.w	r0, r4, #11
 800ed46:	1d23      	adds	r3, r4, #4
 800ed48:	f020 0007 	bic.w	r0, r0, #7
 800ed4c:	1ac2      	subs	r2, r0, r3
 800ed4e:	bf1c      	itt	ne
 800ed50:	1a1b      	subne	r3, r3, r0
 800ed52:	50a3      	strne	r3, [r4, r2]
 800ed54:	e7af      	b.n	800ecb6 <_malloc_r+0x22>
 800ed56:	6862      	ldr	r2, [r4, #4]
 800ed58:	42a3      	cmp	r3, r4
 800ed5a:	bf0c      	ite	eq
 800ed5c:	f8c8 2000 	streq.w	r2, [r8]
 800ed60:	605a      	strne	r2, [r3, #4]
 800ed62:	e7eb      	b.n	800ed3c <_malloc_r+0xa8>
 800ed64:	4623      	mov	r3, r4
 800ed66:	6864      	ldr	r4, [r4, #4]
 800ed68:	e7ae      	b.n	800ecc8 <_malloc_r+0x34>
 800ed6a:	463c      	mov	r4, r7
 800ed6c:	687f      	ldr	r7, [r7, #4]
 800ed6e:	e7b6      	b.n	800ecde <_malloc_r+0x4a>
 800ed70:	461a      	mov	r2, r3
 800ed72:	685b      	ldr	r3, [r3, #4]
 800ed74:	42a3      	cmp	r3, r4
 800ed76:	d1fb      	bne.n	800ed70 <_malloc_r+0xdc>
 800ed78:	2300      	movs	r3, #0
 800ed7a:	6053      	str	r3, [r2, #4]
 800ed7c:	e7de      	b.n	800ed3c <_malloc_r+0xa8>
 800ed7e:	230c      	movs	r3, #12
 800ed80:	4630      	mov	r0, r6
 800ed82:	6033      	str	r3, [r6, #0]
 800ed84:	f000 f80c 	bl	800eda0 <__malloc_unlock>
 800ed88:	e794      	b.n	800ecb4 <_malloc_r+0x20>
 800ed8a:	6005      	str	r5, [r0, #0]
 800ed8c:	e7d6      	b.n	800ed3c <_malloc_r+0xa8>
 800ed8e:	bf00      	nop
 800ed90:	200003a4 	.word	0x200003a4

0800ed94 <__malloc_lock>:
 800ed94:	4801      	ldr	r0, [pc, #4]	@ (800ed9c <__malloc_lock+0x8>)
 800ed96:	f001 b91e 	b.w	800ffd6 <__retarget_lock_acquire_recursive>
 800ed9a:	bf00      	nop
 800ed9c:	200004e8 	.word	0x200004e8

0800eda0 <__malloc_unlock>:
 800eda0:	4801      	ldr	r0, [pc, #4]	@ (800eda8 <__malloc_unlock+0x8>)
 800eda2:	f001 b919 	b.w	800ffd8 <__retarget_lock_release_recursive>
 800eda6:	bf00      	nop
 800eda8:	200004e8 	.word	0x200004e8

0800edac <__cvt>:
 800edac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800edb0:	ec57 6b10 	vmov	r6, r7, d0
 800edb4:	2f00      	cmp	r7, #0
 800edb6:	460c      	mov	r4, r1
 800edb8:	4619      	mov	r1, r3
 800edba:	463b      	mov	r3, r7
 800edbc:	bfb4      	ite	lt
 800edbe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800edc2:	2300      	movge	r3, #0
 800edc4:	4691      	mov	r9, r2
 800edc6:	bfbf      	itttt	lt
 800edc8:	4632      	movlt	r2, r6
 800edca:	461f      	movlt	r7, r3
 800edcc:	232d      	movlt	r3, #45	@ 0x2d
 800edce:	4616      	movlt	r6, r2
 800edd0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800edd4:	700b      	strb	r3, [r1, #0]
 800edd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800edd8:	f023 0820 	bic.w	r8, r3, #32
 800eddc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ede0:	d005      	beq.n	800edee <__cvt+0x42>
 800ede2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ede6:	d100      	bne.n	800edea <__cvt+0x3e>
 800ede8:	3401      	adds	r4, #1
 800edea:	2102      	movs	r1, #2
 800edec:	e000      	b.n	800edf0 <__cvt+0x44>
 800edee:	2103      	movs	r1, #3
 800edf0:	ab03      	add	r3, sp, #12
 800edf2:	4622      	mov	r2, r4
 800edf4:	9301      	str	r3, [sp, #4]
 800edf6:	ab02      	add	r3, sp, #8
 800edf8:	ec47 6b10 	vmov	d0, r6, r7
 800edfc:	9300      	str	r3, [sp, #0]
 800edfe:	4653      	mov	r3, sl
 800ee00:	f001 f99a 	bl	8010138 <_dtoa_r>
 800ee04:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ee08:	4605      	mov	r5, r0
 800ee0a:	d119      	bne.n	800ee40 <__cvt+0x94>
 800ee0c:	f019 0f01 	tst.w	r9, #1
 800ee10:	d00e      	beq.n	800ee30 <__cvt+0x84>
 800ee12:	eb00 0904 	add.w	r9, r0, r4
 800ee16:	2200      	movs	r2, #0
 800ee18:	2300      	movs	r3, #0
 800ee1a:	4630      	mov	r0, r6
 800ee1c:	4639      	mov	r1, r7
 800ee1e:	f7f1 fe6d 	bl	8000afc <__aeabi_dcmpeq>
 800ee22:	b108      	cbz	r0, 800ee28 <__cvt+0x7c>
 800ee24:	f8cd 900c 	str.w	r9, [sp, #12]
 800ee28:	2230      	movs	r2, #48	@ 0x30
 800ee2a:	9b03      	ldr	r3, [sp, #12]
 800ee2c:	454b      	cmp	r3, r9
 800ee2e:	d31e      	bcc.n	800ee6e <__cvt+0xc2>
 800ee30:	9b03      	ldr	r3, [sp, #12]
 800ee32:	4628      	mov	r0, r5
 800ee34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ee36:	1b5b      	subs	r3, r3, r5
 800ee38:	6013      	str	r3, [r2, #0]
 800ee3a:	b004      	add	sp, #16
 800ee3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ee44:	eb00 0904 	add.w	r9, r0, r4
 800ee48:	d1e5      	bne.n	800ee16 <__cvt+0x6a>
 800ee4a:	7803      	ldrb	r3, [r0, #0]
 800ee4c:	2b30      	cmp	r3, #48	@ 0x30
 800ee4e:	d10a      	bne.n	800ee66 <__cvt+0xba>
 800ee50:	2200      	movs	r2, #0
 800ee52:	2300      	movs	r3, #0
 800ee54:	4630      	mov	r0, r6
 800ee56:	4639      	mov	r1, r7
 800ee58:	f7f1 fe50 	bl	8000afc <__aeabi_dcmpeq>
 800ee5c:	b918      	cbnz	r0, 800ee66 <__cvt+0xba>
 800ee5e:	f1c4 0401 	rsb	r4, r4, #1
 800ee62:	f8ca 4000 	str.w	r4, [sl]
 800ee66:	f8da 3000 	ldr.w	r3, [sl]
 800ee6a:	4499      	add	r9, r3
 800ee6c:	e7d3      	b.n	800ee16 <__cvt+0x6a>
 800ee6e:	1c59      	adds	r1, r3, #1
 800ee70:	9103      	str	r1, [sp, #12]
 800ee72:	701a      	strb	r2, [r3, #0]
 800ee74:	e7d9      	b.n	800ee2a <__cvt+0x7e>

0800ee76 <__exponent>:
 800ee76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee78:	2900      	cmp	r1, #0
 800ee7a:	7002      	strb	r2, [r0, #0]
 800ee7c:	bfba      	itte	lt
 800ee7e:	4249      	neglt	r1, r1
 800ee80:	232d      	movlt	r3, #45	@ 0x2d
 800ee82:	232b      	movge	r3, #43	@ 0x2b
 800ee84:	2909      	cmp	r1, #9
 800ee86:	7043      	strb	r3, [r0, #1]
 800ee88:	dd28      	ble.n	800eedc <__exponent+0x66>
 800ee8a:	f10d 0307 	add.w	r3, sp, #7
 800ee8e:	270a      	movs	r7, #10
 800ee90:	461d      	mov	r5, r3
 800ee92:	461a      	mov	r2, r3
 800ee94:	3b01      	subs	r3, #1
 800ee96:	fbb1 f6f7 	udiv	r6, r1, r7
 800ee9a:	fb07 1416 	mls	r4, r7, r6, r1
 800ee9e:	3430      	adds	r4, #48	@ 0x30
 800eea0:	f802 4c01 	strb.w	r4, [r2, #-1]
 800eea4:	460c      	mov	r4, r1
 800eea6:	4631      	mov	r1, r6
 800eea8:	2c63      	cmp	r4, #99	@ 0x63
 800eeaa:	dcf2      	bgt.n	800ee92 <__exponent+0x1c>
 800eeac:	3130      	adds	r1, #48	@ 0x30
 800eeae:	1e94      	subs	r4, r2, #2
 800eeb0:	f803 1c01 	strb.w	r1, [r3, #-1]
 800eeb4:	1c41      	adds	r1, r0, #1
 800eeb6:	4623      	mov	r3, r4
 800eeb8:	42ab      	cmp	r3, r5
 800eeba:	d30a      	bcc.n	800eed2 <__exponent+0x5c>
 800eebc:	f10d 0309 	add.w	r3, sp, #9
 800eec0:	1a9b      	subs	r3, r3, r2
 800eec2:	42ac      	cmp	r4, r5
 800eec4:	bf88      	it	hi
 800eec6:	2300      	movhi	r3, #0
 800eec8:	3302      	adds	r3, #2
 800eeca:	4403      	add	r3, r0
 800eecc:	1a18      	subs	r0, r3, r0
 800eece:	b003      	add	sp, #12
 800eed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eed2:	f813 6b01 	ldrb.w	r6, [r3], #1
 800eed6:	f801 6f01 	strb.w	r6, [r1, #1]!
 800eeda:	e7ed      	b.n	800eeb8 <__exponent+0x42>
 800eedc:	2330      	movs	r3, #48	@ 0x30
 800eede:	3130      	adds	r1, #48	@ 0x30
 800eee0:	7083      	strb	r3, [r0, #2]
 800eee2:	1d03      	adds	r3, r0, #4
 800eee4:	70c1      	strb	r1, [r0, #3]
 800eee6:	e7f1      	b.n	800eecc <__exponent+0x56>

0800eee8 <_printf_float>:
 800eee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eeec:	b08d      	sub	sp, #52	@ 0x34
 800eeee:	460c      	mov	r4, r1
 800eef0:	4616      	mov	r6, r2
 800eef2:	461f      	mov	r7, r3
 800eef4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800eef8:	4605      	mov	r5, r0
 800eefa:	f000 ffd3 	bl	800fea4 <_localeconv_r>
 800eefe:	6803      	ldr	r3, [r0, #0]
 800ef00:	4618      	mov	r0, r3
 800ef02:	9304      	str	r3, [sp, #16]
 800ef04:	f7f1 f9ce 	bl	80002a4 <strlen>
 800ef08:	2300      	movs	r3, #0
 800ef0a:	9005      	str	r0, [sp, #20]
 800ef0c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef0e:	f8d8 3000 	ldr.w	r3, [r8]
 800ef12:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ef16:	3307      	adds	r3, #7
 800ef18:	f8d4 b000 	ldr.w	fp, [r4]
 800ef1c:	f023 0307 	bic.w	r3, r3, #7
 800ef20:	f103 0208 	add.w	r2, r3, #8
 800ef24:	f8c8 2000 	str.w	r2, [r8]
 800ef28:	f04f 32ff 	mov.w	r2, #4294967295
 800ef2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ef30:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ef34:	f8cd 8018 	str.w	r8, [sp, #24]
 800ef38:	9307      	str	r3, [sp, #28]
 800ef3a:	4b9d      	ldr	r3, [pc, #628]	@ (800f1b0 <_printf_float+0x2c8>)
 800ef3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ef40:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ef44:	f7f1 fe0c 	bl	8000b60 <__aeabi_dcmpun>
 800ef48:	bb70      	cbnz	r0, 800efa8 <_printf_float+0xc0>
 800ef4a:	f04f 32ff 	mov.w	r2, #4294967295
 800ef4e:	4b98      	ldr	r3, [pc, #608]	@ (800f1b0 <_printf_float+0x2c8>)
 800ef50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ef54:	f7f1 fde6 	bl	8000b24 <__aeabi_dcmple>
 800ef58:	bb30      	cbnz	r0, 800efa8 <_printf_float+0xc0>
 800ef5a:	2200      	movs	r2, #0
 800ef5c:	2300      	movs	r3, #0
 800ef5e:	4640      	mov	r0, r8
 800ef60:	4649      	mov	r1, r9
 800ef62:	f7f1 fdd5 	bl	8000b10 <__aeabi_dcmplt>
 800ef66:	b110      	cbz	r0, 800ef6e <_printf_float+0x86>
 800ef68:	232d      	movs	r3, #45	@ 0x2d
 800ef6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ef6e:	4a91      	ldr	r2, [pc, #580]	@ (800f1b4 <_printf_float+0x2cc>)
 800ef70:	4b91      	ldr	r3, [pc, #580]	@ (800f1b8 <_printf_float+0x2d0>)
 800ef72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ef76:	bf94      	ite	ls
 800ef78:	4690      	movls	r8, r2
 800ef7a:	4698      	movhi	r8, r3
 800ef7c:	2303      	movs	r3, #3
 800ef7e:	f04f 0900 	mov.w	r9, #0
 800ef82:	6123      	str	r3, [r4, #16]
 800ef84:	f02b 0304 	bic.w	r3, fp, #4
 800ef88:	6023      	str	r3, [r4, #0]
 800ef8a:	4633      	mov	r3, r6
 800ef8c:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ef8e:	4621      	mov	r1, r4
 800ef90:	4628      	mov	r0, r5
 800ef92:	9700      	str	r7, [sp, #0]
 800ef94:	f000 f9d2 	bl	800f33c <_printf_common>
 800ef98:	3001      	adds	r0, #1
 800ef9a:	f040 808d 	bne.w	800f0b8 <_printf_float+0x1d0>
 800ef9e:	f04f 30ff 	mov.w	r0, #4294967295
 800efa2:	b00d      	add	sp, #52	@ 0x34
 800efa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efa8:	4642      	mov	r2, r8
 800efaa:	464b      	mov	r3, r9
 800efac:	4640      	mov	r0, r8
 800efae:	4649      	mov	r1, r9
 800efb0:	f7f1 fdd6 	bl	8000b60 <__aeabi_dcmpun>
 800efb4:	b140      	cbz	r0, 800efc8 <_printf_float+0xe0>
 800efb6:	464b      	mov	r3, r9
 800efb8:	4a80      	ldr	r2, [pc, #512]	@ (800f1bc <_printf_float+0x2d4>)
 800efba:	2b00      	cmp	r3, #0
 800efbc:	bfbc      	itt	lt
 800efbe:	232d      	movlt	r3, #45	@ 0x2d
 800efc0:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800efc4:	4b7e      	ldr	r3, [pc, #504]	@ (800f1c0 <_printf_float+0x2d8>)
 800efc6:	e7d4      	b.n	800ef72 <_printf_float+0x8a>
 800efc8:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800efcc:	6863      	ldr	r3, [r4, #4]
 800efce:	9206      	str	r2, [sp, #24]
 800efd0:	1c5a      	adds	r2, r3, #1
 800efd2:	d13b      	bne.n	800f04c <_printf_float+0x164>
 800efd4:	2306      	movs	r3, #6
 800efd6:	6063      	str	r3, [r4, #4]
 800efd8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800efdc:	2300      	movs	r3, #0
 800efde:	4628      	mov	r0, r5
 800efe0:	6022      	str	r2, [r4, #0]
 800efe2:	9303      	str	r3, [sp, #12]
 800efe4:	ab0a      	add	r3, sp, #40	@ 0x28
 800efe6:	e9cd a301 	strd	sl, r3, [sp, #4]
 800efea:	ab09      	add	r3, sp, #36	@ 0x24
 800efec:	ec49 8b10 	vmov	d0, r8, r9
 800eff0:	9300      	str	r3, [sp, #0]
 800eff2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800eff6:	6861      	ldr	r1, [r4, #4]
 800eff8:	f7ff fed8 	bl	800edac <__cvt>
 800effc:	9b06      	ldr	r3, [sp, #24]
 800effe:	4680      	mov	r8, r0
 800f000:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f002:	2b47      	cmp	r3, #71	@ 0x47
 800f004:	d129      	bne.n	800f05a <_printf_float+0x172>
 800f006:	1cc8      	adds	r0, r1, #3
 800f008:	db02      	blt.n	800f010 <_printf_float+0x128>
 800f00a:	6863      	ldr	r3, [r4, #4]
 800f00c:	4299      	cmp	r1, r3
 800f00e:	dd41      	ble.n	800f094 <_printf_float+0x1ac>
 800f010:	f1aa 0a02 	sub.w	sl, sl, #2
 800f014:	fa5f fa8a 	uxtb.w	sl, sl
 800f018:	3901      	subs	r1, #1
 800f01a:	4652      	mov	r2, sl
 800f01c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f020:	9109      	str	r1, [sp, #36]	@ 0x24
 800f022:	f7ff ff28 	bl	800ee76 <__exponent>
 800f026:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f028:	4681      	mov	r9, r0
 800f02a:	1813      	adds	r3, r2, r0
 800f02c:	2a01      	cmp	r2, #1
 800f02e:	6123      	str	r3, [r4, #16]
 800f030:	dc02      	bgt.n	800f038 <_printf_float+0x150>
 800f032:	6822      	ldr	r2, [r4, #0]
 800f034:	07d2      	lsls	r2, r2, #31
 800f036:	d501      	bpl.n	800f03c <_printf_float+0x154>
 800f038:	3301      	adds	r3, #1
 800f03a:	6123      	str	r3, [r4, #16]
 800f03c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f040:	2b00      	cmp	r3, #0
 800f042:	d0a2      	beq.n	800ef8a <_printf_float+0xa2>
 800f044:	232d      	movs	r3, #45	@ 0x2d
 800f046:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f04a:	e79e      	b.n	800ef8a <_printf_float+0xa2>
 800f04c:	9a06      	ldr	r2, [sp, #24]
 800f04e:	2a47      	cmp	r2, #71	@ 0x47
 800f050:	d1c2      	bne.n	800efd8 <_printf_float+0xf0>
 800f052:	2b00      	cmp	r3, #0
 800f054:	d1c0      	bne.n	800efd8 <_printf_float+0xf0>
 800f056:	2301      	movs	r3, #1
 800f058:	e7bd      	b.n	800efd6 <_printf_float+0xee>
 800f05a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f05e:	d9db      	bls.n	800f018 <_printf_float+0x130>
 800f060:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f064:	d118      	bne.n	800f098 <_printf_float+0x1b0>
 800f066:	2900      	cmp	r1, #0
 800f068:	6863      	ldr	r3, [r4, #4]
 800f06a:	dd0b      	ble.n	800f084 <_printf_float+0x19c>
 800f06c:	6121      	str	r1, [r4, #16]
 800f06e:	b913      	cbnz	r3, 800f076 <_printf_float+0x18e>
 800f070:	6822      	ldr	r2, [r4, #0]
 800f072:	07d0      	lsls	r0, r2, #31
 800f074:	d502      	bpl.n	800f07c <_printf_float+0x194>
 800f076:	3301      	adds	r3, #1
 800f078:	440b      	add	r3, r1
 800f07a:	6123      	str	r3, [r4, #16]
 800f07c:	f04f 0900 	mov.w	r9, #0
 800f080:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f082:	e7db      	b.n	800f03c <_printf_float+0x154>
 800f084:	b913      	cbnz	r3, 800f08c <_printf_float+0x1a4>
 800f086:	6822      	ldr	r2, [r4, #0]
 800f088:	07d2      	lsls	r2, r2, #31
 800f08a:	d501      	bpl.n	800f090 <_printf_float+0x1a8>
 800f08c:	3302      	adds	r3, #2
 800f08e:	e7f4      	b.n	800f07a <_printf_float+0x192>
 800f090:	2301      	movs	r3, #1
 800f092:	e7f2      	b.n	800f07a <_printf_float+0x192>
 800f094:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f098:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f09a:	4299      	cmp	r1, r3
 800f09c:	db05      	blt.n	800f0aa <_printf_float+0x1c2>
 800f09e:	6823      	ldr	r3, [r4, #0]
 800f0a0:	6121      	str	r1, [r4, #16]
 800f0a2:	07d8      	lsls	r0, r3, #31
 800f0a4:	d5ea      	bpl.n	800f07c <_printf_float+0x194>
 800f0a6:	1c4b      	adds	r3, r1, #1
 800f0a8:	e7e7      	b.n	800f07a <_printf_float+0x192>
 800f0aa:	2900      	cmp	r1, #0
 800f0ac:	bfd4      	ite	le
 800f0ae:	f1c1 0202 	rsble	r2, r1, #2
 800f0b2:	2201      	movgt	r2, #1
 800f0b4:	4413      	add	r3, r2
 800f0b6:	e7e0      	b.n	800f07a <_printf_float+0x192>
 800f0b8:	6823      	ldr	r3, [r4, #0]
 800f0ba:	055a      	lsls	r2, r3, #21
 800f0bc:	d407      	bmi.n	800f0ce <_printf_float+0x1e6>
 800f0be:	6923      	ldr	r3, [r4, #16]
 800f0c0:	4642      	mov	r2, r8
 800f0c2:	4631      	mov	r1, r6
 800f0c4:	4628      	mov	r0, r5
 800f0c6:	47b8      	blx	r7
 800f0c8:	3001      	adds	r0, #1
 800f0ca:	d12b      	bne.n	800f124 <_printf_float+0x23c>
 800f0cc:	e767      	b.n	800ef9e <_printf_float+0xb6>
 800f0ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f0d2:	f240 80dd 	bls.w	800f290 <_printf_float+0x3a8>
 800f0d6:	2200      	movs	r2, #0
 800f0d8:	2300      	movs	r3, #0
 800f0da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f0de:	f7f1 fd0d 	bl	8000afc <__aeabi_dcmpeq>
 800f0e2:	2800      	cmp	r0, #0
 800f0e4:	d033      	beq.n	800f14e <_printf_float+0x266>
 800f0e6:	2301      	movs	r3, #1
 800f0e8:	4a36      	ldr	r2, [pc, #216]	@ (800f1c4 <_printf_float+0x2dc>)
 800f0ea:	4631      	mov	r1, r6
 800f0ec:	4628      	mov	r0, r5
 800f0ee:	47b8      	blx	r7
 800f0f0:	3001      	adds	r0, #1
 800f0f2:	f43f af54 	beq.w	800ef9e <_printf_float+0xb6>
 800f0f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f0fa:	4543      	cmp	r3, r8
 800f0fc:	db02      	blt.n	800f104 <_printf_float+0x21c>
 800f0fe:	6823      	ldr	r3, [r4, #0]
 800f100:	07d8      	lsls	r0, r3, #31
 800f102:	d50f      	bpl.n	800f124 <_printf_float+0x23c>
 800f104:	4631      	mov	r1, r6
 800f106:	4628      	mov	r0, r5
 800f108:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f10c:	47b8      	blx	r7
 800f10e:	3001      	adds	r0, #1
 800f110:	f43f af45 	beq.w	800ef9e <_printf_float+0xb6>
 800f114:	f04f 0900 	mov.w	r9, #0
 800f118:	f108 38ff 	add.w	r8, r8, #4294967295
 800f11c:	f104 0a1a 	add.w	sl, r4, #26
 800f120:	45c8      	cmp	r8, r9
 800f122:	dc09      	bgt.n	800f138 <_printf_float+0x250>
 800f124:	6823      	ldr	r3, [r4, #0]
 800f126:	079b      	lsls	r3, r3, #30
 800f128:	f100 8103 	bmi.w	800f332 <_printf_float+0x44a>
 800f12c:	68e0      	ldr	r0, [r4, #12]
 800f12e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f130:	4298      	cmp	r0, r3
 800f132:	bfb8      	it	lt
 800f134:	4618      	movlt	r0, r3
 800f136:	e734      	b.n	800efa2 <_printf_float+0xba>
 800f138:	2301      	movs	r3, #1
 800f13a:	4652      	mov	r2, sl
 800f13c:	4631      	mov	r1, r6
 800f13e:	4628      	mov	r0, r5
 800f140:	47b8      	blx	r7
 800f142:	3001      	adds	r0, #1
 800f144:	f43f af2b 	beq.w	800ef9e <_printf_float+0xb6>
 800f148:	f109 0901 	add.w	r9, r9, #1
 800f14c:	e7e8      	b.n	800f120 <_printf_float+0x238>
 800f14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f150:	2b00      	cmp	r3, #0
 800f152:	dc39      	bgt.n	800f1c8 <_printf_float+0x2e0>
 800f154:	2301      	movs	r3, #1
 800f156:	4a1b      	ldr	r2, [pc, #108]	@ (800f1c4 <_printf_float+0x2dc>)
 800f158:	4631      	mov	r1, r6
 800f15a:	4628      	mov	r0, r5
 800f15c:	47b8      	blx	r7
 800f15e:	3001      	adds	r0, #1
 800f160:	f43f af1d 	beq.w	800ef9e <_printf_float+0xb6>
 800f164:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f168:	ea59 0303 	orrs.w	r3, r9, r3
 800f16c:	d102      	bne.n	800f174 <_printf_float+0x28c>
 800f16e:	6823      	ldr	r3, [r4, #0]
 800f170:	07d9      	lsls	r1, r3, #31
 800f172:	d5d7      	bpl.n	800f124 <_printf_float+0x23c>
 800f174:	4631      	mov	r1, r6
 800f176:	4628      	mov	r0, r5
 800f178:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f17c:	47b8      	blx	r7
 800f17e:	3001      	adds	r0, #1
 800f180:	f43f af0d 	beq.w	800ef9e <_printf_float+0xb6>
 800f184:	f04f 0a00 	mov.w	sl, #0
 800f188:	f104 0b1a 	add.w	fp, r4, #26
 800f18c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f18e:	425b      	negs	r3, r3
 800f190:	4553      	cmp	r3, sl
 800f192:	dc01      	bgt.n	800f198 <_printf_float+0x2b0>
 800f194:	464b      	mov	r3, r9
 800f196:	e793      	b.n	800f0c0 <_printf_float+0x1d8>
 800f198:	2301      	movs	r3, #1
 800f19a:	465a      	mov	r2, fp
 800f19c:	4631      	mov	r1, r6
 800f19e:	4628      	mov	r0, r5
 800f1a0:	47b8      	blx	r7
 800f1a2:	3001      	adds	r0, #1
 800f1a4:	f43f aefb 	beq.w	800ef9e <_printf_float+0xb6>
 800f1a8:	f10a 0a01 	add.w	sl, sl, #1
 800f1ac:	e7ee      	b.n	800f18c <_printf_float+0x2a4>
 800f1ae:	bf00      	nop
 800f1b0:	7fefffff 	.word	0x7fefffff
 800f1b4:	08013ef4 	.word	0x08013ef4
 800f1b8:	08013ef8 	.word	0x08013ef8
 800f1bc:	08013efc 	.word	0x08013efc
 800f1c0:	08013f00 	.word	0x08013f00
 800f1c4:	08014290 	.word	0x08014290
 800f1c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f1ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f1ce:	4553      	cmp	r3, sl
 800f1d0:	bfa8      	it	ge
 800f1d2:	4653      	movge	r3, sl
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	4699      	mov	r9, r3
 800f1d8:	dc36      	bgt.n	800f248 <_printf_float+0x360>
 800f1da:	f04f 0b00 	mov.w	fp, #0
 800f1de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f1e2:	f104 021a 	add.w	r2, r4, #26
 800f1e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f1e8:	9306      	str	r3, [sp, #24]
 800f1ea:	eba3 0309 	sub.w	r3, r3, r9
 800f1ee:	455b      	cmp	r3, fp
 800f1f0:	dc31      	bgt.n	800f256 <_printf_float+0x36e>
 800f1f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1f4:	459a      	cmp	sl, r3
 800f1f6:	dc3a      	bgt.n	800f26e <_printf_float+0x386>
 800f1f8:	6823      	ldr	r3, [r4, #0]
 800f1fa:	07da      	lsls	r2, r3, #31
 800f1fc:	d437      	bmi.n	800f26e <_printf_float+0x386>
 800f1fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f200:	ebaa 0903 	sub.w	r9, sl, r3
 800f204:	9b06      	ldr	r3, [sp, #24]
 800f206:	ebaa 0303 	sub.w	r3, sl, r3
 800f20a:	4599      	cmp	r9, r3
 800f20c:	bfa8      	it	ge
 800f20e:	4699      	movge	r9, r3
 800f210:	f1b9 0f00 	cmp.w	r9, #0
 800f214:	dc33      	bgt.n	800f27e <_printf_float+0x396>
 800f216:	f04f 0800 	mov.w	r8, #0
 800f21a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f21e:	f104 0b1a 	add.w	fp, r4, #26
 800f222:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f224:	ebaa 0303 	sub.w	r3, sl, r3
 800f228:	eba3 0309 	sub.w	r3, r3, r9
 800f22c:	4543      	cmp	r3, r8
 800f22e:	f77f af79 	ble.w	800f124 <_printf_float+0x23c>
 800f232:	2301      	movs	r3, #1
 800f234:	465a      	mov	r2, fp
 800f236:	4631      	mov	r1, r6
 800f238:	4628      	mov	r0, r5
 800f23a:	47b8      	blx	r7
 800f23c:	3001      	adds	r0, #1
 800f23e:	f43f aeae 	beq.w	800ef9e <_printf_float+0xb6>
 800f242:	f108 0801 	add.w	r8, r8, #1
 800f246:	e7ec      	b.n	800f222 <_printf_float+0x33a>
 800f248:	4642      	mov	r2, r8
 800f24a:	4631      	mov	r1, r6
 800f24c:	4628      	mov	r0, r5
 800f24e:	47b8      	blx	r7
 800f250:	3001      	adds	r0, #1
 800f252:	d1c2      	bne.n	800f1da <_printf_float+0x2f2>
 800f254:	e6a3      	b.n	800ef9e <_printf_float+0xb6>
 800f256:	2301      	movs	r3, #1
 800f258:	4631      	mov	r1, r6
 800f25a:	4628      	mov	r0, r5
 800f25c:	9206      	str	r2, [sp, #24]
 800f25e:	47b8      	blx	r7
 800f260:	3001      	adds	r0, #1
 800f262:	f43f ae9c 	beq.w	800ef9e <_printf_float+0xb6>
 800f266:	f10b 0b01 	add.w	fp, fp, #1
 800f26a:	9a06      	ldr	r2, [sp, #24]
 800f26c:	e7bb      	b.n	800f1e6 <_printf_float+0x2fe>
 800f26e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f272:	4631      	mov	r1, r6
 800f274:	4628      	mov	r0, r5
 800f276:	47b8      	blx	r7
 800f278:	3001      	adds	r0, #1
 800f27a:	d1c0      	bne.n	800f1fe <_printf_float+0x316>
 800f27c:	e68f      	b.n	800ef9e <_printf_float+0xb6>
 800f27e:	9a06      	ldr	r2, [sp, #24]
 800f280:	464b      	mov	r3, r9
 800f282:	4631      	mov	r1, r6
 800f284:	4628      	mov	r0, r5
 800f286:	4442      	add	r2, r8
 800f288:	47b8      	blx	r7
 800f28a:	3001      	adds	r0, #1
 800f28c:	d1c3      	bne.n	800f216 <_printf_float+0x32e>
 800f28e:	e686      	b.n	800ef9e <_printf_float+0xb6>
 800f290:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f294:	f1ba 0f01 	cmp.w	sl, #1
 800f298:	dc01      	bgt.n	800f29e <_printf_float+0x3b6>
 800f29a:	07db      	lsls	r3, r3, #31
 800f29c:	d536      	bpl.n	800f30c <_printf_float+0x424>
 800f29e:	2301      	movs	r3, #1
 800f2a0:	4642      	mov	r2, r8
 800f2a2:	4631      	mov	r1, r6
 800f2a4:	4628      	mov	r0, r5
 800f2a6:	47b8      	blx	r7
 800f2a8:	3001      	adds	r0, #1
 800f2aa:	f43f ae78 	beq.w	800ef9e <_printf_float+0xb6>
 800f2ae:	4631      	mov	r1, r6
 800f2b0:	4628      	mov	r0, r5
 800f2b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f2b6:	47b8      	blx	r7
 800f2b8:	3001      	adds	r0, #1
 800f2ba:	f43f ae70 	beq.w	800ef9e <_printf_float+0xb6>
 800f2be:	2200      	movs	r2, #0
 800f2c0:	2300      	movs	r3, #0
 800f2c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f2c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f2ca:	f7f1 fc17 	bl	8000afc <__aeabi_dcmpeq>
 800f2ce:	b9c0      	cbnz	r0, 800f302 <_printf_float+0x41a>
 800f2d0:	4653      	mov	r3, sl
 800f2d2:	f108 0201 	add.w	r2, r8, #1
 800f2d6:	4631      	mov	r1, r6
 800f2d8:	4628      	mov	r0, r5
 800f2da:	47b8      	blx	r7
 800f2dc:	3001      	adds	r0, #1
 800f2de:	d10c      	bne.n	800f2fa <_printf_float+0x412>
 800f2e0:	e65d      	b.n	800ef9e <_printf_float+0xb6>
 800f2e2:	2301      	movs	r3, #1
 800f2e4:	465a      	mov	r2, fp
 800f2e6:	4631      	mov	r1, r6
 800f2e8:	4628      	mov	r0, r5
 800f2ea:	47b8      	blx	r7
 800f2ec:	3001      	adds	r0, #1
 800f2ee:	f43f ae56 	beq.w	800ef9e <_printf_float+0xb6>
 800f2f2:	f108 0801 	add.w	r8, r8, #1
 800f2f6:	45d0      	cmp	r8, sl
 800f2f8:	dbf3      	blt.n	800f2e2 <_printf_float+0x3fa>
 800f2fa:	464b      	mov	r3, r9
 800f2fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f300:	e6df      	b.n	800f0c2 <_printf_float+0x1da>
 800f302:	f04f 0800 	mov.w	r8, #0
 800f306:	f104 0b1a 	add.w	fp, r4, #26
 800f30a:	e7f4      	b.n	800f2f6 <_printf_float+0x40e>
 800f30c:	2301      	movs	r3, #1
 800f30e:	4642      	mov	r2, r8
 800f310:	e7e1      	b.n	800f2d6 <_printf_float+0x3ee>
 800f312:	2301      	movs	r3, #1
 800f314:	464a      	mov	r2, r9
 800f316:	4631      	mov	r1, r6
 800f318:	4628      	mov	r0, r5
 800f31a:	47b8      	blx	r7
 800f31c:	3001      	adds	r0, #1
 800f31e:	f43f ae3e 	beq.w	800ef9e <_printf_float+0xb6>
 800f322:	f108 0801 	add.w	r8, r8, #1
 800f326:	68e3      	ldr	r3, [r4, #12]
 800f328:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f32a:	1a5b      	subs	r3, r3, r1
 800f32c:	4543      	cmp	r3, r8
 800f32e:	dcf0      	bgt.n	800f312 <_printf_float+0x42a>
 800f330:	e6fc      	b.n	800f12c <_printf_float+0x244>
 800f332:	f04f 0800 	mov.w	r8, #0
 800f336:	f104 0919 	add.w	r9, r4, #25
 800f33a:	e7f4      	b.n	800f326 <_printf_float+0x43e>

0800f33c <_printf_common>:
 800f33c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f340:	4616      	mov	r6, r2
 800f342:	4698      	mov	r8, r3
 800f344:	688a      	ldr	r2, [r1, #8]
 800f346:	4607      	mov	r7, r0
 800f348:	690b      	ldr	r3, [r1, #16]
 800f34a:	460c      	mov	r4, r1
 800f34c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f350:	4293      	cmp	r3, r2
 800f352:	bfb8      	it	lt
 800f354:	4613      	movlt	r3, r2
 800f356:	6033      	str	r3, [r6, #0]
 800f358:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f35c:	b10a      	cbz	r2, 800f362 <_printf_common+0x26>
 800f35e:	3301      	adds	r3, #1
 800f360:	6033      	str	r3, [r6, #0]
 800f362:	6823      	ldr	r3, [r4, #0]
 800f364:	0699      	lsls	r1, r3, #26
 800f366:	bf42      	ittt	mi
 800f368:	6833      	ldrmi	r3, [r6, #0]
 800f36a:	3302      	addmi	r3, #2
 800f36c:	6033      	strmi	r3, [r6, #0]
 800f36e:	6825      	ldr	r5, [r4, #0]
 800f370:	f015 0506 	ands.w	r5, r5, #6
 800f374:	d106      	bne.n	800f384 <_printf_common+0x48>
 800f376:	f104 0a19 	add.w	sl, r4, #25
 800f37a:	68e3      	ldr	r3, [r4, #12]
 800f37c:	6832      	ldr	r2, [r6, #0]
 800f37e:	1a9b      	subs	r3, r3, r2
 800f380:	42ab      	cmp	r3, r5
 800f382:	dc2b      	bgt.n	800f3dc <_printf_common+0xa0>
 800f384:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f388:	6822      	ldr	r2, [r4, #0]
 800f38a:	3b00      	subs	r3, #0
 800f38c:	bf18      	it	ne
 800f38e:	2301      	movne	r3, #1
 800f390:	0692      	lsls	r2, r2, #26
 800f392:	d430      	bmi.n	800f3f6 <_printf_common+0xba>
 800f394:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f398:	4641      	mov	r1, r8
 800f39a:	4638      	mov	r0, r7
 800f39c:	47c8      	blx	r9
 800f39e:	3001      	adds	r0, #1
 800f3a0:	d023      	beq.n	800f3ea <_printf_common+0xae>
 800f3a2:	6823      	ldr	r3, [r4, #0]
 800f3a4:	341a      	adds	r4, #26
 800f3a6:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800f3aa:	f003 0306 	and.w	r3, r3, #6
 800f3ae:	2b04      	cmp	r3, #4
 800f3b0:	bf0a      	itet	eq
 800f3b2:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800f3b6:	2500      	movne	r5, #0
 800f3b8:	6833      	ldreq	r3, [r6, #0]
 800f3ba:	f04f 0600 	mov.w	r6, #0
 800f3be:	bf08      	it	eq
 800f3c0:	1aed      	subeq	r5, r5, r3
 800f3c2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800f3c6:	bf08      	it	eq
 800f3c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f3cc:	4293      	cmp	r3, r2
 800f3ce:	bfc4      	itt	gt
 800f3d0:	1a9b      	subgt	r3, r3, r2
 800f3d2:	18ed      	addgt	r5, r5, r3
 800f3d4:	42b5      	cmp	r5, r6
 800f3d6:	d11a      	bne.n	800f40e <_printf_common+0xd2>
 800f3d8:	2000      	movs	r0, #0
 800f3da:	e008      	b.n	800f3ee <_printf_common+0xb2>
 800f3dc:	2301      	movs	r3, #1
 800f3de:	4652      	mov	r2, sl
 800f3e0:	4641      	mov	r1, r8
 800f3e2:	4638      	mov	r0, r7
 800f3e4:	47c8      	blx	r9
 800f3e6:	3001      	adds	r0, #1
 800f3e8:	d103      	bne.n	800f3f2 <_printf_common+0xb6>
 800f3ea:	f04f 30ff 	mov.w	r0, #4294967295
 800f3ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3f2:	3501      	adds	r5, #1
 800f3f4:	e7c1      	b.n	800f37a <_printf_common+0x3e>
 800f3f6:	18e1      	adds	r1, r4, r3
 800f3f8:	1c5a      	adds	r2, r3, #1
 800f3fa:	2030      	movs	r0, #48	@ 0x30
 800f3fc:	3302      	adds	r3, #2
 800f3fe:	4422      	add	r2, r4
 800f400:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f404:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f408:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f40c:	e7c2      	b.n	800f394 <_printf_common+0x58>
 800f40e:	2301      	movs	r3, #1
 800f410:	4622      	mov	r2, r4
 800f412:	4641      	mov	r1, r8
 800f414:	4638      	mov	r0, r7
 800f416:	47c8      	blx	r9
 800f418:	3001      	adds	r0, #1
 800f41a:	d0e6      	beq.n	800f3ea <_printf_common+0xae>
 800f41c:	3601      	adds	r6, #1
 800f41e:	e7d9      	b.n	800f3d4 <_printf_common+0x98>

0800f420 <_printf_i>:
 800f420:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f424:	7e0f      	ldrb	r7, [r1, #24]
 800f426:	4691      	mov	r9, r2
 800f428:	4680      	mov	r8, r0
 800f42a:	460c      	mov	r4, r1
 800f42c:	2f78      	cmp	r7, #120	@ 0x78
 800f42e:	469a      	mov	sl, r3
 800f430:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f432:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f436:	d807      	bhi.n	800f448 <_printf_i+0x28>
 800f438:	2f62      	cmp	r7, #98	@ 0x62
 800f43a:	d80a      	bhi.n	800f452 <_printf_i+0x32>
 800f43c:	2f00      	cmp	r7, #0
 800f43e:	f000 80d2 	beq.w	800f5e6 <_printf_i+0x1c6>
 800f442:	2f58      	cmp	r7, #88	@ 0x58
 800f444:	f000 80b9 	beq.w	800f5ba <_printf_i+0x19a>
 800f448:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f44c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f450:	e03a      	b.n	800f4c8 <_printf_i+0xa8>
 800f452:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f456:	2b15      	cmp	r3, #21
 800f458:	d8f6      	bhi.n	800f448 <_printf_i+0x28>
 800f45a:	a101      	add	r1, pc, #4	@ (adr r1, 800f460 <_printf_i+0x40>)
 800f45c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f460:	0800f4b9 	.word	0x0800f4b9
 800f464:	0800f4cd 	.word	0x0800f4cd
 800f468:	0800f449 	.word	0x0800f449
 800f46c:	0800f449 	.word	0x0800f449
 800f470:	0800f449 	.word	0x0800f449
 800f474:	0800f449 	.word	0x0800f449
 800f478:	0800f4cd 	.word	0x0800f4cd
 800f47c:	0800f449 	.word	0x0800f449
 800f480:	0800f449 	.word	0x0800f449
 800f484:	0800f449 	.word	0x0800f449
 800f488:	0800f449 	.word	0x0800f449
 800f48c:	0800f5cd 	.word	0x0800f5cd
 800f490:	0800f4f7 	.word	0x0800f4f7
 800f494:	0800f587 	.word	0x0800f587
 800f498:	0800f449 	.word	0x0800f449
 800f49c:	0800f449 	.word	0x0800f449
 800f4a0:	0800f5ef 	.word	0x0800f5ef
 800f4a4:	0800f449 	.word	0x0800f449
 800f4a8:	0800f4f7 	.word	0x0800f4f7
 800f4ac:	0800f449 	.word	0x0800f449
 800f4b0:	0800f449 	.word	0x0800f449
 800f4b4:	0800f58f 	.word	0x0800f58f
 800f4b8:	6833      	ldr	r3, [r6, #0]
 800f4ba:	1d1a      	adds	r2, r3, #4
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	6032      	str	r2, [r6, #0]
 800f4c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f4c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f4c8:	2301      	movs	r3, #1
 800f4ca:	e09d      	b.n	800f608 <_printf_i+0x1e8>
 800f4cc:	6833      	ldr	r3, [r6, #0]
 800f4ce:	6820      	ldr	r0, [r4, #0]
 800f4d0:	1d19      	adds	r1, r3, #4
 800f4d2:	6031      	str	r1, [r6, #0]
 800f4d4:	0606      	lsls	r6, r0, #24
 800f4d6:	d501      	bpl.n	800f4dc <_printf_i+0xbc>
 800f4d8:	681d      	ldr	r5, [r3, #0]
 800f4da:	e003      	b.n	800f4e4 <_printf_i+0xc4>
 800f4dc:	0645      	lsls	r5, r0, #25
 800f4de:	d5fb      	bpl.n	800f4d8 <_printf_i+0xb8>
 800f4e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f4e4:	2d00      	cmp	r5, #0
 800f4e6:	da03      	bge.n	800f4f0 <_printf_i+0xd0>
 800f4e8:	232d      	movs	r3, #45	@ 0x2d
 800f4ea:	426d      	negs	r5, r5
 800f4ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f4f0:	4859      	ldr	r0, [pc, #356]	@ (800f658 <_printf_i+0x238>)
 800f4f2:	230a      	movs	r3, #10
 800f4f4:	e011      	b.n	800f51a <_printf_i+0xfa>
 800f4f6:	6821      	ldr	r1, [r4, #0]
 800f4f8:	6833      	ldr	r3, [r6, #0]
 800f4fa:	0608      	lsls	r0, r1, #24
 800f4fc:	f853 5b04 	ldr.w	r5, [r3], #4
 800f500:	d402      	bmi.n	800f508 <_printf_i+0xe8>
 800f502:	0649      	lsls	r1, r1, #25
 800f504:	bf48      	it	mi
 800f506:	b2ad      	uxthmi	r5, r5
 800f508:	2f6f      	cmp	r7, #111	@ 0x6f
 800f50a:	6033      	str	r3, [r6, #0]
 800f50c:	4852      	ldr	r0, [pc, #328]	@ (800f658 <_printf_i+0x238>)
 800f50e:	bf14      	ite	ne
 800f510:	230a      	movne	r3, #10
 800f512:	2308      	moveq	r3, #8
 800f514:	2100      	movs	r1, #0
 800f516:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f51a:	6866      	ldr	r6, [r4, #4]
 800f51c:	2e00      	cmp	r6, #0
 800f51e:	60a6      	str	r6, [r4, #8]
 800f520:	bfa2      	ittt	ge
 800f522:	6821      	ldrge	r1, [r4, #0]
 800f524:	f021 0104 	bicge.w	r1, r1, #4
 800f528:	6021      	strge	r1, [r4, #0]
 800f52a:	b90d      	cbnz	r5, 800f530 <_printf_i+0x110>
 800f52c:	2e00      	cmp	r6, #0
 800f52e:	d04b      	beq.n	800f5c8 <_printf_i+0x1a8>
 800f530:	4616      	mov	r6, r2
 800f532:	fbb5 f1f3 	udiv	r1, r5, r3
 800f536:	fb03 5711 	mls	r7, r3, r1, r5
 800f53a:	5dc7      	ldrb	r7, [r0, r7]
 800f53c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f540:	462f      	mov	r7, r5
 800f542:	460d      	mov	r5, r1
 800f544:	42bb      	cmp	r3, r7
 800f546:	d9f4      	bls.n	800f532 <_printf_i+0x112>
 800f548:	2b08      	cmp	r3, #8
 800f54a:	d10b      	bne.n	800f564 <_printf_i+0x144>
 800f54c:	6823      	ldr	r3, [r4, #0]
 800f54e:	07df      	lsls	r7, r3, #31
 800f550:	d508      	bpl.n	800f564 <_printf_i+0x144>
 800f552:	6923      	ldr	r3, [r4, #16]
 800f554:	6861      	ldr	r1, [r4, #4]
 800f556:	4299      	cmp	r1, r3
 800f558:	bfde      	ittt	le
 800f55a:	2330      	movle	r3, #48	@ 0x30
 800f55c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f560:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f564:	1b92      	subs	r2, r2, r6
 800f566:	6122      	str	r2, [r4, #16]
 800f568:	464b      	mov	r3, r9
 800f56a:	aa03      	add	r2, sp, #12
 800f56c:	4621      	mov	r1, r4
 800f56e:	4640      	mov	r0, r8
 800f570:	f8cd a000 	str.w	sl, [sp]
 800f574:	f7ff fee2 	bl	800f33c <_printf_common>
 800f578:	3001      	adds	r0, #1
 800f57a:	d14a      	bne.n	800f612 <_printf_i+0x1f2>
 800f57c:	f04f 30ff 	mov.w	r0, #4294967295
 800f580:	b004      	add	sp, #16
 800f582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f586:	6823      	ldr	r3, [r4, #0]
 800f588:	f043 0320 	orr.w	r3, r3, #32
 800f58c:	6023      	str	r3, [r4, #0]
 800f58e:	2778      	movs	r7, #120	@ 0x78
 800f590:	4832      	ldr	r0, [pc, #200]	@ (800f65c <_printf_i+0x23c>)
 800f592:	6823      	ldr	r3, [r4, #0]
 800f594:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f598:	061f      	lsls	r7, r3, #24
 800f59a:	6831      	ldr	r1, [r6, #0]
 800f59c:	f851 5b04 	ldr.w	r5, [r1], #4
 800f5a0:	d402      	bmi.n	800f5a8 <_printf_i+0x188>
 800f5a2:	065f      	lsls	r7, r3, #25
 800f5a4:	bf48      	it	mi
 800f5a6:	b2ad      	uxthmi	r5, r5
 800f5a8:	6031      	str	r1, [r6, #0]
 800f5aa:	07d9      	lsls	r1, r3, #31
 800f5ac:	bf44      	itt	mi
 800f5ae:	f043 0320 	orrmi.w	r3, r3, #32
 800f5b2:	6023      	strmi	r3, [r4, #0]
 800f5b4:	b11d      	cbz	r5, 800f5be <_printf_i+0x19e>
 800f5b6:	2310      	movs	r3, #16
 800f5b8:	e7ac      	b.n	800f514 <_printf_i+0xf4>
 800f5ba:	4827      	ldr	r0, [pc, #156]	@ (800f658 <_printf_i+0x238>)
 800f5bc:	e7e9      	b.n	800f592 <_printf_i+0x172>
 800f5be:	6823      	ldr	r3, [r4, #0]
 800f5c0:	f023 0320 	bic.w	r3, r3, #32
 800f5c4:	6023      	str	r3, [r4, #0]
 800f5c6:	e7f6      	b.n	800f5b6 <_printf_i+0x196>
 800f5c8:	4616      	mov	r6, r2
 800f5ca:	e7bd      	b.n	800f548 <_printf_i+0x128>
 800f5cc:	6833      	ldr	r3, [r6, #0]
 800f5ce:	6825      	ldr	r5, [r4, #0]
 800f5d0:	1d18      	adds	r0, r3, #4
 800f5d2:	6961      	ldr	r1, [r4, #20]
 800f5d4:	6030      	str	r0, [r6, #0]
 800f5d6:	062e      	lsls	r6, r5, #24
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	d501      	bpl.n	800f5e0 <_printf_i+0x1c0>
 800f5dc:	6019      	str	r1, [r3, #0]
 800f5de:	e002      	b.n	800f5e6 <_printf_i+0x1c6>
 800f5e0:	0668      	lsls	r0, r5, #25
 800f5e2:	d5fb      	bpl.n	800f5dc <_printf_i+0x1bc>
 800f5e4:	8019      	strh	r1, [r3, #0]
 800f5e6:	2300      	movs	r3, #0
 800f5e8:	4616      	mov	r6, r2
 800f5ea:	6123      	str	r3, [r4, #16]
 800f5ec:	e7bc      	b.n	800f568 <_printf_i+0x148>
 800f5ee:	6833      	ldr	r3, [r6, #0]
 800f5f0:	2100      	movs	r1, #0
 800f5f2:	1d1a      	adds	r2, r3, #4
 800f5f4:	6032      	str	r2, [r6, #0]
 800f5f6:	681e      	ldr	r6, [r3, #0]
 800f5f8:	6862      	ldr	r2, [r4, #4]
 800f5fa:	4630      	mov	r0, r6
 800f5fc:	f000 fced 	bl	800ffda <memchr>
 800f600:	b108      	cbz	r0, 800f606 <_printf_i+0x1e6>
 800f602:	1b80      	subs	r0, r0, r6
 800f604:	6060      	str	r0, [r4, #4]
 800f606:	6863      	ldr	r3, [r4, #4]
 800f608:	6123      	str	r3, [r4, #16]
 800f60a:	2300      	movs	r3, #0
 800f60c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f610:	e7aa      	b.n	800f568 <_printf_i+0x148>
 800f612:	6923      	ldr	r3, [r4, #16]
 800f614:	4632      	mov	r2, r6
 800f616:	4649      	mov	r1, r9
 800f618:	4640      	mov	r0, r8
 800f61a:	47d0      	blx	sl
 800f61c:	3001      	adds	r0, #1
 800f61e:	d0ad      	beq.n	800f57c <_printf_i+0x15c>
 800f620:	6823      	ldr	r3, [r4, #0]
 800f622:	079b      	lsls	r3, r3, #30
 800f624:	d413      	bmi.n	800f64e <_printf_i+0x22e>
 800f626:	68e0      	ldr	r0, [r4, #12]
 800f628:	9b03      	ldr	r3, [sp, #12]
 800f62a:	4298      	cmp	r0, r3
 800f62c:	bfb8      	it	lt
 800f62e:	4618      	movlt	r0, r3
 800f630:	e7a6      	b.n	800f580 <_printf_i+0x160>
 800f632:	2301      	movs	r3, #1
 800f634:	4632      	mov	r2, r6
 800f636:	4649      	mov	r1, r9
 800f638:	4640      	mov	r0, r8
 800f63a:	47d0      	blx	sl
 800f63c:	3001      	adds	r0, #1
 800f63e:	d09d      	beq.n	800f57c <_printf_i+0x15c>
 800f640:	3501      	adds	r5, #1
 800f642:	68e3      	ldr	r3, [r4, #12]
 800f644:	9903      	ldr	r1, [sp, #12]
 800f646:	1a5b      	subs	r3, r3, r1
 800f648:	42ab      	cmp	r3, r5
 800f64a:	dcf2      	bgt.n	800f632 <_printf_i+0x212>
 800f64c:	e7eb      	b.n	800f626 <_printf_i+0x206>
 800f64e:	2500      	movs	r5, #0
 800f650:	f104 0619 	add.w	r6, r4, #25
 800f654:	e7f5      	b.n	800f642 <_printf_i+0x222>
 800f656:	bf00      	nop
 800f658:	08013f04 	.word	0x08013f04
 800f65c:	08013f15 	.word	0x08013f15

0800f660 <_scanf_float>:
 800f660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f664:	b087      	sub	sp, #28
 800f666:	4617      	mov	r7, r2
 800f668:	4680      	mov	r8, r0
 800f66a:	460c      	mov	r4, r1
 800f66c:	9303      	str	r3, [sp, #12]
 800f66e:	688b      	ldr	r3, [r1, #8]
 800f670:	1e5a      	subs	r2, r3, #1
 800f672:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f676:	460a      	mov	r2, r1
 800f678:	bf89      	itett	hi
 800f67a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f67e:	f04f 0b00 	movls.w	fp, #0
 800f682:	eb03 0b05 	addhi.w	fp, r3, r5
 800f686:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f68a:	f04f 0500 	mov.w	r5, #0
 800f68e:	bf88      	it	hi
 800f690:	608b      	strhi	r3, [r1, #8]
 800f692:	680b      	ldr	r3, [r1, #0]
 800f694:	46aa      	mov	sl, r5
 800f696:	46a9      	mov	r9, r5
 800f698:	9502      	str	r5, [sp, #8]
 800f69a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f69e:	f842 3b1c 	str.w	r3, [r2], #28
 800f6a2:	4616      	mov	r6, r2
 800f6a4:	9201      	str	r2, [sp, #4]
 800f6a6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f6aa:	68a2      	ldr	r2, [r4, #8]
 800f6ac:	b152      	cbz	r2, 800f6c4 <_scanf_float+0x64>
 800f6ae:	683b      	ldr	r3, [r7, #0]
 800f6b0:	781b      	ldrb	r3, [r3, #0]
 800f6b2:	2b4e      	cmp	r3, #78	@ 0x4e
 800f6b4:	d864      	bhi.n	800f780 <_scanf_float+0x120>
 800f6b6:	2b40      	cmp	r3, #64	@ 0x40
 800f6b8:	d83c      	bhi.n	800f734 <_scanf_float+0xd4>
 800f6ba:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f6be:	b2c8      	uxtb	r0, r1
 800f6c0:	280e      	cmp	r0, #14
 800f6c2:	d93a      	bls.n	800f73a <_scanf_float+0xda>
 800f6c4:	f1b9 0f00 	cmp.w	r9, #0
 800f6c8:	d003      	beq.n	800f6d2 <_scanf_float+0x72>
 800f6ca:	6823      	ldr	r3, [r4, #0]
 800f6cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f6d0:	6023      	str	r3, [r4, #0]
 800f6d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f6d6:	f1ba 0f01 	cmp.w	sl, #1
 800f6da:	f200 8117 	bhi.w	800f90c <_scanf_float+0x2ac>
 800f6de:	9b01      	ldr	r3, [sp, #4]
 800f6e0:	429e      	cmp	r6, r3
 800f6e2:	f200 8108 	bhi.w	800f8f6 <_scanf_float+0x296>
 800f6e6:	2001      	movs	r0, #1
 800f6e8:	b007      	add	sp, #28
 800f6ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6ee:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f6f2:	2a0d      	cmp	r2, #13
 800f6f4:	d8e6      	bhi.n	800f6c4 <_scanf_float+0x64>
 800f6f6:	a101      	add	r1, pc, #4	@ (adr r1, 800f6fc <_scanf_float+0x9c>)
 800f6f8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f6fc:	0800f843 	.word	0x0800f843
 800f700:	0800f6c5 	.word	0x0800f6c5
 800f704:	0800f6c5 	.word	0x0800f6c5
 800f708:	0800f6c5 	.word	0x0800f6c5
 800f70c:	0800f8a3 	.word	0x0800f8a3
 800f710:	0800f87b 	.word	0x0800f87b
 800f714:	0800f6c5 	.word	0x0800f6c5
 800f718:	0800f6c5 	.word	0x0800f6c5
 800f71c:	0800f851 	.word	0x0800f851
 800f720:	0800f6c5 	.word	0x0800f6c5
 800f724:	0800f6c5 	.word	0x0800f6c5
 800f728:	0800f6c5 	.word	0x0800f6c5
 800f72c:	0800f6c5 	.word	0x0800f6c5
 800f730:	0800f809 	.word	0x0800f809
 800f734:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f738:	e7db      	b.n	800f6f2 <_scanf_float+0x92>
 800f73a:	290e      	cmp	r1, #14
 800f73c:	d8c2      	bhi.n	800f6c4 <_scanf_float+0x64>
 800f73e:	a001      	add	r0, pc, #4	@ (adr r0, 800f744 <_scanf_float+0xe4>)
 800f740:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f744:	0800f7f9 	.word	0x0800f7f9
 800f748:	0800f6c5 	.word	0x0800f6c5
 800f74c:	0800f7f9 	.word	0x0800f7f9
 800f750:	0800f88f 	.word	0x0800f88f
 800f754:	0800f6c5 	.word	0x0800f6c5
 800f758:	0800f7a1 	.word	0x0800f7a1
 800f75c:	0800f7df 	.word	0x0800f7df
 800f760:	0800f7df 	.word	0x0800f7df
 800f764:	0800f7df 	.word	0x0800f7df
 800f768:	0800f7df 	.word	0x0800f7df
 800f76c:	0800f7df 	.word	0x0800f7df
 800f770:	0800f7df 	.word	0x0800f7df
 800f774:	0800f7df 	.word	0x0800f7df
 800f778:	0800f7df 	.word	0x0800f7df
 800f77c:	0800f7df 	.word	0x0800f7df
 800f780:	2b6e      	cmp	r3, #110	@ 0x6e
 800f782:	d809      	bhi.n	800f798 <_scanf_float+0x138>
 800f784:	2b60      	cmp	r3, #96	@ 0x60
 800f786:	d8b2      	bhi.n	800f6ee <_scanf_float+0x8e>
 800f788:	2b54      	cmp	r3, #84	@ 0x54
 800f78a:	d07b      	beq.n	800f884 <_scanf_float+0x224>
 800f78c:	2b59      	cmp	r3, #89	@ 0x59
 800f78e:	d199      	bne.n	800f6c4 <_scanf_float+0x64>
 800f790:	2d07      	cmp	r5, #7
 800f792:	d197      	bne.n	800f6c4 <_scanf_float+0x64>
 800f794:	2508      	movs	r5, #8
 800f796:	e02c      	b.n	800f7f2 <_scanf_float+0x192>
 800f798:	2b74      	cmp	r3, #116	@ 0x74
 800f79a:	d073      	beq.n	800f884 <_scanf_float+0x224>
 800f79c:	2b79      	cmp	r3, #121	@ 0x79
 800f79e:	e7f6      	b.n	800f78e <_scanf_float+0x12e>
 800f7a0:	6821      	ldr	r1, [r4, #0]
 800f7a2:	05c8      	lsls	r0, r1, #23
 800f7a4:	d51b      	bpl.n	800f7de <_scanf_float+0x17e>
 800f7a6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f7aa:	f109 0901 	add.w	r9, r9, #1
 800f7ae:	6021      	str	r1, [r4, #0]
 800f7b0:	f1bb 0f00 	cmp.w	fp, #0
 800f7b4:	d003      	beq.n	800f7be <_scanf_float+0x15e>
 800f7b6:	3201      	adds	r2, #1
 800f7b8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f7bc:	60a2      	str	r2, [r4, #8]
 800f7be:	68a3      	ldr	r3, [r4, #8]
 800f7c0:	3b01      	subs	r3, #1
 800f7c2:	60a3      	str	r3, [r4, #8]
 800f7c4:	6923      	ldr	r3, [r4, #16]
 800f7c6:	3301      	adds	r3, #1
 800f7c8:	6123      	str	r3, [r4, #16]
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	3b01      	subs	r3, #1
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	607b      	str	r3, [r7, #4]
 800f7d2:	f340 8087 	ble.w	800f8e4 <_scanf_float+0x284>
 800f7d6:	683b      	ldr	r3, [r7, #0]
 800f7d8:	3301      	adds	r3, #1
 800f7da:	603b      	str	r3, [r7, #0]
 800f7dc:	e765      	b.n	800f6aa <_scanf_float+0x4a>
 800f7de:	eb1a 0105 	adds.w	r1, sl, r5
 800f7e2:	f47f af6f 	bne.w	800f6c4 <_scanf_float+0x64>
 800f7e6:	6822      	ldr	r2, [r4, #0]
 800f7e8:	460d      	mov	r5, r1
 800f7ea:	468a      	mov	sl, r1
 800f7ec:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f7f0:	6022      	str	r2, [r4, #0]
 800f7f2:	f806 3b01 	strb.w	r3, [r6], #1
 800f7f6:	e7e2      	b.n	800f7be <_scanf_float+0x15e>
 800f7f8:	6822      	ldr	r2, [r4, #0]
 800f7fa:	0610      	lsls	r0, r2, #24
 800f7fc:	f57f af62 	bpl.w	800f6c4 <_scanf_float+0x64>
 800f800:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f804:	6022      	str	r2, [r4, #0]
 800f806:	e7f4      	b.n	800f7f2 <_scanf_float+0x192>
 800f808:	f1ba 0f00 	cmp.w	sl, #0
 800f80c:	d10e      	bne.n	800f82c <_scanf_float+0x1cc>
 800f80e:	f1b9 0f00 	cmp.w	r9, #0
 800f812:	d10e      	bne.n	800f832 <_scanf_float+0x1d2>
 800f814:	6822      	ldr	r2, [r4, #0]
 800f816:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f81a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f81e:	d108      	bne.n	800f832 <_scanf_float+0x1d2>
 800f820:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f824:	f04f 0a01 	mov.w	sl, #1
 800f828:	6022      	str	r2, [r4, #0]
 800f82a:	e7e2      	b.n	800f7f2 <_scanf_float+0x192>
 800f82c:	f1ba 0f02 	cmp.w	sl, #2
 800f830:	d055      	beq.n	800f8de <_scanf_float+0x27e>
 800f832:	2d01      	cmp	r5, #1
 800f834:	d002      	beq.n	800f83c <_scanf_float+0x1dc>
 800f836:	2d04      	cmp	r5, #4
 800f838:	f47f af44 	bne.w	800f6c4 <_scanf_float+0x64>
 800f83c:	3501      	adds	r5, #1
 800f83e:	b2ed      	uxtb	r5, r5
 800f840:	e7d7      	b.n	800f7f2 <_scanf_float+0x192>
 800f842:	f1ba 0f01 	cmp.w	sl, #1
 800f846:	f47f af3d 	bne.w	800f6c4 <_scanf_float+0x64>
 800f84a:	f04f 0a02 	mov.w	sl, #2
 800f84e:	e7d0      	b.n	800f7f2 <_scanf_float+0x192>
 800f850:	b97d      	cbnz	r5, 800f872 <_scanf_float+0x212>
 800f852:	f1b9 0f00 	cmp.w	r9, #0
 800f856:	f47f af38 	bne.w	800f6ca <_scanf_float+0x6a>
 800f85a:	6822      	ldr	r2, [r4, #0]
 800f85c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f860:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f864:	f040 8107 	bne.w	800fa76 <_scanf_float+0x416>
 800f868:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f86c:	2501      	movs	r5, #1
 800f86e:	6022      	str	r2, [r4, #0]
 800f870:	e7bf      	b.n	800f7f2 <_scanf_float+0x192>
 800f872:	2d03      	cmp	r5, #3
 800f874:	d0e2      	beq.n	800f83c <_scanf_float+0x1dc>
 800f876:	2d05      	cmp	r5, #5
 800f878:	e7de      	b.n	800f838 <_scanf_float+0x1d8>
 800f87a:	2d02      	cmp	r5, #2
 800f87c:	f47f af22 	bne.w	800f6c4 <_scanf_float+0x64>
 800f880:	2503      	movs	r5, #3
 800f882:	e7b6      	b.n	800f7f2 <_scanf_float+0x192>
 800f884:	2d06      	cmp	r5, #6
 800f886:	f47f af1d 	bne.w	800f6c4 <_scanf_float+0x64>
 800f88a:	2507      	movs	r5, #7
 800f88c:	e7b1      	b.n	800f7f2 <_scanf_float+0x192>
 800f88e:	6822      	ldr	r2, [r4, #0]
 800f890:	0591      	lsls	r1, r2, #22
 800f892:	f57f af17 	bpl.w	800f6c4 <_scanf_float+0x64>
 800f896:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f89a:	f8cd 9008 	str.w	r9, [sp, #8]
 800f89e:	6022      	str	r2, [r4, #0]
 800f8a0:	e7a7      	b.n	800f7f2 <_scanf_float+0x192>
 800f8a2:	6822      	ldr	r2, [r4, #0]
 800f8a4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f8a8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f8ac:	d006      	beq.n	800f8bc <_scanf_float+0x25c>
 800f8ae:	0550      	lsls	r0, r2, #21
 800f8b0:	f57f af08 	bpl.w	800f6c4 <_scanf_float+0x64>
 800f8b4:	f1b9 0f00 	cmp.w	r9, #0
 800f8b8:	f000 80dd 	beq.w	800fa76 <_scanf_float+0x416>
 800f8bc:	0591      	lsls	r1, r2, #22
 800f8be:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f8c2:	bf58      	it	pl
 800f8c4:	9902      	ldrpl	r1, [sp, #8]
 800f8c6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f8ca:	bf58      	it	pl
 800f8cc:	eba9 0101 	subpl.w	r1, r9, r1
 800f8d0:	6022      	str	r2, [r4, #0]
 800f8d2:	f04f 0900 	mov.w	r9, #0
 800f8d6:	bf58      	it	pl
 800f8d8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f8dc:	e789      	b.n	800f7f2 <_scanf_float+0x192>
 800f8de:	f04f 0a03 	mov.w	sl, #3
 800f8e2:	e786      	b.n	800f7f2 <_scanf_float+0x192>
 800f8e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f8e8:	4639      	mov	r1, r7
 800f8ea:	4640      	mov	r0, r8
 800f8ec:	4798      	blx	r3
 800f8ee:	2800      	cmp	r0, #0
 800f8f0:	f43f aedb 	beq.w	800f6aa <_scanf_float+0x4a>
 800f8f4:	e6e6      	b.n	800f6c4 <_scanf_float+0x64>
 800f8f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f8fa:	463a      	mov	r2, r7
 800f8fc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f900:	4640      	mov	r0, r8
 800f902:	4798      	blx	r3
 800f904:	6923      	ldr	r3, [r4, #16]
 800f906:	3b01      	subs	r3, #1
 800f908:	6123      	str	r3, [r4, #16]
 800f90a:	e6e8      	b.n	800f6de <_scanf_float+0x7e>
 800f90c:	1e6b      	subs	r3, r5, #1
 800f90e:	2b06      	cmp	r3, #6
 800f910:	d824      	bhi.n	800f95c <_scanf_float+0x2fc>
 800f912:	2d02      	cmp	r5, #2
 800f914:	d836      	bhi.n	800f984 <_scanf_float+0x324>
 800f916:	9b01      	ldr	r3, [sp, #4]
 800f918:	429e      	cmp	r6, r3
 800f91a:	f67f aee4 	bls.w	800f6e6 <_scanf_float+0x86>
 800f91e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f922:	463a      	mov	r2, r7
 800f924:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f928:	4640      	mov	r0, r8
 800f92a:	4798      	blx	r3
 800f92c:	6923      	ldr	r3, [r4, #16]
 800f92e:	3b01      	subs	r3, #1
 800f930:	6123      	str	r3, [r4, #16]
 800f932:	e7f0      	b.n	800f916 <_scanf_float+0x2b6>
 800f934:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f938:	463a      	mov	r2, r7
 800f93a:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f93e:	4640      	mov	r0, r8
 800f940:	4798      	blx	r3
 800f942:	6923      	ldr	r3, [r4, #16]
 800f944:	3b01      	subs	r3, #1
 800f946:	6123      	str	r3, [r4, #16]
 800f948:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f94c:	fa5f fa8a 	uxtb.w	sl, sl
 800f950:	f1ba 0f02 	cmp.w	sl, #2
 800f954:	d1ee      	bne.n	800f934 <_scanf_float+0x2d4>
 800f956:	3d03      	subs	r5, #3
 800f958:	b2ed      	uxtb	r5, r5
 800f95a:	1b76      	subs	r6, r6, r5
 800f95c:	6823      	ldr	r3, [r4, #0]
 800f95e:	05da      	lsls	r2, r3, #23
 800f960:	d52f      	bpl.n	800f9c2 <_scanf_float+0x362>
 800f962:	055b      	lsls	r3, r3, #21
 800f964:	d511      	bpl.n	800f98a <_scanf_float+0x32a>
 800f966:	9b01      	ldr	r3, [sp, #4]
 800f968:	429e      	cmp	r6, r3
 800f96a:	f67f aebc 	bls.w	800f6e6 <_scanf_float+0x86>
 800f96e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f972:	463a      	mov	r2, r7
 800f974:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f978:	4640      	mov	r0, r8
 800f97a:	4798      	blx	r3
 800f97c:	6923      	ldr	r3, [r4, #16]
 800f97e:	3b01      	subs	r3, #1
 800f980:	6123      	str	r3, [r4, #16]
 800f982:	e7f0      	b.n	800f966 <_scanf_float+0x306>
 800f984:	46aa      	mov	sl, r5
 800f986:	46b3      	mov	fp, r6
 800f988:	e7de      	b.n	800f948 <_scanf_float+0x2e8>
 800f98a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f98e:	1e75      	subs	r5, r6, #1
 800f990:	6923      	ldr	r3, [r4, #16]
 800f992:	2965      	cmp	r1, #101	@ 0x65
 800f994:	f103 33ff 	add.w	r3, r3, #4294967295
 800f998:	6123      	str	r3, [r4, #16]
 800f99a:	d00c      	beq.n	800f9b6 <_scanf_float+0x356>
 800f99c:	2945      	cmp	r1, #69	@ 0x45
 800f99e:	d00a      	beq.n	800f9b6 <_scanf_float+0x356>
 800f9a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f9a4:	463a      	mov	r2, r7
 800f9a6:	4640      	mov	r0, r8
 800f9a8:	1eb5      	subs	r5, r6, #2
 800f9aa:	4798      	blx	r3
 800f9ac:	6923      	ldr	r3, [r4, #16]
 800f9ae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f9b2:	3b01      	subs	r3, #1
 800f9b4:	6123      	str	r3, [r4, #16]
 800f9b6:	462e      	mov	r6, r5
 800f9b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f9bc:	463a      	mov	r2, r7
 800f9be:	4640      	mov	r0, r8
 800f9c0:	4798      	blx	r3
 800f9c2:	6822      	ldr	r2, [r4, #0]
 800f9c4:	f012 0210 	ands.w	r2, r2, #16
 800f9c8:	d001      	beq.n	800f9ce <_scanf_float+0x36e>
 800f9ca:	2000      	movs	r0, #0
 800f9cc:	e68c      	b.n	800f6e8 <_scanf_float+0x88>
 800f9ce:	7032      	strb	r2, [r6, #0]
 800f9d0:	6823      	ldr	r3, [r4, #0]
 800f9d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f9d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f9da:	d11c      	bne.n	800fa16 <_scanf_float+0x3b6>
 800f9dc:	9b02      	ldr	r3, [sp, #8]
 800f9de:	454b      	cmp	r3, r9
 800f9e0:	eba3 0209 	sub.w	r2, r3, r9
 800f9e4:	d123      	bne.n	800fa2e <_scanf_float+0x3ce>
 800f9e6:	2200      	movs	r2, #0
 800f9e8:	9901      	ldr	r1, [sp, #4]
 800f9ea:	4640      	mov	r0, r8
 800f9ec:	f002 fc70 	bl	80122d0 <_strtod_r>
 800f9f0:	6821      	ldr	r1, [r4, #0]
 800f9f2:	9b03      	ldr	r3, [sp, #12]
 800f9f4:	f011 0f02 	tst.w	r1, #2
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	ec57 6b10 	vmov	r6, r7, d0
 800f9fe:	f103 0204 	add.w	r2, r3, #4
 800fa02:	d01f      	beq.n	800fa44 <_scanf_float+0x3e4>
 800fa04:	9903      	ldr	r1, [sp, #12]
 800fa06:	600a      	str	r2, [r1, #0]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	e9c3 6700 	strd	r6, r7, [r3]
 800fa0e:	68e3      	ldr	r3, [r4, #12]
 800fa10:	3301      	adds	r3, #1
 800fa12:	60e3      	str	r3, [r4, #12]
 800fa14:	e7d9      	b.n	800f9ca <_scanf_float+0x36a>
 800fa16:	9b04      	ldr	r3, [sp, #16]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d0e4      	beq.n	800f9e6 <_scanf_float+0x386>
 800fa1c:	9905      	ldr	r1, [sp, #20]
 800fa1e:	230a      	movs	r3, #10
 800fa20:	4640      	mov	r0, r8
 800fa22:	3101      	adds	r1, #1
 800fa24:	f002 fcd4 	bl	80123d0 <_strtol_r>
 800fa28:	9b04      	ldr	r3, [sp, #16]
 800fa2a:	9e05      	ldr	r6, [sp, #20]
 800fa2c:	1ac2      	subs	r2, r0, r3
 800fa2e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800fa32:	4912      	ldr	r1, [pc, #72]	@ (800fa7c <_scanf_float+0x41c>)
 800fa34:	429e      	cmp	r6, r3
 800fa36:	bf28      	it	cs
 800fa38:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800fa3c:	4630      	mov	r0, r6
 800fa3e:	f000 f917 	bl	800fc70 <siprintf>
 800fa42:	e7d0      	b.n	800f9e6 <_scanf_float+0x386>
 800fa44:	f011 0f04 	tst.w	r1, #4
 800fa48:	9903      	ldr	r1, [sp, #12]
 800fa4a:	600a      	str	r2, [r1, #0]
 800fa4c:	d1dc      	bne.n	800fa08 <_scanf_float+0x3a8>
 800fa4e:	681d      	ldr	r5, [r3, #0]
 800fa50:	4632      	mov	r2, r6
 800fa52:	463b      	mov	r3, r7
 800fa54:	4630      	mov	r0, r6
 800fa56:	4639      	mov	r1, r7
 800fa58:	f7f1 f882 	bl	8000b60 <__aeabi_dcmpun>
 800fa5c:	b128      	cbz	r0, 800fa6a <_scanf_float+0x40a>
 800fa5e:	4808      	ldr	r0, [pc, #32]	@ (800fa80 <_scanf_float+0x420>)
 800fa60:	f000 fad6 	bl	8010010 <nanf>
 800fa64:	ed85 0a00 	vstr	s0, [r5]
 800fa68:	e7d1      	b.n	800fa0e <_scanf_float+0x3ae>
 800fa6a:	4630      	mov	r0, r6
 800fa6c:	4639      	mov	r1, r7
 800fa6e:	f7f1 f8d5 	bl	8000c1c <__aeabi_d2f>
 800fa72:	6028      	str	r0, [r5, #0]
 800fa74:	e7cb      	b.n	800fa0e <_scanf_float+0x3ae>
 800fa76:	f04f 0900 	mov.w	r9, #0
 800fa7a:	e62a      	b.n	800f6d2 <_scanf_float+0x72>
 800fa7c:	08013f26 	.word	0x08013f26
 800fa80:	080142d8 	.word	0x080142d8

0800fa84 <std>:
 800fa84:	2300      	movs	r3, #0
 800fa86:	b510      	push	{r4, lr}
 800fa88:	4604      	mov	r4, r0
 800fa8a:	6083      	str	r3, [r0, #8]
 800fa8c:	8181      	strh	r1, [r0, #12]
 800fa8e:	4619      	mov	r1, r3
 800fa90:	6643      	str	r3, [r0, #100]	@ 0x64
 800fa92:	81c2      	strh	r2, [r0, #14]
 800fa94:	2208      	movs	r2, #8
 800fa96:	6183      	str	r3, [r0, #24]
 800fa98:	e9c0 3300 	strd	r3, r3, [r0]
 800fa9c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800faa0:	305c      	adds	r0, #92	@ 0x5c
 800faa2:	f000 f9c7 	bl	800fe34 <memset>
 800faa6:	4b0d      	ldr	r3, [pc, #52]	@ (800fadc <std+0x58>)
 800faa8:	6224      	str	r4, [r4, #32]
 800faaa:	6263      	str	r3, [r4, #36]	@ 0x24
 800faac:	4b0c      	ldr	r3, [pc, #48]	@ (800fae0 <std+0x5c>)
 800faae:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fab0:	4b0c      	ldr	r3, [pc, #48]	@ (800fae4 <std+0x60>)
 800fab2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fab4:	4b0c      	ldr	r3, [pc, #48]	@ (800fae8 <std+0x64>)
 800fab6:	6323      	str	r3, [r4, #48]	@ 0x30
 800fab8:	4b0c      	ldr	r3, [pc, #48]	@ (800faec <std+0x68>)
 800faba:	429c      	cmp	r4, r3
 800fabc:	d006      	beq.n	800facc <std+0x48>
 800fabe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fac2:	4294      	cmp	r4, r2
 800fac4:	d002      	beq.n	800facc <std+0x48>
 800fac6:	33d0      	adds	r3, #208	@ 0xd0
 800fac8:	429c      	cmp	r4, r3
 800faca:	d105      	bne.n	800fad8 <std+0x54>
 800facc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fad4:	f000 ba7e 	b.w	800ffd4 <__retarget_lock_init_recursive>
 800fad8:	bd10      	pop	{r4, pc}
 800fada:	bf00      	nop
 800fadc:	0800fd05 	.word	0x0800fd05
 800fae0:	0800fd2b 	.word	0x0800fd2b
 800fae4:	0800fd63 	.word	0x0800fd63
 800fae8:	0800fd87 	.word	0x0800fd87
 800faec:	200003a8 	.word	0x200003a8

0800faf0 <stdio_exit_handler>:
 800faf0:	4a02      	ldr	r2, [pc, #8]	@ (800fafc <stdio_exit_handler+0xc>)
 800faf2:	4903      	ldr	r1, [pc, #12]	@ (800fb00 <stdio_exit_handler+0x10>)
 800faf4:	4803      	ldr	r0, [pc, #12]	@ (800fb04 <stdio_exit_handler+0x14>)
 800faf6:	f000 b869 	b.w	800fbcc <_fwalk_sglue>
 800fafa:	bf00      	nop
 800fafc:	2000000c 	.word	0x2000000c
 800fb00:	08012dbd 	.word	0x08012dbd
 800fb04:	2000001c 	.word	0x2000001c

0800fb08 <cleanup_stdio>:
 800fb08:	6841      	ldr	r1, [r0, #4]
 800fb0a:	4b0c      	ldr	r3, [pc, #48]	@ (800fb3c <cleanup_stdio+0x34>)
 800fb0c:	4299      	cmp	r1, r3
 800fb0e:	b510      	push	{r4, lr}
 800fb10:	4604      	mov	r4, r0
 800fb12:	d001      	beq.n	800fb18 <cleanup_stdio+0x10>
 800fb14:	f003 f952 	bl	8012dbc <_fflush_r>
 800fb18:	68a1      	ldr	r1, [r4, #8]
 800fb1a:	4b09      	ldr	r3, [pc, #36]	@ (800fb40 <cleanup_stdio+0x38>)
 800fb1c:	4299      	cmp	r1, r3
 800fb1e:	d002      	beq.n	800fb26 <cleanup_stdio+0x1e>
 800fb20:	4620      	mov	r0, r4
 800fb22:	f003 f94b 	bl	8012dbc <_fflush_r>
 800fb26:	68e1      	ldr	r1, [r4, #12]
 800fb28:	4b06      	ldr	r3, [pc, #24]	@ (800fb44 <cleanup_stdio+0x3c>)
 800fb2a:	4299      	cmp	r1, r3
 800fb2c:	d004      	beq.n	800fb38 <cleanup_stdio+0x30>
 800fb2e:	4620      	mov	r0, r4
 800fb30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb34:	f003 b942 	b.w	8012dbc <_fflush_r>
 800fb38:	bd10      	pop	{r4, pc}
 800fb3a:	bf00      	nop
 800fb3c:	200003a8 	.word	0x200003a8
 800fb40:	20000410 	.word	0x20000410
 800fb44:	20000478 	.word	0x20000478

0800fb48 <global_stdio_init.part.0>:
 800fb48:	b510      	push	{r4, lr}
 800fb4a:	4b0b      	ldr	r3, [pc, #44]	@ (800fb78 <global_stdio_init.part.0+0x30>)
 800fb4c:	2104      	movs	r1, #4
 800fb4e:	4c0b      	ldr	r4, [pc, #44]	@ (800fb7c <global_stdio_init.part.0+0x34>)
 800fb50:	4a0b      	ldr	r2, [pc, #44]	@ (800fb80 <global_stdio_init.part.0+0x38>)
 800fb52:	4620      	mov	r0, r4
 800fb54:	601a      	str	r2, [r3, #0]
 800fb56:	2200      	movs	r2, #0
 800fb58:	f7ff ff94 	bl	800fa84 <std>
 800fb5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fb60:	2201      	movs	r2, #1
 800fb62:	2109      	movs	r1, #9
 800fb64:	f7ff ff8e 	bl	800fa84 <std>
 800fb68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fb6c:	2202      	movs	r2, #2
 800fb6e:	2112      	movs	r1, #18
 800fb70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb74:	f7ff bf86 	b.w	800fa84 <std>
 800fb78:	200004e0 	.word	0x200004e0
 800fb7c:	200003a8 	.word	0x200003a8
 800fb80:	0800faf1 	.word	0x0800faf1

0800fb84 <__sfp_lock_acquire>:
 800fb84:	4801      	ldr	r0, [pc, #4]	@ (800fb8c <__sfp_lock_acquire+0x8>)
 800fb86:	f000 ba26 	b.w	800ffd6 <__retarget_lock_acquire_recursive>
 800fb8a:	bf00      	nop
 800fb8c:	200004e9 	.word	0x200004e9

0800fb90 <__sfp_lock_release>:
 800fb90:	4801      	ldr	r0, [pc, #4]	@ (800fb98 <__sfp_lock_release+0x8>)
 800fb92:	f000 ba21 	b.w	800ffd8 <__retarget_lock_release_recursive>
 800fb96:	bf00      	nop
 800fb98:	200004e9 	.word	0x200004e9

0800fb9c <__sinit>:
 800fb9c:	b510      	push	{r4, lr}
 800fb9e:	4604      	mov	r4, r0
 800fba0:	f7ff fff0 	bl	800fb84 <__sfp_lock_acquire>
 800fba4:	6a23      	ldr	r3, [r4, #32]
 800fba6:	b11b      	cbz	r3, 800fbb0 <__sinit+0x14>
 800fba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fbac:	f7ff bff0 	b.w	800fb90 <__sfp_lock_release>
 800fbb0:	4b04      	ldr	r3, [pc, #16]	@ (800fbc4 <__sinit+0x28>)
 800fbb2:	6223      	str	r3, [r4, #32]
 800fbb4:	4b04      	ldr	r3, [pc, #16]	@ (800fbc8 <__sinit+0x2c>)
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d1f5      	bne.n	800fba8 <__sinit+0xc>
 800fbbc:	f7ff ffc4 	bl	800fb48 <global_stdio_init.part.0>
 800fbc0:	e7f2      	b.n	800fba8 <__sinit+0xc>
 800fbc2:	bf00      	nop
 800fbc4:	0800fb09 	.word	0x0800fb09
 800fbc8:	200004e0 	.word	0x200004e0

0800fbcc <_fwalk_sglue>:
 800fbcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbd0:	4607      	mov	r7, r0
 800fbd2:	4688      	mov	r8, r1
 800fbd4:	4614      	mov	r4, r2
 800fbd6:	2600      	movs	r6, #0
 800fbd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fbdc:	f1b9 0901 	subs.w	r9, r9, #1
 800fbe0:	d505      	bpl.n	800fbee <_fwalk_sglue+0x22>
 800fbe2:	6824      	ldr	r4, [r4, #0]
 800fbe4:	2c00      	cmp	r4, #0
 800fbe6:	d1f7      	bne.n	800fbd8 <_fwalk_sglue+0xc>
 800fbe8:	4630      	mov	r0, r6
 800fbea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbee:	89ab      	ldrh	r3, [r5, #12]
 800fbf0:	2b01      	cmp	r3, #1
 800fbf2:	d907      	bls.n	800fc04 <_fwalk_sglue+0x38>
 800fbf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fbf8:	3301      	adds	r3, #1
 800fbfa:	d003      	beq.n	800fc04 <_fwalk_sglue+0x38>
 800fbfc:	4629      	mov	r1, r5
 800fbfe:	4638      	mov	r0, r7
 800fc00:	47c0      	blx	r8
 800fc02:	4306      	orrs	r6, r0
 800fc04:	3568      	adds	r5, #104	@ 0x68
 800fc06:	e7e9      	b.n	800fbdc <_fwalk_sglue+0x10>

0800fc08 <sniprintf>:
 800fc08:	b40c      	push	{r2, r3}
 800fc0a:	4b18      	ldr	r3, [pc, #96]	@ (800fc6c <sniprintf+0x64>)
 800fc0c:	b530      	push	{r4, r5, lr}
 800fc0e:	1e0c      	subs	r4, r1, #0
 800fc10:	b09d      	sub	sp, #116	@ 0x74
 800fc12:	681d      	ldr	r5, [r3, #0]
 800fc14:	da08      	bge.n	800fc28 <sniprintf+0x20>
 800fc16:	238b      	movs	r3, #139	@ 0x8b
 800fc18:	f04f 30ff 	mov.w	r0, #4294967295
 800fc1c:	602b      	str	r3, [r5, #0]
 800fc1e:	b01d      	add	sp, #116	@ 0x74
 800fc20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fc24:	b002      	add	sp, #8
 800fc26:	4770      	bx	lr
 800fc28:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fc2c:	9002      	str	r0, [sp, #8]
 800fc2e:	9006      	str	r0, [sp, #24]
 800fc30:	a902      	add	r1, sp, #8
 800fc32:	f8ad 3014 	strh.w	r3, [sp, #20]
 800fc36:	bf14      	ite	ne
 800fc38:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fc3c:	4623      	moveq	r3, r4
 800fc3e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800fc40:	4628      	mov	r0, r5
 800fc42:	9304      	str	r3, [sp, #16]
 800fc44:	9307      	str	r3, [sp, #28]
 800fc46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fc4a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fc4e:	ab21      	add	r3, sp, #132	@ 0x84
 800fc50:	9301      	str	r3, [sp, #4]
 800fc52:	f002 fc1b 	bl	801248c <_svfiprintf_r>
 800fc56:	1c43      	adds	r3, r0, #1
 800fc58:	bfbc      	itt	lt
 800fc5a:	238b      	movlt	r3, #139	@ 0x8b
 800fc5c:	602b      	strlt	r3, [r5, #0]
 800fc5e:	2c00      	cmp	r4, #0
 800fc60:	d0dd      	beq.n	800fc1e <sniprintf+0x16>
 800fc62:	9b02      	ldr	r3, [sp, #8]
 800fc64:	2200      	movs	r2, #0
 800fc66:	701a      	strb	r2, [r3, #0]
 800fc68:	e7d9      	b.n	800fc1e <sniprintf+0x16>
 800fc6a:	bf00      	nop
 800fc6c:	20000018 	.word	0x20000018

0800fc70 <siprintf>:
 800fc70:	b40e      	push	{r1, r2, r3}
 800fc72:	b500      	push	{lr}
 800fc74:	b09c      	sub	sp, #112	@ 0x70
 800fc76:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fc7a:	ab1d      	add	r3, sp, #116	@ 0x74
 800fc7c:	9002      	str	r0, [sp, #8]
 800fc7e:	9006      	str	r0, [sp, #24]
 800fc80:	9107      	str	r1, [sp, #28]
 800fc82:	9104      	str	r1, [sp, #16]
 800fc84:	4808      	ldr	r0, [pc, #32]	@ (800fca8 <siprintf+0x38>)
 800fc86:	4909      	ldr	r1, [pc, #36]	@ (800fcac <siprintf+0x3c>)
 800fc88:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc8c:	9105      	str	r1, [sp, #20]
 800fc8e:	a902      	add	r1, sp, #8
 800fc90:	6800      	ldr	r0, [r0, #0]
 800fc92:	9301      	str	r3, [sp, #4]
 800fc94:	f002 fbfa 	bl	801248c <_svfiprintf_r>
 800fc98:	9b02      	ldr	r3, [sp, #8]
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	701a      	strb	r2, [r3, #0]
 800fc9e:	b01c      	add	sp, #112	@ 0x70
 800fca0:	f85d eb04 	ldr.w	lr, [sp], #4
 800fca4:	b003      	add	sp, #12
 800fca6:	4770      	bx	lr
 800fca8:	20000018 	.word	0x20000018
 800fcac:	ffff0208 	.word	0xffff0208

0800fcb0 <siscanf>:
 800fcb0:	b40e      	push	{r1, r2, r3}
 800fcb2:	b530      	push	{r4, r5, lr}
 800fcb4:	b09c      	sub	sp, #112	@ 0x70
 800fcb6:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800fcba:	ac1f      	add	r4, sp, #124	@ 0x7c
 800fcbc:	f8ad 2014 	strh.w	r2, [sp, #20]
 800fcc0:	9002      	str	r0, [sp, #8]
 800fcc2:	f854 5b04 	ldr.w	r5, [r4], #4
 800fcc6:	9006      	str	r0, [sp, #24]
 800fcc8:	f7f0 faec 	bl	80002a4 <strlen>
 800fccc:	4b0b      	ldr	r3, [pc, #44]	@ (800fcfc <siscanf+0x4c>)
 800fcce:	462a      	mov	r2, r5
 800fcd0:	9003      	str	r0, [sp, #12]
 800fcd2:	a902      	add	r1, sp, #8
 800fcd4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	9007      	str	r0, [sp, #28]
 800fcda:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fcdc:	9314      	str	r3, [sp, #80]	@ 0x50
 800fcde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fce2:	4807      	ldr	r0, [pc, #28]	@ (800fd00 <siscanf+0x50>)
 800fce4:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fce8:	4623      	mov	r3, r4
 800fcea:	6800      	ldr	r0, [r0, #0]
 800fcec:	9401      	str	r4, [sp, #4]
 800fcee:	f002 fd21 	bl	8012734 <__ssvfiscanf_r>
 800fcf2:	b01c      	add	sp, #112	@ 0x70
 800fcf4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fcf8:	b003      	add	sp, #12
 800fcfa:	4770      	bx	lr
 800fcfc:	0800fd27 	.word	0x0800fd27
 800fd00:	20000018 	.word	0x20000018

0800fd04 <__sread>:
 800fd04:	b510      	push	{r4, lr}
 800fd06:	460c      	mov	r4, r1
 800fd08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd0c:	f000 f8f0 	bl	800fef0 <_read_r>
 800fd10:	2800      	cmp	r0, #0
 800fd12:	bfab      	itete	ge
 800fd14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fd16:	89a3      	ldrhlt	r3, [r4, #12]
 800fd18:	181b      	addge	r3, r3, r0
 800fd1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fd1e:	bfac      	ite	ge
 800fd20:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fd22:	81a3      	strhlt	r3, [r4, #12]
 800fd24:	bd10      	pop	{r4, pc}

0800fd26 <__seofread>:
 800fd26:	2000      	movs	r0, #0
 800fd28:	4770      	bx	lr

0800fd2a <__swrite>:
 800fd2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd2e:	461f      	mov	r7, r3
 800fd30:	898b      	ldrh	r3, [r1, #12]
 800fd32:	4605      	mov	r5, r0
 800fd34:	460c      	mov	r4, r1
 800fd36:	05db      	lsls	r3, r3, #23
 800fd38:	4616      	mov	r6, r2
 800fd3a:	d505      	bpl.n	800fd48 <__swrite+0x1e>
 800fd3c:	2302      	movs	r3, #2
 800fd3e:	2200      	movs	r2, #0
 800fd40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd44:	f000 f8c2 	bl	800fecc <_lseek_r>
 800fd48:	89a3      	ldrh	r3, [r4, #12]
 800fd4a:	4632      	mov	r2, r6
 800fd4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd50:	4628      	mov	r0, r5
 800fd52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fd56:	81a3      	strh	r3, [r4, #12]
 800fd58:	463b      	mov	r3, r7
 800fd5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd5e:	f000 b8fd 	b.w	800ff5c <_write_r>

0800fd62 <__sseek>:
 800fd62:	b510      	push	{r4, lr}
 800fd64:	460c      	mov	r4, r1
 800fd66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd6a:	f000 f8af 	bl	800fecc <_lseek_r>
 800fd6e:	1c43      	adds	r3, r0, #1
 800fd70:	89a3      	ldrh	r3, [r4, #12]
 800fd72:	bf15      	itete	ne
 800fd74:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fd76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fd7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fd7e:	81a3      	strheq	r3, [r4, #12]
 800fd80:	bf18      	it	ne
 800fd82:	81a3      	strhne	r3, [r4, #12]
 800fd84:	bd10      	pop	{r4, pc}

0800fd86 <__sclose>:
 800fd86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd8a:	f000 b88f 	b.w	800feac <_close_r>

0800fd8e <_vsniprintf_r>:
 800fd8e:	b530      	push	{r4, r5, lr}
 800fd90:	4614      	mov	r4, r2
 800fd92:	b09b      	sub	sp, #108	@ 0x6c
 800fd94:	4605      	mov	r5, r0
 800fd96:	461a      	mov	r2, r3
 800fd98:	2c00      	cmp	r4, #0
 800fd9a:	da05      	bge.n	800fda8 <_vsniprintf_r+0x1a>
 800fd9c:	238b      	movs	r3, #139	@ 0x8b
 800fd9e:	6003      	str	r3, [r0, #0]
 800fda0:	f04f 30ff 	mov.w	r0, #4294967295
 800fda4:	b01b      	add	sp, #108	@ 0x6c
 800fda6:	bd30      	pop	{r4, r5, pc}
 800fda8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fdac:	9100      	str	r1, [sp, #0]
 800fdae:	9104      	str	r1, [sp, #16]
 800fdb0:	4669      	mov	r1, sp
 800fdb2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800fdb6:	bf14      	ite	ne
 800fdb8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fdbc:	4623      	moveq	r3, r4
 800fdbe:	9302      	str	r3, [sp, #8]
 800fdc0:	9305      	str	r3, [sp, #20]
 800fdc2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fdc6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800fdca:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800fdcc:	f002 fb5e 	bl	801248c <_svfiprintf_r>
 800fdd0:	1c43      	adds	r3, r0, #1
 800fdd2:	bfbc      	itt	lt
 800fdd4:	238b      	movlt	r3, #139	@ 0x8b
 800fdd6:	602b      	strlt	r3, [r5, #0]
 800fdd8:	2c00      	cmp	r4, #0
 800fdda:	d0e3      	beq.n	800fda4 <_vsniprintf_r+0x16>
 800fddc:	9b00      	ldr	r3, [sp, #0]
 800fdde:	2200      	movs	r2, #0
 800fde0:	701a      	strb	r2, [r3, #0]
 800fde2:	e7df      	b.n	800fda4 <_vsniprintf_r+0x16>

0800fde4 <vsniprintf>:
 800fde4:	b507      	push	{r0, r1, r2, lr}
 800fde6:	9300      	str	r3, [sp, #0]
 800fde8:	4613      	mov	r3, r2
 800fdea:	460a      	mov	r2, r1
 800fdec:	4601      	mov	r1, r0
 800fdee:	4803      	ldr	r0, [pc, #12]	@ (800fdfc <vsniprintf+0x18>)
 800fdf0:	6800      	ldr	r0, [r0, #0]
 800fdf2:	f7ff ffcc 	bl	800fd8e <_vsniprintf_r>
 800fdf6:	b003      	add	sp, #12
 800fdf8:	f85d fb04 	ldr.w	pc, [sp], #4
 800fdfc:	20000018 	.word	0x20000018

0800fe00 <memmove>:
 800fe00:	4288      	cmp	r0, r1
 800fe02:	b510      	push	{r4, lr}
 800fe04:	eb01 0402 	add.w	r4, r1, r2
 800fe08:	d902      	bls.n	800fe10 <memmove+0x10>
 800fe0a:	4284      	cmp	r4, r0
 800fe0c:	4623      	mov	r3, r4
 800fe0e:	d807      	bhi.n	800fe20 <memmove+0x20>
 800fe10:	1e43      	subs	r3, r0, #1
 800fe12:	42a1      	cmp	r1, r4
 800fe14:	d008      	beq.n	800fe28 <memmove+0x28>
 800fe16:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fe1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fe1e:	e7f8      	b.n	800fe12 <memmove+0x12>
 800fe20:	4402      	add	r2, r0
 800fe22:	4601      	mov	r1, r0
 800fe24:	428a      	cmp	r2, r1
 800fe26:	d100      	bne.n	800fe2a <memmove+0x2a>
 800fe28:	bd10      	pop	{r4, pc}
 800fe2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fe2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fe32:	e7f7      	b.n	800fe24 <memmove+0x24>

0800fe34 <memset>:
 800fe34:	4402      	add	r2, r0
 800fe36:	4603      	mov	r3, r0
 800fe38:	4293      	cmp	r3, r2
 800fe3a:	d100      	bne.n	800fe3e <memset+0xa>
 800fe3c:	4770      	bx	lr
 800fe3e:	f803 1b01 	strb.w	r1, [r3], #1
 800fe42:	e7f9      	b.n	800fe38 <memset+0x4>

0800fe44 <_raise_r>:
 800fe44:	291f      	cmp	r1, #31
 800fe46:	b538      	push	{r3, r4, r5, lr}
 800fe48:	4605      	mov	r5, r0
 800fe4a:	460c      	mov	r4, r1
 800fe4c:	d904      	bls.n	800fe58 <_raise_r+0x14>
 800fe4e:	2316      	movs	r3, #22
 800fe50:	6003      	str	r3, [r0, #0]
 800fe52:	f04f 30ff 	mov.w	r0, #4294967295
 800fe56:	bd38      	pop	{r3, r4, r5, pc}
 800fe58:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fe5a:	b112      	cbz	r2, 800fe62 <_raise_r+0x1e>
 800fe5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fe60:	b94b      	cbnz	r3, 800fe76 <_raise_r+0x32>
 800fe62:	4628      	mov	r0, r5
 800fe64:	f000 f868 	bl	800ff38 <_getpid_r>
 800fe68:	4622      	mov	r2, r4
 800fe6a:	4601      	mov	r1, r0
 800fe6c:	4628      	mov	r0, r5
 800fe6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fe72:	f000 b84f 	b.w	800ff14 <_kill_r>
 800fe76:	2b01      	cmp	r3, #1
 800fe78:	d00a      	beq.n	800fe90 <_raise_r+0x4c>
 800fe7a:	1c59      	adds	r1, r3, #1
 800fe7c:	d103      	bne.n	800fe86 <_raise_r+0x42>
 800fe7e:	2316      	movs	r3, #22
 800fe80:	6003      	str	r3, [r0, #0]
 800fe82:	2001      	movs	r0, #1
 800fe84:	e7e7      	b.n	800fe56 <_raise_r+0x12>
 800fe86:	2100      	movs	r1, #0
 800fe88:	4620      	mov	r0, r4
 800fe8a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fe8e:	4798      	blx	r3
 800fe90:	2000      	movs	r0, #0
 800fe92:	e7e0      	b.n	800fe56 <_raise_r+0x12>

0800fe94 <raise>:
 800fe94:	4b02      	ldr	r3, [pc, #8]	@ (800fea0 <raise+0xc>)
 800fe96:	4601      	mov	r1, r0
 800fe98:	6818      	ldr	r0, [r3, #0]
 800fe9a:	f7ff bfd3 	b.w	800fe44 <_raise_r>
 800fe9e:	bf00      	nop
 800fea0:	20000018 	.word	0x20000018

0800fea4 <_localeconv_r>:
 800fea4:	4800      	ldr	r0, [pc, #0]	@ (800fea8 <_localeconv_r+0x4>)
 800fea6:	4770      	bx	lr
 800fea8:	20000158 	.word	0x20000158

0800feac <_close_r>:
 800feac:	b538      	push	{r3, r4, r5, lr}
 800feae:	2300      	movs	r3, #0
 800feb0:	4d05      	ldr	r5, [pc, #20]	@ (800fec8 <_close_r+0x1c>)
 800feb2:	4604      	mov	r4, r0
 800feb4:	4608      	mov	r0, r1
 800feb6:	602b      	str	r3, [r5, #0]
 800feb8:	f7f4 f916 	bl	80040e8 <_close>
 800febc:	1c43      	adds	r3, r0, #1
 800febe:	d102      	bne.n	800fec6 <_close_r+0x1a>
 800fec0:	682b      	ldr	r3, [r5, #0]
 800fec2:	b103      	cbz	r3, 800fec6 <_close_r+0x1a>
 800fec4:	6023      	str	r3, [r4, #0]
 800fec6:	bd38      	pop	{r3, r4, r5, pc}
 800fec8:	200004e4 	.word	0x200004e4

0800fecc <_lseek_r>:
 800fecc:	b538      	push	{r3, r4, r5, lr}
 800fece:	4604      	mov	r4, r0
 800fed0:	4d06      	ldr	r5, [pc, #24]	@ (800feec <_lseek_r+0x20>)
 800fed2:	4608      	mov	r0, r1
 800fed4:	4611      	mov	r1, r2
 800fed6:	2200      	movs	r2, #0
 800fed8:	602a      	str	r2, [r5, #0]
 800feda:	461a      	mov	r2, r3
 800fedc:	f7f4 f92b 	bl	8004136 <_lseek>
 800fee0:	1c43      	adds	r3, r0, #1
 800fee2:	d102      	bne.n	800feea <_lseek_r+0x1e>
 800fee4:	682b      	ldr	r3, [r5, #0]
 800fee6:	b103      	cbz	r3, 800feea <_lseek_r+0x1e>
 800fee8:	6023      	str	r3, [r4, #0]
 800feea:	bd38      	pop	{r3, r4, r5, pc}
 800feec:	200004e4 	.word	0x200004e4

0800fef0 <_read_r>:
 800fef0:	b538      	push	{r3, r4, r5, lr}
 800fef2:	4604      	mov	r4, r0
 800fef4:	4d06      	ldr	r5, [pc, #24]	@ (800ff10 <_read_r+0x20>)
 800fef6:	4608      	mov	r0, r1
 800fef8:	4611      	mov	r1, r2
 800fefa:	2200      	movs	r2, #0
 800fefc:	602a      	str	r2, [r5, #0]
 800fefe:	461a      	mov	r2, r3
 800ff00:	f7f4 f8b9 	bl	8004076 <_read>
 800ff04:	1c43      	adds	r3, r0, #1
 800ff06:	d102      	bne.n	800ff0e <_read_r+0x1e>
 800ff08:	682b      	ldr	r3, [r5, #0]
 800ff0a:	b103      	cbz	r3, 800ff0e <_read_r+0x1e>
 800ff0c:	6023      	str	r3, [r4, #0]
 800ff0e:	bd38      	pop	{r3, r4, r5, pc}
 800ff10:	200004e4 	.word	0x200004e4

0800ff14 <_kill_r>:
 800ff14:	b538      	push	{r3, r4, r5, lr}
 800ff16:	2300      	movs	r3, #0
 800ff18:	4d06      	ldr	r5, [pc, #24]	@ (800ff34 <_kill_r+0x20>)
 800ff1a:	4604      	mov	r4, r0
 800ff1c:	4608      	mov	r0, r1
 800ff1e:	4611      	mov	r1, r2
 800ff20:	602b      	str	r3, [r5, #0]
 800ff22:	f7f4 f88d 	bl	8004040 <_kill>
 800ff26:	1c43      	adds	r3, r0, #1
 800ff28:	d102      	bne.n	800ff30 <_kill_r+0x1c>
 800ff2a:	682b      	ldr	r3, [r5, #0]
 800ff2c:	b103      	cbz	r3, 800ff30 <_kill_r+0x1c>
 800ff2e:	6023      	str	r3, [r4, #0]
 800ff30:	bd38      	pop	{r3, r4, r5, pc}
 800ff32:	bf00      	nop
 800ff34:	200004e4 	.word	0x200004e4

0800ff38 <_getpid_r>:
 800ff38:	f7f4 b87a 	b.w	8004030 <_getpid>

0800ff3c <_sbrk_r>:
 800ff3c:	b538      	push	{r3, r4, r5, lr}
 800ff3e:	2300      	movs	r3, #0
 800ff40:	4d05      	ldr	r5, [pc, #20]	@ (800ff58 <_sbrk_r+0x1c>)
 800ff42:	4604      	mov	r4, r0
 800ff44:	4608      	mov	r0, r1
 800ff46:	602b      	str	r3, [r5, #0]
 800ff48:	f7f4 f902 	bl	8004150 <_sbrk>
 800ff4c:	1c43      	adds	r3, r0, #1
 800ff4e:	d102      	bne.n	800ff56 <_sbrk_r+0x1a>
 800ff50:	682b      	ldr	r3, [r5, #0]
 800ff52:	b103      	cbz	r3, 800ff56 <_sbrk_r+0x1a>
 800ff54:	6023      	str	r3, [r4, #0]
 800ff56:	bd38      	pop	{r3, r4, r5, pc}
 800ff58:	200004e4 	.word	0x200004e4

0800ff5c <_write_r>:
 800ff5c:	b538      	push	{r3, r4, r5, lr}
 800ff5e:	4604      	mov	r4, r0
 800ff60:	4d06      	ldr	r5, [pc, #24]	@ (800ff7c <_write_r+0x20>)
 800ff62:	4608      	mov	r0, r1
 800ff64:	4611      	mov	r1, r2
 800ff66:	2200      	movs	r2, #0
 800ff68:	602a      	str	r2, [r5, #0]
 800ff6a:	461a      	mov	r2, r3
 800ff6c:	f7f4 f8a0 	bl	80040b0 <_write>
 800ff70:	1c43      	adds	r3, r0, #1
 800ff72:	d102      	bne.n	800ff7a <_write_r+0x1e>
 800ff74:	682b      	ldr	r3, [r5, #0]
 800ff76:	b103      	cbz	r3, 800ff7a <_write_r+0x1e>
 800ff78:	6023      	str	r3, [r4, #0]
 800ff7a:	bd38      	pop	{r3, r4, r5, pc}
 800ff7c:	200004e4 	.word	0x200004e4

0800ff80 <__errno>:
 800ff80:	4b01      	ldr	r3, [pc, #4]	@ (800ff88 <__errno+0x8>)
 800ff82:	6818      	ldr	r0, [r3, #0]
 800ff84:	4770      	bx	lr
 800ff86:	bf00      	nop
 800ff88:	20000018 	.word	0x20000018

0800ff8c <__libc_init_array>:
 800ff8c:	b570      	push	{r4, r5, r6, lr}
 800ff8e:	4d0d      	ldr	r5, [pc, #52]	@ (800ffc4 <__libc_init_array+0x38>)
 800ff90:	2600      	movs	r6, #0
 800ff92:	4c0d      	ldr	r4, [pc, #52]	@ (800ffc8 <__libc_init_array+0x3c>)
 800ff94:	1b64      	subs	r4, r4, r5
 800ff96:	10a4      	asrs	r4, r4, #2
 800ff98:	42a6      	cmp	r6, r4
 800ff9a:	d109      	bne.n	800ffb0 <__libc_init_array+0x24>
 800ff9c:	4d0b      	ldr	r5, [pc, #44]	@ (800ffcc <__libc_init_array+0x40>)
 800ff9e:	2600      	movs	r6, #0
 800ffa0:	4c0b      	ldr	r4, [pc, #44]	@ (800ffd0 <__libc_init_array+0x44>)
 800ffa2:	f003 fe57 	bl	8013c54 <_init>
 800ffa6:	1b64      	subs	r4, r4, r5
 800ffa8:	10a4      	asrs	r4, r4, #2
 800ffaa:	42a6      	cmp	r6, r4
 800ffac:	d105      	bne.n	800ffba <__libc_init_array+0x2e>
 800ffae:	bd70      	pop	{r4, r5, r6, pc}
 800ffb0:	f855 3b04 	ldr.w	r3, [r5], #4
 800ffb4:	3601      	adds	r6, #1
 800ffb6:	4798      	blx	r3
 800ffb8:	e7ee      	b.n	800ff98 <__libc_init_array+0xc>
 800ffba:	f855 3b04 	ldr.w	r3, [r5], #4
 800ffbe:	3601      	adds	r6, #1
 800ffc0:	4798      	blx	r3
 800ffc2:	e7f2      	b.n	800ffaa <__libc_init_array+0x1e>
 800ffc4:	08014344 	.word	0x08014344
 800ffc8:	08014344 	.word	0x08014344
 800ffcc:	08014344 	.word	0x08014344
 800ffd0:	08014348 	.word	0x08014348

0800ffd4 <__retarget_lock_init_recursive>:
 800ffd4:	4770      	bx	lr

0800ffd6 <__retarget_lock_acquire_recursive>:
 800ffd6:	4770      	bx	lr

0800ffd8 <__retarget_lock_release_recursive>:
 800ffd8:	4770      	bx	lr

0800ffda <memchr>:
 800ffda:	b2c9      	uxtb	r1, r1
 800ffdc:	4603      	mov	r3, r0
 800ffde:	4402      	add	r2, r0
 800ffe0:	b510      	push	{r4, lr}
 800ffe2:	4293      	cmp	r3, r2
 800ffe4:	4618      	mov	r0, r3
 800ffe6:	d101      	bne.n	800ffec <memchr+0x12>
 800ffe8:	2000      	movs	r0, #0
 800ffea:	e003      	b.n	800fff4 <memchr+0x1a>
 800ffec:	7804      	ldrb	r4, [r0, #0]
 800ffee:	3301      	adds	r3, #1
 800fff0:	428c      	cmp	r4, r1
 800fff2:	d1f6      	bne.n	800ffe2 <memchr+0x8>
 800fff4:	bd10      	pop	{r4, pc}

0800fff6 <memcpy>:
 800fff6:	440a      	add	r2, r1
 800fff8:	1e43      	subs	r3, r0, #1
 800fffa:	4291      	cmp	r1, r2
 800fffc:	d100      	bne.n	8010000 <memcpy+0xa>
 800fffe:	4770      	bx	lr
 8010000:	b510      	push	{r4, lr}
 8010002:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010006:	4291      	cmp	r1, r2
 8010008:	f803 4f01 	strb.w	r4, [r3, #1]!
 801000c:	d1f9      	bne.n	8010002 <memcpy+0xc>
 801000e:	bd10      	pop	{r4, pc}

08010010 <nanf>:
 8010010:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010018 <nanf+0x8>
 8010014:	4770      	bx	lr
 8010016:	bf00      	nop
 8010018:	7fc00000 	.word	0x7fc00000

0801001c <quorem>:
 801001c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010020:	6903      	ldr	r3, [r0, #16]
 8010022:	4607      	mov	r7, r0
 8010024:	690c      	ldr	r4, [r1, #16]
 8010026:	42a3      	cmp	r3, r4
 8010028:	f2c0 8083 	blt.w	8010132 <quorem+0x116>
 801002c:	3c01      	subs	r4, #1
 801002e:	f100 0514 	add.w	r5, r0, #20
 8010032:	f101 0814 	add.w	r8, r1, #20
 8010036:	00a3      	lsls	r3, r4, #2
 8010038:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801003c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010040:	9300      	str	r3, [sp, #0]
 8010042:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010046:	9301      	str	r3, [sp, #4]
 8010048:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801004c:	3301      	adds	r3, #1
 801004e:	429a      	cmp	r2, r3
 8010050:	fbb2 f6f3 	udiv	r6, r2, r3
 8010054:	d331      	bcc.n	80100ba <quorem+0x9e>
 8010056:	f04f 0a00 	mov.w	sl, #0
 801005a:	46c4      	mov	ip, r8
 801005c:	46ae      	mov	lr, r5
 801005e:	46d3      	mov	fp, sl
 8010060:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010064:	b298      	uxth	r0, r3
 8010066:	45e1      	cmp	r9, ip
 8010068:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801006c:	fb06 a000 	mla	r0, r6, r0, sl
 8010070:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8010074:	b280      	uxth	r0, r0
 8010076:	fb06 2303 	mla	r3, r6, r3, r2
 801007a:	f8de 2000 	ldr.w	r2, [lr]
 801007e:	b292      	uxth	r2, r2
 8010080:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010084:	eba2 0200 	sub.w	r2, r2, r0
 8010088:	b29b      	uxth	r3, r3
 801008a:	f8de 0000 	ldr.w	r0, [lr]
 801008e:	445a      	add	r2, fp
 8010090:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010094:	b292      	uxth	r2, r2
 8010096:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801009a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801009e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80100a2:	f84e 2b04 	str.w	r2, [lr], #4
 80100a6:	d2db      	bcs.n	8010060 <quorem+0x44>
 80100a8:	9b00      	ldr	r3, [sp, #0]
 80100aa:	58eb      	ldr	r3, [r5, r3]
 80100ac:	b92b      	cbnz	r3, 80100ba <quorem+0x9e>
 80100ae:	9b01      	ldr	r3, [sp, #4]
 80100b0:	3b04      	subs	r3, #4
 80100b2:	429d      	cmp	r5, r3
 80100b4:	461a      	mov	r2, r3
 80100b6:	d330      	bcc.n	801011a <quorem+0xfe>
 80100b8:	613c      	str	r4, [r7, #16]
 80100ba:	4638      	mov	r0, r7
 80100bc:	f001 f910 	bl	80112e0 <__mcmp>
 80100c0:	2800      	cmp	r0, #0
 80100c2:	db26      	blt.n	8010112 <quorem+0xf6>
 80100c4:	4629      	mov	r1, r5
 80100c6:	2000      	movs	r0, #0
 80100c8:	f858 2b04 	ldr.w	r2, [r8], #4
 80100cc:	f8d1 c000 	ldr.w	ip, [r1]
 80100d0:	fa1f fe82 	uxth.w	lr, r2
 80100d4:	45c1      	cmp	r9, r8
 80100d6:	fa1f f38c 	uxth.w	r3, ip
 80100da:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80100de:	eba3 030e 	sub.w	r3, r3, lr
 80100e2:	4403      	add	r3, r0
 80100e4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80100e8:	b29b      	uxth	r3, r3
 80100ea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80100ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80100f2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80100f6:	f841 3b04 	str.w	r3, [r1], #4
 80100fa:	d2e5      	bcs.n	80100c8 <quorem+0xac>
 80100fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010100:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010104:	b922      	cbnz	r2, 8010110 <quorem+0xf4>
 8010106:	3b04      	subs	r3, #4
 8010108:	429d      	cmp	r5, r3
 801010a:	461a      	mov	r2, r3
 801010c:	d30b      	bcc.n	8010126 <quorem+0x10a>
 801010e:	613c      	str	r4, [r7, #16]
 8010110:	3601      	adds	r6, #1
 8010112:	4630      	mov	r0, r6
 8010114:	b003      	add	sp, #12
 8010116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801011a:	6812      	ldr	r2, [r2, #0]
 801011c:	3b04      	subs	r3, #4
 801011e:	2a00      	cmp	r2, #0
 8010120:	d1ca      	bne.n	80100b8 <quorem+0x9c>
 8010122:	3c01      	subs	r4, #1
 8010124:	e7c5      	b.n	80100b2 <quorem+0x96>
 8010126:	6812      	ldr	r2, [r2, #0]
 8010128:	3b04      	subs	r3, #4
 801012a:	2a00      	cmp	r2, #0
 801012c:	d1ef      	bne.n	801010e <quorem+0xf2>
 801012e:	3c01      	subs	r4, #1
 8010130:	e7ea      	b.n	8010108 <quorem+0xec>
 8010132:	2000      	movs	r0, #0
 8010134:	e7ee      	b.n	8010114 <quorem+0xf8>
	...

08010138 <_dtoa_r>:
 8010138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801013c:	69c7      	ldr	r7, [r0, #28]
 801013e:	b099      	sub	sp, #100	@ 0x64
 8010140:	4683      	mov	fp, r0
 8010142:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8010144:	9109      	str	r1, [sp, #36]	@ 0x24
 8010146:	920e      	str	r2, [sp, #56]	@ 0x38
 8010148:	9313      	str	r3, [sp, #76]	@ 0x4c
 801014a:	ec55 4b10 	vmov	r4, r5, d0
 801014e:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010152:	b97f      	cbnz	r7, 8010174 <_dtoa_r+0x3c>
 8010154:	2010      	movs	r0, #16
 8010156:	f7fe fd6b 	bl	800ec30 <malloc>
 801015a:	4602      	mov	r2, r0
 801015c:	f8cb 001c 	str.w	r0, [fp, #28]
 8010160:	b920      	cbnz	r0, 801016c <_dtoa_r+0x34>
 8010162:	4ba7      	ldr	r3, [pc, #668]	@ (8010400 <_dtoa_r+0x2c8>)
 8010164:	21ef      	movs	r1, #239	@ 0xef
 8010166:	48a7      	ldr	r0, [pc, #668]	@ (8010404 <_dtoa_r+0x2cc>)
 8010168:	f002 feda 	bl	8012f20 <__assert_func>
 801016c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010170:	6007      	str	r7, [r0, #0]
 8010172:	60c7      	str	r7, [r0, #12]
 8010174:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010178:	6819      	ldr	r1, [r3, #0]
 801017a:	b159      	cbz	r1, 8010194 <_dtoa_r+0x5c>
 801017c:	685a      	ldr	r2, [r3, #4]
 801017e:	2301      	movs	r3, #1
 8010180:	4658      	mov	r0, fp
 8010182:	4093      	lsls	r3, r2
 8010184:	604a      	str	r2, [r1, #4]
 8010186:	608b      	str	r3, [r1, #8]
 8010188:	f000 fe24 	bl	8010dd4 <_Bfree>
 801018c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010190:	2200      	movs	r2, #0
 8010192:	601a      	str	r2, [r3, #0]
 8010194:	1e2b      	subs	r3, r5, #0
 8010196:	bfb7      	itett	lt
 8010198:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801019c:	2300      	movge	r3, #0
 801019e:	2201      	movlt	r2, #1
 80101a0:	9303      	strlt	r3, [sp, #12]
 80101a2:	bfa8      	it	ge
 80101a4:	6033      	strge	r3, [r6, #0]
 80101a6:	9f03      	ldr	r7, [sp, #12]
 80101a8:	4b97      	ldr	r3, [pc, #604]	@ (8010408 <_dtoa_r+0x2d0>)
 80101aa:	bfb8      	it	lt
 80101ac:	6032      	strlt	r2, [r6, #0]
 80101ae:	43bb      	bics	r3, r7
 80101b0:	d112      	bne.n	80101d8 <_dtoa_r+0xa0>
 80101b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80101b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80101b8:	6013      	str	r3, [r2, #0]
 80101ba:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80101be:	4323      	orrs	r3, r4
 80101c0:	f000 854c 	beq.w	8010c5c <_dtoa_r+0xb24>
 80101c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80101c6:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801041c <_dtoa_r+0x2e4>
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	f000 854e 	beq.w	8010c6c <_dtoa_r+0xb34>
 80101d0:	f10a 0303 	add.w	r3, sl, #3
 80101d4:	f000 bd48 	b.w	8010c68 <_dtoa_r+0xb30>
 80101d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80101dc:	2200      	movs	r2, #0
 80101de:	2300      	movs	r3, #0
 80101e0:	ec51 0b17 	vmov	r0, r1, d7
 80101e4:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80101e8:	f7f0 fc88 	bl	8000afc <__aeabi_dcmpeq>
 80101ec:	4680      	mov	r8, r0
 80101ee:	b158      	cbz	r0, 8010208 <_dtoa_r+0xd0>
 80101f0:	2301      	movs	r3, #1
 80101f2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80101f4:	6013      	str	r3, [r2, #0]
 80101f6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80101f8:	b113      	cbz	r3, 8010200 <_dtoa_r+0xc8>
 80101fa:	4b84      	ldr	r3, [pc, #528]	@ (801040c <_dtoa_r+0x2d4>)
 80101fc:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80101fe:	6013      	str	r3, [r2, #0]
 8010200:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8010420 <_dtoa_r+0x2e8>
 8010204:	f000 bd32 	b.w	8010c6c <_dtoa_r+0xb34>
 8010208:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801020c:	aa16      	add	r2, sp, #88	@ 0x58
 801020e:	a917      	add	r1, sp, #92	@ 0x5c
 8010210:	4658      	mov	r0, fp
 8010212:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010216:	f001 f98b 	bl	8011530 <__d2b>
 801021a:	4681      	mov	r9, r0
 801021c:	2e00      	cmp	r6, #0
 801021e:	d075      	beq.n	801030c <_dtoa_r+0x1d4>
 8010220:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010222:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010226:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 801022a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801022e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010232:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010236:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801023a:	4619      	mov	r1, r3
 801023c:	2200      	movs	r2, #0
 801023e:	4b74      	ldr	r3, [pc, #464]	@ (8010410 <_dtoa_r+0x2d8>)
 8010240:	f7f0 f83c 	bl	80002bc <__aeabi_dsub>
 8010244:	a368      	add	r3, pc, #416	@ (adr r3, 80103e8 <_dtoa_r+0x2b0>)
 8010246:	e9d3 2300 	ldrd	r2, r3, [r3]
 801024a:	f7f0 f9ef 	bl	800062c <__aeabi_dmul>
 801024e:	a368      	add	r3, pc, #416	@ (adr r3, 80103f0 <_dtoa_r+0x2b8>)
 8010250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010254:	f7f0 f834 	bl	80002c0 <__adddf3>
 8010258:	4604      	mov	r4, r0
 801025a:	460d      	mov	r5, r1
 801025c:	4630      	mov	r0, r6
 801025e:	f7f0 f97b 	bl	8000558 <__aeabi_i2d>
 8010262:	a365      	add	r3, pc, #404	@ (adr r3, 80103f8 <_dtoa_r+0x2c0>)
 8010264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010268:	f7f0 f9e0 	bl	800062c <__aeabi_dmul>
 801026c:	4602      	mov	r2, r0
 801026e:	460b      	mov	r3, r1
 8010270:	4620      	mov	r0, r4
 8010272:	4629      	mov	r1, r5
 8010274:	f7f0 f824 	bl	80002c0 <__adddf3>
 8010278:	4604      	mov	r4, r0
 801027a:	460d      	mov	r5, r1
 801027c:	f7f0 fc86 	bl	8000b8c <__aeabi_d2iz>
 8010280:	2200      	movs	r2, #0
 8010282:	4607      	mov	r7, r0
 8010284:	2300      	movs	r3, #0
 8010286:	4620      	mov	r0, r4
 8010288:	4629      	mov	r1, r5
 801028a:	f7f0 fc41 	bl	8000b10 <__aeabi_dcmplt>
 801028e:	b140      	cbz	r0, 80102a2 <_dtoa_r+0x16a>
 8010290:	4638      	mov	r0, r7
 8010292:	f7f0 f961 	bl	8000558 <__aeabi_i2d>
 8010296:	4622      	mov	r2, r4
 8010298:	462b      	mov	r3, r5
 801029a:	f7f0 fc2f 	bl	8000afc <__aeabi_dcmpeq>
 801029e:	b900      	cbnz	r0, 80102a2 <_dtoa_r+0x16a>
 80102a0:	3f01      	subs	r7, #1
 80102a2:	2f16      	cmp	r7, #22
 80102a4:	d851      	bhi.n	801034a <_dtoa_r+0x212>
 80102a6:	4b5b      	ldr	r3, [pc, #364]	@ (8010414 <_dtoa_r+0x2dc>)
 80102a8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80102ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80102b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102b4:	f7f0 fc2c 	bl	8000b10 <__aeabi_dcmplt>
 80102b8:	2800      	cmp	r0, #0
 80102ba:	d048      	beq.n	801034e <_dtoa_r+0x216>
 80102bc:	3f01      	subs	r7, #1
 80102be:	2300      	movs	r3, #0
 80102c0:	9312      	str	r3, [sp, #72]	@ 0x48
 80102c2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80102c4:	1b9b      	subs	r3, r3, r6
 80102c6:	1e5a      	subs	r2, r3, #1
 80102c8:	bf46      	itte	mi
 80102ca:	f1c3 0801 	rsbmi	r8, r3, #1
 80102ce:	2300      	movmi	r3, #0
 80102d0:	f04f 0800 	movpl.w	r8, #0
 80102d4:	9208      	str	r2, [sp, #32]
 80102d6:	bf48      	it	mi
 80102d8:	9308      	strmi	r3, [sp, #32]
 80102da:	2f00      	cmp	r7, #0
 80102dc:	db39      	blt.n	8010352 <_dtoa_r+0x21a>
 80102de:	9b08      	ldr	r3, [sp, #32]
 80102e0:	970f      	str	r7, [sp, #60]	@ 0x3c
 80102e2:	443b      	add	r3, r7
 80102e4:	9308      	str	r3, [sp, #32]
 80102e6:	2300      	movs	r3, #0
 80102e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80102ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80102ec:	2b09      	cmp	r3, #9
 80102ee:	d864      	bhi.n	80103ba <_dtoa_r+0x282>
 80102f0:	2b05      	cmp	r3, #5
 80102f2:	bfc5      	ittet	gt
 80102f4:	3b04      	subgt	r3, #4
 80102f6:	2400      	movgt	r4, #0
 80102f8:	2401      	movle	r4, #1
 80102fa:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80102fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80102fe:	3b02      	subs	r3, #2
 8010300:	2b03      	cmp	r3, #3
 8010302:	d865      	bhi.n	80103d0 <_dtoa_r+0x298>
 8010304:	e8df f003 	tbb	[pc, r3]
 8010308:	5737392c 	.word	0x5737392c
 801030c:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8010310:	441e      	add	r6, r3
 8010312:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010316:	2b20      	cmp	r3, #32
 8010318:	bfc9      	itett	gt
 801031a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801031e:	f1c3 0320 	rsble	r3, r3, #32
 8010322:	409f      	lslgt	r7, r3
 8010324:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010328:	bfd8      	it	le
 801032a:	fa04 f003 	lslle.w	r0, r4, r3
 801032e:	f106 36ff 	add.w	r6, r6, #4294967295
 8010332:	bfc4      	itt	gt
 8010334:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010338:	ea47 0003 	orrgt.w	r0, r7, r3
 801033c:	f7f0 f8fc 	bl	8000538 <__aeabi_ui2d>
 8010340:	2201      	movs	r2, #1
 8010342:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010346:	9214      	str	r2, [sp, #80]	@ 0x50
 8010348:	e777      	b.n	801023a <_dtoa_r+0x102>
 801034a:	2301      	movs	r3, #1
 801034c:	e7b8      	b.n	80102c0 <_dtoa_r+0x188>
 801034e:	9012      	str	r0, [sp, #72]	@ 0x48
 8010350:	e7b7      	b.n	80102c2 <_dtoa_r+0x18a>
 8010352:	427b      	negs	r3, r7
 8010354:	eba8 0807 	sub.w	r8, r8, r7
 8010358:	930a      	str	r3, [sp, #40]	@ 0x28
 801035a:	2300      	movs	r3, #0
 801035c:	930f      	str	r3, [sp, #60]	@ 0x3c
 801035e:	e7c4      	b.n	80102ea <_dtoa_r+0x1b2>
 8010360:	2300      	movs	r3, #0
 8010362:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010364:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010366:	2b00      	cmp	r3, #0
 8010368:	dc35      	bgt.n	80103d6 <_dtoa_r+0x29e>
 801036a:	2301      	movs	r3, #1
 801036c:	461a      	mov	r2, r3
 801036e:	9300      	str	r3, [sp, #0]
 8010370:	9307      	str	r3, [sp, #28]
 8010372:	920e      	str	r2, [sp, #56]	@ 0x38
 8010374:	e00b      	b.n	801038e <_dtoa_r+0x256>
 8010376:	2301      	movs	r3, #1
 8010378:	e7f3      	b.n	8010362 <_dtoa_r+0x22a>
 801037a:	2300      	movs	r3, #0
 801037c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801037e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010380:	18fb      	adds	r3, r7, r3
 8010382:	9300      	str	r3, [sp, #0]
 8010384:	3301      	adds	r3, #1
 8010386:	2b01      	cmp	r3, #1
 8010388:	9307      	str	r3, [sp, #28]
 801038a:	bfb8      	it	lt
 801038c:	2301      	movlt	r3, #1
 801038e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8010392:	2100      	movs	r1, #0
 8010394:	2204      	movs	r2, #4
 8010396:	f102 0514 	add.w	r5, r2, #20
 801039a:	429d      	cmp	r5, r3
 801039c:	d91f      	bls.n	80103de <_dtoa_r+0x2a6>
 801039e:	6041      	str	r1, [r0, #4]
 80103a0:	4658      	mov	r0, fp
 80103a2:	f000 fcd7 	bl	8010d54 <_Balloc>
 80103a6:	4682      	mov	sl, r0
 80103a8:	2800      	cmp	r0, #0
 80103aa:	d13b      	bne.n	8010424 <_dtoa_r+0x2ec>
 80103ac:	4b1a      	ldr	r3, [pc, #104]	@ (8010418 <_dtoa_r+0x2e0>)
 80103ae:	4602      	mov	r2, r0
 80103b0:	f240 11af 	movw	r1, #431	@ 0x1af
 80103b4:	e6d7      	b.n	8010166 <_dtoa_r+0x2e>
 80103b6:	2301      	movs	r3, #1
 80103b8:	e7e0      	b.n	801037c <_dtoa_r+0x244>
 80103ba:	2401      	movs	r4, #1
 80103bc:	2300      	movs	r3, #0
 80103be:	940b      	str	r4, [sp, #44]	@ 0x2c
 80103c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80103c2:	f04f 33ff 	mov.w	r3, #4294967295
 80103c6:	2200      	movs	r2, #0
 80103c8:	9300      	str	r3, [sp, #0]
 80103ca:	9307      	str	r3, [sp, #28]
 80103cc:	2312      	movs	r3, #18
 80103ce:	e7d0      	b.n	8010372 <_dtoa_r+0x23a>
 80103d0:	2301      	movs	r3, #1
 80103d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80103d4:	e7f5      	b.n	80103c2 <_dtoa_r+0x28a>
 80103d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80103d8:	9300      	str	r3, [sp, #0]
 80103da:	9307      	str	r3, [sp, #28]
 80103dc:	e7d7      	b.n	801038e <_dtoa_r+0x256>
 80103de:	3101      	adds	r1, #1
 80103e0:	0052      	lsls	r2, r2, #1
 80103e2:	e7d8      	b.n	8010396 <_dtoa_r+0x25e>
 80103e4:	f3af 8000 	nop.w
 80103e8:	636f4361 	.word	0x636f4361
 80103ec:	3fd287a7 	.word	0x3fd287a7
 80103f0:	8b60c8b3 	.word	0x8b60c8b3
 80103f4:	3fc68a28 	.word	0x3fc68a28
 80103f8:	509f79fb 	.word	0x509f79fb
 80103fc:	3fd34413 	.word	0x3fd34413
 8010400:	08013f38 	.word	0x08013f38
 8010404:	08013f4f 	.word	0x08013f4f
 8010408:	7ff00000 	.word	0x7ff00000
 801040c:	08014291 	.word	0x08014291
 8010410:	3ff80000 	.word	0x3ff80000
 8010414:	08014048 	.word	0x08014048
 8010418:	08013fa7 	.word	0x08013fa7
 801041c:	08013f34 	.word	0x08013f34
 8010420:	08014290 	.word	0x08014290
 8010424:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010428:	6018      	str	r0, [r3, #0]
 801042a:	9b07      	ldr	r3, [sp, #28]
 801042c:	2b0e      	cmp	r3, #14
 801042e:	f200 80a4 	bhi.w	801057a <_dtoa_r+0x442>
 8010432:	2c00      	cmp	r4, #0
 8010434:	f000 80a1 	beq.w	801057a <_dtoa_r+0x442>
 8010438:	2f00      	cmp	r7, #0
 801043a:	dd33      	ble.n	80104a4 <_dtoa_r+0x36c>
 801043c:	f007 020f 	and.w	r2, r7, #15
 8010440:	4bac      	ldr	r3, [pc, #688]	@ (80106f4 <_dtoa_r+0x5bc>)
 8010442:	05f8      	lsls	r0, r7, #23
 8010444:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010448:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801044c:	ed93 7b00 	vldr	d7, [r3]
 8010450:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010454:	d516      	bpl.n	8010484 <_dtoa_r+0x34c>
 8010456:	4ba8      	ldr	r3, [pc, #672]	@ (80106f8 <_dtoa_r+0x5c0>)
 8010458:	f004 040f 	and.w	r4, r4, #15
 801045c:	2603      	movs	r6, #3
 801045e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010462:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010466:	f7f0 fa0b 	bl	8000880 <__aeabi_ddiv>
 801046a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801046e:	4da2      	ldr	r5, [pc, #648]	@ (80106f8 <_dtoa_r+0x5c0>)
 8010470:	b954      	cbnz	r4, 8010488 <_dtoa_r+0x350>
 8010472:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010476:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801047a:	f7f0 fa01 	bl	8000880 <__aeabi_ddiv>
 801047e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010482:	e028      	b.n	80104d6 <_dtoa_r+0x39e>
 8010484:	2602      	movs	r6, #2
 8010486:	e7f2      	b.n	801046e <_dtoa_r+0x336>
 8010488:	07e1      	lsls	r1, r4, #31
 801048a:	d508      	bpl.n	801049e <_dtoa_r+0x366>
 801048c:	3601      	adds	r6, #1
 801048e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010492:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010496:	f7f0 f8c9 	bl	800062c <__aeabi_dmul>
 801049a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801049e:	1064      	asrs	r4, r4, #1
 80104a0:	3508      	adds	r5, #8
 80104a2:	e7e5      	b.n	8010470 <_dtoa_r+0x338>
 80104a4:	f000 80d2 	beq.w	801064c <_dtoa_r+0x514>
 80104a8:	427c      	negs	r4, r7
 80104aa:	4b92      	ldr	r3, [pc, #584]	@ (80106f4 <_dtoa_r+0x5bc>)
 80104ac:	4d92      	ldr	r5, [pc, #584]	@ (80106f8 <_dtoa_r+0x5c0>)
 80104ae:	2602      	movs	r6, #2
 80104b0:	f004 020f 	and.w	r2, r4, #15
 80104b4:	1124      	asrs	r4, r4, #4
 80104b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80104ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80104be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104c2:	f7f0 f8b3 	bl	800062c <__aeabi_dmul>
 80104c6:	2300      	movs	r3, #0
 80104c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80104cc:	2c00      	cmp	r4, #0
 80104ce:	f040 80b2 	bne.w	8010636 <_dtoa_r+0x4fe>
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d1d3      	bne.n	801047e <_dtoa_r+0x346>
 80104d6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80104d8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	f000 80b7 	beq.w	8010650 <_dtoa_r+0x518>
 80104e2:	2200      	movs	r2, #0
 80104e4:	4b85      	ldr	r3, [pc, #532]	@ (80106fc <_dtoa_r+0x5c4>)
 80104e6:	4620      	mov	r0, r4
 80104e8:	4629      	mov	r1, r5
 80104ea:	f7f0 fb11 	bl	8000b10 <__aeabi_dcmplt>
 80104ee:	2800      	cmp	r0, #0
 80104f0:	f000 80ae 	beq.w	8010650 <_dtoa_r+0x518>
 80104f4:	9b07      	ldr	r3, [sp, #28]
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	f000 80aa 	beq.w	8010650 <_dtoa_r+0x518>
 80104fc:	9b00      	ldr	r3, [sp, #0]
 80104fe:	2b00      	cmp	r3, #0
 8010500:	dd37      	ble.n	8010572 <_dtoa_r+0x43a>
 8010502:	1e7b      	subs	r3, r7, #1
 8010504:	4620      	mov	r0, r4
 8010506:	2200      	movs	r2, #0
 8010508:	4629      	mov	r1, r5
 801050a:	9304      	str	r3, [sp, #16]
 801050c:	3601      	adds	r6, #1
 801050e:	4b7c      	ldr	r3, [pc, #496]	@ (8010700 <_dtoa_r+0x5c8>)
 8010510:	f7f0 f88c 	bl	800062c <__aeabi_dmul>
 8010514:	9c00      	ldr	r4, [sp, #0]
 8010516:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801051a:	4630      	mov	r0, r6
 801051c:	f7f0 f81c 	bl	8000558 <__aeabi_i2d>
 8010520:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010524:	f7f0 f882 	bl	800062c <__aeabi_dmul>
 8010528:	2200      	movs	r2, #0
 801052a:	4b76      	ldr	r3, [pc, #472]	@ (8010704 <_dtoa_r+0x5cc>)
 801052c:	f7ef fec8 	bl	80002c0 <__adddf3>
 8010530:	4605      	mov	r5, r0
 8010532:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010536:	2c00      	cmp	r4, #0
 8010538:	f040 808d 	bne.w	8010656 <_dtoa_r+0x51e>
 801053c:	2200      	movs	r2, #0
 801053e:	4b72      	ldr	r3, [pc, #456]	@ (8010708 <_dtoa_r+0x5d0>)
 8010540:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010544:	f7ef feba 	bl	80002bc <__aeabi_dsub>
 8010548:	4602      	mov	r2, r0
 801054a:	460b      	mov	r3, r1
 801054c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010550:	462a      	mov	r2, r5
 8010552:	4633      	mov	r3, r6
 8010554:	f7f0 fafa 	bl	8000b4c <__aeabi_dcmpgt>
 8010558:	2800      	cmp	r0, #0
 801055a:	f040 828b 	bne.w	8010a74 <_dtoa_r+0x93c>
 801055e:	462a      	mov	r2, r5
 8010560:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010564:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010568:	f7f0 fad2 	bl	8000b10 <__aeabi_dcmplt>
 801056c:	2800      	cmp	r0, #0
 801056e:	f040 8128 	bne.w	80107c2 <_dtoa_r+0x68a>
 8010572:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8010576:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801057a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801057c:	2b00      	cmp	r3, #0
 801057e:	f2c0 815a 	blt.w	8010836 <_dtoa_r+0x6fe>
 8010582:	2f0e      	cmp	r7, #14
 8010584:	f300 8157 	bgt.w	8010836 <_dtoa_r+0x6fe>
 8010588:	4b5a      	ldr	r3, [pc, #360]	@ (80106f4 <_dtoa_r+0x5bc>)
 801058a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801058e:	ed93 7b00 	vldr	d7, [r3]
 8010592:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010594:	2b00      	cmp	r3, #0
 8010596:	ed8d 7b00 	vstr	d7, [sp]
 801059a:	da03      	bge.n	80105a4 <_dtoa_r+0x46c>
 801059c:	9b07      	ldr	r3, [sp, #28]
 801059e:	2b00      	cmp	r3, #0
 80105a0:	f340 8101 	ble.w	80107a6 <_dtoa_r+0x66e>
 80105a4:	4656      	mov	r6, sl
 80105a6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80105aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80105ae:	4620      	mov	r0, r4
 80105b0:	4629      	mov	r1, r5
 80105b2:	f7f0 f965 	bl	8000880 <__aeabi_ddiv>
 80105b6:	f7f0 fae9 	bl	8000b8c <__aeabi_d2iz>
 80105ba:	4680      	mov	r8, r0
 80105bc:	f7ef ffcc 	bl	8000558 <__aeabi_i2d>
 80105c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80105c4:	f7f0 f832 	bl	800062c <__aeabi_dmul>
 80105c8:	4602      	mov	r2, r0
 80105ca:	4620      	mov	r0, r4
 80105cc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80105d0:	460b      	mov	r3, r1
 80105d2:	4629      	mov	r1, r5
 80105d4:	f7ef fe72 	bl	80002bc <__aeabi_dsub>
 80105d8:	9d07      	ldr	r5, [sp, #28]
 80105da:	f806 4b01 	strb.w	r4, [r6], #1
 80105de:	eba6 040a 	sub.w	r4, r6, sl
 80105e2:	4602      	mov	r2, r0
 80105e4:	460b      	mov	r3, r1
 80105e6:	42a5      	cmp	r5, r4
 80105e8:	f040 8117 	bne.w	801081a <_dtoa_r+0x6e2>
 80105ec:	f7ef fe68 	bl	80002c0 <__adddf3>
 80105f0:	4604      	mov	r4, r0
 80105f2:	460d      	mov	r5, r1
 80105f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80105f8:	f7f0 faa8 	bl	8000b4c <__aeabi_dcmpgt>
 80105fc:	2800      	cmp	r0, #0
 80105fe:	f040 80f9 	bne.w	80107f4 <_dtoa_r+0x6bc>
 8010602:	4620      	mov	r0, r4
 8010604:	4629      	mov	r1, r5
 8010606:	e9dd 2300 	ldrd	r2, r3, [sp]
 801060a:	f7f0 fa77 	bl	8000afc <__aeabi_dcmpeq>
 801060e:	b118      	cbz	r0, 8010618 <_dtoa_r+0x4e0>
 8010610:	f018 0f01 	tst.w	r8, #1
 8010614:	f040 80ee 	bne.w	80107f4 <_dtoa_r+0x6bc>
 8010618:	4649      	mov	r1, r9
 801061a:	4658      	mov	r0, fp
 801061c:	f000 fbda 	bl	8010dd4 <_Bfree>
 8010620:	2300      	movs	r3, #0
 8010622:	3701      	adds	r7, #1
 8010624:	7033      	strb	r3, [r6, #0]
 8010626:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010628:	601f      	str	r7, [r3, #0]
 801062a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801062c:	2b00      	cmp	r3, #0
 801062e:	f000 831d 	beq.w	8010c6c <_dtoa_r+0xb34>
 8010632:	601e      	str	r6, [r3, #0]
 8010634:	e31a      	b.n	8010c6c <_dtoa_r+0xb34>
 8010636:	07e2      	lsls	r2, r4, #31
 8010638:	d505      	bpl.n	8010646 <_dtoa_r+0x50e>
 801063a:	3601      	adds	r6, #1
 801063c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010640:	f7ef fff4 	bl	800062c <__aeabi_dmul>
 8010644:	2301      	movs	r3, #1
 8010646:	1064      	asrs	r4, r4, #1
 8010648:	3508      	adds	r5, #8
 801064a:	e73f      	b.n	80104cc <_dtoa_r+0x394>
 801064c:	2602      	movs	r6, #2
 801064e:	e742      	b.n	80104d6 <_dtoa_r+0x39e>
 8010650:	9c07      	ldr	r4, [sp, #28]
 8010652:	9704      	str	r7, [sp, #16]
 8010654:	e761      	b.n	801051a <_dtoa_r+0x3e2>
 8010656:	4b27      	ldr	r3, [pc, #156]	@ (80106f4 <_dtoa_r+0x5bc>)
 8010658:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801065a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801065e:	4454      	add	r4, sl
 8010660:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010664:	2900      	cmp	r1, #0
 8010666:	d053      	beq.n	8010710 <_dtoa_r+0x5d8>
 8010668:	2000      	movs	r0, #0
 801066a:	4928      	ldr	r1, [pc, #160]	@ (801070c <_dtoa_r+0x5d4>)
 801066c:	f7f0 f908 	bl	8000880 <__aeabi_ddiv>
 8010670:	4633      	mov	r3, r6
 8010672:	4656      	mov	r6, sl
 8010674:	462a      	mov	r2, r5
 8010676:	f7ef fe21 	bl	80002bc <__aeabi_dsub>
 801067a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801067e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010682:	f7f0 fa83 	bl	8000b8c <__aeabi_d2iz>
 8010686:	4605      	mov	r5, r0
 8010688:	f7ef ff66 	bl	8000558 <__aeabi_i2d>
 801068c:	4602      	mov	r2, r0
 801068e:	460b      	mov	r3, r1
 8010690:	3530      	adds	r5, #48	@ 0x30
 8010692:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010696:	f7ef fe11 	bl	80002bc <__aeabi_dsub>
 801069a:	4602      	mov	r2, r0
 801069c:	460b      	mov	r3, r1
 801069e:	f806 5b01 	strb.w	r5, [r6], #1
 80106a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80106a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80106aa:	f7f0 fa31 	bl	8000b10 <__aeabi_dcmplt>
 80106ae:	2800      	cmp	r0, #0
 80106b0:	d171      	bne.n	8010796 <_dtoa_r+0x65e>
 80106b2:	2000      	movs	r0, #0
 80106b4:	4911      	ldr	r1, [pc, #68]	@ (80106fc <_dtoa_r+0x5c4>)
 80106b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80106ba:	f7ef fdff 	bl	80002bc <__aeabi_dsub>
 80106be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80106c2:	f7f0 fa25 	bl	8000b10 <__aeabi_dcmplt>
 80106c6:	2800      	cmp	r0, #0
 80106c8:	f040 8095 	bne.w	80107f6 <_dtoa_r+0x6be>
 80106cc:	42a6      	cmp	r6, r4
 80106ce:	f43f af50 	beq.w	8010572 <_dtoa_r+0x43a>
 80106d2:	2200      	movs	r2, #0
 80106d4:	4b0a      	ldr	r3, [pc, #40]	@ (8010700 <_dtoa_r+0x5c8>)
 80106d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80106da:	f7ef ffa7 	bl	800062c <__aeabi_dmul>
 80106de:	2200      	movs	r2, #0
 80106e0:	4b07      	ldr	r3, [pc, #28]	@ (8010700 <_dtoa_r+0x5c8>)
 80106e2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80106e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80106ea:	f7ef ff9f 	bl	800062c <__aeabi_dmul>
 80106ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80106f2:	e7c4      	b.n	801067e <_dtoa_r+0x546>
 80106f4:	08014048 	.word	0x08014048
 80106f8:	08014020 	.word	0x08014020
 80106fc:	3ff00000 	.word	0x3ff00000
 8010700:	40240000 	.word	0x40240000
 8010704:	401c0000 	.word	0x401c0000
 8010708:	40140000 	.word	0x40140000
 801070c:	3fe00000 	.word	0x3fe00000
 8010710:	4631      	mov	r1, r6
 8010712:	4656      	mov	r6, sl
 8010714:	4628      	mov	r0, r5
 8010716:	f7ef ff89 	bl	800062c <__aeabi_dmul>
 801071a:	9415      	str	r4, [sp, #84]	@ 0x54
 801071c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010720:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010724:	f7f0 fa32 	bl	8000b8c <__aeabi_d2iz>
 8010728:	4605      	mov	r5, r0
 801072a:	f7ef ff15 	bl	8000558 <__aeabi_i2d>
 801072e:	4602      	mov	r2, r0
 8010730:	3530      	adds	r5, #48	@ 0x30
 8010732:	460b      	mov	r3, r1
 8010734:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010738:	f7ef fdc0 	bl	80002bc <__aeabi_dsub>
 801073c:	f806 5b01 	strb.w	r5, [r6], #1
 8010740:	4602      	mov	r2, r0
 8010742:	460b      	mov	r3, r1
 8010744:	42a6      	cmp	r6, r4
 8010746:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801074a:	f04f 0200 	mov.w	r2, #0
 801074e:	d124      	bne.n	801079a <_dtoa_r+0x662>
 8010750:	4bac      	ldr	r3, [pc, #688]	@ (8010a04 <_dtoa_r+0x8cc>)
 8010752:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010756:	f7ef fdb3 	bl	80002c0 <__adddf3>
 801075a:	4602      	mov	r2, r0
 801075c:	460b      	mov	r3, r1
 801075e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010762:	f7f0 f9f3 	bl	8000b4c <__aeabi_dcmpgt>
 8010766:	2800      	cmp	r0, #0
 8010768:	d145      	bne.n	80107f6 <_dtoa_r+0x6be>
 801076a:	2000      	movs	r0, #0
 801076c:	49a5      	ldr	r1, [pc, #660]	@ (8010a04 <_dtoa_r+0x8cc>)
 801076e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010772:	f7ef fda3 	bl	80002bc <__aeabi_dsub>
 8010776:	4602      	mov	r2, r0
 8010778:	460b      	mov	r3, r1
 801077a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801077e:	f7f0 f9c7 	bl	8000b10 <__aeabi_dcmplt>
 8010782:	2800      	cmp	r0, #0
 8010784:	f43f aef5 	beq.w	8010572 <_dtoa_r+0x43a>
 8010788:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801078a:	1e73      	subs	r3, r6, #1
 801078c:	9315      	str	r3, [sp, #84]	@ 0x54
 801078e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010792:	2b30      	cmp	r3, #48	@ 0x30
 8010794:	d0f8      	beq.n	8010788 <_dtoa_r+0x650>
 8010796:	9f04      	ldr	r7, [sp, #16]
 8010798:	e73e      	b.n	8010618 <_dtoa_r+0x4e0>
 801079a:	4b9b      	ldr	r3, [pc, #620]	@ (8010a08 <_dtoa_r+0x8d0>)
 801079c:	f7ef ff46 	bl	800062c <__aeabi_dmul>
 80107a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80107a4:	e7bc      	b.n	8010720 <_dtoa_r+0x5e8>
 80107a6:	d10c      	bne.n	80107c2 <_dtoa_r+0x68a>
 80107a8:	2200      	movs	r2, #0
 80107aa:	4b98      	ldr	r3, [pc, #608]	@ (8010a0c <_dtoa_r+0x8d4>)
 80107ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80107b0:	f7ef ff3c 	bl	800062c <__aeabi_dmul>
 80107b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80107b8:	f7f0 f9be 	bl	8000b38 <__aeabi_dcmpge>
 80107bc:	2800      	cmp	r0, #0
 80107be:	f000 8157 	beq.w	8010a70 <_dtoa_r+0x938>
 80107c2:	2400      	movs	r4, #0
 80107c4:	4625      	mov	r5, r4
 80107c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80107c8:	4656      	mov	r6, sl
 80107ca:	43db      	mvns	r3, r3
 80107cc:	9304      	str	r3, [sp, #16]
 80107ce:	2700      	movs	r7, #0
 80107d0:	4621      	mov	r1, r4
 80107d2:	4658      	mov	r0, fp
 80107d4:	f000 fafe 	bl	8010dd4 <_Bfree>
 80107d8:	2d00      	cmp	r5, #0
 80107da:	d0dc      	beq.n	8010796 <_dtoa_r+0x65e>
 80107dc:	b12f      	cbz	r7, 80107ea <_dtoa_r+0x6b2>
 80107de:	42af      	cmp	r7, r5
 80107e0:	d003      	beq.n	80107ea <_dtoa_r+0x6b2>
 80107e2:	4639      	mov	r1, r7
 80107e4:	4658      	mov	r0, fp
 80107e6:	f000 faf5 	bl	8010dd4 <_Bfree>
 80107ea:	4629      	mov	r1, r5
 80107ec:	4658      	mov	r0, fp
 80107ee:	f000 faf1 	bl	8010dd4 <_Bfree>
 80107f2:	e7d0      	b.n	8010796 <_dtoa_r+0x65e>
 80107f4:	9704      	str	r7, [sp, #16]
 80107f6:	4633      	mov	r3, r6
 80107f8:	461e      	mov	r6, r3
 80107fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80107fe:	2a39      	cmp	r2, #57	@ 0x39
 8010800:	d107      	bne.n	8010812 <_dtoa_r+0x6da>
 8010802:	459a      	cmp	sl, r3
 8010804:	d1f8      	bne.n	80107f8 <_dtoa_r+0x6c0>
 8010806:	9a04      	ldr	r2, [sp, #16]
 8010808:	3201      	adds	r2, #1
 801080a:	9204      	str	r2, [sp, #16]
 801080c:	2230      	movs	r2, #48	@ 0x30
 801080e:	f88a 2000 	strb.w	r2, [sl]
 8010812:	781a      	ldrb	r2, [r3, #0]
 8010814:	3201      	adds	r2, #1
 8010816:	701a      	strb	r2, [r3, #0]
 8010818:	e7bd      	b.n	8010796 <_dtoa_r+0x65e>
 801081a:	2200      	movs	r2, #0
 801081c:	4b7a      	ldr	r3, [pc, #488]	@ (8010a08 <_dtoa_r+0x8d0>)
 801081e:	f7ef ff05 	bl	800062c <__aeabi_dmul>
 8010822:	2200      	movs	r2, #0
 8010824:	2300      	movs	r3, #0
 8010826:	4604      	mov	r4, r0
 8010828:	460d      	mov	r5, r1
 801082a:	f7f0 f967 	bl	8000afc <__aeabi_dcmpeq>
 801082e:	2800      	cmp	r0, #0
 8010830:	f43f aebb 	beq.w	80105aa <_dtoa_r+0x472>
 8010834:	e6f0      	b.n	8010618 <_dtoa_r+0x4e0>
 8010836:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010838:	2a00      	cmp	r2, #0
 801083a:	f000 80db 	beq.w	80109f4 <_dtoa_r+0x8bc>
 801083e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010840:	2a01      	cmp	r2, #1
 8010842:	f300 80bf 	bgt.w	80109c4 <_dtoa_r+0x88c>
 8010846:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010848:	2a00      	cmp	r2, #0
 801084a:	f000 80b7 	beq.w	80109bc <_dtoa_r+0x884>
 801084e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010852:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010854:	4646      	mov	r6, r8
 8010856:	9a08      	ldr	r2, [sp, #32]
 8010858:	2101      	movs	r1, #1
 801085a:	4658      	mov	r0, fp
 801085c:	4498      	add	r8, r3
 801085e:	441a      	add	r2, r3
 8010860:	9208      	str	r2, [sp, #32]
 8010862:	f000 fbb7 	bl	8010fd4 <__i2b>
 8010866:	4605      	mov	r5, r0
 8010868:	b15e      	cbz	r6, 8010882 <_dtoa_r+0x74a>
 801086a:	9b08      	ldr	r3, [sp, #32]
 801086c:	2b00      	cmp	r3, #0
 801086e:	dd08      	ble.n	8010882 <_dtoa_r+0x74a>
 8010870:	42b3      	cmp	r3, r6
 8010872:	9a08      	ldr	r2, [sp, #32]
 8010874:	bfa8      	it	ge
 8010876:	4633      	movge	r3, r6
 8010878:	eba8 0803 	sub.w	r8, r8, r3
 801087c:	1af6      	subs	r6, r6, r3
 801087e:	1ad3      	subs	r3, r2, r3
 8010880:	9308      	str	r3, [sp, #32]
 8010882:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010884:	b1f3      	cbz	r3, 80108c4 <_dtoa_r+0x78c>
 8010886:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010888:	2b00      	cmp	r3, #0
 801088a:	f000 80b7 	beq.w	80109fc <_dtoa_r+0x8c4>
 801088e:	b18c      	cbz	r4, 80108b4 <_dtoa_r+0x77c>
 8010890:	4629      	mov	r1, r5
 8010892:	4622      	mov	r2, r4
 8010894:	4658      	mov	r0, fp
 8010896:	f000 fc5d 	bl	8011154 <__pow5mult>
 801089a:	464a      	mov	r2, r9
 801089c:	4601      	mov	r1, r0
 801089e:	4605      	mov	r5, r0
 80108a0:	4658      	mov	r0, fp
 80108a2:	f000 fbad 	bl	8011000 <__multiply>
 80108a6:	4649      	mov	r1, r9
 80108a8:	9004      	str	r0, [sp, #16]
 80108aa:	4658      	mov	r0, fp
 80108ac:	f000 fa92 	bl	8010dd4 <_Bfree>
 80108b0:	9b04      	ldr	r3, [sp, #16]
 80108b2:	4699      	mov	r9, r3
 80108b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80108b6:	1b1a      	subs	r2, r3, r4
 80108b8:	d004      	beq.n	80108c4 <_dtoa_r+0x78c>
 80108ba:	4649      	mov	r1, r9
 80108bc:	4658      	mov	r0, fp
 80108be:	f000 fc49 	bl	8011154 <__pow5mult>
 80108c2:	4681      	mov	r9, r0
 80108c4:	2101      	movs	r1, #1
 80108c6:	4658      	mov	r0, fp
 80108c8:	f000 fb84 	bl	8010fd4 <__i2b>
 80108cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80108ce:	4604      	mov	r4, r0
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	f000 81cf 	beq.w	8010c74 <_dtoa_r+0xb3c>
 80108d6:	461a      	mov	r2, r3
 80108d8:	4601      	mov	r1, r0
 80108da:	4658      	mov	r0, fp
 80108dc:	f000 fc3a 	bl	8011154 <__pow5mult>
 80108e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108e2:	4604      	mov	r4, r0
 80108e4:	2b01      	cmp	r3, #1
 80108e6:	f300 8095 	bgt.w	8010a14 <_dtoa_r+0x8dc>
 80108ea:	9b02      	ldr	r3, [sp, #8]
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	f040 8087 	bne.w	8010a00 <_dtoa_r+0x8c8>
 80108f2:	9b03      	ldr	r3, [sp, #12]
 80108f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	f040 8089 	bne.w	8010a10 <_dtoa_r+0x8d8>
 80108fe:	9b03      	ldr	r3, [sp, #12]
 8010900:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010904:	0d1b      	lsrs	r3, r3, #20
 8010906:	051b      	lsls	r3, r3, #20
 8010908:	b12b      	cbz	r3, 8010916 <_dtoa_r+0x7de>
 801090a:	9b08      	ldr	r3, [sp, #32]
 801090c:	f108 0801 	add.w	r8, r8, #1
 8010910:	3301      	adds	r3, #1
 8010912:	9308      	str	r3, [sp, #32]
 8010914:	2301      	movs	r3, #1
 8010916:	930a      	str	r3, [sp, #40]	@ 0x28
 8010918:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801091a:	2b00      	cmp	r3, #0
 801091c:	f000 81b0 	beq.w	8010c80 <_dtoa_r+0xb48>
 8010920:	6923      	ldr	r3, [r4, #16]
 8010922:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010926:	6918      	ldr	r0, [r3, #16]
 8010928:	f000 fb08 	bl	8010f3c <__hi0bits>
 801092c:	f1c0 0020 	rsb	r0, r0, #32
 8010930:	9b08      	ldr	r3, [sp, #32]
 8010932:	4418      	add	r0, r3
 8010934:	f010 001f 	ands.w	r0, r0, #31
 8010938:	d077      	beq.n	8010a2a <_dtoa_r+0x8f2>
 801093a:	f1c0 0320 	rsb	r3, r0, #32
 801093e:	2b04      	cmp	r3, #4
 8010940:	dd6b      	ble.n	8010a1a <_dtoa_r+0x8e2>
 8010942:	f1c0 001c 	rsb	r0, r0, #28
 8010946:	9b08      	ldr	r3, [sp, #32]
 8010948:	4480      	add	r8, r0
 801094a:	4403      	add	r3, r0
 801094c:	4406      	add	r6, r0
 801094e:	9308      	str	r3, [sp, #32]
 8010950:	f1b8 0f00 	cmp.w	r8, #0
 8010954:	dd05      	ble.n	8010962 <_dtoa_r+0x82a>
 8010956:	4649      	mov	r1, r9
 8010958:	4642      	mov	r2, r8
 801095a:	4658      	mov	r0, fp
 801095c:	f000 fc54 	bl	8011208 <__lshift>
 8010960:	4681      	mov	r9, r0
 8010962:	9b08      	ldr	r3, [sp, #32]
 8010964:	2b00      	cmp	r3, #0
 8010966:	dd05      	ble.n	8010974 <_dtoa_r+0x83c>
 8010968:	4621      	mov	r1, r4
 801096a:	461a      	mov	r2, r3
 801096c:	4658      	mov	r0, fp
 801096e:	f000 fc4b 	bl	8011208 <__lshift>
 8010972:	4604      	mov	r4, r0
 8010974:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010976:	2b00      	cmp	r3, #0
 8010978:	d059      	beq.n	8010a2e <_dtoa_r+0x8f6>
 801097a:	4621      	mov	r1, r4
 801097c:	4648      	mov	r0, r9
 801097e:	f000 fcaf 	bl	80112e0 <__mcmp>
 8010982:	2800      	cmp	r0, #0
 8010984:	da53      	bge.n	8010a2e <_dtoa_r+0x8f6>
 8010986:	1e7b      	subs	r3, r7, #1
 8010988:	4649      	mov	r1, r9
 801098a:	220a      	movs	r2, #10
 801098c:	4658      	mov	r0, fp
 801098e:	9304      	str	r3, [sp, #16]
 8010990:	2300      	movs	r3, #0
 8010992:	f000 fa41 	bl	8010e18 <__multadd>
 8010996:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010998:	4681      	mov	r9, r0
 801099a:	2b00      	cmp	r3, #0
 801099c:	f000 8172 	beq.w	8010c84 <_dtoa_r+0xb4c>
 80109a0:	2300      	movs	r3, #0
 80109a2:	4629      	mov	r1, r5
 80109a4:	220a      	movs	r2, #10
 80109a6:	4658      	mov	r0, fp
 80109a8:	f000 fa36 	bl	8010e18 <__multadd>
 80109ac:	9b00      	ldr	r3, [sp, #0]
 80109ae:	4605      	mov	r5, r0
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	dc67      	bgt.n	8010a84 <_dtoa_r+0x94c>
 80109b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109b6:	2b02      	cmp	r3, #2
 80109b8:	dc41      	bgt.n	8010a3e <_dtoa_r+0x906>
 80109ba:	e063      	b.n	8010a84 <_dtoa_r+0x94c>
 80109bc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80109be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80109c2:	e746      	b.n	8010852 <_dtoa_r+0x71a>
 80109c4:	9b07      	ldr	r3, [sp, #28]
 80109c6:	1e5c      	subs	r4, r3, #1
 80109c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80109ca:	42a3      	cmp	r3, r4
 80109cc:	bfb7      	itett	lt
 80109ce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80109d0:	1b1c      	subge	r4, r3, r4
 80109d2:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80109d4:	1ae3      	sublt	r3, r4, r3
 80109d6:	bfbe      	ittt	lt
 80109d8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80109da:	2400      	movlt	r4, #0
 80109dc:	18d2      	addlt	r2, r2, r3
 80109de:	9b07      	ldr	r3, [sp, #28]
 80109e0:	bfb8      	it	lt
 80109e2:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	bfb5      	itete	lt
 80109e8:	eba8 0603 	sublt.w	r6, r8, r3
 80109ec:	4646      	movge	r6, r8
 80109ee:	2300      	movlt	r3, #0
 80109f0:	9b07      	ldrge	r3, [sp, #28]
 80109f2:	e730      	b.n	8010856 <_dtoa_r+0x71e>
 80109f4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80109f6:	4646      	mov	r6, r8
 80109f8:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80109fa:	e735      	b.n	8010868 <_dtoa_r+0x730>
 80109fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80109fe:	e75c      	b.n	80108ba <_dtoa_r+0x782>
 8010a00:	2300      	movs	r3, #0
 8010a02:	e788      	b.n	8010916 <_dtoa_r+0x7de>
 8010a04:	3fe00000 	.word	0x3fe00000
 8010a08:	40240000 	.word	0x40240000
 8010a0c:	40140000 	.word	0x40140000
 8010a10:	9b02      	ldr	r3, [sp, #8]
 8010a12:	e780      	b.n	8010916 <_dtoa_r+0x7de>
 8010a14:	2300      	movs	r3, #0
 8010a16:	930a      	str	r3, [sp, #40]	@ 0x28
 8010a18:	e782      	b.n	8010920 <_dtoa_r+0x7e8>
 8010a1a:	d099      	beq.n	8010950 <_dtoa_r+0x818>
 8010a1c:	331c      	adds	r3, #28
 8010a1e:	9a08      	ldr	r2, [sp, #32]
 8010a20:	441a      	add	r2, r3
 8010a22:	4498      	add	r8, r3
 8010a24:	441e      	add	r6, r3
 8010a26:	9208      	str	r2, [sp, #32]
 8010a28:	e792      	b.n	8010950 <_dtoa_r+0x818>
 8010a2a:	4603      	mov	r3, r0
 8010a2c:	e7f6      	b.n	8010a1c <_dtoa_r+0x8e4>
 8010a2e:	9b07      	ldr	r3, [sp, #28]
 8010a30:	9704      	str	r7, [sp, #16]
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	dc20      	bgt.n	8010a78 <_dtoa_r+0x940>
 8010a36:	9300      	str	r3, [sp, #0]
 8010a38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a3a:	2b02      	cmp	r3, #2
 8010a3c:	dd1e      	ble.n	8010a7c <_dtoa_r+0x944>
 8010a3e:	9b00      	ldr	r3, [sp, #0]
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	f47f aec0 	bne.w	80107c6 <_dtoa_r+0x68e>
 8010a46:	4621      	mov	r1, r4
 8010a48:	2205      	movs	r2, #5
 8010a4a:	4658      	mov	r0, fp
 8010a4c:	f000 f9e4 	bl	8010e18 <__multadd>
 8010a50:	4601      	mov	r1, r0
 8010a52:	4604      	mov	r4, r0
 8010a54:	4648      	mov	r0, r9
 8010a56:	f000 fc43 	bl	80112e0 <__mcmp>
 8010a5a:	2800      	cmp	r0, #0
 8010a5c:	f77f aeb3 	ble.w	80107c6 <_dtoa_r+0x68e>
 8010a60:	2331      	movs	r3, #49	@ 0x31
 8010a62:	4656      	mov	r6, sl
 8010a64:	f806 3b01 	strb.w	r3, [r6], #1
 8010a68:	9b04      	ldr	r3, [sp, #16]
 8010a6a:	3301      	adds	r3, #1
 8010a6c:	9304      	str	r3, [sp, #16]
 8010a6e:	e6ae      	b.n	80107ce <_dtoa_r+0x696>
 8010a70:	9c07      	ldr	r4, [sp, #28]
 8010a72:	9704      	str	r7, [sp, #16]
 8010a74:	4625      	mov	r5, r4
 8010a76:	e7f3      	b.n	8010a60 <_dtoa_r+0x928>
 8010a78:	9b07      	ldr	r3, [sp, #28]
 8010a7a:	9300      	str	r3, [sp, #0]
 8010a7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	f000 8104 	beq.w	8010c8c <_dtoa_r+0xb54>
 8010a84:	2e00      	cmp	r6, #0
 8010a86:	dd05      	ble.n	8010a94 <_dtoa_r+0x95c>
 8010a88:	4629      	mov	r1, r5
 8010a8a:	4632      	mov	r2, r6
 8010a8c:	4658      	mov	r0, fp
 8010a8e:	f000 fbbb 	bl	8011208 <__lshift>
 8010a92:	4605      	mov	r5, r0
 8010a94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d05a      	beq.n	8010b50 <_dtoa_r+0xa18>
 8010a9a:	6869      	ldr	r1, [r5, #4]
 8010a9c:	4658      	mov	r0, fp
 8010a9e:	f000 f959 	bl	8010d54 <_Balloc>
 8010aa2:	4606      	mov	r6, r0
 8010aa4:	b928      	cbnz	r0, 8010ab2 <_dtoa_r+0x97a>
 8010aa6:	4b84      	ldr	r3, [pc, #528]	@ (8010cb8 <_dtoa_r+0xb80>)
 8010aa8:	4602      	mov	r2, r0
 8010aaa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010aae:	f7ff bb5a 	b.w	8010166 <_dtoa_r+0x2e>
 8010ab2:	692a      	ldr	r2, [r5, #16]
 8010ab4:	f105 010c 	add.w	r1, r5, #12
 8010ab8:	300c      	adds	r0, #12
 8010aba:	3202      	adds	r2, #2
 8010abc:	0092      	lsls	r2, r2, #2
 8010abe:	f7ff fa9a 	bl	800fff6 <memcpy>
 8010ac2:	2201      	movs	r2, #1
 8010ac4:	4631      	mov	r1, r6
 8010ac6:	4658      	mov	r0, fp
 8010ac8:	f000 fb9e 	bl	8011208 <__lshift>
 8010acc:	f10a 0301 	add.w	r3, sl, #1
 8010ad0:	462f      	mov	r7, r5
 8010ad2:	4605      	mov	r5, r0
 8010ad4:	9307      	str	r3, [sp, #28]
 8010ad6:	9b00      	ldr	r3, [sp, #0]
 8010ad8:	4453      	add	r3, sl
 8010ada:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010adc:	9b02      	ldr	r3, [sp, #8]
 8010ade:	f003 0301 	and.w	r3, r3, #1
 8010ae2:	930a      	str	r3, [sp, #40]	@ 0x28
 8010ae4:	9b07      	ldr	r3, [sp, #28]
 8010ae6:	4621      	mov	r1, r4
 8010ae8:	4648      	mov	r0, r9
 8010aea:	3b01      	subs	r3, #1
 8010aec:	9300      	str	r3, [sp, #0]
 8010aee:	f7ff fa95 	bl	801001c <quorem>
 8010af2:	4639      	mov	r1, r7
 8010af4:	9002      	str	r0, [sp, #8]
 8010af6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8010afa:	4648      	mov	r0, r9
 8010afc:	f000 fbf0 	bl	80112e0 <__mcmp>
 8010b00:	462a      	mov	r2, r5
 8010b02:	9008      	str	r0, [sp, #32]
 8010b04:	4621      	mov	r1, r4
 8010b06:	4658      	mov	r0, fp
 8010b08:	f000 fc06 	bl	8011318 <__mdiff>
 8010b0c:	68c2      	ldr	r2, [r0, #12]
 8010b0e:	4606      	mov	r6, r0
 8010b10:	bb02      	cbnz	r2, 8010b54 <_dtoa_r+0xa1c>
 8010b12:	4601      	mov	r1, r0
 8010b14:	4648      	mov	r0, r9
 8010b16:	f000 fbe3 	bl	80112e0 <__mcmp>
 8010b1a:	4602      	mov	r2, r0
 8010b1c:	4631      	mov	r1, r6
 8010b1e:	4658      	mov	r0, fp
 8010b20:	920e      	str	r2, [sp, #56]	@ 0x38
 8010b22:	f000 f957 	bl	8010dd4 <_Bfree>
 8010b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b28:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010b2a:	9e07      	ldr	r6, [sp, #28]
 8010b2c:	ea43 0102 	orr.w	r1, r3, r2
 8010b30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b32:	4319      	orrs	r1, r3
 8010b34:	d110      	bne.n	8010b58 <_dtoa_r+0xa20>
 8010b36:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010b3a:	d029      	beq.n	8010b90 <_dtoa_r+0xa58>
 8010b3c:	9b08      	ldr	r3, [sp, #32]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	dd02      	ble.n	8010b48 <_dtoa_r+0xa10>
 8010b42:	9b02      	ldr	r3, [sp, #8]
 8010b44:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8010b48:	9b00      	ldr	r3, [sp, #0]
 8010b4a:	f883 8000 	strb.w	r8, [r3]
 8010b4e:	e63f      	b.n	80107d0 <_dtoa_r+0x698>
 8010b50:	4628      	mov	r0, r5
 8010b52:	e7bb      	b.n	8010acc <_dtoa_r+0x994>
 8010b54:	2201      	movs	r2, #1
 8010b56:	e7e1      	b.n	8010b1c <_dtoa_r+0x9e4>
 8010b58:	9b08      	ldr	r3, [sp, #32]
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	db04      	blt.n	8010b68 <_dtoa_r+0xa30>
 8010b5e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010b60:	430b      	orrs	r3, r1
 8010b62:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010b64:	430b      	orrs	r3, r1
 8010b66:	d120      	bne.n	8010baa <_dtoa_r+0xa72>
 8010b68:	2a00      	cmp	r2, #0
 8010b6a:	dded      	ble.n	8010b48 <_dtoa_r+0xa10>
 8010b6c:	4649      	mov	r1, r9
 8010b6e:	2201      	movs	r2, #1
 8010b70:	4658      	mov	r0, fp
 8010b72:	f000 fb49 	bl	8011208 <__lshift>
 8010b76:	4621      	mov	r1, r4
 8010b78:	4681      	mov	r9, r0
 8010b7a:	f000 fbb1 	bl	80112e0 <__mcmp>
 8010b7e:	2800      	cmp	r0, #0
 8010b80:	dc03      	bgt.n	8010b8a <_dtoa_r+0xa52>
 8010b82:	d1e1      	bne.n	8010b48 <_dtoa_r+0xa10>
 8010b84:	f018 0f01 	tst.w	r8, #1
 8010b88:	d0de      	beq.n	8010b48 <_dtoa_r+0xa10>
 8010b8a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010b8e:	d1d8      	bne.n	8010b42 <_dtoa_r+0xa0a>
 8010b90:	2339      	movs	r3, #57	@ 0x39
 8010b92:	9a00      	ldr	r2, [sp, #0]
 8010b94:	7013      	strb	r3, [r2, #0]
 8010b96:	4633      	mov	r3, r6
 8010b98:	461e      	mov	r6, r3
 8010b9a:	3b01      	subs	r3, #1
 8010b9c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010ba0:	2a39      	cmp	r2, #57	@ 0x39
 8010ba2:	d052      	beq.n	8010c4a <_dtoa_r+0xb12>
 8010ba4:	3201      	adds	r2, #1
 8010ba6:	701a      	strb	r2, [r3, #0]
 8010ba8:	e612      	b.n	80107d0 <_dtoa_r+0x698>
 8010baa:	2a00      	cmp	r2, #0
 8010bac:	dd07      	ble.n	8010bbe <_dtoa_r+0xa86>
 8010bae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010bb2:	d0ed      	beq.n	8010b90 <_dtoa_r+0xa58>
 8010bb4:	f108 0301 	add.w	r3, r8, #1
 8010bb8:	9a00      	ldr	r2, [sp, #0]
 8010bba:	7013      	strb	r3, [r2, #0]
 8010bbc:	e608      	b.n	80107d0 <_dtoa_r+0x698>
 8010bbe:	9b07      	ldr	r3, [sp, #28]
 8010bc0:	9a07      	ldr	r2, [sp, #28]
 8010bc2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8010bc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010bc8:	4293      	cmp	r3, r2
 8010bca:	d028      	beq.n	8010c1e <_dtoa_r+0xae6>
 8010bcc:	4649      	mov	r1, r9
 8010bce:	2300      	movs	r3, #0
 8010bd0:	220a      	movs	r2, #10
 8010bd2:	4658      	mov	r0, fp
 8010bd4:	f000 f920 	bl	8010e18 <__multadd>
 8010bd8:	42af      	cmp	r7, r5
 8010bda:	4681      	mov	r9, r0
 8010bdc:	f04f 0300 	mov.w	r3, #0
 8010be0:	f04f 020a 	mov.w	r2, #10
 8010be4:	4639      	mov	r1, r7
 8010be6:	4658      	mov	r0, fp
 8010be8:	d107      	bne.n	8010bfa <_dtoa_r+0xac2>
 8010bea:	f000 f915 	bl	8010e18 <__multadd>
 8010bee:	4607      	mov	r7, r0
 8010bf0:	4605      	mov	r5, r0
 8010bf2:	9b07      	ldr	r3, [sp, #28]
 8010bf4:	3301      	adds	r3, #1
 8010bf6:	9307      	str	r3, [sp, #28]
 8010bf8:	e774      	b.n	8010ae4 <_dtoa_r+0x9ac>
 8010bfa:	f000 f90d 	bl	8010e18 <__multadd>
 8010bfe:	4629      	mov	r1, r5
 8010c00:	4607      	mov	r7, r0
 8010c02:	2300      	movs	r3, #0
 8010c04:	220a      	movs	r2, #10
 8010c06:	4658      	mov	r0, fp
 8010c08:	f000 f906 	bl	8010e18 <__multadd>
 8010c0c:	4605      	mov	r5, r0
 8010c0e:	e7f0      	b.n	8010bf2 <_dtoa_r+0xaba>
 8010c10:	9b00      	ldr	r3, [sp, #0]
 8010c12:	2700      	movs	r7, #0
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	bfcc      	ite	gt
 8010c18:	461e      	movgt	r6, r3
 8010c1a:	2601      	movle	r6, #1
 8010c1c:	4456      	add	r6, sl
 8010c1e:	4649      	mov	r1, r9
 8010c20:	2201      	movs	r2, #1
 8010c22:	4658      	mov	r0, fp
 8010c24:	f000 faf0 	bl	8011208 <__lshift>
 8010c28:	4621      	mov	r1, r4
 8010c2a:	4681      	mov	r9, r0
 8010c2c:	f000 fb58 	bl	80112e0 <__mcmp>
 8010c30:	2800      	cmp	r0, #0
 8010c32:	dcb0      	bgt.n	8010b96 <_dtoa_r+0xa5e>
 8010c34:	d102      	bne.n	8010c3c <_dtoa_r+0xb04>
 8010c36:	f018 0f01 	tst.w	r8, #1
 8010c3a:	d1ac      	bne.n	8010b96 <_dtoa_r+0xa5e>
 8010c3c:	4633      	mov	r3, r6
 8010c3e:	461e      	mov	r6, r3
 8010c40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010c44:	2a30      	cmp	r2, #48	@ 0x30
 8010c46:	d0fa      	beq.n	8010c3e <_dtoa_r+0xb06>
 8010c48:	e5c2      	b.n	80107d0 <_dtoa_r+0x698>
 8010c4a:	459a      	cmp	sl, r3
 8010c4c:	d1a4      	bne.n	8010b98 <_dtoa_r+0xa60>
 8010c4e:	9b04      	ldr	r3, [sp, #16]
 8010c50:	3301      	adds	r3, #1
 8010c52:	9304      	str	r3, [sp, #16]
 8010c54:	2331      	movs	r3, #49	@ 0x31
 8010c56:	f88a 3000 	strb.w	r3, [sl]
 8010c5a:	e5b9      	b.n	80107d0 <_dtoa_r+0x698>
 8010c5c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010c5e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8010cbc <_dtoa_r+0xb84>
 8010c62:	b11b      	cbz	r3, 8010c6c <_dtoa_r+0xb34>
 8010c64:	f10a 0308 	add.w	r3, sl, #8
 8010c68:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8010c6a:	6013      	str	r3, [r2, #0]
 8010c6c:	4650      	mov	r0, sl
 8010c6e:	b019      	add	sp, #100	@ 0x64
 8010c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c76:	2b01      	cmp	r3, #1
 8010c78:	f77f ae37 	ble.w	80108ea <_dtoa_r+0x7b2>
 8010c7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010c7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010c80:	2001      	movs	r0, #1
 8010c82:	e655      	b.n	8010930 <_dtoa_r+0x7f8>
 8010c84:	9b00      	ldr	r3, [sp, #0]
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	f77f aed6 	ble.w	8010a38 <_dtoa_r+0x900>
 8010c8c:	4656      	mov	r6, sl
 8010c8e:	4621      	mov	r1, r4
 8010c90:	4648      	mov	r0, r9
 8010c92:	f7ff f9c3 	bl	801001c <quorem>
 8010c96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8010c9a:	9b00      	ldr	r3, [sp, #0]
 8010c9c:	f806 8b01 	strb.w	r8, [r6], #1
 8010ca0:	eba6 020a 	sub.w	r2, r6, sl
 8010ca4:	4293      	cmp	r3, r2
 8010ca6:	ddb3      	ble.n	8010c10 <_dtoa_r+0xad8>
 8010ca8:	4649      	mov	r1, r9
 8010caa:	2300      	movs	r3, #0
 8010cac:	220a      	movs	r2, #10
 8010cae:	4658      	mov	r0, fp
 8010cb0:	f000 f8b2 	bl	8010e18 <__multadd>
 8010cb4:	4681      	mov	r9, r0
 8010cb6:	e7ea      	b.n	8010c8e <_dtoa_r+0xb56>
 8010cb8:	08013fa7 	.word	0x08013fa7
 8010cbc:	08013f2b 	.word	0x08013f2b

08010cc0 <_free_r>:
 8010cc0:	b538      	push	{r3, r4, r5, lr}
 8010cc2:	4605      	mov	r5, r0
 8010cc4:	2900      	cmp	r1, #0
 8010cc6:	d041      	beq.n	8010d4c <_free_r+0x8c>
 8010cc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010ccc:	1f0c      	subs	r4, r1, #4
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	bfb8      	it	lt
 8010cd2:	18e4      	addlt	r4, r4, r3
 8010cd4:	f7fe f85e 	bl	800ed94 <__malloc_lock>
 8010cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8010d50 <_free_r+0x90>)
 8010cda:	6813      	ldr	r3, [r2, #0]
 8010cdc:	b933      	cbnz	r3, 8010cec <_free_r+0x2c>
 8010cde:	6063      	str	r3, [r4, #4]
 8010ce0:	6014      	str	r4, [r2, #0]
 8010ce2:	4628      	mov	r0, r5
 8010ce4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ce8:	f7fe b85a 	b.w	800eda0 <__malloc_unlock>
 8010cec:	42a3      	cmp	r3, r4
 8010cee:	d908      	bls.n	8010d02 <_free_r+0x42>
 8010cf0:	6820      	ldr	r0, [r4, #0]
 8010cf2:	1821      	adds	r1, r4, r0
 8010cf4:	428b      	cmp	r3, r1
 8010cf6:	bf01      	itttt	eq
 8010cf8:	6819      	ldreq	r1, [r3, #0]
 8010cfa:	685b      	ldreq	r3, [r3, #4]
 8010cfc:	1809      	addeq	r1, r1, r0
 8010cfe:	6021      	streq	r1, [r4, #0]
 8010d00:	e7ed      	b.n	8010cde <_free_r+0x1e>
 8010d02:	461a      	mov	r2, r3
 8010d04:	685b      	ldr	r3, [r3, #4]
 8010d06:	b10b      	cbz	r3, 8010d0c <_free_r+0x4c>
 8010d08:	42a3      	cmp	r3, r4
 8010d0a:	d9fa      	bls.n	8010d02 <_free_r+0x42>
 8010d0c:	6811      	ldr	r1, [r2, #0]
 8010d0e:	1850      	adds	r0, r2, r1
 8010d10:	42a0      	cmp	r0, r4
 8010d12:	d10b      	bne.n	8010d2c <_free_r+0x6c>
 8010d14:	6820      	ldr	r0, [r4, #0]
 8010d16:	4401      	add	r1, r0
 8010d18:	1850      	adds	r0, r2, r1
 8010d1a:	6011      	str	r1, [r2, #0]
 8010d1c:	4283      	cmp	r3, r0
 8010d1e:	d1e0      	bne.n	8010ce2 <_free_r+0x22>
 8010d20:	6818      	ldr	r0, [r3, #0]
 8010d22:	685b      	ldr	r3, [r3, #4]
 8010d24:	4408      	add	r0, r1
 8010d26:	6053      	str	r3, [r2, #4]
 8010d28:	6010      	str	r0, [r2, #0]
 8010d2a:	e7da      	b.n	8010ce2 <_free_r+0x22>
 8010d2c:	d902      	bls.n	8010d34 <_free_r+0x74>
 8010d2e:	230c      	movs	r3, #12
 8010d30:	602b      	str	r3, [r5, #0]
 8010d32:	e7d6      	b.n	8010ce2 <_free_r+0x22>
 8010d34:	6820      	ldr	r0, [r4, #0]
 8010d36:	1821      	adds	r1, r4, r0
 8010d38:	428b      	cmp	r3, r1
 8010d3a:	bf02      	ittt	eq
 8010d3c:	6819      	ldreq	r1, [r3, #0]
 8010d3e:	685b      	ldreq	r3, [r3, #4]
 8010d40:	1809      	addeq	r1, r1, r0
 8010d42:	6063      	str	r3, [r4, #4]
 8010d44:	bf08      	it	eq
 8010d46:	6021      	streq	r1, [r4, #0]
 8010d48:	6054      	str	r4, [r2, #4]
 8010d4a:	e7ca      	b.n	8010ce2 <_free_r+0x22>
 8010d4c:	bd38      	pop	{r3, r4, r5, pc}
 8010d4e:	bf00      	nop
 8010d50:	200003a4 	.word	0x200003a4

08010d54 <_Balloc>:
 8010d54:	b570      	push	{r4, r5, r6, lr}
 8010d56:	69c6      	ldr	r6, [r0, #28]
 8010d58:	4604      	mov	r4, r0
 8010d5a:	460d      	mov	r5, r1
 8010d5c:	b976      	cbnz	r6, 8010d7c <_Balloc+0x28>
 8010d5e:	2010      	movs	r0, #16
 8010d60:	f7fd ff66 	bl	800ec30 <malloc>
 8010d64:	4602      	mov	r2, r0
 8010d66:	61e0      	str	r0, [r4, #28]
 8010d68:	b920      	cbnz	r0, 8010d74 <_Balloc+0x20>
 8010d6a:	4b18      	ldr	r3, [pc, #96]	@ (8010dcc <_Balloc+0x78>)
 8010d6c:	216b      	movs	r1, #107	@ 0x6b
 8010d6e:	4818      	ldr	r0, [pc, #96]	@ (8010dd0 <_Balloc+0x7c>)
 8010d70:	f002 f8d6 	bl	8012f20 <__assert_func>
 8010d74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010d78:	6006      	str	r6, [r0, #0]
 8010d7a:	60c6      	str	r6, [r0, #12]
 8010d7c:	69e6      	ldr	r6, [r4, #28]
 8010d7e:	68f3      	ldr	r3, [r6, #12]
 8010d80:	b183      	cbz	r3, 8010da4 <_Balloc+0x50>
 8010d82:	69e3      	ldr	r3, [r4, #28]
 8010d84:	68db      	ldr	r3, [r3, #12]
 8010d86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010d8a:	b9b8      	cbnz	r0, 8010dbc <_Balloc+0x68>
 8010d8c:	2101      	movs	r1, #1
 8010d8e:	4620      	mov	r0, r4
 8010d90:	fa01 f605 	lsl.w	r6, r1, r5
 8010d94:	1d72      	adds	r2, r6, #5
 8010d96:	0092      	lsls	r2, r2, #2
 8010d98:	f002 f8e0 	bl	8012f5c <_calloc_r>
 8010d9c:	b160      	cbz	r0, 8010db8 <_Balloc+0x64>
 8010d9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010da2:	e00e      	b.n	8010dc2 <_Balloc+0x6e>
 8010da4:	2221      	movs	r2, #33	@ 0x21
 8010da6:	2104      	movs	r1, #4
 8010da8:	4620      	mov	r0, r4
 8010daa:	f002 f8d7 	bl	8012f5c <_calloc_r>
 8010dae:	69e3      	ldr	r3, [r4, #28]
 8010db0:	60f0      	str	r0, [r6, #12]
 8010db2:	68db      	ldr	r3, [r3, #12]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d1e4      	bne.n	8010d82 <_Balloc+0x2e>
 8010db8:	2000      	movs	r0, #0
 8010dba:	bd70      	pop	{r4, r5, r6, pc}
 8010dbc:	6802      	ldr	r2, [r0, #0]
 8010dbe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010dc2:	2300      	movs	r3, #0
 8010dc4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010dc8:	e7f7      	b.n	8010dba <_Balloc+0x66>
 8010dca:	bf00      	nop
 8010dcc:	08013f38 	.word	0x08013f38
 8010dd0:	08013fb8 	.word	0x08013fb8

08010dd4 <_Bfree>:
 8010dd4:	b570      	push	{r4, r5, r6, lr}
 8010dd6:	69c6      	ldr	r6, [r0, #28]
 8010dd8:	4605      	mov	r5, r0
 8010dda:	460c      	mov	r4, r1
 8010ddc:	b976      	cbnz	r6, 8010dfc <_Bfree+0x28>
 8010dde:	2010      	movs	r0, #16
 8010de0:	f7fd ff26 	bl	800ec30 <malloc>
 8010de4:	4602      	mov	r2, r0
 8010de6:	61e8      	str	r0, [r5, #28]
 8010de8:	b920      	cbnz	r0, 8010df4 <_Bfree+0x20>
 8010dea:	4b09      	ldr	r3, [pc, #36]	@ (8010e10 <_Bfree+0x3c>)
 8010dec:	218f      	movs	r1, #143	@ 0x8f
 8010dee:	4809      	ldr	r0, [pc, #36]	@ (8010e14 <_Bfree+0x40>)
 8010df0:	f002 f896 	bl	8012f20 <__assert_func>
 8010df4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010df8:	6006      	str	r6, [r0, #0]
 8010dfa:	60c6      	str	r6, [r0, #12]
 8010dfc:	b13c      	cbz	r4, 8010e0e <_Bfree+0x3a>
 8010dfe:	69eb      	ldr	r3, [r5, #28]
 8010e00:	6862      	ldr	r2, [r4, #4]
 8010e02:	68db      	ldr	r3, [r3, #12]
 8010e04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010e08:	6021      	str	r1, [r4, #0]
 8010e0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010e0e:	bd70      	pop	{r4, r5, r6, pc}
 8010e10:	08013f38 	.word	0x08013f38
 8010e14:	08013fb8 	.word	0x08013fb8

08010e18 <__multadd>:
 8010e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e1c:	f101 0c14 	add.w	ip, r1, #20
 8010e20:	4607      	mov	r7, r0
 8010e22:	460c      	mov	r4, r1
 8010e24:	461e      	mov	r6, r3
 8010e26:	690d      	ldr	r5, [r1, #16]
 8010e28:	2000      	movs	r0, #0
 8010e2a:	f8dc 3000 	ldr.w	r3, [ip]
 8010e2e:	3001      	adds	r0, #1
 8010e30:	b299      	uxth	r1, r3
 8010e32:	4285      	cmp	r5, r0
 8010e34:	fb02 6101 	mla	r1, r2, r1, r6
 8010e38:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010e3c:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8010e40:	b289      	uxth	r1, r1
 8010e42:	fb02 3306 	mla	r3, r2, r6, r3
 8010e46:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010e4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010e4e:	f84c 1b04 	str.w	r1, [ip], #4
 8010e52:	dcea      	bgt.n	8010e2a <__multadd+0x12>
 8010e54:	b30e      	cbz	r6, 8010e9a <__multadd+0x82>
 8010e56:	68a3      	ldr	r3, [r4, #8]
 8010e58:	42ab      	cmp	r3, r5
 8010e5a:	dc19      	bgt.n	8010e90 <__multadd+0x78>
 8010e5c:	6861      	ldr	r1, [r4, #4]
 8010e5e:	4638      	mov	r0, r7
 8010e60:	3101      	adds	r1, #1
 8010e62:	f7ff ff77 	bl	8010d54 <_Balloc>
 8010e66:	4680      	mov	r8, r0
 8010e68:	b928      	cbnz	r0, 8010e76 <__multadd+0x5e>
 8010e6a:	4602      	mov	r2, r0
 8010e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8010ea0 <__multadd+0x88>)
 8010e6e:	21ba      	movs	r1, #186	@ 0xba
 8010e70:	480c      	ldr	r0, [pc, #48]	@ (8010ea4 <__multadd+0x8c>)
 8010e72:	f002 f855 	bl	8012f20 <__assert_func>
 8010e76:	6922      	ldr	r2, [r4, #16]
 8010e78:	f104 010c 	add.w	r1, r4, #12
 8010e7c:	300c      	adds	r0, #12
 8010e7e:	3202      	adds	r2, #2
 8010e80:	0092      	lsls	r2, r2, #2
 8010e82:	f7ff f8b8 	bl	800fff6 <memcpy>
 8010e86:	4621      	mov	r1, r4
 8010e88:	4644      	mov	r4, r8
 8010e8a:	4638      	mov	r0, r7
 8010e8c:	f7ff ffa2 	bl	8010dd4 <_Bfree>
 8010e90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010e94:	3501      	adds	r5, #1
 8010e96:	615e      	str	r6, [r3, #20]
 8010e98:	6125      	str	r5, [r4, #16]
 8010e9a:	4620      	mov	r0, r4
 8010e9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ea0:	08013fa7 	.word	0x08013fa7
 8010ea4:	08013fb8 	.word	0x08013fb8

08010ea8 <__s2b>:
 8010ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010eac:	4615      	mov	r5, r2
 8010eae:	461f      	mov	r7, r3
 8010eb0:	2209      	movs	r2, #9
 8010eb2:	3308      	adds	r3, #8
 8010eb4:	460c      	mov	r4, r1
 8010eb6:	4606      	mov	r6, r0
 8010eb8:	2100      	movs	r1, #0
 8010eba:	fb93 f3f2 	sdiv	r3, r3, r2
 8010ebe:	2201      	movs	r2, #1
 8010ec0:	429a      	cmp	r2, r3
 8010ec2:	db09      	blt.n	8010ed8 <__s2b+0x30>
 8010ec4:	4630      	mov	r0, r6
 8010ec6:	f7ff ff45 	bl	8010d54 <_Balloc>
 8010eca:	b940      	cbnz	r0, 8010ede <__s2b+0x36>
 8010ecc:	4602      	mov	r2, r0
 8010ece:	4b19      	ldr	r3, [pc, #100]	@ (8010f34 <__s2b+0x8c>)
 8010ed0:	21d3      	movs	r1, #211	@ 0xd3
 8010ed2:	4819      	ldr	r0, [pc, #100]	@ (8010f38 <__s2b+0x90>)
 8010ed4:	f002 f824 	bl	8012f20 <__assert_func>
 8010ed8:	0052      	lsls	r2, r2, #1
 8010eda:	3101      	adds	r1, #1
 8010edc:	e7f0      	b.n	8010ec0 <__s2b+0x18>
 8010ede:	9b08      	ldr	r3, [sp, #32]
 8010ee0:	2d09      	cmp	r5, #9
 8010ee2:	6143      	str	r3, [r0, #20]
 8010ee4:	f04f 0301 	mov.w	r3, #1
 8010ee8:	6103      	str	r3, [r0, #16]
 8010eea:	dd16      	ble.n	8010f1a <__s2b+0x72>
 8010eec:	f104 0909 	add.w	r9, r4, #9
 8010ef0:	442c      	add	r4, r5
 8010ef2:	46c8      	mov	r8, r9
 8010ef4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010ef8:	4601      	mov	r1, r0
 8010efa:	220a      	movs	r2, #10
 8010efc:	4630      	mov	r0, r6
 8010efe:	3b30      	subs	r3, #48	@ 0x30
 8010f00:	f7ff ff8a 	bl	8010e18 <__multadd>
 8010f04:	45a0      	cmp	r8, r4
 8010f06:	d1f5      	bne.n	8010ef4 <__s2b+0x4c>
 8010f08:	f1a5 0408 	sub.w	r4, r5, #8
 8010f0c:	444c      	add	r4, r9
 8010f0e:	1b2d      	subs	r5, r5, r4
 8010f10:	1963      	adds	r3, r4, r5
 8010f12:	42bb      	cmp	r3, r7
 8010f14:	db04      	blt.n	8010f20 <__s2b+0x78>
 8010f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f1a:	340a      	adds	r4, #10
 8010f1c:	2509      	movs	r5, #9
 8010f1e:	e7f6      	b.n	8010f0e <__s2b+0x66>
 8010f20:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010f24:	4601      	mov	r1, r0
 8010f26:	220a      	movs	r2, #10
 8010f28:	4630      	mov	r0, r6
 8010f2a:	3b30      	subs	r3, #48	@ 0x30
 8010f2c:	f7ff ff74 	bl	8010e18 <__multadd>
 8010f30:	e7ee      	b.n	8010f10 <__s2b+0x68>
 8010f32:	bf00      	nop
 8010f34:	08013fa7 	.word	0x08013fa7
 8010f38:	08013fb8 	.word	0x08013fb8

08010f3c <__hi0bits>:
 8010f3c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010f40:	4603      	mov	r3, r0
 8010f42:	bf36      	itet	cc
 8010f44:	0403      	lslcc	r3, r0, #16
 8010f46:	2000      	movcs	r0, #0
 8010f48:	2010      	movcc	r0, #16
 8010f4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010f4e:	bf3c      	itt	cc
 8010f50:	021b      	lslcc	r3, r3, #8
 8010f52:	3008      	addcc	r0, #8
 8010f54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010f58:	bf3c      	itt	cc
 8010f5a:	011b      	lslcc	r3, r3, #4
 8010f5c:	3004      	addcc	r0, #4
 8010f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010f62:	bf3c      	itt	cc
 8010f64:	009b      	lslcc	r3, r3, #2
 8010f66:	3002      	addcc	r0, #2
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	db05      	blt.n	8010f78 <__hi0bits+0x3c>
 8010f6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010f70:	f100 0001 	add.w	r0, r0, #1
 8010f74:	bf08      	it	eq
 8010f76:	2020      	moveq	r0, #32
 8010f78:	4770      	bx	lr

08010f7a <__lo0bits>:
 8010f7a:	6803      	ldr	r3, [r0, #0]
 8010f7c:	4602      	mov	r2, r0
 8010f7e:	f013 0007 	ands.w	r0, r3, #7
 8010f82:	d00b      	beq.n	8010f9c <__lo0bits+0x22>
 8010f84:	07d9      	lsls	r1, r3, #31
 8010f86:	d421      	bmi.n	8010fcc <__lo0bits+0x52>
 8010f88:	0798      	lsls	r0, r3, #30
 8010f8a:	bf47      	ittee	mi
 8010f8c:	085b      	lsrmi	r3, r3, #1
 8010f8e:	2001      	movmi	r0, #1
 8010f90:	089b      	lsrpl	r3, r3, #2
 8010f92:	2002      	movpl	r0, #2
 8010f94:	bf4c      	ite	mi
 8010f96:	6013      	strmi	r3, [r2, #0]
 8010f98:	6013      	strpl	r3, [r2, #0]
 8010f9a:	4770      	bx	lr
 8010f9c:	b299      	uxth	r1, r3
 8010f9e:	b909      	cbnz	r1, 8010fa4 <__lo0bits+0x2a>
 8010fa0:	0c1b      	lsrs	r3, r3, #16
 8010fa2:	2010      	movs	r0, #16
 8010fa4:	b2d9      	uxtb	r1, r3
 8010fa6:	b909      	cbnz	r1, 8010fac <__lo0bits+0x32>
 8010fa8:	3008      	adds	r0, #8
 8010faa:	0a1b      	lsrs	r3, r3, #8
 8010fac:	0719      	lsls	r1, r3, #28
 8010fae:	bf04      	itt	eq
 8010fb0:	091b      	lsreq	r3, r3, #4
 8010fb2:	3004      	addeq	r0, #4
 8010fb4:	0799      	lsls	r1, r3, #30
 8010fb6:	bf04      	itt	eq
 8010fb8:	089b      	lsreq	r3, r3, #2
 8010fba:	3002      	addeq	r0, #2
 8010fbc:	07d9      	lsls	r1, r3, #31
 8010fbe:	d403      	bmi.n	8010fc8 <__lo0bits+0x4e>
 8010fc0:	085b      	lsrs	r3, r3, #1
 8010fc2:	f100 0001 	add.w	r0, r0, #1
 8010fc6:	d003      	beq.n	8010fd0 <__lo0bits+0x56>
 8010fc8:	6013      	str	r3, [r2, #0]
 8010fca:	4770      	bx	lr
 8010fcc:	2000      	movs	r0, #0
 8010fce:	4770      	bx	lr
 8010fd0:	2020      	movs	r0, #32
 8010fd2:	4770      	bx	lr

08010fd4 <__i2b>:
 8010fd4:	b510      	push	{r4, lr}
 8010fd6:	460c      	mov	r4, r1
 8010fd8:	2101      	movs	r1, #1
 8010fda:	f7ff febb 	bl	8010d54 <_Balloc>
 8010fde:	4602      	mov	r2, r0
 8010fe0:	b928      	cbnz	r0, 8010fee <__i2b+0x1a>
 8010fe2:	4b05      	ldr	r3, [pc, #20]	@ (8010ff8 <__i2b+0x24>)
 8010fe4:	f240 1145 	movw	r1, #325	@ 0x145
 8010fe8:	4804      	ldr	r0, [pc, #16]	@ (8010ffc <__i2b+0x28>)
 8010fea:	f001 ff99 	bl	8012f20 <__assert_func>
 8010fee:	2301      	movs	r3, #1
 8010ff0:	6144      	str	r4, [r0, #20]
 8010ff2:	6103      	str	r3, [r0, #16]
 8010ff4:	bd10      	pop	{r4, pc}
 8010ff6:	bf00      	nop
 8010ff8:	08013fa7 	.word	0x08013fa7
 8010ffc:	08013fb8 	.word	0x08013fb8

08011000 <__multiply>:
 8011000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011004:	4614      	mov	r4, r2
 8011006:	690a      	ldr	r2, [r1, #16]
 8011008:	460f      	mov	r7, r1
 801100a:	b085      	sub	sp, #20
 801100c:	6923      	ldr	r3, [r4, #16]
 801100e:	429a      	cmp	r2, r3
 8011010:	bfa2      	ittt	ge
 8011012:	4623      	movge	r3, r4
 8011014:	460c      	movge	r4, r1
 8011016:	461f      	movge	r7, r3
 8011018:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801101c:	68a3      	ldr	r3, [r4, #8]
 801101e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8011022:	6861      	ldr	r1, [r4, #4]
 8011024:	eb0a 0609 	add.w	r6, sl, r9
 8011028:	42b3      	cmp	r3, r6
 801102a:	bfb8      	it	lt
 801102c:	3101      	addlt	r1, #1
 801102e:	f7ff fe91 	bl	8010d54 <_Balloc>
 8011032:	b930      	cbnz	r0, 8011042 <__multiply+0x42>
 8011034:	4602      	mov	r2, r0
 8011036:	4b45      	ldr	r3, [pc, #276]	@ (801114c <__multiply+0x14c>)
 8011038:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801103c:	4844      	ldr	r0, [pc, #272]	@ (8011150 <__multiply+0x150>)
 801103e:	f001 ff6f 	bl	8012f20 <__assert_func>
 8011042:	f100 0514 	add.w	r5, r0, #20
 8011046:	2200      	movs	r2, #0
 8011048:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801104c:	462b      	mov	r3, r5
 801104e:	4543      	cmp	r3, r8
 8011050:	d321      	bcc.n	8011096 <__multiply+0x96>
 8011052:	f107 0114 	add.w	r1, r7, #20
 8011056:	f104 0214 	add.w	r2, r4, #20
 801105a:	f104 0715 	add.w	r7, r4, #21
 801105e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011062:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011066:	9302      	str	r3, [sp, #8]
 8011068:	1b13      	subs	r3, r2, r4
 801106a:	3b15      	subs	r3, #21
 801106c:	f023 0303 	bic.w	r3, r3, #3
 8011070:	3304      	adds	r3, #4
 8011072:	42ba      	cmp	r2, r7
 8011074:	bf38      	it	cc
 8011076:	2304      	movcc	r3, #4
 8011078:	9301      	str	r3, [sp, #4]
 801107a:	9b02      	ldr	r3, [sp, #8]
 801107c:	9103      	str	r1, [sp, #12]
 801107e:	428b      	cmp	r3, r1
 8011080:	d80c      	bhi.n	801109c <__multiply+0x9c>
 8011082:	2e00      	cmp	r6, #0
 8011084:	dd03      	ble.n	801108e <__multiply+0x8e>
 8011086:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801108a:	2b00      	cmp	r3, #0
 801108c:	d05b      	beq.n	8011146 <__multiply+0x146>
 801108e:	6106      	str	r6, [r0, #16]
 8011090:	b005      	add	sp, #20
 8011092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011096:	f843 2b04 	str.w	r2, [r3], #4
 801109a:	e7d8      	b.n	801104e <__multiply+0x4e>
 801109c:	f8b1 a000 	ldrh.w	sl, [r1]
 80110a0:	f1ba 0f00 	cmp.w	sl, #0
 80110a4:	d024      	beq.n	80110f0 <__multiply+0xf0>
 80110a6:	f104 0e14 	add.w	lr, r4, #20
 80110aa:	46a9      	mov	r9, r5
 80110ac:	f04f 0c00 	mov.w	ip, #0
 80110b0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80110b4:	f8d9 3000 	ldr.w	r3, [r9]
 80110b8:	fa1f fb87 	uxth.w	fp, r7
 80110bc:	4572      	cmp	r2, lr
 80110be:	b29b      	uxth	r3, r3
 80110c0:	fb0a 330b 	mla	r3, sl, fp, r3
 80110c4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80110c8:	f8d9 7000 	ldr.w	r7, [r9]
 80110cc:	4463      	add	r3, ip
 80110ce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80110d2:	fb0a c70b 	mla	r7, sl, fp, ip
 80110d6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80110da:	b29b      	uxth	r3, r3
 80110dc:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80110e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80110e4:	f849 3b04 	str.w	r3, [r9], #4
 80110e8:	d8e2      	bhi.n	80110b0 <__multiply+0xb0>
 80110ea:	9b01      	ldr	r3, [sp, #4]
 80110ec:	f845 c003 	str.w	ip, [r5, r3]
 80110f0:	9b03      	ldr	r3, [sp, #12]
 80110f2:	3104      	adds	r1, #4
 80110f4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80110f8:	f1b9 0f00 	cmp.w	r9, #0
 80110fc:	d021      	beq.n	8011142 <__multiply+0x142>
 80110fe:	682b      	ldr	r3, [r5, #0]
 8011100:	f104 0c14 	add.w	ip, r4, #20
 8011104:	46ae      	mov	lr, r5
 8011106:	f04f 0a00 	mov.w	sl, #0
 801110a:	f8bc b000 	ldrh.w	fp, [ip]
 801110e:	b29b      	uxth	r3, r3
 8011110:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8011114:	fb09 770b 	mla	r7, r9, fp, r7
 8011118:	4457      	add	r7, sl
 801111a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801111e:	f84e 3b04 	str.w	r3, [lr], #4
 8011122:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011126:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801112a:	f8be 3000 	ldrh.w	r3, [lr]
 801112e:	4562      	cmp	r2, ip
 8011130:	fb09 330a 	mla	r3, r9, sl, r3
 8011134:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011138:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801113c:	d8e5      	bhi.n	801110a <__multiply+0x10a>
 801113e:	9f01      	ldr	r7, [sp, #4]
 8011140:	51eb      	str	r3, [r5, r7]
 8011142:	3504      	adds	r5, #4
 8011144:	e799      	b.n	801107a <__multiply+0x7a>
 8011146:	3e01      	subs	r6, #1
 8011148:	e79b      	b.n	8011082 <__multiply+0x82>
 801114a:	bf00      	nop
 801114c:	08013fa7 	.word	0x08013fa7
 8011150:	08013fb8 	.word	0x08013fb8

08011154 <__pow5mult>:
 8011154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011158:	4615      	mov	r5, r2
 801115a:	f012 0203 	ands.w	r2, r2, #3
 801115e:	4607      	mov	r7, r0
 8011160:	460e      	mov	r6, r1
 8011162:	d007      	beq.n	8011174 <__pow5mult+0x20>
 8011164:	3a01      	subs	r2, #1
 8011166:	4c25      	ldr	r4, [pc, #148]	@ (80111fc <__pow5mult+0xa8>)
 8011168:	2300      	movs	r3, #0
 801116a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801116e:	f7ff fe53 	bl	8010e18 <__multadd>
 8011172:	4606      	mov	r6, r0
 8011174:	10ad      	asrs	r5, r5, #2
 8011176:	d03d      	beq.n	80111f4 <__pow5mult+0xa0>
 8011178:	69fc      	ldr	r4, [r7, #28]
 801117a:	b97c      	cbnz	r4, 801119c <__pow5mult+0x48>
 801117c:	2010      	movs	r0, #16
 801117e:	f7fd fd57 	bl	800ec30 <malloc>
 8011182:	4602      	mov	r2, r0
 8011184:	61f8      	str	r0, [r7, #28]
 8011186:	b928      	cbnz	r0, 8011194 <__pow5mult+0x40>
 8011188:	4b1d      	ldr	r3, [pc, #116]	@ (8011200 <__pow5mult+0xac>)
 801118a:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801118e:	481d      	ldr	r0, [pc, #116]	@ (8011204 <__pow5mult+0xb0>)
 8011190:	f001 fec6 	bl	8012f20 <__assert_func>
 8011194:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011198:	6004      	str	r4, [r0, #0]
 801119a:	60c4      	str	r4, [r0, #12]
 801119c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80111a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80111a4:	b94c      	cbnz	r4, 80111ba <__pow5mult+0x66>
 80111a6:	f240 2171 	movw	r1, #625	@ 0x271
 80111aa:	4638      	mov	r0, r7
 80111ac:	f7ff ff12 	bl	8010fd4 <__i2b>
 80111b0:	2300      	movs	r3, #0
 80111b2:	4604      	mov	r4, r0
 80111b4:	f8c8 0008 	str.w	r0, [r8, #8]
 80111b8:	6003      	str	r3, [r0, #0]
 80111ba:	f04f 0900 	mov.w	r9, #0
 80111be:	07eb      	lsls	r3, r5, #31
 80111c0:	d50a      	bpl.n	80111d8 <__pow5mult+0x84>
 80111c2:	4631      	mov	r1, r6
 80111c4:	4622      	mov	r2, r4
 80111c6:	4638      	mov	r0, r7
 80111c8:	f7ff ff1a 	bl	8011000 <__multiply>
 80111cc:	4680      	mov	r8, r0
 80111ce:	4631      	mov	r1, r6
 80111d0:	4638      	mov	r0, r7
 80111d2:	4646      	mov	r6, r8
 80111d4:	f7ff fdfe 	bl	8010dd4 <_Bfree>
 80111d8:	106d      	asrs	r5, r5, #1
 80111da:	d00b      	beq.n	80111f4 <__pow5mult+0xa0>
 80111dc:	6820      	ldr	r0, [r4, #0]
 80111de:	b938      	cbnz	r0, 80111f0 <__pow5mult+0x9c>
 80111e0:	4622      	mov	r2, r4
 80111e2:	4621      	mov	r1, r4
 80111e4:	4638      	mov	r0, r7
 80111e6:	f7ff ff0b 	bl	8011000 <__multiply>
 80111ea:	6020      	str	r0, [r4, #0]
 80111ec:	f8c0 9000 	str.w	r9, [r0]
 80111f0:	4604      	mov	r4, r0
 80111f2:	e7e4      	b.n	80111be <__pow5mult+0x6a>
 80111f4:	4630      	mov	r0, r6
 80111f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80111fa:	bf00      	nop
 80111fc:	08014014 	.word	0x08014014
 8011200:	08013f38 	.word	0x08013f38
 8011204:	08013fb8 	.word	0x08013fb8

08011208 <__lshift>:
 8011208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801120c:	460c      	mov	r4, r1
 801120e:	4607      	mov	r7, r0
 8011210:	4691      	mov	r9, r2
 8011212:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011216:	6923      	ldr	r3, [r4, #16]
 8011218:	6849      	ldr	r1, [r1, #4]
 801121a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801121e:	68a3      	ldr	r3, [r4, #8]
 8011220:	f108 0601 	add.w	r6, r8, #1
 8011224:	42b3      	cmp	r3, r6
 8011226:	db0b      	blt.n	8011240 <__lshift+0x38>
 8011228:	4638      	mov	r0, r7
 801122a:	f7ff fd93 	bl	8010d54 <_Balloc>
 801122e:	4605      	mov	r5, r0
 8011230:	b948      	cbnz	r0, 8011246 <__lshift+0x3e>
 8011232:	4602      	mov	r2, r0
 8011234:	4b28      	ldr	r3, [pc, #160]	@ (80112d8 <__lshift+0xd0>)
 8011236:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801123a:	4828      	ldr	r0, [pc, #160]	@ (80112dc <__lshift+0xd4>)
 801123c:	f001 fe70 	bl	8012f20 <__assert_func>
 8011240:	3101      	adds	r1, #1
 8011242:	005b      	lsls	r3, r3, #1
 8011244:	e7ee      	b.n	8011224 <__lshift+0x1c>
 8011246:	2300      	movs	r3, #0
 8011248:	f100 0114 	add.w	r1, r0, #20
 801124c:	f100 0210 	add.w	r2, r0, #16
 8011250:	4618      	mov	r0, r3
 8011252:	4553      	cmp	r3, sl
 8011254:	db33      	blt.n	80112be <__lshift+0xb6>
 8011256:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801125a:	f104 0314 	add.w	r3, r4, #20
 801125e:	6920      	ldr	r0, [r4, #16]
 8011260:	f019 091f 	ands.w	r9, r9, #31
 8011264:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011268:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801126c:	d02b      	beq.n	80112c6 <__lshift+0xbe>
 801126e:	f1c9 0e20 	rsb	lr, r9, #32
 8011272:	468a      	mov	sl, r1
 8011274:	2200      	movs	r2, #0
 8011276:	6818      	ldr	r0, [r3, #0]
 8011278:	fa00 f009 	lsl.w	r0, r0, r9
 801127c:	4310      	orrs	r0, r2
 801127e:	f84a 0b04 	str.w	r0, [sl], #4
 8011282:	f853 2b04 	ldr.w	r2, [r3], #4
 8011286:	459c      	cmp	ip, r3
 8011288:	fa22 f20e 	lsr.w	r2, r2, lr
 801128c:	d8f3      	bhi.n	8011276 <__lshift+0x6e>
 801128e:	ebac 0304 	sub.w	r3, ip, r4
 8011292:	f104 0015 	add.w	r0, r4, #21
 8011296:	3b15      	subs	r3, #21
 8011298:	f023 0303 	bic.w	r3, r3, #3
 801129c:	3304      	adds	r3, #4
 801129e:	4584      	cmp	ip, r0
 80112a0:	bf38      	it	cc
 80112a2:	2304      	movcc	r3, #4
 80112a4:	50ca      	str	r2, [r1, r3]
 80112a6:	b10a      	cbz	r2, 80112ac <__lshift+0xa4>
 80112a8:	f108 0602 	add.w	r6, r8, #2
 80112ac:	3e01      	subs	r6, #1
 80112ae:	4638      	mov	r0, r7
 80112b0:	4621      	mov	r1, r4
 80112b2:	612e      	str	r6, [r5, #16]
 80112b4:	f7ff fd8e 	bl	8010dd4 <_Bfree>
 80112b8:	4628      	mov	r0, r5
 80112ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112be:	3301      	adds	r3, #1
 80112c0:	f842 0f04 	str.w	r0, [r2, #4]!
 80112c4:	e7c5      	b.n	8011252 <__lshift+0x4a>
 80112c6:	3904      	subs	r1, #4
 80112c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80112cc:	459c      	cmp	ip, r3
 80112ce:	f841 2f04 	str.w	r2, [r1, #4]!
 80112d2:	d8f9      	bhi.n	80112c8 <__lshift+0xc0>
 80112d4:	e7ea      	b.n	80112ac <__lshift+0xa4>
 80112d6:	bf00      	nop
 80112d8:	08013fa7 	.word	0x08013fa7
 80112dc:	08013fb8 	.word	0x08013fb8

080112e0 <__mcmp>:
 80112e0:	4603      	mov	r3, r0
 80112e2:	690a      	ldr	r2, [r1, #16]
 80112e4:	6900      	ldr	r0, [r0, #16]
 80112e6:	1a80      	subs	r0, r0, r2
 80112e8:	b530      	push	{r4, r5, lr}
 80112ea:	d10e      	bne.n	801130a <__mcmp+0x2a>
 80112ec:	3314      	adds	r3, #20
 80112ee:	3114      	adds	r1, #20
 80112f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80112f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80112f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80112fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011300:	4295      	cmp	r5, r2
 8011302:	d003      	beq.n	801130c <__mcmp+0x2c>
 8011304:	d205      	bcs.n	8011312 <__mcmp+0x32>
 8011306:	f04f 30ff 	mov.w	r0, #4294967295
 801130a:	bd30      	pop	{r4, r5, pc}
 801130c:	42a3      	cmp	r3, r4
 801130e:	d3f3      	bcc.n	80112f8 <__mcmp+0x18>
 8011310:	e7fb      	b.n	801130a <__mcmp+0x2a>
 8011312:	2001      	movs	r0, #1
 8011314:	e7f9      	b.n	801130a <__mcmp+0x2a>
	...

08011318 <__mdiff>:
 8011318:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801131c:	4689      	mov	r9, r1
 801131e:	4606      	mov	r6, r0
 8011320:	4611      	mov	r1, r2
 8011322:	4614      	mov	r4, r2
 8011324:	4648      	mov	r0, r9
 8011326:	f7ff ffdb 	bl	80112e0 <__mcmp>
 801132a:	1e05      	subs	r5, r0, #0
 801132c:	d112      	bne.n	8011354 <__mdiff+0x3c>
 801132e:	4629      	mov	r1, r5
 8011330:	4630      	mov	r0, r6
 8011332:	f7ff fd0f 	bl	8010d54 <_Balloc>
 8011336:	4602      	mov	r2, r0
 8011338:	b928      	cbnz	r0, 8011346 <__mdiff+0x2e>
 801133a:	4b41      	ldr	r3, [pc, #260]	@ (8011440 <__mdiff+0x128>)
 801133c:	f240 2137 	movw	r1, #567	@ 0x237
 8011340:	4840      	ldr	r0, [pc, #256]	@ (8011444 <__mdiff+0x12c>)
 8011342:	f001 fded 	bl	8012f20 <__assert_func>
 8011346:	2301      	movs	r3, #1
 8011348:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801134c:	4610      	mov	r0, r2
 801134e:	b003      	add	sp, #12
 8011350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011354:	bfbc      	itt	lt
 8011356:	464b      	movlt	r3, r9
 8011358:	46a1      	movlt	r9, r4
 801135a:	4630      	mov	r0, r6
 801135c:	bfb8      	it	lt
 801135e:	2501      	movlt	r5, #1
 8011360:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011364:	bfb4      	ite	lt
 8011366:	461c      	movlt	r4, r3
 8011368:	2500      	movge	r5, #0
 801136a:	f7ff fcf3 	bl	8010d54 <_Balloc>
 801136e:	4602      	mov	r2, r0
 8011370:	b918      	cbnz	r0, 801137a <__mdiff+0x62>
 8011372:	4b33      	ldr	r3, [pc, #204]	@ (8011440 <__mdiff+0x128>)
 8011374:	f240 2145 	movw	r1, #581	@ 0x245
 8011378:	e7e2      	b.n	8011340 <__mdiff+0x28>
 801137a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801137e:	f104 0e14 	add.w	lr, r4, #20
 8011382:	6926      	ldr	r6, [r4, #16]
 8011384:	f100 0b14 	add.w	fp, r0, #20
 8011388:	60c5      	str	r5, [r0, #12]
 801138a:	f109 0514 	add.w	r5, r9, #20
 801138e:	f109 0310 	add.w	r3, r9, #16
 8011392:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011396:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801139a:	46d9      	mov	r9, fp
 801139c:	f04f 0c00 	mov.w	ip, #0
 80113a0:	9301      	str	r3, [sp, #4]
 80113a2:	9b01      	ldr	r3, [sp, #4]
 80113a4:	f85e 0b04 	ldr.w	r0, [lr], #4
 80113a8:	f853 af04 	ldr.w	sl, [r3, #4]!
 80113ac:	4576      	cmp	r6, lr
 80113ae:	9301      	str	r3, [sp, #4]
 80113b0:	fa1f f38a 	uxth.w	r3, sl
 80113b4:	4619      	mov	r1, r3
 80113b6:	b283      	uxth	r3, r0
 80113b8:	ea4f 4010 	mov.w	r0, r0, lsr #16
 80113bc:	eba1 0303 	sub.w	r3, r1, r3
 80113c0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80113c4:	4463      	add	r3, ip
 80113c6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80113ca:	b29b      	uxth	r3, r3
 80113cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80113d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80113d4:	f849 3b04 	str.w	r3, [r9], #4
 80113d8:	d8e3      	bhi.n	80113a2 <__mdiff+0x8a>
 80113da:	1b33      	subs	r3, r6, r4
 80113dc:	3415      	adds	r4, #21
 80113de:	3b15      	subs	r3, #21
 80113e0:	f023 0303 	bic.w	r3, r3, #3
 80113e4:	3304      	adds	r3, #4
 80113e6:	42a6      	cmp	r6, r4
 80113e8:	bf38      	it	cc
 80113ea:	2304      	movcc	r3, #4
 80113ec:	441d      	add	r5, r3
 80113ee:	445b      	add	r3, fp
 80113f0:	462c      	mov	r4, r5
 80113f2:	461e      	mov	r6, r3
 80113f4:	4544      	cmp	r4, r8
 80113f6:	d30e      	bcc.n	8011416 <__mdiff+0xfe>
 80113f8:	f108 0103 	add.w	r1, r8, #3
 80113fc:	1b49      	subs	r1, r1, r5
 80113fe:	3d03      	subs	r5, #3
 8011400:	f021 0103 	bic.w	r1, r1, #3
 8011404:	45a8      	cmp	r8, r5
 8011406:	bf38      	it	cc
 8011408:	2100      	movcc	r1, #0
 801140a:	440b      	add	r3, r1
 801140c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011410:	b199      	cbz	r1, 801143a <__mdiff+0x122>
 8011412:	6117      	str	r7, [r2, #16]
 8011414:	e79a      	b.n	801134c <__mdiff+0x34>
 8011416:	f854 1b04 	ldr.w	r1, [r4], #4
 801141a:	46e6      	mov	lr, ip
 801141c:	fa1f fc81 	uxth.w	ip, r1
 8011420:	0c08      	lsrs	r0, r1, #16
 8011422:	4471      	add	r1, lr
 8011424:	44f4      	add	ip, lr
 8011426:	b289      	uxth	r1, r1
 8011428:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801142c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011430:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011434:	f846 1b04 	str.w	r1, [r6], #4
 8011438:	e7dc      	b.n	80113f4 <__mdiff+0xdc>
 801143a:	3f01      	subs	r7, #1
 801143c:	e7e6      	b.n	801140c <__mdiff+0xf4>
 801143e:	bf00      	nop
 8011440:	08013fa7 	.word	0x08013fa7
 8011444:	08013fb8 	.word	0x08013fb8

08011448 <__ulp>:
 8011448:	b082      	sub	sp, #8
 801144a:	4b11      	ldr	r3, [pc, #68]	@ (8011490 <__ulp+0x48>)
 801144c:	ed8d 0b00 	vstr	d0, [sp]
 8011450:	9a01      	ldr	r2, [sp, #4]
 8011452:	4013      	ands	r3, r2
 8011454:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011458:	2b00      	cmp	r3, #0
 801145a:	dc08      	bgt.n	801146e <__ulp+0x26>
 801145c:	425b      	negs	r3, r3
 801145e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8011462:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011466:	da04      	bge.n	8011472 <__ulp+0x2a>
 8011468:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801146c:	4113      	asrs	r3, r2
 801146e:	2200      	movs	r2, #0
 8011470:	e008      	b.n	8011484 <__ulp+0x3c>
 8011472:	f1a2 0314 	sub.w	r3, r2, #20
 8011476:	2b1e      	cmp	r3, #30
 8011478:	bfd6      	itet	le
 801147a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801147e:	2201      	movgt	r2, #1
 8011480:	40da      	lsrle	r2, r3
 8011482:	2300      	movs	r3, #0
 8011484:	4619      	mov	r1, r3
 8011486:	4610      	mov	r0, r2
 8011488:	ec41 0b10 	vmov	d0, r0, r1
 801148c:	b002      	add	sp, #8
 801148e:	4770      	bx	lr
 8011490:	7ff00000 	.word	0x7ff00000

08011494 <__b2d>:
 8011494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011498:	6906      	ldr	r6, [r0, #16]
 801149a:	f100 0814 	add.w	r8, r0, #20
 801149e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80114a2:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80114a6:	1f37      	subs	r7, r6, #4
 80114a8:	4610      	mov	r0, r2
 80114aa:	f7ff fd47 	bl	8010f3c <__hi0bits>
 80114ae:	f1c0 0320 	rsb	r3, r0, #32
 80114b2:	280a      	cmp	r0, #10
 80114b4:	600b      	str	r3, [r1, #0]
 80114b6:	491d      	ldr	r1, [pc, #116]	@ (801152c <__b2d+0x98>)
 80114b8:	dc16      	bgt.n	80114e8 <__b2d+0x54>
 80114ba:	f1c0 0c0b 	rsb	ip, r0, #11
 80114be:	45b8      	cmp	r8, r7
 80114c0:	f100 0015 	add.w	r0, r0, #21
 80114c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80114c8:	fa02 f000 	lsl.w	r0, r2, r0
 80114cc:	ea43 0501 	orr.w	r5, r3, r1
 80114d0:	bf34      	ite	cc
 80114d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80114d6:	2300      	movcs	r3, #0
 80114d8:	fa23 f30c 	lsr.w	r3, r3, ip
 80114dc:	4303      	orrs	r3, r0
 80114de:	461c      	mov	r4, r3
 80114e0:	ec45 4b10 	vmov	d0, r4, r5
 80114e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114e8:	45b8      	cmp	r8, r7
 80114ea:	bf3a      	itte	cc
 80114ec:	f1a6 0708 	subcc.w	r7, r6, #8
 80114f0:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80114f4:	2300      	movcs	r3, #0
 80114f6:	380b      	subs	r0, #11
 80114f8:	d014      	beq.n	8011524 <__b2d+0x90>
 80114fa:	f1c0 0120 	rsb	r1, r0, #32
 80114fe:	4082      	lsls	r2, r0
 8011500:	4547      	cmp	r7, r8
 8011502:	fa23 f401 	lsr.w	r4, r3, r1
 8011506:	fa03 f300 	lsl.w	r3, r3, r0
 801150a:	ea42 0204 	orr.w	r2, r2, r4
 801150e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8011512:	bf8c      	ite	hi
 8011514:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8011518:	2200      	movls	r2, #0
 801151a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801151e:	40ca      	lsrs	r2, r1
 8011520:	4313      	orrs	r3, r2
 8011522:	e7dc      	b.n	80114de <__b2d+0x4a>
 8011524:	ea42 0501 	orr.w	r5, r2, r1
 8011528:	e7d9      	b.n	80114de <__b2d+0x4a>
 801152a:	bf00      	nop
 801152c:	3ff00000 	.word	0x3ff00000

08011530 <__d2b>:
 8011530:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011534:	460f      	mov	r7, r1
 8011536:	2101      	movs	r1, #1
 8011538:	4616      	mov	r6, r2
 801153a:	ec59 8b10 	vmov	r8, r9, d0
 801153e:	f7ff fc09 	bl	8010d54 <_Balloc>
 8011542:	4604      	mov	r4, r0
 8011544:	b930      	cbnz	r0, 8011554 <__d2b+0x24>
 8011546:	4602      	mov	r2, r0
 8011548:	4b23      	ldr	r3, [pc, #140]	@ (80115d8 <__d2b+0xa8>)
 801154a:	f240 310f 	movw	r1, #783	@ 0x30f
 801154e:	4823      	ldr	r0, [pc, #140]	@ (80115dc <__d2b+0xac>)
 8011550:	f001 fce6 	bl	8012f20 <__assert_func>
 8011554:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011558:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801155c:	b10d      	cbz	r5, 8011562 <__d2b+0x32>
 801155e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011562:	9301      	str	r3, [sp, #4]
 8011564:	f1b8 0300 	subs.w	r3, r8, #0
 8011568:	d023      	beq.n	80115b2 <__d2b+0x82>
 801156a:	4668      	mov	r0, sp
 801156c:	9300      	str	r3, [sp, #0]
 801156e:	f7ff fd04 	bl	8010f7a <__lo0bits>
 8011572:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011576:	b1d0      	cbz	r0, 80115ae <__d2b+0x7e>
 8011578:	f1c0 0320 	rsb	r3, r0, #32
 801157c:	fa02 f303 	lsl.w	r3, r2, r3
 8011580:	40c2      	lsrs	r2, r0
 8011582:	430b      	orrs	r3, r1
 8011584:	9201      	str	r2, [sp, #4]
 8011586:	6163      	str	r3, [r4, #20]
 8011588:	9b01      	ldr	r3, [sp, #4]
 801158a:	2b00      	cmp	r3, #0
 801158c:	61a3      	str	r3, [r4, #24]
 801158e:	bf0c      	ite	eq
 8011590:	2201      	moveq	r2, #1
 8011592:	2202      	movne	r2, #2
 8011594:	6122      	str	r2, [r4, #16]
 8011596:	b1a5      	cbz	r5, 80115c2 <__d2b+0x92>
 8011598:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801159c:	4405      	add	r5, r0
 801159e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80115a2:	603d      	str	r5, [r7, #0]
 80115a4:	6030      	str	r0, [r6, #0]
 80115a6:	4620      	mov	r0, r4
 80115a8:	b003      	add	sp, #12
 80115aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80115ae:	6161      	str	r1, [r4, #20]
 80115b0:	e7ea      	b.n	8011588 <__d2b+0x58>
 80115b2:	a801      	add	r0, sp, #4
 80115b4:	f7ff fce1 	bl	8010f7a <__lo0bits>
 80115b8:	9b01      	ldr	r3, [sp, #4]
 80115ba:	3020      	adds	r0, #32
 80115bc:	2201      	movs	r2, #1
 80115be:	6163      	str	r3, [r4, #20]
 80115c0:	e7e8      	b.n	8011594 <__d2b+0x64>
 80115c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80115c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80115ca:	6038      	str	r0, [r7, #0]
 80115cc:	6918      	ldr	r0, [r3, #16]
 80115ce:	f7ff fcb5 	bl	8010f3c <__hi0bits>
 80115d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80115d6:	e7e5      	b.n	80115a4 <__d2b+0x74>
 80115d8:	08013fa7 	.word	0x08013fa7
 80115dc:	08013fb8 	.word	0x08013fb8

080115e0 <__ratio>:
 80115e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115e4:	b085      	sub	sp, #20
 80115e6:	e9cd 1000 	strd	r1, r0, [sp]
 80115ea:	a902      	add	r1, sp, #8
 80115ec:	f7ff ff52 	bl	8011494 <__b2d>
 80115f0:	a903      	add	r1, sp, #12
 80115f2:	9800      	ldr	r0, [sp, #0]
 80115f4:	ec55 4b10 	vmov	r4, r5, d0
 80115f8:	f7ff ff4c 	bl	8011494 <__b2d>
 80115fc:	9b01      	ldr	r3, [sp, #4]
 80115fe:	462f      	mov	r7, r5
 8011600:	4620      	mov	r0, r4
 8011602:	6919      	ldr	r1, [r3, #16]
 8011604:	9b00      	ldr	r3, [sp, #0]
 8011606:	691b      	ldr	r3, [r3, #16]
 8011608:	1ac9      	subs	r1, r1, r3
 801160a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801160e:	ec5b ab10 	vmov	sl, fp, d0
 8011612:	1a9b      	subs	r3, r3, r2
 8011614:	46d9      	mov	r9, fp
 8011616:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801161a:	2b00      	cmp	r3, #0
 801161c:	bfcd      	iteet	gt
 801161e:	462a      	movgt	r2, r5
 8011620:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011624:	465a      	movle	r2, fp
 8011626:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801162a:	bfd8      	it	le
 801162c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8011630:	4652      	mov	r2, sl
 8011632:	4639      	mov	r1, r7
 8011634:	464b      	mov	r3, r9
 8011636:	f7ef f923 	bl	8000880 <__aeabi_ddiv>
 801163a:	ec41 0b10 	vmov	d0, r0, r1
 801163e:	b005      	add	sp, #20
 8011640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011644 <__copybits>:
 8011644:	3901      	subs	r1, #1
 8011646:	f102 0314 	add.w	r3, r2, #20
 801164a:	1149      	asrs	r1, r1, #5
 801164c:	b570      	push	{r4, r5, r6, lr}
 801164e:	3101      	adds	r1, #1
 8011650:	6914      	ldr	r4, [r2, #16]
 8011652:	1f05      	subs	r5, r0, #4
 8011654:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011658:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801165c:	42a3      	cmp	r3, r4
 801165e:	d30c      	bcc.n	801167a <__copybits+0x36>
 8011660:	1aa3      	subs	r3, r4, r2
 8011662:	3211      	adds	r2, #17
 8011664:	3b11      	subs	r3, #17
 8011666:	f023 0303 	bic.w	r3, r3, #3
 801166a:	42a2      	cmp	r2, r4
 801166c:	bf88      	it	hi
 801166e:	2300      	movhi	r3, #0
 8011670:	4418      	add	r0, r3
 8011672:	2300      	movs	r3, #0
 8011674:	4288      	cmp	r0, r1
 8011676:	d305      	bcc.n	8011684 <__copybits+0x40>
 8011678:	bd70      	pop	{r4, r5, r6, pc}
 801167a:	f853 6b04 	ldr.w	r6, [r3], #4
 801167e:	f845 6f04 	str.w	r6, [r5, #4]!
 8011682:	e7eb      	b.n	801165c <__copybits+0x18>
 8011684:	f840 3b04 	str.w	r3, [r0], #4
 8011688:	e7f4      	b.n	8011674 <__copybits+0x30>

0801168a <__any_on>:
 801168a:	f100 0214 	add.w	r2, r0, #20
 801168e:	114b      	asrs	r3, r1, #5
 8011690:	6900      	ldr	r0, [r0, #16]
 8011692:	4298      	cmp	r0, r3
 8011694:	b510      	push	{r4, lr}
 8011696:	db11      	blt.n	80116bc <__any_on+0x32>
 8011698:	dd0a      	ble.n	80116b0 <__any_on+0x26>
 801169a:	f011 011f 	ands.w	r1, r1, #31
 801169e:	d007      	beq.n	80116b0 <__any_on+0x26>
 80116a0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80116a4:	fa24 f001 	lsr.w	r0, r4, r1
 80116a8:	fa00 f101 	lsl.w	r1, r0, r1
 80116ac:	428c      	cmp	r4, r1
 80116ae:	d10b      	bne.n	80116c8 <__any_on+0x3e>
 80116b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80116b4:	4293      	cmp	r3, r2
 80116b6:	d803      	bhi.n	80116c0 <__any_on+0x36>
 80116b8:	2000      	movs	r0, #0
 80116ba:	bd10      	pop	{r4, pc}
 80116bc:	4603      	mov	r3, r0
 80116be:	e7f7      	b.n	80116b0 <__any_on+0x26>
 80116c0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80116c4:	2900      	cmp	r1, #0
 80116c6:	d0f5      	beq.n	80116b4 <__any_on+0x2a>
 80116c8:	2001      	movs	r0, #1
 80116ca:	e7f6      	b.n	80116ba <__any_on+0x30>

080116cc <sulp>:
 80116cc:	b570      	push	{r4, r5, r6, lr}
 80116ce:	4604      	mov	r4, r0
 80116d0:	460d      	mov	r5, r1
 80116d2:	4616      	mov	r6, r2
 80116d4:	ec45 4b10 	vmov	d0, r4, r5
 80116d8:	f7ff feb6 	bl	8011448 <__ulp>
 80116dc:	ec51 0b10 	vmov	r0, r1, d0
 80116e0:	b17e      	cbz	r6, 8011702 <sulp+0x36>
 80116e2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80116e6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80116ea:	2b00      	cmp	r3, #0
 80116ec:	dd09      	ble.n	8011702 <sulp+0x36>
 80116ee:	051b      	lsls	r3, r3, #20
 80116f0:	2400      	movs	r4, #0
 80116f2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80116f6:	4622      	mov	r2, r4
 80116f8:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80116fc:	462b      	mov	r3, r5
 80116fe:	f7ee ff95 	bl	800062c <__aeabi_dmul>
 8011702:	ec41 0b10 	vmov	d0, r0, r1
 8011706:	bd70      	pop	{r4, r5, r6, pc}

08011708 <_strtod_l>:
 8011708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801170c:	b09f      	sub	sp, #124	@ 0x7c
 801170e:	460c      	mov	r4, r1
 8011710:	f04f 0a00 	mov.w	sl, #0
 8011714:	f04f 0b00 	mov.w	fp, #0
 8011718:	9217      	str	r2, [sp, #92]	@ 0x5c
 801171a:	2200      	movs	r2, #0
 801171c:	9005      	str	r0, [sp, #20]
 801171e:	921a      	str	r2, [sp, #104]	@ 0x68
 8011720:	460a      	mov	r2, r1
 8011722:	9219      	str	r2, [sp, #100]	@ 0x64
 8011724:	7811      	ldrb	r1, [r2, #0]
 8011726:	292b      	cmp	r1, #43	@ 0x2b
 8011728:	d04a      	beq.n	80117c0 <_strtod_l+0xb8>
 801172a:	d838      	bhi.n	801179e <_strtod_l+0x96>
 801172c:	290d      	cmp	r1, #13
 801172e:	d832      	bhi.n	8011796 <_strtod_l+0x8e>
 8011730:	2908      	cmp	r1, #8
 8011732:	d832      	bhi.n	801179a <_strtod_l+0x92>
 8011734:	2900      	cmp	r1, #0
 8011736:	d03b      	beq.n	80117b0 <_strtod_l+0xa8>
 8011738:	2200      	movs	r2, #0
 801173a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801173c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801173e:	782a      	ldrb	r2, [r5, #0]
 8011740:	2a30      	cmp	r2, #48	@ 0x30
 8011742:	f040 80b3 	bne.w	80118ac <_strtod_l+0x1a4>
 8011746:	786a      	ldrb	r2, [r5, #1]
 8011748:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801174c:	2a58      	cmp	r2, #88	@ 0x58
 801174e:	d16e      	bne.n	801182e <_strtod_l+0x126>
 8011750:	9302      	str	r3, [sp, #8]
 8011752:	a919      	add	r1, sp, #100	@ 0x64
 8011754:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011756:	4a90      	ldr	r2, [pc, #576]	@ (8011998 <_strtod_l+0x290>)
 8011758:	9301      	str	r3, [sp, #4]
 801175a:	ab1a      	add	r3, sp, #104	@ 0x68
 801175c:	9805      	ldr	r0, [sp, #20]
 801175e:	9300      	str	r3, [sp, #0]
 8011760:	ab1b      	add	r3, sp, #108	@ 0x6c
 8011762:	f001 fc75 	bl	8013050 <__gethex>
 8011766:	f010 060f 	ands.w	r6, r0, #15
 801176a:	4604      	mov	r4, r0
 801176c:	d005      	beq.n	801177a <_strtod_l+0x72>
 801176e:	2e06      	cmp	r6, #6
 8011770:	d128      	bne.n	80117c4 <_strtod_l+0xbc>
 8011772:	3501      	adds	r5, #1
 8011774:	2300      	movs	r3, #0
 8011776:	9519      	str	r5, [sp, #100]	@ 0x64
 8011778:	930b      	str	r3, [sp, #44]	@ 0x2c
 801177a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801177c:	2b00      	cmp	r3, #0
 801177e:	f040 858e 	bne.w	801229e <_strtod_l+0xb96>
 8011782:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011784:	b1cb      	cbz	r3, 80117ba <_strtod_l+0xb2>
 8011786:	4652      	mov	r2, sl
 8011788:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801178c:	ec43 2b10 	vmov	d0, r2, r3
 8011790:	b01f      	add	sp, #124	@ 0x7c
 8011792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011796:	2920      	cmp	r1, #32
 8011798:	d1ce      	bne.n	8011738 <_strtod_l+0x30>
 801179a:	3201      	adds	r2, #1
 801179c:	e7c1      	b.n	8011722 <_strtod_l+0x1a>
 801179e:	292d      	cmp	r1, #45	@ 0x2d
 80117a0:	d1ca      	bne.n	8011738 <_strtod_l+0x30>
 80117a2:	2101      	movs	r1, #1
 80117a4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80117a6:	1c51      	adds	r1, r2, #1
 80117a8:	9119      	str	r1, [sp, #100]	@ 0x64
 80117aa:	7852      	ldrb	r2, [r2, #1]
 80117ac:	2a00      	cmp	r2, #0
 80117ae:	d1c5      	bne.n	801173c <_strtod_l+0x34>
 80117b0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80117b2:	9419      	str	r4, [sp, #100]	@ 0x64
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	f040 8570 	bne.w	801229a <_strtod_l+0xb92>
 80117ba:	4652      	mov	r2, sl
 80117bc:	465b      	mov	r3, fp
 80117be:	e7e5      	b.n	801178c <_strtod_l+0x84>
 80117c0:	2100      	movs	r1, #0
 80117c2:	e7ef      	b.n	80117a4 <_strtod_l+0x9c>
 80117c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80117c6:	b13a      	cbz	r2, 80117d8 <_strtod_l+0xd0>
 80117c8:	2135      	movs	r1, #53	@ 0x35
 80117ca:	a81c      	add	r0, sp, #112	@ 0x70
 80117cc:	f7ff ff3a 	bl	8011644 <__copybits>
 80117d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80117d2:	9805      	ldr	r0, [sp, #20]
 80117d4:	f7ff fafe 	bl	8010dd4 <_Bfree>
 80117d8:	3e01      	subs	r6, #1
 80117da:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80117dc:	2e04      	cmp	r6, #4
 80117de:	d806      	bhi.n	80117ee <_strtod_l+0xe6>
 80117e0:	e8df f006 	tbb	[pc, r6]
 80117e4:	201d0314 	.word	0x201d0314
 80117e8:	14          	.byte	0x14
 80117e9:	00          	.byte	0x00
 80117ea:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80117ee:	05e1      	lsls	r1, r4, #23
 80117f0:	bf48      	it	mi
 80117f2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80117f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80117fa:	0d1b      	lsrs	r3, r3, #20
 80117fc:	051b      	lsls	r3, r3, #20
 80117fe:	2b00      	cmp	r3, #0
 8011800:	d1bb      	bne.n	801177a <_strtod_l+0x72>
 8011802:	f7fe fbbd 	bl	800ff80 <__errno>
 8011806:	2322      	movs	r3, #34	@ 0x22
 8011808:	6003      	str	r3, [r0, #0]
 801180a:	e7b6      	b.n	801177a <_strtod_l+0x72>
 801180c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8011810:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8011814:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8011818:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801181c:	e7e7      	b.n	80117ee <_strtod_l+0xe6>
 801181e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80119a0 <_strtod_l+0x298>
 8011822:	e7e4      	b.n	80117ee <_strtod_l+0xe6>
 8011824:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8011828:	f04f 3aff 	mov.w	sl, #4294967295
 801182c:	e7df      	b.n	80117ee <_strtod_l+0xe6>
 801182e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011830:	1c5a      	adds	r2, r3, #1
 8011832:	9219      	str	r2, [sp, #100]	@ 0x64
 8011834:	785b      	ldrb	r3, [r3, #1]
 8011836:	2b30      	cmp	r3, #48	@ 0x30
 8011838:	d0f9      	beq.n	801182e <_strtod_l+0x126>
 801183a:	2b00      	cmp	r3, #0
 801183c:	d09d      	beq.n	801177a <_strtod_l+0x72>
 801183e:	2301      	movs	r3, #1
 8011840:	9309      	str	r3, [sp, #36]	@ 0x24
 8011842:	220a      	movs	r2, #10
 8011844:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011846:	930c      	str	r3, [sp, #48]	@ 0x30
 8011848:	2300      	movs	r3, #0
 801184a:	461f      	mov	r7, r3
 801184c:	9308      	str	r3, [sp, #32]
 801184e:	930a      	str	r3, [sp, #40]	@ 0x28
 8011850:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8011852:	7805      	ldrb	r5, [r0, #0]
 8011854:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8011858:	b2d9      	uxtb	r1, r3
 801185a:	2909      	cmp	r1, #9
 801185c:	d928      	bls.n	80118b0 <_strtod_l+0x1a8>
 801185e:	2201      	movs	r2, #1
 8011860:	494e      	ldr	r1, [pc, #312]	@ (801199c <_strtod_l+0x294>)
 8011862:	f001 fb43 	bl	8012eec <strncmp>
 8011866:	2800      	cmp	r0, #0
 8011868:	d033      	beq.n	80118d2 <_strtod_l+0x1ca>
 801186a:	2000      	movs	r0, #0
 801186c:	462a      	mov	r2, r5
 801186e:	463d      	mov	r5, r7
 8011870:	4681      	mov	r9, r0
 8011872:	4603      	mov	r3, r0
 8011874:	2a65      	cmp	r2, #101	@ 0x65
 8011876:	d001      	beq.n	801187c <_strtod_l+0x174>
 8011878:	2a45      	cmp	r2, #69	@ 0x45
 801187a:	d114      	bne.n	80118a6 <_strtod_l+0x19e>
 801187c:	b91d      	cbnz	r5, 8011886 <_strtod_l+0x17e>
 801187e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011880:	4302      	orrs	r2, r0
 8011882:	d095      	beq.n	80117b0 <_strtod_l+0xa8>
 8011884:	2500      	movs	r5, #0
 8011886:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8011888:	1c62      	adds	r2, r4, #1
 801188a:	9219      	str	r2, [sp, #100]	@ 0x64
 801188c:	7862      	ldrb	r2, [r4, #1]
 801188e:	2a2b      	cmp	r2, #43	@ 0x2b
 8011890:	d078      	beq.n	8011984 <_strtod_l+0x27c>
 8011892:	2a2d      	cmp	r2, #45	@ 0x2d
 8011894:	d07c      	beq.n	8011990 <_strtod_l+0x288>
 8011896:	f04f 0c00 	mov.w	ip, #0
 801189a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801189e:	2909      	cmp	r1, #9
 80118a0:	f240 8084 	bls.w	80119ac <_strtod_l+0x2a4>
 80118a4:	9419      	str	r4, [sp, #100]	@ 0x64
 80118a6:	f04f 0800 	mov.w	r8, #0
 80118aa:	e0a4      	b.n	80119f6 <_strtod_l+0x2ee>
 80118ac:	2300      	movs	r3, #0
 80118ae:	e7c7      	b.n	8011840 <_strtod_l+0x138>
 80118b0:	2f08      	cmp	r7, #8
 80118b2:	f100 0001 	add.w	r0, r0, #1
 80118b6:	f107 0701 	add.w	r7, r7, #1
 80118ba:	bfd5      	itete	le
 80118bc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80118be:	9908      	ldrgt	r1, [sp, #32]
 80118c0:	fb02 3301 	mlale	r3, r2, r1, r3
 80118c4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80118c8:	bfd4      	ite	le
 80118ca:	930a      	strle	r3, [sp, #40]	@ 0x28
 80118cc:	9308      	strgt	r3, [sp, #32]
 80118ce:	9019      	str	r0, [sp, #100]	@ 0x64
 80118d0:	e7be      	b.n	8011850 <_strtod_l+0x148>
 80118d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80118d4:	1c5a      	adds	r2, r3, #1
 80118d6:	9219      	str	r2, [sp, #100]	@ 0x64
 80118d8:	785a      	ldrb	r2, [r3, #1]
 80118da:	b37f      	cbz	r7, 801193c <_strtod_l+0x234>
 80118dc:	4681      	mov	r9, r0
 80118de:	463d      	mov	r5, r7
 80118e0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80118e4:	2b09      	cmp	r3, #9
 80118e6:	d912      	bls.n	801190e <_strtod_l+0x206>
 80118e8:	2301      	movs	r3, #1
 80118ea:	e7c3      	b.n	8011874 <_strtod_l+0x16c>
 80118ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80118ee:	3001      	adds	r0, #1
 80118f0:	1c5a      	adds	r2, r3, #1
 80118f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80118f4:	785a      	ldrb	r2, [r3, #1]
 80118f6:	2a30      	cmp	r2, #48	@ 0x30
 80118f8:	d0f8      	beq.n	80118ec <_strtod_l+0x1e4>
 80118fa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80118fe:	2b08      	cmp	r3, #8
 8011900:	f200 84d2 	bhi.w	80122a8 <_strtod_l+0xba0>
 8011904:	4681      	mov	r9, r0
 8011906:	2000      	movs	r0, #0
 8011908:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801190a:	4605      	mov	r5, r0
 801190c:	930c      	str	r3, [sp, #48]	@ 0x30
 801190e:	3a30      	subs	r2, #48	@ 0x30
 8011910:	f100 0301 	add.w	r3, r0, #1
 8011914:	d02a      	beq.n	801196c <_strtod_l+0x264>
 8011916:	4499      	add	r9, r3
 8011918:	eb00 0c05 	add.w	ip, r0, r5
 801191c:	462b      	mov	r3, r5
 801191e:	210a      	movs	r1, #10
 8011920:	4563      	cmp	r3, ip
 8011922:	d10d      	bne.n	8011940 <_strtod_l+0x238>
 8011924:	1c69      	adds	r1, r5, #1
 8011926:	4401      	add	r1, r0
 8011928:	4428      	add	r0, r5
 801192a:	2808      	cmp	r0, #8
 801192c:	dc16      	bgt.n	801195c <_strtod_l+0x254>
 801192e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8011930:	230a      	movs	r3, #10
 8011932:	fb03 2300 	mla	r3, r3, r0, r2
 8011936:	930a      	str	r3, [sp, #40]	@ 0x28
 8011938:	2300      	movs	r3, #0
 801193a:	e018      	b.n	801196e <_strtod_l+0x266>
 801193c:	4638      	mov	r0, r7
 801193e:	e7da      	b.n	80118f6 <_strtod_l+0x1ee>
 8011940:	2b08      	cmp	r3, #8
 8011942:	f103 0301 	add.w	r3, r3, #1
 8011946:	dc03      	bgt.n	8011950 <_strtod_l+0x248>
 8011948:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801194a:	434e      	muls	r6, r1
 801194c:	960a      	str	r6, [sp, #40]	@ 0x28
 801194e:	e7e7      	b.n	8011920 <_strtod_l+0x218>
 8011950:	2b10      	cmp	r3, #16
 8011952:	bfde      	ittt	le
 8011954:	9e08      	ldrle	r6, [sp, #32]
 8011956:	434e      	mulle	r6, r1
 8011958:	9608      	strle	r6, [sp, #32]
 801195a:	e7e1      	b.n	8011920 <_strtod_l+0x218>
 801195c:	280f      	cmp	r0, #15
 801195e:	dceb      	bgt.n	8011938 <_strtod_l+0x230>
 8011960:	9808      	ldr	r0, [sp, #32]
 8011962:	230a      	movs	r3, #10
 8011964:	fb03 2300 	mla	r3, r3, r0, r2
 8011968:	9308      	str	r3, [sp, #32]
 801196a:	e7e5      	b.n	8011938 <_strtod_l+0x230>
 801196c:	4629      	mov	r1, r5
 801196e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011970:	460d      	mov	r5, r1
 8011972:	1c50      	adds	r0, r2, #1
 8011974:	9019      	str	r0, [sp, #100]	@ 0x64
 8011976:	4618      	mov	r0, r3
 8011978:	7852      	ldrb	r2, [r2, #1]
 801197a:	e7b1      	b.n	80118e0 <_strtod_l+0x1d8>
 801197c:	f04f 0900 	mov.w	r9, #0
 8011980:	2301      	movs	r3, #1
 8011982:	e77c      	b.n	801187e <_strtod_l+0x176>
 8011984:	f04f 0c00 	mov.w	ip, #0
 8011988:	1ca2      	adds	r2, r4, #2
 801198a:	9219      	str	r2, [sp, #100]	@ 0x64
 801198c:	78a2      	ldrb	r2, [r4, #2]
 801198e:	e784      	b.n	801189a <_strtod_l+0x192>
 8011990:	f04f 0c01 	mov.w	ip, #1
 8011994:	e7f8      	b.n	8011988 <_strtod_l+0x280>
 8011996:	bf00      	nop
 8011998:	08014128 	.word	0x08014128
 801199c:	08014110 	.word	0x08014110
 80119a0:	7ff00000 	.word	0x7ff00000
 80119a4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80119a6:	1c51      	adds	r1, r2, #1
 80119a8:	9119      	str	r1, [sp, #100]	@ 0x64
 80119aa:	7852      	ldrb	r2, [r2, #1]
 80119ac:	2a30      	cmp	r2, #48	@ 0x30
 80119ae:	d0f9      	beq.n	80119a4 <_strtod_l+0x29c>
 80119b0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80119b4:	2908      	cmp	r1, #8
 80119b6:	f63f af76 	bhi.w	80118a6 <_strtod_l+0x19e>
 80119ba:	3a30      	subs	r2, #48	@ 0x30
 80119bc:	f04f 080a 	mov.w	r8, #10
 80119c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80119c2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80119c4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80119c6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80119c8:	1c56      	adds	r6, r2, #1
 80119ca:	9619      	str	r6, [sp, #100]	@ 0x64
 80119cc:	7852      	ldrb	r2, [r2, #1]
 80119ce:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80119d2:	f1be 0f09 	cmp.w	lr, #9
 80119d6:	d939      	bls.n	8011a4c <_strtod_l+0x344>
 80119d8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80119da:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80119de:	1a76      	subs	r6, r6, r1
 80119e0:	2e08      	cmp	r6, #8
 80119e2:	dc03      	bgt.n	80119ec <_strtod_l+0x2e4>
 80119e4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80119e6:	4588      	cmp	r8, r1
 80119e8:	bfa8      	it	ge
 80119ea:	4688      	movge	r8, r1
 80119ec:	f1bc 0f00 	cmp.w	ip, #0
 80119f0:	d001      	beq.n	80119f6 <_strtod_l+0x2ee>
 80119f2:	f1c8 0800 	rsb	r8, r8, #0
 80119f6:	2d00      	cmp	r5, #0
 80119f8:	d14e      	bne.n	8011a98 <_strtod_l+0x390>
 80119fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80119fc:	4308      	orrs	r0, r1
 80119fe:	f47f aebc 	bne.w	801177a <_strtod_l+0x72>
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	f47f aed4 	bne.w	80117b0 <_strtod_l+0xa8>
 8011a08:	2a69      	cmp	r2, #105	@ 0x69
 8011a0a:	d028      	beq.n	8011a5e <_strtod_l+0x356>
 8011a0c:	dc25      	bgt.n	8011a5a <_strtod_l+0x352>
 8011a0e:	2a49      	cmp	r2, #73	@ 0x49
 8011a10:	d025      	beq.n	8011a5e <_strtod_l+0x356>
 8011a12:	2a4e      	cmp	r2, #78	@ 0x4e
 8011a14:	f47f aecc 	bne.w	80117b0 <_strtod_l+0xa8>
 8011a18:	499b      	ldr	r1, [pc, #620]	@ (8011c88 <_strtod_l+0x580>)
 8011a1a:	a819      	add	r0, sp, #100	@ 0x64
 8011a1c:	f001 fd38 	bl	8013490 <__match>
 8011a20:	2800      	cmp	r0, #0
 8011a22:	f43f aec5 	beq.w	80117b0 <_strtod_l+0xa8>
 8011a26:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011a28:	781b      	ldrb	r3, [r3, #0]
 8011a2a:	2b28      	cmp	r3, #40	@ 0x28
 8011a2c:	d12e      	bne.n	8011a8c <_strtod_l+0x384>
 8011a2e:	aa1c      	add	r2, sp, #112	@ 0x70
 8011a30:	4996      	ldr	r1, [pc, #600]	@ (8011c8c <_strtod_l+0x584>)
 8011a32:	a819      	add	r0, sp, #100	@ 0x64
 8011a34:	f001 fd40 	bl	80134b8 <__hexnan>
 8011a38:	2805      	cmp	r0, #5
 8011a3a:	d127      	bne.n	8011a8c <_strtod_l+0x384>
 8011a3c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011a3e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8011a42:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8011a46:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8011a4a:	e696      	b.n	801177a <_strtod_l+0x72>
 8011a4c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011a4e:	fb08 2101 	mla	r1, r8, r1, r2
 8011a52:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8011a56:	920e      	str	r2, [sp, #56]	@ 0x38
 8011a58:	e7b5      	b.n	80119c6 <_strtod_l+0x2be>
 8011a5a:	2a6e      	cmp	r2, #110	@ 0x6e
 8011a5c:	e7da      	b.n	8011a14 <_strtod_l+0x30c>
 8011a5e:	498c      	ldr	r1, [pc, #560]	@ (8011c90 <_strtod_l+0x588>)
 8011a60:	a819      	add	r0, sp, #100	@ 0x64
 8011a62:	f001 fd15 	bl	8013490 <__match>
 8011a66:	2800      	cmp	r0, #0
 8011a68:	f43f aea2 	beq.w	80117b0 <_strtod_l+0xa8>
 8011a6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011a6e:	a819      	add	r0, sp, #100	@ 0x64
 8011a70:	4988      	ldr	r1, [pc, #544]	@ (8011c94 <_strtod_l+0x58c>)
 8011a72:	3b01      	subs	r3, #1
 8011a74:	9319      	str	r3, [sp, #100]	@ 0x64
 8011a76:	f001 fd0b 	bl	8013490 <__match>
 8011a7a:	b910      	cbnz	r0, 8011a82 <_strtod_l+0x37a>
 8011a7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011a7e:	3301      	adds	r3, #1
 8011a80:	9319      	str	r3, [sp, #100]	@ 0x64
 8011a82:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8011ca4 <_strtod_l+0x59c>
 8011a86:	f04f 0a00 	mov.w	sl, #0
 8011a8a:	e676      	b.n	801177a <_strtod_l+0x72>
 8011a8c:	4882      	ldr	r0, [pc, #520]	@ (8011c98 <_strtod_l+0x590>)
 8011a8e:	f001 fa3f 	bl	8012f10 <nan>
 8011a92:	ec5b ab10 	vmov	sl, fp, d0
 8011a96:	e670      	b.n	801177a <_strtod_l+0x72>
 8011a98:	eba8 0309 	sub.w	r3, r8, r9
 8011a9c:	2f00      	cmp	r7, #0
 8011a9e:	bf08      	it	eq
 8011aa0:	462f      	moveq	r7, r5
 8011aa2:	2d10      	cmp	r5, #16
 8011aa4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8011aa6:	462c      	mov	r4, r5
 8011aa8:	9309      	str	r3, [sp, #36]	@ 0x24
 8011aaa:	bfa8      	it	ge
 8011aac:	2410      	movge	r4, #16
 8011aae:	f7ee fd43 	bl	8000538 <__aeabi_ui2d>
 8011ab2:	2d09      	cmp	r5, #9
 8011ab4:	4682      	mov	sl, r0
 8011ab6:	468b      	mov	fp, r1
 8011ab8:	dc13      	bgt.n	8011ae2 <_strtod_l+0x3da>
 8011aba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	f43f ae5c 	beq.w	801177a <_strtod_l+0x72>
 8011ac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ac4:	dd78      	ble.n	8011bb8 <_strtod_l+0x4b0>
 8011ac6:	2b16      	cmp	r3, #22
 8011ac8:	dc5f      	bgt.n	8011b8a <_strtod_l+0x482>
 8011aca:	4974      	ldr	r1, [pc, #464]	@ (8011c9c <_strtod_l+0x594>)
 8011acc:	4652      	mov	r2, sl
 8011ace:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011ad2:	465b      	mov	r3, fp
 8011ad4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ad8:	f7ee fda8 	bl	800062c <__aeabi_dmul>
 8011adc:	4682      	mov	sl, r0
 8011ade:	468b      	mov	fp, r1
 8011ae0:	e64b      	b.n	801177a <_strtod_l+0x72>
 8011ae2:	4b6e      	ldr	r3, [pc, #440]	@ (8011c9c <_strtod_l+0x594>)
 8011ae4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011ae8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8011aec:	f7ee fd9e 	bl	800062c <__aeabi_dmul>
 8011af0:	4682      	mov	sl, r0
 8011af2:	468b      	mov	fp, r1
 8011af4:	9808      	ldr	r0, [sp, #32]
 8011af6:	f7ee fd1f 	bl	8000538 <__aeabi_ui2d>
 8011afa:	4602      	mov	r2, r0
 8011afc:	460b      	mov	r3, r1
 8011afe:	4650      	mov	r0, sl
 8011b00:	4659      	mov	r1, fp
 8011b02:	f7ee fbdd 	bl	80002c0 <__adddf3>
 8011b06:	2d0f      	cmp	r5, #15
 8011b08:	4682      	mov	sl, r0
 8011b0a:	468b      	mov	fp, r1
 8011b0c:	ddd5      	ble.n	8011aba <_strtod_l+0x3b2>
 8011b0e:	1b2c      	subs	r4, r5, r4
 8011b10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b12:	441c      	add	r4, r3
 8011b14:	2c00      	cmp	r4, #0
 8011b16:	f340 8096 	ble.w	8011c46 <_strtod_l+0x53e>
 8011b1a:	f014 030f 	ands.w	r3, r4, #15
 8011b1e:	d00a      	beq.n	8011b36 <_strtod_l+0x42e>
 8011b20:	495e      	ldr	r1, [pc, #376]	@ (8011c9c <_strtod_l+0x594>)
 8011b22:	4652      	mov	r2, sl
 8011b24:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011b28:	465b      	mov	r3, fp
 8011b2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011b2e:	f7ee fd7d 	bl	800062c <__aeabi_dmul>
 8011b32:	4682      	mov	sl, r0
 8011b34:	468b      	mov	fp, r1
 8011b36:	f034 040f 	bics.w	r4, r4, #15
 8011b3a:	d073      	beq.n	8011c24 <_strtod_l+0x51c>
 8011b3c:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8011b40:	dd48      	ble.n	8011bd4 <_strtod_l+0x4cc>
 8011b42:	2400      	movs	r4, #0
 8011b44:	46a0      	mov	r8, r4
 8011b46:	46a1      	mov	r9, r4
 8011b48:	940a      	str	r4, [sp, #40]	@ 0x28
 8011b4a:	2322      	movs	r3, #34	@ 0x22
 8011b4c:	9a05      	ldr	r2, [sp, #20]
 8011b4e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8011ca4 <_strtod_l+0x59c>
 8011b52:	f04f 0a00 	mov.w	sl, #0
 8011b56:	6013      	str	r3, [r2, #0]
 8011b58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	f43f ae0d 	beq.w	801177a <_strtod_l+0x72>
 8011b60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011b62:	9805      	ldr	r0, [sp, #20]
 8011b64:	f7ff f936 	bl	8010dd4 <_Bfree>
 8011b68:	4649      	mov	r1, r9
 8011b6a:	9805      	ldr	r0, [sp, #20]
 8011b6c:	f7ff f932 	bl	8010dd4 <_Bfree>
 8011b70:	4641      	mov	r1, r8
 8011b72:	9805      	ldr	r0, [sp, #20]
 8011b74:	f7ff f92e 	bl	8010dd4 <_Bfree>
 8011b78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011b7a:	9805      	ldr	r0, [sp, #20]
 8011b7c:	f7ff f92a 	bl	8010dd4 <_Bfree>
 8011b80:	4621      	mov	r1, r4
 8011b82:	9805      	ldr	r0, [sp, #20]
 8011b84:	f7ff f926 	bl	8010dd4 <_Bfree>
 8011b88:	e5f7      	b.n	801177a <_strtod_l+0x72>
 8011b8a:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8011b8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011b90:	4293      	cmp	r3, r2
 8011b92:	dbbc      	blt.n	8011b0e <_strtod_l+0x406>
 8011b94:	f1c5 050f 	rsb	r5, r5, #15
 8011b98:	4c40      	ldr	r4, [pc, #256]	@ (8011c9c <_strtod_l+0x594>)
 8011b9a:	4652      	mov	r2, sl
 8011b9c:	465b      	mov	r3, fp
 8011b9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8011ba2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ba6:	f7ee fd41 	bl	800062c <__aeabi_dmul>
 8011baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011bac:	1b5d      	subs	r5, r3, r5
 8011bae:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8011bb2:	e9d4 2300 	ldrd	r2, r3, [r4]
 8011bb6:	e78f      	b.n	8011ad8 <_strtod_l+0x3d0>
 8011bb8:	3316      	adds	r3, #22
 8011bba:	dba8      	blt.n	8011b0e <_strtod_l+0x406>
 8011bbc:	eba9 0808 	sub.w	r8, r9, r8
 8011bc0:	4b36      	ldr	r3, [pc, #216]	@ (8011c9c <_strtod_l+0x594>)
 8011bc2:	4650      	mov	r0, sl
 8011bc4:	4659      	mov	r1, fp
 8011bc6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8011bca:	e9d8 2300 	ldrd	r2, r3, [r8]
 8011bce:	f7ee fe57 	bl	8000880 <__aeabi_ddiv>
 8011bd2:	e783      	b.n	8011adc <_strtod_l+0x3d4>
 8011bd4:	4b32      	ldr	r3, [pc, #200]	@ (8011ca0 <_strtod_l+0x598>)
 8011bd6:	1124      	asrs	r4, r4, #4
 8011bd8:	4650      	mov	r0, sl
 8011bda:	4659      	mov	r1, fp
 8011bdc:	9308      	str	r3, [sp, #32]
 8011bde:	2300      	movs	r3, #0
 8011be0:	461e      	mov	r6, r3
 8011be2:	2c01      	cmp	r4, #1
 8011be4:	dc21      	bgt.n	8011c2a <_strtod_l+0x522>
 8011be6:	b10b      	cbz	r3, 8011bec <_strtod_l+0x4e4>
 8011be8:	4682      	mov	sl, r0
 8011bea:	468b      	mov	fp, r1
 8011bec:	492c      	ldr	r1, [pc, #176]	@ (8011ca0 <_strtod_l+0x598>)
 8011bee:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8011bf2:	4652      	mov	r2, sl
 8011bf4:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8011bf8:	465b      	mov	r3, fp
 8011bfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011bfe:	f7ee fd15 	bl	800062c <__aeabi_dmul>
 8011c02:	4b28      	ldr	r3, [pc, #160]	@ (8011ca4 <_strtod_l+0x59c>)
 8011c04:	460a      	mov	r2, r1
 8011c06:	4682      	mov	sl, r0
 8011c08:	400b      	ands	r3, r1
 8011c0a:	4927      	ldr	r1, [pc, #156]	@ (8011ca8 <_strtod_l+0x5a0>)
 8011c0c:	428b      	cmp	r3, r1
 8011c0e:	d898      	bhi.n	8011b42 <_strtod_l+0x43a>
 8011c10:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8011c14:	428b      	cmp	r3, r1
 8011c16:	bf86      	itte	hi
 8011c18:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8011cac <_strtod_l+0x5a4>
 8011c1c:	f04f 3aff 	movhi.w	sl, #4294967295
 8011c20:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8011c24:	2300      	movs	r3, #0
 8011c26:	9308      	str	r3, [sp, #32]
 8011c28:	e07a      	b.n	8011d20 <_strtod_l+0x618>
 8011c2a:	07e2      	lsls	r2, r4, #31
 8011c2c:	d505      	bpl.n	8011c3a <_strtod_l+0x532>
 8011c2e:	9b08      	ldr	r3, [sp, #32]
 8011c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c34:	f7ee fcfa 	bl	800062c <__aeabi_dmul>
 8011c38:	2301      	movs	r3, #1
 8011c3a:	9a08      	ldr	r2, [sp, #32]
 8011c3c:	3601      	adds	r6, #1
 8011c3e:	1064      	asrs	r4, r4, #1
 8011c40:	3208      	adds	r2, #8
 8011c42:	9208      	str	r2, [sp, #32]
 8011c44:	e7cd      	b.n	8011be2 <_strtod_l+0x4da>
 8011c46:	d0ed      	beq.n	8011c24 <_strtod_l+0x51c>
 8011c48:	4264      	negs	r4, r4
 8011c4a:	f014 020f 	ands.w	r2, r4, #15
 8011c4e:	d00a      	beq.n	8011c66 <_strtod_l+0x55e>
 8011c50:	4b12      	ldr	r3, [pc, #72]	@ (8011c9c <_strtod_l+0x594>)
 8011c52:	4650      	mov	r0, sl
 8011c54:	4659      	mov	r1, fp
 8011c56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c5e:	f7ee fe0f 	bl	8000880 <__aeabi_ddiv>
 8011c62:	4682      	mov	sl, r0
 8011c64:	468b      	mov	fp, r1
 8011c66:	1124      	asrs	r4, r4, #4
 8011c68:	d0dc      	beq.n	8011c24 <_strtod_l+0x51c>
 8011c6a:	2c1f      	cmp	r4, #31
 8011c6c:	dd20      	ble.n	8011cb0 <_strtod_l+0x5a8>
 8011c6e:	2400      	movs	r4, #0
 8011c70:	46a0      	mov	r8, r4
 8011c72:	46a1      	mov	r9, r4
 8011c74:	940a      	str	r4, [sp, #40]	@ 0x28
 8011c76:	2322      	movs	r3, #34	@ 0x22
 8011c78:	9a05      	ldr	r2, [sp, #20]
 8011c7a:	f04f 0a00 	mov.w	sl, #0
 8011c7e:	f04f 0b00 	mov.w	fp, #0
 8011c82:	6013      	str	r3, [r2, #0]
 8011c84:	e768      	b.n	8011b58 <_strtod_l+0x450>
 8011c86:	bf00      	nop
 8011c88:	08013f01 	.word	0x08013f01
 8011c8c:	08014114 	.word	0x08014114
 8011c90:	08013ef9 	.word	0x08013ef9
 8011c94:	08013f2e 	.word	0x08013f2e
 8011c98:	080142d8 	.word	0x080142d8
 8011c9c:	08014048 	.word	0x08014048
 8011ca0:	08014020 	.word	0x08014020
 8011ca4:	7ff00000 	.word	0x7ff00000
 8011ca8:	7ca00000 	.word	0x7ca00000
 8011cac:	7fefffff 	.word	0x7fefffff
 8011cb0:	f014 0310 	ands.w	r3, r4, #16
 8011cb4:	4650      	mov	r0, sl
 8011cb6:	4659      	mov	r1, fp
 8011cb8:	4ea9      	ldr	r6, [pc, #676]	@ (8011f60 <_strtod_l+0x858>)
 8011cba:	bf18      	it	ne
 8011cbc:	236a      	movne	r3, #106	@ 0x6a
 8011cbe:	9308      	str	r3, [sp, #32]
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	07e2      	lsls	r2, r4, #31
 8011cc4:	d504      	bpl.n	8011cd0 <_strtod_l+0x5c8>
 8011cc6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011cca:	f7ee fcaf 	bl	800062c <__aeabi_dmul>
 8011cce:	2301      	movs	r3, #1
 8011cd0:	1064      	asrs	r4, r4, #1
 8011cd2:	f106 0608 	add.w	r6, r6, #8
 8011cd6:	d1f4      	bne.n	8011cc2 <_strtod_l+0x5ba>
 8011cd8:	b10b      	cbz	r3, 8011cde <_strtod_l+0x5d6>
 8011cda:	4682      	mov	sl, r0
 8011cdc:	468b      	mov	fp, r1
 8011cde:	9b08      	ldr	r3, [sp, #32]
 8011ce0:	b1b3      	cbz	r3, 8011d10 <_strtod_l+0x608>
 8011ce2:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8011ce6:	4659      	mov	r1, fp
 8011ce8:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	dd0f      	ble.n	8011d10 <_strtod_l+0x608>
 8011cf0:	2b1f      	cmp	r3, #31
 8011cf2:	dd55      	ble.n	8011da0 <_strtod_l+0x698>
 8011cf4:	2b34      	cmp	r3, #52	@ 0x34
 8011cf6:	f04f 0a00 	mov.w	sl, #0
 8011cfa:	bfdb      	ittet	le
 8011cfc:	f04f 33ff 	movle.w	r3, #4294967295
 8011d00:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8011d04:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8011d08:	4093      	lslle	r3, r2
 8011d0a:	bfd8      	it	le
 8011d0c:	ea03 0b01 	andle.w	fp, r3, r1
 8011d10:	2200      	movs	r2, #0
 8011d12:	2300      	movs	r3, #0
 8011d14:	4650      	mov	r0, sl
 8011d16:	4659      	mov	r1, fp
 8011d18:	f7ee fef0 	bl	8000afc <__aeabi_dcmpeq>
 8011d1c:	2800      	cmp	r0, #0
 8011d1e:	d1a6      	bne.n	8011c6e <_strtod_l+0x566>
 8011d20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011d22:	463a      	mov	r2, r7
 8011d24:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011d26:	9300      	str	r3, [sp, #0]
 8011d28:	462b      	mov	r3, r5
 8011d2a:	9805      	ldr	r0, [sp, #20]
 8011d2c:	f7ff f8bc 	bl	8010ea8 <__s2b>
 8011d30:	900a      	str	r0, [sp, #40]	@ 0x28
 8011d32:	2800      	cmp	r0, #0
 8011d34:	f43f af05 	beq.w	8011b42 <_strtod_l+0x43a>
 8011d38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011d3a:	eba9 0308 	sub.w	r3, r9, r8
 8011d3e:	2400      	movs	r4, #0
 8011d40:	2a00      	cmp	r2, #0
 8011d42:	46a0      	mov	r8, r4
 8011d44:	bfa8      	it	ge
 8011d46:	2300      	movge	r3, #0
 8011d48:	9312      	str	r3, [sp, #72]	@ 0x48
 8011d4a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8011d4e:	9316      	str	r3, [sp, #88]	@ 0x58
 8011d50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011d52:	9805      	ldr	r0, [sp, #20]
 8011d54:	6859      	ldr	r1, [r3, #4]
 8011d56:	f7fe fffd 	bl	8010d54 <_Balloc>
 8011d5a:	4681      	mov	r9, r0
 8011d5c:	2800      	cmp	r0, #0
 8011d5e:	f43f aef4 	beq.w	8011b4a <_strtod_l+0x442>
 8011d62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011d64:	300c      	adds	r0, #12
 8011d66:	691a      	ldr	r2, [r3, #16]
 8011d68:	f103 010c 	add.w	r1, r3, #12
 8011d6c:	3202      	adds	r2, #2
 8011d6e:	0092      	lsls	r2, r2, #2
 8011d70:	f7fe f941 	bl	800fff6 <memcpy>
 8011d74:	aa1c      	add	r2, sp, #112	@ 0x70
 8011d76:	a91b      	add	r1, sp, #108	@ 0x6c
 8011d78:	9805      	ldr	r0, [sp, #20]
 8011d7a:	ec4b ab10 	vmov	d0, sl, fp
 8011d7e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8011d82:	f7ff fbd5 	bl	8011530 <__d2b>
 8011d86:	901a      	str	r0, [sp, #104]	@ 0x68
 8011d88:	2800      	cmp	r0, #0
 8011d8a:	f43f aede 	beq.w	8011b4a <_strtod_l+0x442>
 8011d8e:	2101      	movs	r1, #1
 8011d90:	9805      	ldr	r0, [sp, #20]
 8011d92:	f7ff f91f 	bl	8010fd4 <__i2b>
 8011d96:	4680      	mov	r8, r0
 8011d98:	b948      	cbnz	r0, 8011dae <_strtod_l+0x6a6>
 8011d9a:	f04f 0800 	mov.w	r8, #0
 8011d9e:	e6d4      	b.n	8011b4a <_strtod_l+0x442>
 8011da0:	f04f 32ff 	mov.w	r2, #4294967295
 8011da4:	fa02 f303 	lsl.w	r3, r2, r3
 8011da8:	ea03 0a0a 	and.w	sl, r3, sl
 8011dac:	e7b0      	b.n	8011d10 <_strtod_l+0x608>
 8011dae:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8011db0:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011db2:	2d00      	cmp	r5, #0
 8011db4:	bfa9      	itett	ge
 8011db6:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8011db8:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8011dba:	18ef      	addge	r7, r5, r3
 8011dbc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8011dbe:	bfb8      	it	lt
 8011dc0:	1b5e      	sublt	r6, r3, r5
 8011dc2:	9b08      	ldr	r3, [sp, #32]
 8011dc4:	bfb8      	it	lt
 8011dc6:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8011dc8:	1aed      	subs	r5, r5, r3
 8011dca:	4b66      	ldr	r3, [pc, #408]	@ (8011f64 <_strtod_l+0x85c>)
 8011dcc:	4415      	add	r5, r2
 8011dce:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011dd2:	3d01      	subs	r5, #1
 8011dd4:	429d      	cmp	r5, r3
 8011dd6:	da4f      	bge.n	8011e78 <_strtod_l+0x770>
 8011dd8:	1b5b      	subs	r3, r3, r5
 8011dda:	2101      	movs	r1, #1
 8011ddc:	2b1f      	cmp	r3, #31
 8011dde:	eba2 0203 	sub.w	r2, r2, r3
 8011de2:	dc3d      	bgt.n	8011e60 <_strtod_l+0x758>
 8011de4:	fa01 f303 	lsl.w	r3, r1, r3
 8011de8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011dea:	2300      	movs	r3, #0
 8011dec:	9310      	str	r3, [sp, #64]	@ 0x40
 8011dee:	18bd      	adds	r5, r7, r2
 8011df0:	9b08      	ldr	r3, [sp, #32]
 8011df2:	4416      	add	r6, r2
 8011df4:	42af      	cmp	r7, r5
 8011df6:	441e      	add	r6, r3
 8011df8:	463b      	mov	r3, r7
 8011dfa:	bfa8      	it	ge
 8011dfc:	462b      	movge	r3, r5
 8011dfe:	42b3      	cmp	r3, r6
 8011e00:	bfa8      	it	ge
 8011e02:	4633      	movge	r3, r6
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	bfc2      	ittt	gt
 8011e08:	1aed      	subgt	r5, r5, r3
 8011e0a:	1af6      	subgt	r6, r6, r3
 8011e0c:	1aff      	subgt	r7, r7, r3
 8011e0e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	dd16      	ble.n	8011e42 <_strtod_l+0x73a>
 8011e14:	4641      	mov	r1, r8
 8011e16:	461a      	mov	r2, r3
 8011e18:	9805      	ldr	r0, [sp, #20]
 8011e1a:	f7ff f99b 	bl	8011154 <__pow5mult>
 8011e1e:	4680      	mov	r8, r0
 8011e20:	2800      	cmp	r0, #0
 8011e22:	d0ba      	beq.n	8011d9a <_strtod_l+0x692>
 8011e24:	4601      	mov	r1, r0
 8011e26:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011e28:	9805      	ldr	r0, [sp, #20]
 8011e2a:	f7ff f8e9 	bl	8011000 <__multiply>
 8011e2e:	900e      	str	r0, [sp, #56]	@ 0x38
 8011e30:	2800      	cmp	r0, #0
 8011e32:	f43f ae8a 	beq.w	8011b4a <_strtod_l+0x442>
 8011e36:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011e38:	9805      	ldr	r0, [sp, #20]
 8011e3a:	f7fe ffcb 	bl	8010dd4 <_Bfree>
 8011e3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011e40:	931a      	str	r3, [sp, #104]	@ 0x68
 8011e42:	2d00      	cmp	r5, #0
 8011e44:	dc1d      	bgt.n	8011e82 <_strtod_l+0x77a>
 8011e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e48:	2b00      	cmp	r3, #0
 8011e4a:	dd23      	ble.n	8011e94 <_strtod_l+0x78c>
 8011e4c:	4649      	mov	r1, r9
 8011e4e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8011e50:	9805      	ldr	r0, [sp, #20]
 8011e52:	f7ff f97f 	bl	8011154 <__pow5mult>
 8011e56:	4681      	mov	r9, r0
 8011e58:	b9e0      	cbnz	r0, 8011e94 <_strtod_l+0x78c>
 8011e5a:	f04f 0900 	mov.w	r9, #0
 8011e5e:	e674      	b.n	8011b4a <_strtod_l+0x442>
 8011e60:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8011e64:	9113      	str	r1, [sp, #76]	@ 0x4c
 8011e66:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8011e6a:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8011e6e:	35e2      	adds	r5, #226	@ 0xe2
 8011e70:	fa01 f305 	lsl.w	r3, r1, r5
 8011e74:	9310      	str	r3, [sp, #64]	@ 0x40
 8011e76:	e7ba      	b.n	8011dee <_strtod_l+0x6e6>
 8011e78:	2300      	movs	r3, #0
 8011e7a:	9310      	str	r3, [sp, #64]	@ 0x40
 8011e7c:	2301      	movs	r3, #1
 8011e7e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011e80:	e7b5      	b.n	8011dee <_strtod_l+0x6e6>
 8011e82:	462a      	mov	r2, r5
 8011e84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011e86:	9805      	ldr	r0, [sp, #20]
 8011e88:	f7ff f9be 	bl	8011208 <__lshift>
 8011e8c:	901a      	str	r0, [sp, #104]	@ 0x68
 8011e8e:	2800      	cmp	r0, #0
 8011e90:	d1d9      	bne.n	8011e46 <_strtod_l+0x73e>
 8011e92:	e65a      	b.n	8011b4a <_strtod_l+0x442>
 8011e94:	2e00      	cmp	r6, #0
 8011e96:	dd07      	ble.n	8011ea8 <_strtod_l+0x7a0>
 8011e98:	4649      	mov	r1, r9
 8011e9a:	4632      	mov	r2, r6
 8011e9c:	9805      	ldr	r0, [sp, #20]
 8011e9e:	f7ff f9b3 	bl	8011208 <__lshift>
 8011ea2:	4681      	mov	r9, r0
 8011ea4:	2800      	cmp	r0, #0
 8011ea6:	d0d8      	beq.n	8011e5a <_strtod_l+0x752>
 8011ea8:	2f00      	cmp	r7, #0
 8011eaa:	dd08      	ble.n	8011ebe <_strtod_l+0x7b6>
 8011eac:	4641      	mov	r1, r8
 8011eae:	463a      	mov	r2, r7
 8011eb0:	9805      	ldr	r0, [sp, #20]
 8011eb2:	f7ff f9a9 	bl	8011208 <__lshift>
 8011eb6:	4680      	mov	r8, r0
 8011eb8:	2800      	cmp	r0, #0
 8011eba:	f43f ae46 	beq.w	8011b4a <_strtod_l+0x442>
 8011ebe:	464a      	mov	r2, r9
 8011ec0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011ec2:	9805      	ldr	r0, [sp, #20]
 8011ec4:	f7ff fa28 	bl	8011318 <__mdiff>
 8011ec8:	4604      	mov	r4, r0
 8011eca:	2800      	cmp	r0, #0
 8011ecc:	f43f ae3d 	beq.w	8011b4a <_strtod_l+0x442>
 8011ed0:	68c3      	ldr	r3, [r0, #12]
 8011ed2:	4641      	mov	r1, r8
 8011ed4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011ed6:	2300      	movs	r3, #0
 8011ed8:	60c3      	str	r3, [r0, #12]
 8011eda:	f7ff fa01 	bl	80112e0 <__mcmp>
 8011ede:	2800      	cmp	r0, #0
 8011ee0:	da46      	bge.n	8011f70 <_strtod_l+0x868>
 8011ee2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011ee4:	ea53 030a 	orrs.w	r3, r3, sl
 8011ee8:	d16c      	bne.n	8011fc4 <_strtod_l+0x8bc>
 8011eea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d168      	bne.n	8011fc4 <_strtod_l+0x8bc>
 8011ef2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011ef6:	0d1b      	lsrs	r3, r3, #20
 8011ef8:	051b      	lsls	r3, r3, #20
 8011efa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011efe:	d961      	bls.n	8011fc4 <_strtod_l+0x8bc>
 8011f00:	6963      	ldr	r3, [r4, #20]
 8011f02:	b913      	cbnz	r3, 8011f0a <_strtod_l+0x802>
 8011f04:	6923      	ldr	r3, [r4, #16]
 8011f06:	2b01      	cmp	r3, #1
 8011f08:	dd5c      	ble.n	8011fc4 <_strtod_l+0x8bc>
 8011f0a:	4621      	mov	r1, r4
 8011f0c:	2201      	movs	r2, #1
 8011f0e:	9805      	ldr	r0, [sp, #20]
 8011f10:	f7ff f97a 	bl	8011208 <__lshift>
 8011f14:	4641      	mov	r1, r8
 8011f16:	4604      	mov	r4, r0
 8011f18:	f7ff f9e2 	bl	80112e0 <__mcmp>
 8011f1c:	2800      	cmp	r0, #0
 8011f1e:	dd51      	ble.n	8011fc4 <_strtod_l+0x8bc>
 8011f20:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011f24:	9a08      	ldr	r2, [sp, #32]
 8011f26:	0d1b      	lsrs	r3, r3, #20
 8011f28:	051b      	lsls	r3, r3, #20
 8011f2a:	2a00      	cmp	r2, #0
 8011f2c:	d06b      	beq.n	8012006 <_strtod_l+0x8fe>
 8011f2e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011f32:	d868      	bhi.n	8012006 <_strtod_l+0x8fe>
 8011f34:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8011f38:	f67f ae9d 	bls.w	8011c76 <_strtod_l+0x56e>
 8011f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8011f68 <_strtod_l+0x860>)
 8011f3e:	4650      	mov	r0, sl
 8011f40:	4659      	mov	r1, fp
 8011f42:	2200      	movs	r2, #0
 8011f44:	f7ee fb72 	bl	800062c <__aeabi_dmul>
 8011f48:	4b08      	ldr	r3, [pc, #32]	@ (8011f6c <_strtod_l+0x864>)
 8011f4a:	4682      	mov	sl, r0
 8011f4c:	468b      	mov	fp, r1
 8011f4e:	400b      	ands	r3, r1
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	f47f ae05 	bne.w	8011b60 <_strtod_l+0x458>
 8011f56:	2322      	movs	r3, #34	@ 0x22
 8011f58:	9a05      	ldr	r2, [sp, #20]
 8011f5a:	6013      	str	r3, [r2, #0]
 8011f5c:	e600      	b.n	8011b60 <_strtod_l+0x458>
 8011f5e:	bf00      	nop
 8011f60:	08014140 	.word	0x08014140
 8011f64:	fffffc02 	.word	0xfffffc02
 8011f68:	39500000 	.word	0x39500000
 8011f6c:	7ff00000 	.word	0x7ff00000
 8011f70:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8011f74:	d165      	bne.n	8012042 <_strtod_l+0x93a>
 8011f76:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011f78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011f7c:	b35a      	cbz	r2, 8011fd6 <_strtod_l+0x8ce>
 8011f7e:	4a9e      	ldr	r2, [pc, #632]	@ (80121f8 <_strtod_l+0xaf0>)
 8011f80:	4293      	cmp	r3, r2
 8011f82:	d12b      	bne.n	8011fdc <_strtod_l+0x8d4>
 8011f84:	9b08      	ldr	r3, [sp, #32]
 8011f86:	4651      	mov	r1, sl
 8011f88:	b303      	cbz	r3, 8011fcc <_strtod_l+0x8c4>
 8011f8a:	465a      	mov	r2, fp
 8011f8c:	4b9b      	ldr	r3, [pc, #620]	@ (80121fc <_strtod_l+0xaf4>)
 8011f8e:	4013      	ands	r3, r2
 8011f90:	f04f 32ff 	mov.w	r2, #4294967295
 8011f94:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8011f98:	d81b      	bhi.n	8011fd2 <_strtod_l+0x8ca>
 8011f9a:	0d1b      	lsrs	r3, r3, #20
 8011f9c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8011fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8011fa4:	4299      	cmp	r1, r3
 8011fa6:	d119      	bne.n	8011fdc <_strtod_l+0x8d4>
 8011fa8:	4b95      	ldr	r3, [pc, #596]	@ (8012200 <_strtod_l+0xaf8>)
 8011faa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011fac:	429a      	cmp	r2, r3
 8011fae:	d102      	bne.n	8011fb6 <_strtod_l+0x8ae>
 8011fb0:	3101      	adds	r1, #1
 8011fb2:	f43f adca 	beq.w	8011b4a <_strtod_l+0x442>
 8011fb6:	4b91      	ldr	r3, [pc, #580]	@ (80121fc <_strtod_l+0xaf4>)
 8011fb8:	f04f 0a00 	mov.w	sl, #0
 8011fbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011fbe:	401a      	ands	r2, r3
 8011fc0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8011fc4:	9b08      	ldr	r3, [sp, #32]
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d1b8      	bne.n	8011f3c <_strtod_l+0x834>
 8011fca:	e5c9      	b.n	8011b60 <_strtod_l+0x458>
 8011fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8011fd0:	e7e8      	b.n	8011fa4 <_strtod_l+0x89c>
 8011fd2:	4613      	mov	r3, r2
 8011fd4:	e7e6      	b.n	8011fa4 <_strtod_l+0x89c>
 8011fd6:	ea53 030a 	orrs.w	r3, r3, sl
 8011fda:	d0a1      	beq.n	8011f20 <_strtod_l+0x818>
 8011fdc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011fde:	b1db      	cbz	r3, 8012018 <_strtod_l+0x910>
 8011fe0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011fe2:	4213      	tst	r3, r2
 8011fe4:	d0ee      	beq.n	8011fc4 <_strtod_l+0x8bc>
 8011fe6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011fe8:	4650      	mov	r0, sl
 8011fea:	9a08      	ldr	r2, [sp, #32]
 8011fec:	4659      	mov	r1, fp
 8011fee:	b1bb      	cbz	r3, 8012020 <_strtod_l+0x918>
 8011ff0:	f7ff fb6c 	bl	80116cc <sulp>
 8011ff4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011ff8:	ec53 2b10 	vmov	r2, r3, d0
 8011ffc:	f7ee f960 	bl	80002c0 <__adddf3>
 8012000:	4682      	mov	sl, r0
 8012002:	468b      	mov	fp, r1
 8012004:	e7de      	b.n	8011fc4 <_strtod_l+0x8bc>
 8012006:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801200a:	f04f 3aff 	mov.w	sl, #4294967295
 801200e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012012:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012016:	e7d5      	b.n	8011fc4 <_strtod_l+0x8bc>
 8012018:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801201a:	ea13 0f0a 	tst.w	r3, sl
 801201e:	e7e1      	b.n	8011fe4 <_strtod_l+0x8dc>
 8012020:	f7ff fb54 	bl	80116cc <sulp>
 8012024:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012028:	ec53 2b10 	vmov	r2, r3, d0
 801202c:	f7ee f946 	bl	80002bc <__aeabi_dsub>
 8012030:	2200      	movs	r2, #0
 8012032:	2300      	movs	r3, #0
 8012034:	4682      	mov	sl, r0
 8012036:	468b      	mov	fp, r1
 8012038:	f7ee fd60 	bl	8000afc <__aeabi_dcmpeq>
 801203c:	2800      	cmp	r0, #0
 801203e:	d0c1      	beq.n	8011fc4 <_strtod_l+0x8bc>
 8012040:	e619      	b.n	8011c76 <_strtod_l+0x56e>
 8012042:	4641      	mov	r1, r8
 8012044:	4620      	mov	r0, r4
 8012046:	f7ff facb 	bl	80115e0 <__ratio>
 801204a:	2200      	movs	r2, #0
 801204c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012050:	ec57 6b10 	vmov	r6, r7, d0
 8012054:	4630      	mov	r0, r6
 8012056:	4639      	mov	r1, r7
 8012058:	f7ee fd64 	bl	8000b24 <__aeabi_dcmple>
 801205c:	2800      	cmp	r0, #0
 801205e:	d06f      	beq.n	8012140 <_strtod_l+0xa38>
 8012060:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012062:	2b00      	cmp	r3, #0
 8012064:	d17a      	bne.n	801215c <_strtod_l+0xa54>
 8012066:	f1ba 0f00 	cmp.w	sl, #0
 801206a:	d158      	bne.n	801211e <_strtod_l+0xa16>
 801206c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801206e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012072:	2b00      	cmp	r3, #0
 8012074:	d15a      	bne.n	801212c <_strtod_l+0xa24>
 8012076:	2200      	movs	r2, #0
 8012078:	4b62      	ldr	r3, [pc, #392]	@ (8012204 <_strtod_l+0xafc>)
 801207a:	4630      	mov	r0, r6
 801207c:	4639      	mov	r1, r7
 801207e:	f7ee fd47 	bl	8000b10 <__aeabi_dcmplt>
 8012082:	2800      	cmp	r0, #0
 8012084:	d159      	bne.n	801213a <_strtod_l+0xa32>
 8012086:	4630      	mov	r0, r6
 8012088:	4639      	mov	r1, r7
 801208a:	2200      	movs	r2, #0
 801208c:	4b5e      	ldr	r3, [pc, #376]	@ (8012208 <_strtod_l+0xb00>)
 801208e:	f7ee facd 	bl	800062c <__aeabi_dmul>
 8012092:	4606      	mov	r6, r0
 8012094:	460f      	mov	r7, r1
 8012096:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801209a:	9606      	str	r6, [sp, #24]
 801209c:	9307      	str	r3, [sp, #28]
 801209e:	4d57      	ldr	r5, [pc, #348]	@ (80121fc <_strtod_l+0xaf4>)
 80120a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80120a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80120a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80120aa:	401d      	ands	r5, r3
 80120ac:	4b57      	ldr	r3, [pc, #348]	@ (801220c <_strtod_l+0xb04>)
 80120ae:	429d      	cmp	r5, r3
 80120b0:	f040 80b0 	bne.w	8012214 <_strtod_l+0xb0c>
 80120b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80120b6:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80120ba:	ec4b ab10 	vmov	d0, sl, fp
 80120be:	f7ff f9c3 	bl	8011448 <__ulp>
 80120c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80120c6:	ec51 0b10 	vmov	r0, r1, d0
 80120ca:	f7ee faaf 	bl	800062c <__aeabi_dmul>
 80120ce:	4652      	mov	r2, sl
 80120d0:	465b      	mov	r3, fp
 80120d2:	f7ee f8f5 	bl	80002c0 <__adddf3>
 80120d6:	460b      	mov	r3, r1
 80120d8:	4948      	ldr	r1, [pc, #288]	@ (80121fc <_strtod_l+0xaf4>)
 80120da:	4682      	mov	sl, r0
 80120dc:	4a4c      	ldr	r2, [pc, #304]	@ (8012210 <_strtod_l+0xb08>)
 80120de:	4019      	ands	r1, r3
 80120e0:	4291      	cmp	r1, r2
 80120e2:	d942      	bls.n	801216a <_strtod_l+0xa62>
 80120e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80120e6:	4b46      	ldr	r3, [pc, #280]	@ (8012200 <_strtod_l+0xaf8>)
 80120e8:	429a      	cmp	r2, r3
 80120ea:	d103      	bne.n	80120f4 <_strtod_l+0x9ec>
 80120ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80120ee:	3301      	adds	r3, #1
 80120f0:	f43f ad2b 	beq.w	8011b4a <_strtod_l+0x442>
 80120f4:	f8df b108 	ldr.w	fp, [pc, #264]	@ 8012200 <_strtod_l+0xaf8>
 80120f8:	f04f 3aff 	mov.w	sl, #4294967295
 80120fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80120fe:	9805      	ldr	r0, [sp, #20]
 8012100:	f7fe fe68 	bl	8010dd4 <_Bfree>
 8012104:	4649      	mov	r1, r9
 8012106:	9805      	ldr	r0, [sp, #20]
 8012108:	f7fe fe64 	bl	8010dd4 <_Bfree>
 801210c:	4641      	mov	r1, r8
 801210e:	9805      	ldr	r0, [sp, #20]
 8012110:	f7fe fe60 	bl	8010dd4 <_Bfree>
 8012114:	4621      	mov	r1, r4
 8012116:	9805      	ldr	r0, [sp, #20]
 8012118:	f7fe fe5c 	bl	8010dd4 <_Bfree>
 801211c:	e618      	b.n	8011d50 <_strtod_l+0x648>
 801211e:	f1ba 0f01 	cmp.w	sl, #1
 8012122:	d103      	bne.n	801212c <_strtod_l+0xa24>
 8012124:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012126:	2b00      	cmp	r3, #0
 8012128:	f43f ada5 	beq.w	8011c76 <_strtod_l+0x56e>
 801212c:	2600      	movs	r6, #0
 801212e:	4f35      	ldr	r7, [pc, #212]	@ (8012204 <_strtod_l+0xafc>)
 8012130:	ed9f 7b29 	vldr	d7, [pc, #164]	@ 80121d8 <_strtod_l+0xad0>
 8012134:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012138:	e7b1      	b.n	801209e <_strtod_l+0x996>
 801213a:	2600      	movs	r6, #0
 801213c:	4f32      	ldr	r7, [pc, #200]	@ (8012208 <_strtod_l+0xb00>)
 801213e:	e7aa      	b.n	8012096 <_strtod_l+0x98e>
 8012140:	4b31      	ldr	r3, [pc, #196]	@ (8012208 <_strtod_l+0xb00>)
 8012142:	4630      	mov	r0, r6
 8012144:	4639      	mov	r1, r7
 8012146:	2200      	movs	r2, #0
 8012148:	f7ee fa70 	bl	800062c <__aeabi_dmul>
 801214c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801214e:	4606      	mov	r6, r0
 8012150:	460f      	mov	r7, r1
 8012152:	2b00      	cmp	r3, #0
 8012154:	d09f      	beq.n	8012096 <_strtod_l+0x98e>
 8012156:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801215a:	e7a0      	b.n	801209e <_strtod_l+0x996>
 801215c:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 80121e0 <_strtod_l+0xad8>
 8012160:	ec57 6b17 	vmov	r6, r7, d7
 8012164:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012168:	e799      	b.n	801209e <_strtod_l+0x996>
 801216a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801216e:	9b08      	ldr	r3, [sp, #32]
 8012170:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8012174:	2b00      	cmp	r3, #0
 8012176:	d1c1      	bne.n	80120fc <_strtod_l+0x9f4>
 8012178:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801217c:	0d1b      	lsrs	r3, r3, #20
 801217e:	051b      	lsls	r3, r3, #20
 8012180:	429d      	cmp	r5, r3
 8012182:	d1bb      	bne.n	80120fc <_strtod_l+0x9f4>
 8012184:	4630      	mov	r0, r6
 8012186:	4639      	mov	r1, r7
 8012188:	f7ee fdb0 	bl	8000cec <__aeabi_d2lz>
 801218c:	f7ee fa20 	bl	80005d0 <__aeabi_l2d>
 8012190:	4602      	mov	r2, r0
 8012192:	460b      	mov	r3, r1
 8012194:	4630      	mov	r0, r6
 8012196:	4639      	mov	r1, r7
 8012198:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801219c:	f7ee f88e 	bl	80002bc <__aeabi_dsub>
 80121a0:	460b      	mov	r3, r1
 80121a2:	4602      	mov	r2, r0
 80121a4:	ea46 060a 	orr.w	r6, r6, sl
 80121a8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80121ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80121ae:	431e      	orrs	r6, r3
 80121b0:	d06d      	beq.n	801228e <_strtod_l+0xb86>
 80121b2:	a30d      	add	r3, pc, #52	@ (adr r3, 80121e8 <_strtod_l+0xae0>)
 80121b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121b8:	f7ee fcaa 	bl	8000b10 <__aeabi_dcmplt>
 80121bc:	2800      	cmp	r0, #0
 80121be:	f47f accf 	bne.w	8011b60 <_strtod_l+0x458>
 80121c2:	a30b      	add	r3, pc, #44	@ (adr r3, 80121f0 <_strtod_l+0xae8>)
 80121c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80121cc:	f7ee fcbe 	bl	8000b4c <__aeabi_dcmpgt>
 80121d0:	2800      	cmp	r0, #0
 80121d2:	d093      	beq.n	80120fc <_strtod_l+0x9f4>
 80121d4:	e4c4      	b.n	8011b60 <_strtod_l+0x458>
 80121d6:	bf00      	nop
 80121d8:	00000000 	.word	0x00000000
 80121dc:	bff00000 	.word	0xbff00000
 80121e0:	00000000 	.word	0x00000000
 80121e4:	3ff00000 	.word	0x3ff00000
 80121e8:	94a03595 	.word	0x94a03595
 80121ec:	3fdfffff 	.word	0x3fdfffff
 80121f0:	35afe535 	.word	0x35afe535
 80121f4:	3fe00000 	.word	0x3fe00000
 80121f8:	000fffff 	.word	0x000fffff
 80121fc:	7ff00000 	.word	0x7ff00000
 8012200:	7fefffff 	.word	0x7fefffff
 8012204:	3ff00000 	.word	0x3ff00000
 8012208:	3fe00000 	.word	0x3fe00000
 801220c:	7fe00000 	.word	0x7fe00000
 8012210:	7c9fffff 	.word	0x7c9fffff
 8012214:	9b08      	ldr	r3, [sp, #32]
 8012216:	b323      	cbz	r3, 8012262 <_strtod_l+0xb5a>
 8012218:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801221c:	d821      	bhi.n	8012262 <_strtod_l+0xb5a>
 801221e:	4630      	mov	r0, r6
 8012220:	4639      	mov	r1, r7
 8012222:	a327      	add	r3, pc, #156	@ (adr r3, 80122c0 <_strtod_l+0xbb8>)
 8012224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012228:	f7ee fc7c 	bl	8000b24 <__aeabi_dcmple>
 801222c:	b1a0      	cbz	r0, 8012258 <_strtod_l+0xb50>
 801222e:	4639      	mov	r1, r7
 8012230:	4630      	mov	r0, r6
 8012232:	f7ee fcd3 	bl	8000bdc <__aeabi_d2uiz>
 8012236:	2801      	cmp	r0, #1
 8012238:	bf38      	it	cc
 801223a:	2001      	movcc	r0, #1
 801223c:	f7ee f97c 	bl	8000538 <__aeabi_ui2d>
 8012240:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012242:	4606      	mov	r6, r0
 8012244:	460f      	mov	r7, r1
 8012246:	b9fb      	cbnz	r3, 8012288 <_strtod_l+0xb80>
 8012248:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801224c:	9014      	str	r0, [sp, #80]	@ 0x50
 801224e:	9315      	str	r3, [sp, #84]	@ 0x54
 8012250:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8012254:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8012258:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801225a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801225e:	1b5b      	subs	r3, r3, r5
 8012260:	9311      	str	r3, [sp, #68]	@ 0x44
 8012262:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8012266:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801226a:	f7ff f8ed 	bl	8011448 <__ulp>
 801226e:	4650      	mov	r0, sl
 8012270:	4659      	mov	r1, fp
 8012272:	ec53 2b10 	vmov	r2, r3, d0
 8012276:	f7ee f9d9 	bl	800062c <__aeabi_dmul>
 801227a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801227e:	f7ee f81f 	bl	80002c0 <__adddf3>
 8012282:	4682      	mov	sl, r0
 8012284:	468b      	mov	fp, r1
 8012286:	e772      	b.n	801216e <_strtod_l+0xa66>
 8012288:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801228c:	e7e0      	b.n	8012250 <_strtod_l+0xb48>
 801228e:	a30e      	add	r3, pc, #56	@ (adr r3, 80122c8 <_strtod_l+0xbc0>)
 8012290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012294:	f7ee fc3c 	bl	8000b10 <__aeabi_dcmplt>
 8012298:	e79a      	b.n	80121d0 <_strtod_l+0xac8>
 801229a:	2300      	movs	r3, #0
 801229c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801229e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80122a0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80122a2:	6013      	str	r3, [r2, #0]
 80122a4:	f7ff ba6d 	b.w	8011782 <_strtod_l+0x7a>
 80122a8:	2a65      	cmp	r2, #101	@ 0x65
 80122aa:	f43f ab67 	beq.w	801197c <_strtod_l+0x274>
 80122ae:	2a45      	cmp	r2, #69	@ 0x45
 80122b0:	f43f ab64 	beq.w	801197c <_strtod_l+0x274>
 80122b4:	2301      	movs	r3, #1
 80122b6:	f7ff bba0 	b.w	80119fa <_strtod_l+0x2f2>
 80122ba:	bf00      	nop
 80122bc:	f3af 8000 	nop.w
 80122c0:	ffc00000 	.word	0xffc00000
 80122c4:	41dfffff 	.word	0x41dfffff
 80122c8:	94a03595 	.word	0x94a03595
 80122cc:	3fcfffff 	.word	0x3fcfffff

080122d0 <_strtod_r>:
 80122d0:	4b01      	ldr	r3, [pc, #4]	@ (80122d8 <_strtod_r+0x8>)
 80122d2:	f7ff ba19 	b.w	8011708 <_strtod_l>
 80122d6:	bf00      	nop
 80122d8:	20000068 	.word	0x20000068

080122dc <_strtol_l.constprop.0>:
 80122dc:	2b24      	cmp	r3, #36	@ 0x24
 80122de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122e2:	4686      	mov	lr, r0
 80122e4:	4690      	mov	r8, r2
 80122e6:	d801      	bhi.n	80122ec <_strtol_l.constprop.0+0x10>
 80122e8:	2b01      	cmp	r3, #1
 80122ea:	d106      	bne.n	80122fa <_strtol_l.constprop.0+0x1e>
 80122ec:	f7fd fe48 	bl	800ff80 <__errno>
 80122f0:	2316      	movs	r3, #22
 80122f2:	6003      	str	r3, [r0, #0]
 80122f4:	2000      	movs	r0, #0
 80122f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122fa:	460d      	mov	r5, r1
 80122fc:	4833      	ldr	r0, [pc, #204]	@ (80123cc <_strtol_l.constprop.0+0xf0>)
 80122fe:	462a      	mov	r2, r5
 8012300:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012304:	5d06      	ldrb	r6, [r0, r4]
 8012306:	f016 0608 	ands.w	r6, r6, #8
 801230a:	d1f8      	bne.n	80122fe <_strtol_l.constprop.0+0x22>
 801230c:	2c2d      	cmp	r4, #45	@ 0x2d
 801230e:	d12d      	bne.n	801236c <_strtol_l.constprop.0+0x90>
 8012310:	782c      	ldrb	r4, [r5, #0]
 8012312:	2601      	movs	r6, #1
 8012314:	1c95      	adds	r5, r2, #2
 8012316:	f033 0210 	bics.w	r2, r3, #16
 801231a:	d109      	bne.n	8012330 <_strtol_l.constprop.0+0x54>
 801231c:	2c30      	cmp	r4, #48	@ 0x30
 801231e:	d12a      	bne.n	8012376 <_strtol_l.constprop.0+0x9a>
 8012320:	782a      	ldrb	r2, [r5, #0]
 8012322:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012326:	2a58      	cmp	r2, #88	@ 0x58
 8012328:	d125      	bne.n	8012376 <_strtol_l.constprop.0+0x9a>
 801232a:	786c      	ldrb	r4, [r5, #1]
 801232c:	2310      	movs	r3, #16
 801232e:	3502      	adds	r5, #2
 8012330:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8012334:	2200      	movs	r2, #0
 8012336:	f10c 3cff 	add.w	ip, ip, #4294967295
 801233a:	4610      	mov	r0, r2
 801233c:	fbbc f9f3 	udiv	r9, ip, r3
 8012340:	fb03 ca19 	mls	sl, r3, r9, ip
 8012344:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8012348:	2f09      	cmp	r7, #9
 801234a:	d81b      	bhi.n	8012384 <_strtol_l.constprop.0+0xa8>
 801234c:	463c      	mov	r4, r7
 801234e:	42a3      	cmp	r3, r4
 8012350:	dd27      	ble.n	80123a2 <_strtol_l.constprop.0+0xc6>
 8012352:	1c57      	adds	r7, r2, #1
 8012354:	d007      	beq.n	8012366 <_strtol_l.constprop.0+0x8a>
 8012356:	4581      	cmp	r9, r0
 8012358:	d320      	bcc.n	801239c <_strtol_l.constprop.0+0xc0>
 801235a:	d101      	bne.n	8012360 <_strtol_l.constprop.0+0x84>
 801235c:	45a2      	cmp	sl, r4
 801235e:	db1d      	blt.n	801239c <_strtol_l.constprop.0+0xc0>
 8012360:	fb00 4003 	mla	r0, r0, r3, r4
 8012364:	2201      	movs	r2, #1
 8012366:	f815 4b01 	ldrb.w	r4, [r5], #1
 801236a:	e7eb      	b.n	8012344 <_strtol_l.constprop.0+0x68>
 801236c:	2c2b      	cmp	r4, #43	@ 0x2b
 801236e:	bf04      	itt	eq
 8012370:	782c      	ldrbeq	r4, [r5, #0]
 8012372:	1c95      	addeq	r5, r2, #2
 8012374:	e7cf      	b.n	8012316 <_strtol_l.constprop.0+0x3a>
 8012376:	2b00      	cmp	r3, #0
 8012378:	d1da      	bne.n	8012330 <_strtol_l.constprop.0+0x54>
 801237a:	2c30      	cmp	r4, #48	@ 0x30
 801237c:	bf0c      	ite	eq
 801237e:	2308      	moveq	r3, #8
 8012380:	230a      	movne	r3, #10
 8012382:	e7d5      	b.n	8012330 <_strtol_l.constprop.0+0x54>
 8012384:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8012388:	2f19      	cmp	r7, #25
 801238a:	d801      	bhi.n	8012390 <_strtol_l.constprop.0+0xb4>
 801238c:	3c37      	subs	r4, #55	@ 0x37
 801238e:	e7de      	b.n	801234e <_strtol_l.constprop.0+0x72>
 8012390:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8012394:	2f19      	cmp	r7, #25
 8012396:	d804      	bhi.n	80123a2 <_strtol_l.constprop.0+0xc6>
 8012398:	3c57      	subs	r4, #87	@ 0x57
 801239a:	e7d8      	b.n	801234e <_strtol_l.constprop.0+0x72>
 801239c:	f04f 32ff 	mov.w	r2, #4294967295
 80123a0:	e7e1      	b.n	8012366 <_strtol_l.constprop.0+0x8a>
 80123a2:	1c53      	adds	r3, r2, #1
 80123a4:	d108      	bne.n	80123b8 <_strtol_l.constprop.0+0xdc>
 80123a6:	2322      	movs	r3, #34	@ 0x22
 80123a8:	4660      	mov	r0, ip
 80123aa:	f8ce 3000 	str.w	r3, [lr]
 80123ae:	f1b8 0f00 	cmp.w	r8, #0
 80123b2:	d0a0      	beq.n	80122f6 <_strtol_l.constprop.0+0x1a>
 80123b4:	1e69      	subs	r1, r5, #1
 80123b6:	e006      	b.n	80123c6 <_strtol_l.constprop.0+0xea>
 80123b8:	b106      	cbz	r6, 80123bc <_strtol_l.constprop.0+0xe0>
 80123ba:	4240      	negs	r0, r0
 80123bc:	f1b8 0f00 	cmp.w	r8, #0
 80123c0:	d099      	beq.n	80122f6 <_strtol_l.constprop.0+0x1a>
 80123c2:	2a00      	cmp	r2, #0
 80123c4:	d1f6      	bne.n	80123b4 <_strtol_l.constprop.0+0xd8>
 80123c6:	f8c8 1000 	str.w	r1, [r8]
 80123ca:	e794      	b.n	80122f6 <_strtol_l.constprop.0+0x1a>
 80123cc:	08014169 	.word	0x08014169

080123d0 <_strtol_r>:
 80123d0:	f7ff bf84 	b.w	80122dc <_strtol_l.constprop.0>

080123d4 <__ssputs_r>:
 80123d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80123d8:	461f      	mov	r7, r3
 80123da:	688e      	ldr	r6, [r1, #8]
 80123dc:	4682      	mov	sl, r0
 80123de:	460c      	mov	r4, r1
 80123e0:	42be      	cmp	r6, r7
 80123e2:	4690      	mov	r8, r2
 80123e4:	680b      	ldr	r3, [r1, #0]
 80123e6:	d82d      	bhi.n	8012444 <__ssputs_r+0x70>
 80123e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80123ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80123f0:	d026      	beq.n	8012440 <__ssputs_r+0x6c>
 80123f2:	6965      	ldr	r5, [r4, #20]
 80123f4:	6909      	ldr	r1, [r1, #16]
 80123f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80123fa:	eba3 0901 	sub.w	r9, r3, r1
 80123fe:	1c7b      	adds	r3, r7, #1
 8012400:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012404:	444b      	add	r3, r9
 8012406:	106d      	asrs	r5, r5, #1
 8012408:	429d      	cmp	r5, r3
 801240a:	bf38      	it	cc
 801240c:	461d      	movcc	r5, r3
 801240e:	0553      	lsls	r3, r2, #21
 8012410:	d527      	bpl.n	8012462 <__ssputs_r+0x8e>
 8012412:	4629      	mov	r1, r5
 8012414:	f7fc fc3e 	bl	800ec94 <_malloc_r>
 8012418:	4606      	mov	r6, r0
 801241a:	b360      	cbz	r0, 8012476 <__ssputs_r+0xa2>
 801241c:	464a      	mov	r2, r9
 801241e:	6921      	ldr	r1, [r4, #16]
 8012420:	f7fd fde9 	bl	800fff6 <memcpy>
 8012424:	89a3      	ldrh	r3, [r4, #12]
 8012426:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801242a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801242e:	81a3      	strh	r3, [r4, #12]
 8012430:	6126      	str	r6, [r4, #16]
 8012432:	444e      	add	r6, r9
 8012434:	6165      	str	r5, [r4, #20]
 8012436:	eba5 0509 	sub.w	r5, r5, r9
 801243a:	6026      	str	r6, [r4, #0]
 801243c:	463e      	mov	r6, r7
 801243e:	60a5      	str	r5, [r4, #8]
 8012440:	42be      	cmp	r6, r7
 8012442:	d900      	bls.n	8012446 <__ssputs_r+0x72>
 8012444:	463e      	mov	r6, r7
 8012446:	4632      	mov	r2, r6
 8012448:	4641      	mov	r1, r8
 801244a:	6820      	ldr	r0, [r4, #0]
 801244c:	f7fd fcd8 	bl	800fe00 <memmove>
 8012450:	68a3      	ldr	r3, [r4, #8]
 8012452:	2000      	movs	r0, #0
 8012454:	1b9b      	subs	r3, r3, r6
 8012456:	60a3      	str	r3, [r4, #8]
 8012458:	6823      	ldr	r3, [r4, #0]
 801245a:	4433      	add	r3, r6
 801245c:	6023      	str	r3, [r4, #0]
 801245e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012462:	462a      	mov	r2, r5
 8012464:	f001 f8d5 	bl	8013612 <_realloc_r>
 8012468:	4606      	mov	r6, r0
 801246a:	2800      	cmp	r0, #0
 801246c:	d1e0      	bne.n	8012430 <__ssputs_r+0x5c>
 801246e:	6921      	ldr	r1, [r4, #16]
 8012470:	4650      	mov	r0, sl
 8012472:	f7fe fc25 	bl	8010cc0 <_free_r>
 8012476:	230c      	movs	r3, #12
 8012478:	f04f 30ff 	mov.w	r0, #4294967295
 801247c:	f8ca 3000 	str.w	r3, [sl]
 8012480:	89a3      	ldrh	r3, [r4, #12]
 8012482:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012486:	81a3      	strh	r3, [r4, #12]
 8012488:	e7e9      	b.n	801245e <__ssputs_r+0x8a>
	...

0801248c <_svfiprintf_r>:
 801248c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012490:	4698      	mov	r8, r3
 8012492:	898b      	ldrh	r3, [r1, #12]
 8012494:	b09d      	sub	sp, #116	@ 0x74
 8012496:	4607      	mov	r7, r0
 8012498:	061b      	lsls	r3, r3, #24
 801249a:	460d      	mov	r5, r1
 801249c:	4614      	mov	r4, r2
 801249e:	d510      	bpl.n	80124c2 <_svfiprintf_r+0x36>
 80124a0:	690b      	ldr	r3, [r1, #16]
 80124a2:	b973      	cbnz	r3, 80124c2 <_svfiprintf_r+0x36>
 80124a4:	2140      	movs	r1, #64	@ 0x40
 80124a6:	f7fc fbf5 	bl	800ec94 <_malloc_r>
 80124aa:	6028      	str	r0, [r5, #0]
 80124ac:	6128      	str	r0, [r5, #16]
 80124ae:	b930      	cbnz	r0, 80124be <_svfiprintf_r+0x32>
 80124b0:	230c      	movs	r3, #12
 80124b2:	603b      	str	r3, [r7, #0]
 80124b4:	f04f 30ff 	mov.w	r0, #4294967295
 80124b8:	b01d      	add	sp, #116	@ 0x74
 80124ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124be:	2340      	movs	r3, #64	@ 0x40
 80124c0:	616b      	str	r3, [r5, #20]
 80124c2:	2300      	movs	r3, #0
 80124c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80124c8:	f04f 0901 	mov.w	r9, #1
 80124cc:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8012670 <_svfiprintf_r+0x1e4>
 80124d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80124d2:	2320      	movs	r3, #32
 80124d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80124d8:	2330      	movs	r3, #48	@ 0x30
 80124da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80124de:	4623      	mov	r3, r4
 80124e0:	469a      	mov	sl, r3
 80124e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80124e6:	b10a      	cbz	r2, 80124ec <_svfiprintf_r+0x60>
 80124e8:	2a25      	cmp	r2, #37	@ 0x25
 80124ea:	d1f9      	bne.n	80124e0 <_svfiprintf_r+0x54>
 80124ec:	ebba 0b04 	subs.w	fp, sl, r4
 80124f0:	d00b      	beq.n	801250a <_svfiprintf_r+0x7e>
 80124f2:	465b      	mov	r3, fp
 80124f4:	4622      	mov	r2, r4
 80124f6:	4629      	mov	r1, r5
 80124f8:	4638      	mov	r0, r7
 80124fa:	f7ff ff6b 	bl	80123d4 <__ssputs_r>
 80124fe:	3001      	adds	r0, #1
 8012500:	f000 80a7 	beq.w	8012652 <_svfiprintf_r+0x1c6>
 8012504:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012506:	445a      	add	r2, fp
 8012508:	9209      	str	r2, [sp, #36]	@ 0x24
 801250a:	f89a 3000 	ldrb.w	r3, [sl]
 801250e:	2b00      	cmp	r3, #0
 8012510:	f000 809f 	beq.w	8012652 <_svfiprintf_r+0x1c6>
 8012514:	2300      	movs	r3, #0
 8012516:	f04f 32ff 	mov.w	r2, #4294967295
 801251a:	f10a 0a01 	add.w	sl, sl, #1
 801251e:	9304      	str	r3, [sp, #16]
 8012520:	9307      	str	r3, [sp, #28]
 8012522:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012526:	931a      	str	r3, [sp, #104]	@ 0x68
 8012528:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801252c:	4654      	mov	r4, sl
 801252e:	2205      	movs	r2, #5
 8012530:	484f      	ldr	r0, [pc, #316]	@ (8012670 <_svfiprintf_r+0x1e4>)
 8012532:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012536:	f7fd fd50 	bl	800ffda <memchr>
 801253a:	9a04      	ldr	r2, [sp, #16]
 801253c:	b9d8      	cbnz	r0, 8012576 <_svfiprintf_r+0xea>
 801253e:	06d0      	lsls	r0, r2, #27
 8012540:	bf44      	itt	mi
 8012542:	2320      	movmi	r3, #32
 8012544:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012548:	0711      	lsls	r1, r2, #28
 801254a:	bf44      	itt	mi
 801254c:	232b      	movmi	r3, #43	@ 0x2b
 801254e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012552:	f89a 3000 	ldrb.w	r3, [sl]
 8012556:	2b2a      	cmp	r3, #42	@ 0x2a
 8012558:	d015      	beq.n	8012586 <_svfiprintf_r+0xfa>
 801255a:	9a07      	ldr	r2, [sp, #28]
 801255c:	4654      	mov	r4, sl
 801255e:	2000      	movs	r0, #0
 8012560:	f04f 0c0a 	mov.w	ip, #10
 8012564:	4621      	mov	r1, r4
 8012566:	f811 3b01 	ldrb.w	r3, [r1], #1
 801256a:	3b30      	subs	r3, #48	@ 0x30
 801256c:	2b09      	cmp	r3, #9
 801256e:	d94b      	bls.n	8012608 <_svfiprintf_r+0x17c>
 8012570:	b1b0      	cbz	r0, 80125a0 <_svfiprintf_r+0x114>
 8012572:	9207      	str	r2, [sp, #28]
 8012574:	e014      	b.n	80125a0 <_svfiprintf_r+0x114>
 8012576:	eba0 0308 	sub.w	r3, r0, r8
 801257a:	46a2      	mov	sl, r4
 801257c:	fa09 f303 	lsl.w	r3, r9, r3
 8012580:	4313      	orrs	r3, r2
 8012582:	9304      	str	r3, [sp, #16]
 8012584:	e7d2      	b.n	801252c <_svfiprintf_r+0xa0>
 8012586:	9b03      	ldr	r3, [sp, #12]
 8012588:	1d19      	adds	r1, r3, #4
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	2b00      	cmp	r3, #0
 801258e:	9103      	str	r1, [sp, #12]
 8012590:	bfbb      	ittet	lt
 8012592:	425b      	neglt	r3, r3
 8012594:	f042 0202 	orrlt.w	r2, r2, #2
 8012598:	9307      	strge	r3, [sp, #28]
 801259a:	9307      	strlt	r3, [sp, #28]
 801259c:	bfb8      	it	lt
 801259e:	9204      	strlt	r2, [sp, #16]
 80125a0:	7823      	ldrb	r3, [r4, #0]
 80125a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80125a4:	d10a      	bne.n	80125bc <_svfiprintf_r+0x130>
 80125a6:	7863      	ldrb	r3, [r4, #1]
 80125a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80125aa:	d132      	bne.n	8012612 <_svfiprintf_r+0x186>
 80125ac:	9b03      	ldr	r3, [sp, #12]
 80125ae:	3402      	adds	r4, #2
 80125b0:	1d1a      	adds	r2, r3, #4
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80125b8:	9203      	str	r2, [sp, #12]
 80125ba:	9305      	str	r3, [sp, #20]
 80125bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012680 <_svfiprintf_r+0x1f4>
 80125c0:	2203      	movs	r2, #3
 80125c2:	7821      	ldrb	r1, [r4, #0]
 80125c4:	4650      	mov	r0, sl
 80125c6:	f7fd fd08 	bl	800ffda <memchr>
 80125ca:	b138      	cbz	r0, 80125dc <_svfiprintf_r+0x150>
 80125cc:	eba0 000a 	sub.w	r0, r0, sl
 80125d0:	2240      	movs	r2, #64	@ 0x40
 80125d2:	9b04      	ldr	r3, [sp, #16]
 80125d4:	3401      	adds	r4, #1
 80125d6:	4082      	lsls	r2, r0
 80125d8:	4313      	orrs	r3, r2
 80125da:	9304      	str	r3, [sp, #16]
 80125dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80125e0:	2206      	movs	r2, #6
 80125e2:	4824      	ldr	r0, [pc, #144]	@ (8012674 <_svfiprintf_r+0x1e8>)
 80125e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80125e8:	f7fd fcf7 	bl	800ffda <memchr>
 80125ec:	2800      	cmp	r0, #0
 80125ee:	d036      	beq.n	801265e <_svfiprintf_r+0x1d2>
 80125f0:	4b21      	ldr	r3, [pc, #132]	@ (8012678 <_svfiprintf_r+0x1ec>)
 80125f2:	bb1b      	cbnz	r3, 801263c <_svfiprintf_r+0x1b0>
 80125f4:	9b03      	ldr	r3, [sp, #12]
 80125f6:	3307      	adds	r3, #7
 80125f8:	f023 0307 	bic.w	r3, r3, #7
 80125fc:	3308      	adds	r3, #8
 80125fe:	9303      	str	r3, [sp, #12]
 8012600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012602:	4433      	add	r3, r6
 8012604:	9309      	str	r3, [sp, #36]	@ 0x24
 8012606:	e76a      	b.n	80124de <_svfiprintf_r+0x52>
 8012608:	fb0c 3202 	mla	r2, ip, r2, r3
 801260c:	460c      	mov	r4, r1
 801260e:	2001      	movs	r0, #1
 8012610:	e7a8      	b.n	8012564 <_svfiprintf_r+0xd8>
 8012612:	2300      	movs	r3, #0
 8012614:	3401      	adds	r4, #1
 8012616:	f04f 0c0a 	mov.w	ip, #10
 801261a:	4619      	mov	r1, r3
 801261c:	9305      	str	r3, [sp, #20]
 801261e:	4620      	mov	r0, r4
 8012620:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012624:	3a30      	subs	r2, #48	@ 0x30
 8012626:	2a09      	cmp	r2, #9
 8012628:	d903      	bls.n	8012632 <_svfiprintf_r+0x1a6>
 801262a:	2b00      	cmp	r3, #0
 801262c:	d0c6      	beq.n	80125bc <_svfiprintf_r+0x130>
 801262e:	9105      	str	r1, [sp, #20]
 8012630:	e7c4      	b.n	80125bc <_svfiprintf_r+0x130>
 8012632:	fb0c 2101 	mla	r1, ip, r1, r2
 8012636:	4604      	mov	r4, r0
 8012638:	2301      	movs	r3, #1
 801263a:	e7f0      	b.n	801261e <_svfiprintf_r+0x192>
 801263c:	ab03      	add	r3, sp, #12
 801263e:	462a      	mov	r2, r5
 8012640:	a904      	add	r1, sp, #16
 8012642:	4638      	mov	r0, r7
 8012644:	9300      	str	r3, [sp, #0]
 8012646:	4b0d      	ldr	r3, [pc, #52]	@ (801267c <_svfiprintf_r+0x1f0>)
 8012648:	f7fc fc4e 	bl	800eee8 <_printf_float>
 801264c:	1c42      	adds	r2, r0, #1
 801264e:	4606      	mov	r6, r0
 8012650:	d1d6      	bne.n	8012600 <_svfiprintf_r+0x174>
 8012652:	89ab      	ldrh	r3, [r5, #12]
 8012654:	065b      	lsls	r3, r3, #25
 8012656:	f53f af2d 	bmi.w	80124b4 <_svfiprintf_r+0x28>
 801265a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801265c:	e72c      	b.n	80124b8 <_svfiprintf_r+0x2c>
 801265e:	ab03      	add	r3, sp, #12
 8012660:	462a      	mov	r2, r5
 8012662:	a904      	add	r1, sp, #16
 8012664:	4638      	mov	r0, r7
 8012666:	9300      	str	r3, [sp, #0]
 8012668:	4b04      	ldr	r3, [pc, #16]	@ (801267c <_svfiprintf_r+0x1f0>)
 801266a:	f7fc fed9 	bl	800f420 <_printf_i>
 801266e:	e7ed      	b.n	801264c <_svfiprintf_r+0x1c0>
 8012670:	08014269 	.word	0x08014269
 8012674:	08014273 	.word	0x08014273
 8012678:	0800eee9 	.word	0x0800eee9
 801267c:	080123d5 	.word	0x080123d5
 8012680:	0801426f 	.word	0x0801426f

08012684 <_sungetc_r>:
 8012684:	b538      	push	{r3, r4, r5, lr}
 8012686:	1c4b      	adds	r3, r1, #1
 8012688:	4614      	mov	r4, r2
 801268a:	d103      	bne.n	8012694 <_sungetc_r+0x10>
 801268c:	f04f 35ff 	mov.w	r5, #4294967295
 8012690:	4628      	mov	r0, r5
 8012692:	bd38      	pop	{r3, r4, r5, pc}
 8012694:	8993      	ldrh	r3, [r2, #12]
 8012696:	b2cd      	uxtb	r5, r1
 8012698:	f023 0320 	bic.w	r3, r3, #32
 801269c:	8193      	strh	r3, [r2, #12]
 801269e:	6853      	ldr	r3, [r2, #4]
 80126a0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80126a2:	b18a      	cbz	r2, 80126c8 <_sungetc_r+0x44>
 80126a4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80126a6:	429a      	cmp	r2, r3
 80126a8:	dd08      	ble.n	80126bc <_sungetc_r+0x38>
 80126aa:	6823      	ldr	r3, [r4, #0]
 80126ac:	1e5a      	subs	r2, r3, #1
 80126ae:	6022      	str	r2, [r4, #0]
 80126b0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80126b4:	6863      	ldr	r3, [r4, #4]
 80126b6:	3301      	adds	r3, #1
 80126b8:	6063      	str	r3, [r4, #4]
 80126ba:	e7e9      	b.n	8012690 <_sungetc_r+0xc>
 80126bc:	4621      	mov	r1, r4
 80126be:	f000 fbde 	bl	8012e7e <__submore>
 80126c2:	2800      	cmp	r0, #0
 80126c4:	d0f1      	beq.n	80126aa <_sungetc_r+0x26>
 80126c6:	e7e1      	b.n	801268c <_sungetc_r+0x8>
 80126c8:	6921      	ldr	r1, [r4, #16]
 80126ca:	6822      	ldr	r2, [r4, #0]
 80126cc:	b141      	cbz	r1, 80126e0 <_sungetc_r+0x5c>
 80126ce:	4291      	cmp	r1, r2
 80126d0:	d206      	bcs.n	80126e0 <_sungetc_r+0x5c>
 80126d2:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 80126d6:	42a9      	cmp	r1, r5
 80126d8:	d102      	bne.n	80126e0 <_sungetc_r+0x5c>
 80126da:	3a01      	subs	r2, #1
 80126dc:	6022      	str	r2, [r4, #0]
 80126de:	e7ea      	b.n	80126b6 <_sungetc_r+0x32>
 80126e0:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 80126e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80126e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80126ea:	2303      	movs	r3, #3
 80126ec:	63a3      	str	r3, [r4, #56]	@ 0x38
 80126ee:	4623      	mov	r3, r4
 80126f0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80126f4:	6023      	str	r3, [r4, #0]
 80126f6:	2301      	movs	r3, #1
 80126f8:	e7de      	b.n	80126b8 <_sungetc_r+0x34>

080126fa <__ssrefill_r>:
 80126fa:	b510      	push	{r4, lr}
 80126fc:	460c      	mov	r4, r1
 80126fe:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8012700:	b169      	cbz	r1, 801271e <__ssrefill_r+0x24>
 8012702:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012706:	4299      	cmp	r1, r3
 8012708:	d001      	beq.n	801270e <__ssrefill_r+0x14>
 801270a:	f7fe fad9 	bl	8010cc0 <_free_r>
 801270e:	2000      	movs	r0, #0
 8012710:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012712:	6360      	str	r0, [r4, #52]	@ 0x34
 8012714:	6063      	str	r3, [r4, #4]
 8012716:	b113      	cbz	r3, 801271e <__ssrefill_r+0x24>
 8012718:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801271a:	6023      	str	r3, [r4, #0]
 801271c:	bd10      	pop	{r4, pc}
 801271e:	6923      	ldr	r3, [r4, #16]
 8012720:	f04f 30ff 	mov.w	r0, #4294967295
 8012724:	6023      	str	r3, [r4, #0]
 8012726:	2300      	movs	r3, #0
 8012728:	6063      	str	r3, [r4, #4]
 801272a:	89a3      	ldrh	r3, [r4, #12]
 801272c:	f043 0320 	orr.w	r3, r3, #32
 8012730:	81a3      	strh	r3, [r4, #12]
 8012732:	e7f3      	b.n	801271c <__ssrefill_r+0x22>

08012734 <__ssvfiscanf_r>:
 8012734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012738:	460c      	mov	r4, r1
 801273a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 801273e:	2100      	movs	r1, #0
 8012740:	4606      	mov	r6, r0
 8012742:	f10d 0804 	add.w	r8, sp, #4
 8012746:	4fa5      	ldr	r7, [pc, #660]	@ (80129dc <__ssvfiscanf_r+0x2a8>)
 8012748:	9300      	str	r3, [sp, #0]
 801274a:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801274e:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8012752:	49a3      	ldr	r1, [pc, #652]	@ (80129e0 <__ssvfiscanf_r+0x2ac>)
 8012754:	91a0      	str	r1, [sp, #640]	@ 0x280
 8012756:	49a3      	ldr	r1, [pc, #652]	@ (80129e4 <__ssvfiscanf_r+0x2b0>)
 8012758:	91a1      	str	r1, [sp, #644]	@ 0x284
 801275a:	7813      	ldrb	r3, [r2, #0]
 801275c:	2b00      	cmp	r3, #0
 801275e:	f000 8158 	beq.w	8012a12 <__ssvfiscanf_r+0x2de>
 8012762:	5cf9      	ldrb	r1, [r7, r3]
 8012764:	1c55      	adds	r5, r2, #1
 8012766:	f011 0108 	ands.w	r1, r1, #8
 801276a:	d019      	beq.n	80127a0 <__ssvfiscanf_r+0x6c>
 801276c:	6863      	ldr	r3, [r4, #4]
 801276e:	2b00      	cmp	r3, #0
 8012770:	dd0f      	ble.n	8012792 <__ssvfiscanf_r+0x5e>
 8012772:	6823      	ldr	r3, [r4, #0]
 8012774:	781a      	ldrb	r2, [r3, #0]
 8012776:	5cba      	ldrb	r2, [r7, r2]
 8012778:	0712      	lsls	r2, r2, #28
 801277a:	d401      	bmi.n	8012780 <__ssvfiscanf_r+0x4c>
 801277c:	462a      	mov	r2, r5
 801277e:	e7ec      	b.n	801275a <__ssvfiscanf_r+0x26>
 8012780:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012782:	3301      	adds	r3, #1
 8012784:	3201      	adds	r2, #1
 8012786:	6023      	str	r3, [r4, #0]
 8012788:	9245      	str	r2, [sp, #276]	@ 0x114
 801278a:	6862      	ldr	r2, [r4, #4]
 801278c:	3a01      	subs	r2, #1
 801278e:	6062      	str	r2, [r4, #4]
 8012790:	e7ec      	b.n	801276c <__ssvfiscanf_r+0x38>
 8012792:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012794:	4621      	mov	r1, r4
 8012796:	4630      	mov	r0, r6
 8012798:	4798      	blx	r3
 801279a:	2800      	cmp	r0, #0
 801279c:	d0e9      	beq.n	8012772 <__ssvfiscanf_r+0x3e>
 801279e:	e7ed      	b.n	801277c <__ssvfiscanf_r+0x48>
 80127a0:	2b25      	cmp	r3, #37	@ 0x25
 80127a2:	d012      	beq.n	80127ca <__ssvfiscanf_r+0x96>
 80127a4:	4699      	mov	r9, r3
 80127a6:	6863      	ldr	r3, [r4, #4]
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	f340 8094 	ble.w	80128d6 <__ssvfiscanf_r+0x1a2>
 80127ae:	6822      	ldr	r2, [r4, #0]
 80127b0:	7813      	ldrb	r3, [r2, #0]
 80127b2:	454b      	cmp	r3, r9
 80127b4:	f040 812d 	bne.w	8012a12 <__ssvfiscanf_r+0x2de>
 80127b8:	6863      	ldr	r3, [r4, #4]
 80127ba:	3201      	adds	r2, #1
 80127bc:	3b01      	subs	r3, #1
 80127be:	6022      	str	r2, [r4, #0]
 80127c0:	6063      	str	r3, [r4, #4]
 80127c2:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80127c4:	3301      	adds	r3, #1
 80127c6:	9345      	str	r3, [sp, #276]	@ 0x114
 80127c8:	e7d8      	b.n	801277c <__ssvfiscanf_r+0x48>
 80127ca:	9141      	str	r1, [sp, #260]	@ 0x104
 80127cc:	9143      	str	r1, [sp, #268]	@ 0x10c
 80127ce:	7853      	ldrb	r3, [r2, #1]
 80127d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80127d2:	bf04      	itt	eq
 80127d4:	2310      	moveq	r3, #16
 80127d6:	1c95      	addeq	r5, r2, #2
 80127d8:	f04f 020a 	mov.w	r2, #10
 80127dc:	bf08      	it	eq
 80127de:	9341      	streq	r3, [sp, #260]	@ 0x104
 80127e0:	46a9      	mov	r9, r5
 80127e2:	f819 1b01 	ldrb.w	r1, [r9], #1
 80127e6:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80127ea:	2b09      	cmp	r3, #9
 80127ec:	d91e      	bls.n	801282c <__ssvfiscanf_r+0xf8>
 80127ee:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 80129e8 <__ssvfiscanf_r+0x2b4>
 80127f2:	2203      	movs	r2, #3
 80127f4:	4650      	mov	r0, sl
 80127f6:	f7fd fbf0 	bl	800ffda <memchr>
 80127fa:	b138      	cbz	r0, 801280c <__ssvfiscanf_r+0xd8>
 80127fc:	eba0 000a 	sub.w	r0, r0, sl
 8012800:	2301      	movs	r3, #1
 8012802:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012804:	464d      	mov	r5, r9
 8012806:	4083      	lsls	r3, r0
 8012808:	4313      	orrs	r3, r2
 801280a:	9341      	str	r3, [sp, #260]	@ 0x104
 801280c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012810:	2b78      	cmp	r3, #120	@ 0x78
 8012812:	d806      	bhi.n	8012822 <__ssvfiscanf_r+0xee>
 8012814:	2b57      	cmp	r3, #87	@ 0x57
 8012816:	d810      	bhi.n	801283a <__ssvfiscanf_r+0x106>
 8012818:	2b25      	cmp	r3, #37	@ 0x25
 801281a:	d0c3      	beq.n	80127a4 <__ssvfiscanf_r+0x70>
 801281c:	d856      	bhi.n	80128cc <__ssvfiscanf_r+0x198>
 801281e:	2b00      	cmp	r3, #0
 8012820:	d064      	beq.n	80128ec <__ssvfiscanf_r+0x1b8>
 8012822:	2303      	movs	r3, #3
 8012824:	9347      	str	r3, [sp, #284]	@ 0x11c
 8012826:	230a      	movs	r3, #10
 8012828:	9342      	str	r3, [sp, #264]	@ 0x108
 801282a:	e077      	b.n	801291c <__ssvfiscanf_r+0x1e8>
 801282c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801282e:	464d      	mov	r5, r9
 8012830:	fb02 1103 	mla	r1, r2, r3, r1
 8012834:	3930      	subs	r1, #48	@ 0x30
 8012836:	9143      	str	r1, [sp, #268]	@ 0x10c
 8012838:	e7d2      	b.n	80127e0 <__ssvfiscanf_r+0xac>
 801283a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801283e:	2a20      	cmp	r2, #32
 8012840:	d8ef      	bhi.n	8012822 <__ssvfiscanf_r+0xee>
 8012842:	a101      	add	r1, pc, #4	@ (adr r1, 8012848 <__ssvfiscanf_r+0x114>)
 8012844:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012848:	080128fb 	.word	0x080128fb
 801284c:	08012823 	.word	0x08012823
 8012850:	08012823 	.word	0x08012823
 8012854:	08012955 	.word	0x08012955
 8012858:	08012823 	.word	0x08012823
 801285c:	08012823 	.word	0x08012823
 8012860:	08012823 	.word	0x08012823
 8012864:	08012823 	.word	0x08012823
 8012868:	08012823 	.word	0x08012823
 801286c:	08012823 	.word	0x08012823
 8012870:	08012823 	.word	0x08012823
 8012874:	0801296b 	.word	0x0801296b
 8012878:	08012951 	.word	0x08012951
 801287c:	080128d3 	.word	0x080128d3
 8012880:	080128d3 	.word	0x080128d3
 8012884:	080128d3 	.word	0x080128d3
 8012888:	08012823 	.word	0x08012823
 801288c:	0801290d 	.word	0x0801290d
 8012890:	08012823 	.word	0x08012823
 8012894:	08012823 	.word	0x08012823
 8012898:	08012823 	.word	0x08012823
 801289c:	08012823 	.word	0x08012823
 80128a0:	0801297b 	.word	0x0801297b
 80128a4:	08012915 	.word	0x08012915
 80128a8:	080128f3 	.word	0x080128f3
 80128ac:	08012823 	.word	0x08012823
 80128b0:	08012823 	.word	0x08012823
 80128b4:	08012977 	.word	0x08012977
 80128b8:	08012823 	.word	0x08012823
 80128bc:	08012951 	.word	0x08012951
 80128c0:	08012823 	.word	0x08012823
 80128c4:	08012823 	.word	0x08012823
 80128c8:	080128fb 	.word	0x080128fb
 80128cc:	3b45      	subs	r3, #69	@ 0x45
 80128ce:	2b02      	cmp	r3, #2
 80128d0:	d8a7      	bhi.n	8012822 <__ssvfiscanf_r+0xee>
 80128d2:	2305      	movs	r3, #5
 80128d4:	e021      	b.n	801291a <__ssvfiscanf_r+0x1e6>
 80128d6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80128d8:	4621      	mov	r1, r4
 80128da:	4630      	mov	r0, r6
 80128dc:	4798      	blx	r3
 80128de:	2800      	cmp	r0, #0
 80128e0:	f43f af65 	beq.w	80127ae <__ssvfiscanf_r+0x7a>
 80128e4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80128e6:	2800      	cmp	r0, #0
 80128e8:	f040 808b 	bne.w	8012a02 <__ssvfiscanf_r+0x2ce>
 80128ec:	f04f 30ff 	mov.w	r0, #4294967295
 80128f0:	e08b      	b.n	8012a0a <__ssvfiscanf_r+0x2d6>
 80128f2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80128f4:	f042 0220 	orr.w	r2, r2, #32
 80128f8:	9241      	str	r2, [sp, #260]	@ 0x104
 80128fa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80128fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012900:	9241      	str	r2, [sp, #260]	@ 0x104
 8012902:	2210      	movs	r2, #16
 8012904:	2b6e      	cmp	r3, #110	@ 0x6e
 8012906:	9242      	str	r2, [sp, #264]	@ 0x108
 8012908:	d902      	bls.n	8012910 <__ssvfiscanf_r+0x1dc>
 801290a:	e005      	b.n	8012918 <__ssvfiscanf_r+0x1e4>
 801290c:	2300      	movs	r3, #0
 801290e:	9342      	str	r3, [sp, #264]	@ 0x108
 8012910:	2303      	movs	r3, #3
 8012912:	e002      	b.n	801291a <__ssvfiscanf_r+0x1e6>
 8012914:	2308      	movs	r3, #8
 8012916:	9342      	str	r3, [sp, #264]	@ 0x108
 8012918:	2304      	movs	r3, #4
 801291a:	9347      	str	r3, [sp, #284]	@ 0x11c
 801291c:	6863      	ldr	r3, [r4, #4]
 801291e:	2b00      	cmp	r3, #0
 8012920:	dd3a      	ble.n	8012998 <__ssvfiscanf_r+0x264>
 8012922:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012924:	0659      	lsls	r1, r3, #25
 8012926:	d404      	bmi.n	8012932 <__ssvfiscanf_r+0x1fe>
 8012928:	6823      	ldr	r3, [r4, #0]
 801292a:	781a      	ldrb	r2, [r3, #0]
 801292c:	5cba      	ldrb	r2, [r7, r2]
 801292e:	0712      	lsls	r2, r2, #28
 8012930:	d439      	bmi.n	80129a6 <__ssvfiscanf_r+0x272>
 8012932:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8012934:	2b02      	cmp	r3, #2
 8012936:	dc48      	bgt.n	80129ca <__ssvfiscanf_r+0x296>
 8012938:	466b      	mov	r3, sp
 801293a:	4622      	mov	r2, r4
 801293c:	a941      	add	r1, sp, #260	@ 0x104
 801293e:	4630      	mov	r0, r6
 8012940:	f000 f86c 	bl	8012a1c <_scanf_chars>
 8012944:	2801      	cmp	r0, #1
 8012946:	d064      	beq.n	8012a12 <__ssvfiscanf_r+0x2de>
 8012948:	2802      	cmp	r0, #2
 801294a:	f47f af17 	bne.w	801277c <__ssvfiscanf_r+0x48>
 801294e:	e7c9      	b.n	80128e4 <__ssvfiscanf_r+0x1b0>
 8012950:	220a      	movs	r2, #10
 8012952:	e7d7      	b.n	8012904 <__ssvfiscanf_r+0x1d0>
 8012954:	4629      	mov	r1, r5
 8012956:	4640      	mov	r0, r8
 8012958:	f000 fa58 	bl	8012e0c <__sccl>
 801295c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801295e:	4605      	mov	r5, r0
 8012960:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012964:	9341      	str	r3, [sp, #260]	@ 0x104
 8012966:	2301      	movs	r3, #1
 8012968:	e7d7      	b.n	801291a <__ssvfiscanf_r+0x1e6>
 801296a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801296c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012970:	9341      	str	r3, [sp, #260]	@ 0x104
 8012972:	2300      	movs	r3, #0
 8012974:	e7d1      	b.n	801291a <__ssvfiscanf_r+0x1e6>
 8012976:	2302      	movs	r3, #2
 8012978:	e7cf      	b.n	801291a <__ssvfiscanf_r+0x1e6>
 801297a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801297c:	06c3      	lsls	r3, r0, #27
 801297e:	f53f aefd 	bmi.w	801277c <__ssvfiscanf_r+0x48>
 8012982:	9b00      	ldr	r3, [sp, #0]
 8012984:	07c0      	lsls	r0, r0, #31
 8012986:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012988:	f103 0104 	add.w	r1, r3, #4
 801298c:	9100      	str	r1, [sp, #0]
 801298e:	681b      	ldr	r3, [r3, #0]
 8012990:	bf4c      	ite	mi
 8012992:	801a      	strhmi	r2, [r3, #0]
 8012994:	601a      	strpl	r2, [r3, #0]
 8012996:	e6f1      	b.n	801277c <__ssvfiscanf_r+0x48>
 8012998:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801299a:	4621      	mov	r1, r4
 801299c:	4630      	mov	r0, r6
 801299e:	4798      	blx	r3
 80129a0:	2800      	cmp	r0, #0
 80129a2:	d0be      	beq.n	8012922 <__ssvfiscanf_r+0x1ee>
 80129a4:	e79e      	b.n	80128e4 <__ssvfiscanf_r+0x1b0>
 80129a6:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80129a8:	3201      	adds	r2, #1
 80129aa:	9245      	str	r2, [sp, #276]	@ 0x114
 80129ac:	6862      	ldr	r2, [r4, #4]
 80129ae:	3a01      	subs	r2, #1
 80129b0:	2a00      	cmp	r2, #0
 80129b2:	6062      	str	r2, [r4, #4]
 80129b4:	dd02      	ble.n	80129bc <__ssvfiscanf_r+0x288>
 80129b6:	3301      	adds	r3, #1
 80129b8:	6023      	str	r3, [r4, #0]
 80129ba:	e7b5      	b.n	8012928 <__ssvfiscanf_r+0x1f4>
 80129bc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80129be:	4621      	mov	r1, r4
 80129c0:	4630      	mov	r0, r6
 80129c2:	4798      	blx	r3
 80129c4:	2800      	cmp	r0, #0
 80129c6:	d0af      	beq.n	8012928 <__ssvfiscanf_r+0x1f4>
 80129c8:	e78c      	b.n	80128e4 <__ssvfiscanf_r+0x1b0>
 80129ca:	2b04      	cmp	r3, #4
 80129cc:	dc0e      	bgt.n	80129ec <__ssvfiscanf_r+0x2b8>
 80129ce:	466b      	mov	r3, sp
 80129d0:	4622      	mov	r2, r4
 80129d2:	a941      	add	r1, sp, #260	@ 0x104
 80129d4:	4630      	mov	r0, r6
 80129d6:	f000 f87b 	bl	8012ad0 <_scanf_i>
 80129da:	e7b3      	b.n	8012944 <__ssvfiscanf_r+0x210>
 80129dc:	08014169 	.word	0x08014169
 80129e0:	08012685 	.word	0x08012685
 80129e4:	080126fb 	.word	0x080126fb
 80129e8:	0801426f 	.word	0x0801426f
 80129ec:	4b0a      	ldr	r3, [pc, #40]	@ (8012a18 <__ssvfiscanf_r+0x2e4>)
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	f43f aec4 	beq.w	801277c <__ssvfiscanf_r+0x48>
 80129f4:	466b      	mov	r3, sp
 80129f6:	4622      	mov	r2, r4
 80129f8:	a941      	add	r1, sp, #260	@ 0x104
 80129fa:	4630      	mov	r0, r6
 80129fc:	f7fc fe30 	bl	800f660 <_scanf_float>
 8012a00:	e7a0      	b.n	8012944 <__ssvfiscanf_r+0x210>
 8012a02:	89a3      	ldrh	r3, [r4, #12]
 8012a04:	065b      	lsls	r3, r3, #25
 8012a06:	f53f af71 	bmi.w	80128ec <__ssvfiscanf_r+0x1b8>
 8012a0a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8012a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a12:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8012a14:	e7f9      	b.n	8012a0a <__ssvfiscanf_r+0x2d6>
 8012a16:	bf00      	nop
 8012a18:	0800f661 	.word	0x0800f661

08012a1c <_scanf_chars>:
 8012a1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a20:	4615      	mov	r5, r2
 8012a22:	688a      	ldr	r2, [r1, #8]
 8012a24:	4680      	mov	r8, r0
 8012a26:	460c      	mov	r4, r1
 8012a28:	b932      	cbnz	r2, 8012a38 <_scanf_chars+0x1c>
 8012a2a:	698a      	ldr	r2, [r1, #24]
 8012a2c:	2a00      	cmp	r2, #0
 8012a2e:	bf14      	ite	ne
 8012a30:	f04f 32ff 	movne.w	r2, #4294967295
 8012a34:	2201      	moveq	r2, #1
 8012a36:	608a      	str	r2, [r1, #8]
 8012a38:	6822      	ldr	r2, [r4, #0]
 8012a3a:	2700      	movs	r7, #0
 8012a3c:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8012acc <_scanf_chars+0xb0>
 8012a40:	06d1      	lsls	r1, r2, #27
 8012a42:	bf5f      	itttt	pl
 8012a44:	681a      	ldrpl	r2, [r3, #0]
 8012a46:	1d11      	addpl	r1, r2, #4
 8012a48:	6019      	strpl	r1, [r3, #0]
 8012a4a:	6816      	ldrpl	r6, [r2, #0]
 8012a4c:	69a0      	ldr	r0, [r4, #24]
 8012a4e:	b188      	cbz	r0, 8012a74 <_scanf_chars+0x58>
 8012a50:	2801      	cmp	r0, #1
 8012a52:	d107      	bne.n	8012a64 <_scanf_chars+0x48>
 8012a54:	682b      	ldr	r3, [r5, #0]
 8012a56:	781a      	ldrb	r2, [r3, #0]
 8012a58:	6963      	ldr	r3, [r4, #20]
 8012a5a:	5c9b      	ldrb	r3, [r3, r2]
 8012a5c:	b953      	cbnz	r3, 8012a74 <_scanf_chars+0x58>
 8012a5e:	2f00      	cmp	r7, #0
 8012a60:	d031      	beq.n	8012ac6 <_scanf_chars+0xaa>
 8012a62:	e022      	b.n	8012aaa <_scanf_chars+0x8e>
 8012a64:	2802      	cmp	r0, #2
 8012a66:	d120      	bne.n	8012aaa <_scanf_chars+0x8e>
 8012a68:	682b      	ldr	r3, [r5, #0]
 8012a6a:	781b      	ldrb	r3, [r3, #0]
 8012a6c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8012a70:	071b      	lsls	r3, r3, #28
 8012a72:	d41a      	bmi.n	8012aaa <_scanf_chars+0x8e>
 8012a74:	6823      	ldr	r3, [r4, #0]
 8012a76:	3701      	adds	r7, #1
 8012a78:	06da      	lsls	r2, r3, #27
 8012a7a:	bf5e      	ittt	pl
 8012a7c:	682b      	ldrpl	r3, [r5, #0]
 8012a7e:	781b      	ldrbpl	r3, [r3, #0]
 8012a80:	f806 3b01 	strbpl.w	r3, [r6], #1
 8012a84:	682a      	ldr	r2, [r5, #0]
 8012a86:	686b      	ldr	r3, [r5, #4]
 8012a88:	3201      	adds	r2, #1
 8012a8a:	3b01      	subs	r3, #1
 8012a8c:	602a      	str	r2, [r5, #0]
 8012a8e:	68a2      	ldr	r2, [r4, #8]
 8012a90:	606b      	str	r3, [r5, #4]
 8012a92:	3a01      	subs	r2, #1
 8012a94:	60a2      	str	r2, [r4, #8]
 8012a96:	b142      	cbz	r2, 8012aaa <_scanf_chars+0x8e>
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	dcd7      	bgt.n	8012a4c <_scanf_chars+0x30>
 8012a9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012aa0:	4629      	mov	r1, r5
 8012aa2:	4640      	mov	r0, r8
 8012aa4:	4798      	blx	r3
 8012aa6:	2800      	cmp	r0, #0
 8012aa8:	d0d0      	beq.n	8012a4c <_scanf_chars+0x30>
 8012aaa:	6823      	ldr	r3, [r4, #0]
 8012aac:	f013 0310 	ands.w	r3, r3, #16
 8012ab0:	d105      	bne.n	8012abe <_scanf_chars+0xa2>
 8012ab2:	68e2      	ldr	r2, [r4, #12]
 8012ab4:	3201      	adds	r2, #1
 8012ab6:	60e2      	str	r2, [r4, #12]
 8012ab8:	69a2      	ldr	r2, [r4, #24]
 8012aba:	b102      	cbz	r2, 8012abe <_scanf_chars+0xa2>
 8012abc:	7033      	strb	r3, [r6, #0]
 8012abe:	6923      	ldr	r3, [r4, #16]
 8012ac0:	2000      	movs	r0, #0
 8012ac2:	443b      	add	r3, r7
 8012ac4:	6123      	str	r3, [r4, #16]
 8012ac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012aca:	bf00      	nop
 8012acc:	08014169 	.word	0x08014169

08012ad0 <_scanf_i>:
 8012ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ad4:	4698      	mov	r8, r3
 8012ad6:	b087      	sub	sp, #28
 8012ad8:	4b72      	ldr	r3, [pc, #456]	@ (8012ca4 <_scanf_i+0x1d4>)
 8012ada:	460c      	mov	r4, r1
 8012adc:	4682      	mov	sl, r0
 8012ade:	4616      	mov	r6, r2
 8012ae0:	4627      	mov	r7, r4
 8012ae2:	f04f 0b00 	mov.w	fp, #0
 8012ae6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012aea:	ab03      	add	r3, sp, #12
 8012aec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8012af0:	4b6d      	ldr	r3, [pc, #436]	@ (8012ca8 <_scanf_i+0x1d8>)
 8012af2:	69a1      	ldr	r1, [r4, #24]
 8012af4:	4a6d      	ldr	r2, [pc, #436]	@ (8012cac <_scanf_i+0x1dc>)
 8012af6:	2903      	cmp	r1, #3
 8012af8:	bf08      	it	eq
 8012afa:	461a      	moveq	r2, r3
 8012afc:	68a3      	ldr	r3, [r4, #8]
 8012afe:	9201      	str	r2, [sp, #4]
 8012b00:	1e5a      	subs	r2, r3, #1
 8012b02:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8012b06:	bf89      	itett	hi
 8012b08:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8012b0c:	f04f 0900 	movls.w	r9, #0
 8012b10:	eb03 0905 	addhi.w	r9, r3, r5
 8012b14:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8012b18:	bf88      	it	hi
 8012b1a:	60a3      	strhi	r3, [r4, #8]
 8012b1c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8012b20:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8012b24:	463d      	mov	r5, r7
 8012b26:	6023      	str	r3, [r4, #0]
 8012b28:	6831      	ldr	r1, [r6, #0]
 8012b2a:	ab03      	add	r3, sp, #12
 8012b2c:	2202      	movs	r2, #2
 8012b2e:	7809      	ldrb	r1, [r1, #0]
 8012b30:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8012b34:	f7fd fa51 	bl	800ffda <memchr>
 8012b38:	b328      	cbz	r0, 8012b86 <_scanf_i+0xb6>
 8012b3a:	f1bb 0f01 	cmp.w	fp, #1
 8012b3e:	d159      	bne.n	8012bf4 <_scanf_i+0x124>
 8012b40:	6862      	ldr	r2, [r4, #4]
 8012b42:	b92a      	cbnz	r2, 8012b50 <_scanf_i+0x80>
 8012b44:	6822      	ldr	r2, [r4, #0]
 8012b46:	2108      	movs	r1, #8
 8012b48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012b4c:	6061      	str	r1, [r4, #4]
 8012b4e:	6022      	str	r2, [r4, #0]
 8012b50:	6822      	ldr	r2, [r4, #0]
 8012b52:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8012b56:	6022      	str	r2, [r4, #0]
 8012b58:	68a2      	ldr	r2, [r4, #8]
 8012b5a:	1e51      	subs	r1, r2, #1
 8012b5c:	60a1      	str	r1, [r4, #8]
 8012b5e:	b192      	cbz	r2, 8012b86 <_scanf_i+0xb6>
 8012b60:	6832      	ldr	r2, [r6, #0]
 8012b62:	1c51      	adds	r1, r2, #1
 8012b64:	6031      	str	r1, [r6, #0]
 8012b66:	7812      	ldrb	r2, [r2, #0]
 8012b68:	f805 2b01 	strb.w	r2, [r5], #1
 8012b6c:	6872      	ldr	r2, [r6, #4]
 8012b6e:	3a01      	subs	r2, #1
 8012b70:	2a00      	cmp	r2, #0
 8012b72:	6072      	str	r2, [r6, #4]
 8012b74:	dc07      	bgt.n	8012b86 <_scanf_i+0xb6>
 8012b76:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8012b7a:	4631      	mov	r1, r6
 8012b7c:	4650      	mov	r0, sl
 8012b7e:	4790      	blx	r2
 8012b80:	2800      	cmp	r0, #0
 8012b82:	f040 8085 	bne.w	8012c90 <_scanf_i+0x1c0>
 8012b86:	f10b 0b01 	add.w	fp, fp, #1
 8012b8a:	f1bb 0f03 	cmp.w	fp, #3
 8012b8e:	d1cb      	bne.n	8012b28 <_scanf_i+0x58>
 8012b90:	6863      	ldr	r3, [r4, #4]
 8012b92:	b90b      	cbnz	r3, 8012b98 <_scanf_i+0xc8>
 8012b94:	230a      	movs	r3, #10
 8012b96:	6063      	str	r3, [r4, #4]
 8012b98:	6863      	ldr	r3, [r4, #4]
 8012b9a:	f04f 0b00 	mov.w	fp, #0
 8012b9e:	4944      	ldr	r1, [pc, #272]	@ (8012cb0 <_scanf_i+0x1e0>)
 8012ba0:	6960      	ldr	r0, [r4, #20]
 8012ba2:	1ac9      	subs	r1, r1, r3
 8012ba4:	f000 f932 	bl	8012e0c <__sccl>
 8012ba8:	68a3      	ldr	r3, [r4, #8]
 8012baa:	6822      	ldr	r2, [r4, #0]
 8012bac:	2b00      	cmp	r3, #0
 8012bae:	d03d      	beq.n	8012c2c <_scanf_i+0x15c>
 8012bb0:	6831      	ldr	r1, [r6, #0]
 8012bb2:	6960      	ldr	r0, [r4, #20]
 8012bb4:	f891 c000 	ldrb.w	ip, [r1]
 8012bb8:	f810 000c 	ldrb.w	r0, [r0, ip]
 8012bbc:	2800      	cmp	r0, #0
 8012bbe:	d035      	beq.n	8012c2c <_scanf_i+0x15c>
 8012bc0:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8012bc4:	d124      	bne.n	8012c10 <_scanf_i+0x140>
 8012bc6:	0510      	lsls	r0, r2, #20
 8012bc8:	d522      	bpl.n	8012c10 <_scanf_i+0x140>
 8012bca:	f10b 0b01 	add.w	fp, fp, #1
 8012bce:	f1b9 0f00 	cmp.w	r9, #0
 8012bd2:	d003      	beq.n	8012bdc <_scanf_i+0x10c>
 8012bd4:	3301      	adds	r3, #1
 8012bd6:	f109 39ff 	add.w	r9, r9, #4294967295
 8012bda:	60a3      	str	r3, [r4, #8]
 8012bdc:	6873      	ldr	r3, [r6, #4]
 8012bde:	3b01      	subs	r3, #1
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	6073      	str	r3, [r6, #4]
 8012be4:	dd1b      	ble.n	8012c1e <_scanf_i+0x14e>
 8012be6:	6833      	ldr	r3, [r6, #0]
 8012be8:	3301      	adds	r3, #1
 8012bea:	6033      	str	r3, [r6, #0]
 8012bec:	68a3      	ldr	r3, [r4, #8]
 8012bee:	3b01      	subs	r3, #1
 8012bf0:	60a3      	str	r3, [r4, #8]
 8012bf2:	e7d9      	b.n	8012ba8 <_scanf_i+0xd8>
 8012bf4:	f1bb 0f02 	cmp.w	fp, #2
 8012bf8:	d1ae      	bne.n	8012b58 <_scanf_i+0x88>
 8012bfa:	6822      	ldr	r2, [r4, #0]
 8012bfc:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8012c00:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8012c04:	d1bf      	bne.n	8012b86 <_scanf_i+0xb6>
 8012c06:	2110      	movs	r1, #16
 8012c08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8012c0c:	6061      	str	r1, [r4, #4]
 8012c0e:	e7a2      	b.n	8012b56 <_scanf_i+0x86>
 8012c10:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8012c14:	6022      	str	r2, [r4, #0]
 8012c16:	780b      	ldrb	r3, [r1, #0]
 8012c18:	f805 3b01 	strb.w	r3, [r5], #1
 8012c1c:	e7de      	b.n	8012bdc <_scanf_i+0x10c>
 8012c1e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012c22:	4631      	mov	r1, r6
 8012c24:	4650      	mov	r0, sl
 8012c26:	4798      	blx	r3
 8012c28:	2800      	cmp	r0, #0
 8012c2a:	d0df      	beq.n	8012bec <_scanf_i+0x11c>
 8012c2c:	6823      	ldr	r3, [r4, #0]
 8012c2e:	05d9      	lsls	r1, r3, #23
 8012c30:	d50d      	bpl.n	8012c4e <_scanf_i+0x17e>
 8012c32:	42bd      	cmp	r5, r7
 8012c34:	d909      	bls.n	8012c4a <_scanf_i+0x17a>
 8012c36:	f105 39ff 	add.w	r9, r5, #4294967295
 8012c3a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8012c3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012c42:	4632      	mov	r2, r6
 8012c44:	464d      	mov	r5, r9
 8012c46:	4650      	mov	r0, sl
 8012c48:	4798      	blx	r3
 8012c4a:	42bd      	cmp	r5, r7
 8012c4c:	d028      	beq.n	8012ca0 <_scanf_i+0x1d0>
 8012c4e:	6822      	ldr	r2, [r4, #0]
 8012c50:	f012 0210 	ands.w	r2, r2, #16
 8012c54:	d113      	bne.n	8012c7e <_scanf_i+0x1ae>
 8012c56:	702a      	strb	r2, [r5, #0]
 8012c58:	4639      	mov	r1, r7
 8012c5a:	6863      	ldr	r3, [r4, #4]
 8012c5c:	4650      	mov	r0, sl
 8012c5e:	9e01      	ldr	r6, [sp, #4]
 8012c60:	47b0      	blx	r6
 8012c62:	f8d8 3000 	ldr.w	r3, [r8]
 8012c66:	6821      	ldr	r1, [r4, #0]
 8012c68:	1d1a      	adds	r2, r3, #4
 8012c6a:	f011 0f20 	tst.w	r1, #32
 8012c6e:	f8c8 2000 	str.w	r2, [r8]
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	d00f      	beq.n	8012c96 <_scanf_i+0x1c6>
 8012c76:	6018      	str	r0, [r3, #0]
 8012c78:	68e3      	ldr	r3, [r4, #12]
 8012c7a:	3301      	adds	r3, #1
 8012c7c:	60e3      	str	r3, [r4, #12]
 8012c7e:	1bed      	subs	r5, r5, r7
 8012c80:	6923      	ldr	r3, [r4, #16]
 8012c82:	2000      	movs	r0, #0
 8012c84:	445d      	add	r5, fp
 8012c86:	442b      	add	r3, r5
 8012c88:	6123      	str	r3, [r4, #16]
 8012c8a:	b007      	add	sp, #28
 8012c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c90:	f04f 0b00 	mov.w	fp, #0
 8012c94:	e7ca      	b.n	8012c2c <_scanf_i+0x15c>
 8012c96:	07ca      	lsls	r2, r1, #31
 8012c98:	bf4c      	ite	mi
 8012c9a:	8018      	strhmi	r0, [r3, #0]
 8012c9c:	6018      	strpl	r0, [r3, #0]
 8012c9e:	e7eb      	b.n	8012c78 <_scanf_i+0x1a8>
 8012ca0:	2001      	movs	r0, #1
 8012ca2:	e7f2      	b.n	8012c8a <_scanf_i+0x1ba>
 8012ca4:	08013ddc 	.word	0x08013ddc
 8012ca8:	080123d1 	.word	0x080123d1
 8012cac:	0801374d 	.word	0x0801374d
 8012cb0:	0801428a 	.word	0x0801428a

08012cb4 <__sflush_r>:
 8012cb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012cbc:	0716      	lsls	r6, r2, #28
 8012cbe:	4605      	mov	r5, r0
 8012cc0:	460c      	mov	r4, r1
 8012cc2:	d454      	bmi.n	8012d6e <__sflush_r+0xba>
 8012cc4:	684b      	ldr	r3, [r1, #4]
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	dc02      	bgt.n	8012cd0 <__sflush_r+0x1c>
 8012cca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	dd48      	ble.n	8012d62 <__sflush_r+0xae>
 8012cd0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012cd2:	2e00      	cmp	r6, #0
 8012cd4:	d045      	beq.n	8012d62 <__sflush_r+0xae>
 8012cd6:	2300      	movs	r3, #0
 8012cd8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012cdc:	682f      	ldr	r7, [r5, #0]
 8012cde:	6a21      	ldr	r1, [r4, #32]
 8012ce0:	602b      	str	r3, [r5, #0]
 8012ce2:	d030      	beq.n	8012d46 <__sflush_r+0x92>
 8012ce4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012ce6:	89a3      	ldrh	r3, [r4, #12]
 8012ce8:	0759      	lsls	r1, r3, #29
 8012cea:	d505      	bpl.n	8012cf8 <__sflush_r+0x44>
 8012cec:	6863      	ldr	r3, [r4, #4]
 8012cee:	1ad2      	subs	r2, r2, r3
 8012cf0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012cf2:	b10b      	cbz	r3, 8012cf8 <__sflush_r+0x44>
 8012cf4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012cf6:	1ad2      	subs	r2, r2, r3
 8012cf8:	2300      	movs	r3, #0
 8012cfa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012cfc:	6a21      	ldr	r1, [r4, #32]
 8012cfe:	4628      	mov	r0, r5
 8012d00:	47b0      	blx	r6
 8012d02:	1c43      	adds	r3, r0, #1
 8012d04:	89a3      	ldrh	r3, [r4, #12]
 8012d06:	d106      	bne.n	8012d16 <__sflush_r+0x62>
 8012d08:	6829      	ldr	r1, [r5, #0]
 8012d0a:	291d      	cmp	r1, #29
 8012d0c:	d82b      	bhi.n	8012d66 <__sflush_r+0xb2>
 8012d0e:	4a2a      	ldr	r2, [pc, #168]	@ (8012db8 <__sflush_r+0x104>)
 8012d10:	410a      	asrs	r2, r1
 8012d12:	07d6      	lsls	r6, r2, #31
 8012d14:	d427      	bmi.n	8012d66 <__sflush_r+0xb2>
 8012d16:	2200      	movs	r2, #0
 8012d18:	04d9      	lsls	r1, r3, #19
 8012d1a:	6062      	str	r2, [r4, #4]
 8012d1c:	6922      	ldr	r2, [r4, #16]
 8012d1e:	6022      	str	r2, [r4, #0]
 8012d20:	d504      	bpl.n	8012d2c <__sflush_r+0x78>
 8012d22:	1c42      	adds	r2, r0, #1
 8012d24:	d101      	bne.n	8012d2a <__sflush_r+0x76>
 8012d26:	682b      	ldr	r3, [r5, #0]
 8012d28:	b903      	cbnz	r3, 8012d2c <__sflush_r+0x78>
 8012d2a:	6560      	str	r0, [r4, #84]	@ 0x54
 8012d2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012d2e:	602f      	str	r7, [r5, #0]
 8012d30:	b1b9      	cbz	r1, 8012d62 <__sflush_r+0xae>
 8012d32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012d36:	4299      	cmp	r1, r3
 8012d38:	d002      	beq.n	8012d40 <__sflush_r+0x8c>
 8012d3a:	4628      	mov	r0, r5
 8012d3c:	f7fd ffc0 	bl	8010cc0 <_free_r>
 8012d40:	2300      	movs	r3, #0
 8012d42:	6363      	str	r3, [r4, #52]	@ 0x34
 8012d44:	e00d      	b.n	8012d62 <__sflush_r+0xae>
 8012d46:	2301      	movs	r3, #1
 8012d48:	4628      	mov	r0, r5
 8012d4a:	47b0      	blx	r6
 8012d4c:	4602      	mov	r2, r0
 8012d4e:	1c50      	adds	r0, r2, #1
 8012d50:	d1c9      	bne.n	8012ce6 <__sflush_r+0x32>
 8012d52:	682b      	ldr	r3, [r5, #0]
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d0c6      	beq.n	8012ce6 <__sflush_r+0x32>
 8012d58:	2b1d      	cmp	r3, #29
 8012d5a:	d001      	beq.n	8012d60 <__sflush_r+0xac>
 8012d5c:	2b16      	cmp	r3, #22
 8012d5e:	d11d      	bne.n	8012d9c <__sflush_r+0xe8>
 8012d60:	602f      	str	r7, [r5, #0]
 8012d62:	2000      	movs	r0, #0
 8012d64:	e021      	b.n	8012daa <__sflush_r+0xf6>
 8012d66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d6a:	b21b      	sxth	r3, r3
 8012d6c:	e01a      	b.n	8012da4 <__sflush_r+0xf0>
 8012d6e:	690f      	ldr	r7, [r1, #16]
 8012d70:	2f00      	cmp	r7, #0
 8012d72:	d0f6      	beq.n	8012d62 <__sflush_r+0xae>
 8012d74:	0793      	lsls	r3, r2, #30
 8012d76:	680e      	ldr	r6, [r1, #0]
 8012d78:	600f      	str	r7, [r1, #0]
 8012d7a:	bf0c      	ite	eq
 8012d7c:	694b      	ldreq	r3, [r1, #20]
 8012d7e:	2300      	movne	r3, #0
 8012d80:	eba6 0807 	sub.w	r8, r6, r7
 8012d84:	608b      	str	r3, [r1, #8]
 8012d86:	f1b8 0f00 	cmp.w	r8, #0
 8012d8a:	ddea      	ble.n	8012d62 <__sflush_r+0xae>
 8012d8c:	4643      	mov	r3, r8
 8012d8e:	463a      	mov	r2, r7
 8012d90:	6a21      	ldr	r1, [r4, #32]
 8012d92:	4628      	mov	r0, r5
 8012d94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012d96:	47b0      	blx	r6
 8012d98:	2800      	cmp	r0, #0
 8012d9a:	dc08      	bgt.n	8012dae <__sflush_r+0xfa>
 8012d9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012da0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012da4:	f04f 30ff 	mov.w	r0, #4294967295
 8012da8:	81a3      	strh	r3, [r4, #12]
 8012daa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012dae:	4407      	add	r7, r0
 8012db0:	eba8 0800 	sub.w	r8, r8, r0
 8012db4:	e7e7      	b.n	8012d86 <__sflush_r+0xd2>
 8012db6:	bf00      	nop
 8012db8:	dfbffffe 	.word	0xdfbffffe

08012dbc <_fflush_r>:
 8012dbc:	b538      	push	{r3, r4, r5, lr}
 8012dbe:	690b      	ldr	r3, [r1, #16]
 8012dc0:	4605      	mov	r5, r0
 8012dc2:	460c      	mov	r4, r1
 8012dc4:	b913      	cbnz	r3, 8012dcc <_fflush_r+0x10>
 8012dc6:	2500      	movs	r5, #0
 8012dc8:	4628      	mov	r0, r5
 8012dca:	bd38      	pop	{r3, r4, r5, pc}
 8012dcc:	b118      	cbz	r0, 8012dd6 <_fflush_r+0x1a>
 8012dce:	6a03      	ldr	r3, [r0, #32]
 8012dd0:	b90b      	cbnz	r3, 8012dd6 <_fflush_r+0x1a>
 8012dd2:	f7fc fee3 	bl	800fb9c <__sinit>
 8012dd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d0f3      	beq.n	8012dc6 <_fflush_r+0xa>
 8012dde:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012de0:	07d0      	lsls	r0, r2, #31
 8012de2:	d404      	bmi.n	8012dee <_fflush_r+0x32>
 8012de4:	0599      	lsls	r1, r3, #22
 8012de6:	d402      	bmi.n	8012dee <_fflush_r+0x32>
 8012de8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012dea:	f7fd f8f4 	bl	800ffd6 <__retarget_lock_acquire_recursive>
 8012dee:	4628      	mov	r0, r5
 8012df0:	4621      	mov	r1, r4
 8012df2:	f7ff ff5f 	bl	8012cb4 <__sflush_r>
 8012df6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012df8:	4605      	mov	r5, r0
 8012dfa:	07da      	lsls	r2, r3, #31
 8012dfc:	d4e4      	bmi.n	8012dc8 <_fflush_r+0xc>
 8012dfe:	89a3      	ldrh	r3, [r4, #12]
 8012e00:	059b      	lsls	r3, r3, #22
 8012e02:	d4e1      	bmi.n	8012dc8 <_fflush_r+0xc>
 8012e04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012e06:	f7fd f8e7 	bl	800ffd8 <__retarget_lock_release_recursive>
 8012e0a:	e7dd      	b.n	8012dc8 <_fflush_r+0xc>

08012e0c <__sccl>:
 8012e0c:	b570      	push	{r4, r5, r6, lr}
 8012e0e:	780b      	ldrb	r3, [r1, #0]
 8012e10:	4604      	mov	r4, r0
 8012e12:	3801      	subs	r0, #1
 8012e14:	2b5e      	cmp	r3, #94	@ 0x5e
 8012e16:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8012e1a:	bf13      	iteet	ne
 8012e1c:	1c4a      	addne	r2, r1, #1
 8012e1e:	1c8a      	addeq	r2, r1, #2
 8012e20:	784b      	ldrbeq	r3, [r1, #1]
 8012e22:	2100      	movne	r1, #0
 8012e24:	bf08      	it	eq
 8012e26:	2101      	moveq	r1, #1
 8012e28:	f800 1f01 	strb.w	r1, [r0, #1]!
 8012e2c:	42a8      	cmp	r0, r5
 8012e2e:	d1fb      	bne.n	8012e28 <__sccl+0x1c>
 8012e30:	b90b      	cbnz	r3, 8012e36 <__sccl+0x2a>
 8012e32:	1e50      	subs	r0, r2, #1
 8012e34:	bd70      	pop	{r4, r5, r6, pc}
 8012e36:	f081 0101 	eor.w	r1, r1, #1
 8012e3a:	4610      	mov	r0, r2
 8012e3c:	54e1      	strb	r1, [r4, r3]
 8012e3e:	4602      	mov	r2, r0
 8012e40:	f812 5b01 	ldrb.w	r5, [r2], #1
 8012e44:	2d2d      	cmp	r5, #45	@ 0x2d
 8012e46:	d005      	beq.n	8012e54 <__sccl+0x48>
 8012e48:	2d5d      	cmp	r5, #93	@ 0x5d
 8012e4a:	d016      	beq.n	8012e7a <__sccl+0x6e>
 8012e4c:	2d00      	cmp	r5, #0
 8012e4e:	d0f1      	beq.n	8012e34 <__sccl+0x28>
 8012e50:	462b      	mov	r3, r5
 8012e52:	e7f2      	b.n	8012e3a <__sccl+0x2e>
 8012e54:	7846      	ldrb	r6, [r0, #1]
 8012e56:	2e5d      	cmp	r6, #93	@ 0x5d
 8012e58:	d0fa      	beq.n	8012e50 <__sccl+0x44>
 8012e5a:	42b3      	cmp	r3, r6
 8012e5c:	dcf8      	bgt.n	8012e50 <__sccl+0x44>
 8012e5e:	3002      	adds	r0, #2
 8012e60:	461a      	mov	r2, r3
 8012e62:	3201      	adds	r2, #1
 8012e64:	4296      	cmp	r6, r2
 8012e66:	54a1      	strb	r1, [r4, r2]
 8012e68:	dcfb      	bgt.n	8012e62 <__sccl+0x56>
 8012e6a:	1af2      	subs	r2, r6, r3
 8012e6c:	1c5d      	adds	r5, r3, #1
 8012e6e:	3a01      	subs	r2, #1
 8012e70:	42b3      	cmp	r3, r6
 8012e72:	bfa8      	it	ge
 8012e74:	2200      	movge	r2, #0
 8012e76:	18ab      	adds	r3, r5, r2
 8012e78:	e7e1      	b.n	8012e3e <__sccl+0x32>
 8012e7a:	4610      	mov	r0, r2
 8012e7c:	e7da      	b.n	8012e34 <__sccl+0x28>

08012e7e <__submore>:
 8012e7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e82:	460c      	mov	r4, r1
 8012e84:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8012e86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012e8a:	4299      	cmp	r1, r3
 8012e8c:	d11a      	bne.n	8012ec4 <__submore+0x46>
 8012e8e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8012e92:	f7fb feff 	bl	800ec94 <_malloc_r>
 8012e96:	b918      	cbnz	r0, 8012ea0 <__submore+0x22>
 8012e98:	f04f 30ff 	mov.w	r0, #4294967295
 8012e9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ea0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012ea4:	6360      	str	r0, [r4, #52]	@ 0x34
 8012ea6:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8012eaa:	63a3      	str	r3, [r4, #56]	@ 0x38
 8012eac:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8012eb0:	7083      	strb	r3, [r0, #2]
 8012eb2:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8012eb6:	7043      	strb	r3, [r0, #1]
 8012eb8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012ebc:	7003      	strb	r3, [r0, #0]
 8012ebe:	6020      	str	r0, [r4, #0]
 8012ec0:	2000      	movs	r0, #0
 8012ec2:	e7eb      	b.n	8012e9c <__submore+0x1e>
 8012ec4:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8012ec6:	0077      	lsls	r7, r6, #1
 8012ec8:	463a      	mov	r2, r7
 8012eca:	f000 fba2 	bl	8013612 <_realloc_r>
 8012ece:	4605      	mov	r5, r0
 8012ed0:	2800      	cmp	r0, #0
 8012ed2:	d0e1      	beq.n	8012e98 <__submore+0x1a>
 8012ed4:	eb00 0806 	add.w	r8, r0, r6
 8012ed8:	4601      	mov	r1, r0
 8012eda:	4632      	mov	r2, r6
 8012edc:	4640      	mov	r0, r8
 8012ede:	f7fd f88a 	bl	800fff6 <memcpy>
 8012ee2:	f8c4 8000 	str.w	r8, [r4]
 8012ee6:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8012eea:	e7e9      	b.n	8012ec0 <__submore+0x42>

08012eec <strncmp>:
 8012eec:	b510      	push	{r4, lr}
 8012eee:	b16a      	cbz	r2, 8012f0c <strncmp+0x20>
 8012ef0:	3901      	subs	r1, #1
 8012ef2:	1884      	adds	r4, r0, r2
 8012ef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012ef8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8012efc:	429a      	cmp	r2, r3
 8012efe:	d103      	bne.n	8012f08 <strncmp+0x1c>
 8012f00:	42a0      	cmp	r0, r4
 8012f02:	d001      	beq.n	8012f08 <strncmp+0x1c>
 8012f04:	2a00      	cmp	r2, #0
 8012f06:	d1f5      	bne.n	8012ef4 <strncmp+0x8>
 8012f08:	1ad0      	subs	r0, r2, r3
 8012f0a:	bd10      	pop	{r4, pc}
 8012f0c:	4610      	mov	r0, r2
 8012f0e:	e7fc      	b.n	8012f0a <strncmp+0x1e>

08012f10 <nan>:
 8012f10:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012f18 <nan+0x8>
 8012f14:	4770      	bx	lr
 8012f16:	bf00      	nop
 8012f18:	00000000 	.word	0x00000000
 8012f1c:	7ff80000 	.word	0x7ff80000

08012f20 <__assert_func>:
 8012f20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012f22:	4614      	mov	r4, r2
 8012f24:	461a      	mov	r2, r3
 8012f26:	4b09      	ldr	r3, [pc, #36]	@ (8012f4c <__assert_func+0x2c>)
 8012f28:	4605      	mov	r5, r0
 8012f2a:	681b      	ldr	r3, [r3, #0]
 8012f2c:	68d8      	ldr	r0, [r3, #12]
 8012f2e:	b954      	cbnz	r4, 8012f46 <__assert_func+0x26>
 8012f30:	4b07      	ldr	r3, [pc, #28]	@ (8012f50 <__assert_func+0x30>)
 8012f32:	461c      	mov	r4, r3
 8012f34:	9100      	str	r1, [sp, #0]
 8012f36:	4907      	ldr	r1, [pc, #28]	@ (8012f54 <__assert_func+0x34>)
 8012f38:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012f3c:	462b      	mov	r3, r5
 8012f3e:	f000 fc15 	bl	801376c <fiprintf>
 8012f42:	f7fb fe6d 	bl	800ec20 <abort>
 8012f46:	4b04      	ldr	r3, [pc, #16]	@ (8012f58 <__assert_func+0x38>)
 8012f48:	e7f4      	b.n	8012f34 <__assert_func+0x14>
 8012f4a:	bf00      	nop
 8012f4c:	20000018 	.word	0x20000018
 8012f50:	080142d8 	.word	0x080142d8
 8012f54:	080142aa 	.word	0x080142aa
 8012f58:	0801429d 	.word	0x0801429d

08012f5c <_calloc_r>:
 8012f5c:	b570      	push	{r4, r5, r6, lr}
 8012f5e:	fba1 5402 	umull	r5, r4, r1, r2
 8012f62:	b93c      	cbnz	r4, 8012f74 <_calloc_r+0x18>
 8012f64:	4629      	mov	r1, r5
 8012f66:	f7fb fe95 	bl	800ec94 <_malloc_r>
 8012f6a:	4606      	mov	r6, r0
 8012f6c:	b928      	cbnz	r0, 8012f7a <_calloc_r+0x1e>
 8012f6e:	2600      	movs	r6, #0
 8012f70:	4630      	mov	r0, r6
 8012f72:	bd70      	pop	{r4, r5, r6, pc}
 8012f74:	220c      	movs	r2, #12
 8012f76:	6002      	str	r2, [r0, #0]
 8012f78:	e7f9      	b.n	8012f6e <_calloc_r+0x12>
 8012f7a:	462a      	mov	r2, r5
 8012f7c:	4621      	mov	r1, r4
 8012f7e:	f7fc ff59 	bl	800fe34 <memset>
 8012f82:	e7f5      	b.n	8012f70 <_calloc_r+0x14>

08012f84 <rshift>:
 8012f84:	6903      	ldr	r3, [r0, #16]
 8012f86:	114a      	asrs	r2, r1, #5
 8012f88:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8012f8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012f90:	f100 0414 	add.w	r4, r0, #20
 8012f94:	dd45      	ble.n	8013022 <rshift+0x9e>
 8012f96:	f011 011f 	ands.w	r1, r1, #31
 8012f9a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8012f9e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8012fa2:	d10c      	bne.n	8012fbe <rshift+0x3a>
 8012fa4:	f100 0710 	add.w	r7, r0, #16
 8012fa8:	4629      	mov	r1, r5
 8012faa:	42b1      	cmp	r1, r6
 8012fac:	d334      	bcc.n	8013018 <rshift+0x94>
 8012fae:	1a9b      	subs	r3, r3, r2
 8012fb0:	1eea      	subs	r2, r5, #3
 8012fb2:	009b      	lsls	r3, r3, #2
 8012fb4:	4296      	cmp	r6, r2
 8012fb6:	bf38      	it	cc
 8012fb8:	2300      	movcc	r3, #0
 8012fba:	4423      	add	r3, r4
 8012fbc:	e015      	b.n	8012fea <rshift+0x66>
 8012fbe:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8012fc2:	f1c1 0820 	rsb	r8, r1, #32
 8012fc6:	f105 0e04 	add.w	lr, r5, #4
 8012fca:	46a1      	mov	r9, r4
 8012fcc:	40cf      	lsrs	r7, r1
 8012fce:	4576      	cmp	r6, lr
 8012fd0:	46f4      	mov	ip, lr
 8012fd2:	d815      	bhi.n	8013000 <rshift+0x7c>
 8012fd4:	1a9a      	subs	r2, r3, r2
 8012fd6:	3501      	adds	r5, #1
 8012fd8:	0092      	lsls	r2, r2, #2
 8012fda:	3a04      	subs	r2, #4
 8012fdc:	42ae      	cmp	r6, r5
 8012fde:	bf38      	it	cc
 8012fe0:	2200      	movcc	r2, #0
 8012fe2:	18a3      	adds	r3, r4, r2
 8012fe4:	50a7      	str	r7, [r4, r2]
 8012fe6:	b107      	cbz	r7, 8012fea <rshift+0x66>
 8012fe8:	3304      	adds	r3, #4
 8012fea:	1b1a      	subs	r2, r3, r4
 8012fec:	42a3      	cmp	r3, r4
 8012fee:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8012ff2:	bf08      	it	eq
 8012ff4:	2300      	moveq	r3, #0
 8012ff6:	6102      	str	r2, [r0, #16]
 8012ff8:	bf08      	it	eq
 8012ffa:	6143      	streq	r3, [r0, #20]
 8012ffc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013000:	f8dc c000 	ldr.w	ip, [ip]
 8013004:	fa0c fc08 	lsl.w	ip, ip, r8
 8013008:	ea4c 0707 	orr.w	r7, ip, r7
 801300c:	f849 7b04 	str.w	r7, [r9], #4
 8013010:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013014:	40cf      	lsrs	r7, r1
 8013016:	e7da      	b.n	8012fce <rshift+0x4a>
 8013018:	f851 cb04 	ldr.w	ip, [r1], #4
 801301c:	f847 cf04 	str.w	ip, [r7, #4]!
 8013020:	e7c3      	b.n	8012faa <rshift+0x26>
 8013022:	4623      	mov	r3, r4
 8013024:	e7e1      	b.n	8012fea <rshift+0x66>

08013026 <__hexdig_fun>:
 8013026:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801302a:	2b09      	cmp	r3, #9
 801302c:	d802      	bhi.n	8013034 <__hexdig_fun+0xe>
 801302e:	3820      	subs	r0, #32
 8013030:	b2c0      	uxtb	r0, r0
 8013032:	4770      	bx	lr
 8013034:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8013038:	2b05      	cmp	r3, #5
 801303a:	d801      	bhi.n	8013040 <__hexdig_fun+0x1a>
 801303c:	3847      	subs	r0, #71	@ 0x47
 801303e:	e7f7      	b.n	8013030 <__hexdig_fun+0xa>
 8013040:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8013044:	2b05      	cmp	r3, #5
 8013046:	d801      	bhi.n	801304c <__hexdig_fun+0x26>
 8013048:	3827      	subs	r0, #39	@ 0x27
 801304a:	e7f1      	b.n	8013030 <__hexdig_fun+0xa>
 801304c:	2000      	movs	r0, #0
 801304e:	4770      	bx	lr

08013050 <__gethex>:
 8013050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013054:	b085      	sub	sp, #20
 8013056:	468a      	mov	sl, r1
 8013058:	4690      	mov	r8, r2
 801305a:	9302      	str	r3, [sp, #8]
 801305c:	680b      	ldr	r3, [r1, #0]
 801305e:	9001      	str	r0, [sp, #4]
 8013060:	1c9c      	adds	r4, r3, #2
 8013062:	46a1      	mov	r9, r4
 8013064:	f814 0b01 	ldrb.w	r0, [r4], #1
 8013068:	2830      	cmp	r0, #48	@ 0x30
 801306a:	d0fa      	beq.n	8013062 <__gethex+0x12>
 801306c:	eba9 0303 	sub.w	r3, r9, r3
 8013070:	f1a3 0b02 	sub.w	fp, r3, #2
 8013074:	f7ff ffd7 	bl	8013026 <__hexdig_fun>
 8013078:	4605      	mov	r5, r0
 801307a:	2800      	cmp	r0, #0
 801307c:	d166      	bne.n	801314c <__gethex+0xfc>
 801307e:	2201      	movs	r2, #1
 8013080:	499e      	ldr	r1, [pc, #632]	@ (80132fc <__gethex+0x2ac>)
 8013082:	4648      	mov	r0, r9
 8013084:	f7ff ff32 	bl	8012eec <strncmp>
 8013088:	4607      	mov	r7, r0
 801308a:	2800      	cmp	r0, #0
 801308c:	d165      	bne.n	801315a <__gethex+0x10a>
 801308e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8013092:	4626      	mov	r6, r4
 8013094:	f7ff ffc7 	bl	8013026 <__hexdig_fun>
 8013098:	2800      	cmp	r0, #0
 801309a:	d060      	beq.n	801315e <__gethex+0x10e>
 801309c:	4623      	mov	r3, r4
 801309e:	7818      	ldrb	r0, [r3, #0]
 80130a0:	4699      	mov	r9, r3
 80130a2:	3301      	adds	r3, #1
 80130a4:	2830      	cmp	r0, #48	@ 0x30
 80130a6:	d0fa      	beq.n	801309e <__gethex+0x4e>
 80130a8:	f7ff ffbd 	bl	8013026 <__hexdig_fun>
 80130ac:	fab0 f580 	clz	r5, r0
 80130b0:	f04f 0b01 	mov.w	fp, #1
 80130b4:	096d      	lsrs	r5, r5, #5
 80130b6:	464a      	mov	r2, r9
 80130b8:	4616      	mov	r6, r2
 80130ba:	3201      	adds	r2, #1
 80130bc:	7830      	ldrb	r0, [r6, #0]
 80130be:	f7ff ffb2 	bl	8013026 <__hexdig_fun>
 80130c2:	2800      	cmp	r0, #0
 80130c4:	d1f8      	bne.n	80130b8 <__gethex+0x68>
 80130c6:	2201      	movs	r2, #1
 80130c8:	498c      	ldr	r1, [pc, #560]	@ (80132fc <__gethex+0x2ac>)
 80130ca:	4630      	mov	r0, r6
 80130cc:	f7ff ff0e 	bl	8012eec <strncmp>
 80130d0:	2800      	cmp	r0, #0
 80130d2:	d13e      	bne.n	8013152 <__gethex+0x102>
 80130d4:	b944      	cbnz	r4, 80130e8 <__gethex+0x98>
 80130d6:	1c74      	adds	r4, r6, #1
 80130d8:	4622      	mov	r2, r4
 80130da:	4616      	mov	r6, r2
 80130dc:	3201      	adds	r2, #1
 80130de:	7830      	ldrb	r0, [r6, #0]
 80130e0:	f7ff ffa1 	bl	8013026 <__hexdig_fun>
 80130e4:	2800      	cmp	r0, #0
 80130e6:	d1f8      	bne.n	80130da <__gethex+0x8a>
 80130e8:	1ba4      	subs	r4, r4, r6
 80130ea:	00a7      	lsls	r7, r4, #2
 80130ec:	7833      	ldrb	r3, [r6, #0]
 80130ee:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80130f2:	2b50      	cmp	r3, #80	@ 0x50
 80130f4:	d13d      	bne.n	8013172 <__gethex+0x122>
 80130f6:	7873      	ldrb	r3, [r6, #1]
 80130f8:	2b2b      	cmp	r3, #43	@ 0x2b
 80130fa:	d032      	beq.n	8013162 <__gethex+0x112>
 80130fc:	2b2d      	cmp	r3, #45	@ 0x2d
 80130fe:	d033      	beq.n	8013168 <__gethex+0x118>
 8013100:	1c71      	adds	r1, r6, #1
 8013102:	2400      	movs	r4, #0
 8013104:	7808      	ldrb	r0, [r1, #0]
 8013106:	f7ff ff8e 	bl	8013026 <__hexdig_fun>
 801310a:	1e43      	subs	r3, r0, #1
 801310c:	b2db      	uxtb	r3, r3
 801310e:	2b18      	cmp	r3, #24
 8013110:	d82f      	bhi.n	8013172 <__gethex+0x122>
 8013112:	f1a0 0210 	sub.w	r2, r0, #16
 8013116:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801311a:	f7ff ff84 	bl	8013026 <__hexdig_fun>
 801311e:	f100 3cff 	add.w	ip, r0, #4294967295
 8013122:	230a      	movs	r3, #10
 8013124:	fa5f fc8c 	uxtb.w	ip, ip
 8013128:	f1bc 0f18 	cmp.w	ip, #24
 801312c:	d91e      	bls.n	801316c <__gethex+0x11c>
 801312e:	b104      	cbz	r4, 8013132 <__gethex+0xe2>
 8013130:	4252      	negs	r2, r2
 8013132:	4417      	add	r7, r2
 8013134:	f8ca 1000 	str.w	r1, [sl]
 8013138:	b1ed      	cbz	r5, 8013176 <__gethex+0x126>
 801313a:	f1bb 0f00 	cmp.w	fp, #0
 801313e:	bf0c      	ite	eq
 8013140:	2506      	moveq	r5, #6
 8013142:	2500      	movne	r5, #0
 8013144:	4628      	mov	r0, r5
 8013146:	b005      	add	sp, #20
 8013148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801314c:	2500      	movs	r5, #0
 801314e:	462c      	mov	r4, r5
 8013150:	e7b1      	b.n	80130b6 <__gethex+0x66>
 8013152:	2c00      	cmp	r4, #0
 8013154:	d1c8      	bne.n	80130e8 <__gethex+0x98>
 8013156:	4627      	mov	r7, r4
 8013158:	e7c8      	b.n	80130ec <__gethex+0x9c>
 801315a:	464e      	mov	r6, r9
 801315c:	462f      	mov	r7, r5
 801315e:	2501      	movs	r5, #1
 8013160:	e7c4      	b.n	80130ec <__gethex+0x9c>
 8013162:	2400      	movs	r4, #0
 8013164:	1cb1      	adds	r1, r6, #2
 8013166:	e7cd      	b.n	8013104 <__gethex+0xb4>
 8013168:	2401      	movs	r4, #1
 801316a:	e7fb      	b.n	8013164 <__gethex+0x114>
 801316c:	fb03 0002 	mla	r0, r3, r2, r0
 8013170:	e7cf      	b.n	8013112 <__gethex+0xc2>
 8013172:	4631      	mov	r1, r6
 8013174:	e7de      	b.n	8013134 <__gethex+0xe4>
 8013176:	eba6 0309 	sub.w	r3, r6, r9
 801317a:	4629      	mov	r1, r5
 801317c:	3b01      	subs	r3, #1
 801317e:	2b07      	cmp	r3, #7
 8013180:	dc0a      	bgt.n	8013198 <__gethex+0x148>
 8013182:	9801      	ldr	r0, [sp, #4]
 8013184:	f7fd fde6 	bl	8010d54 <_Balloc>
 8013188:	4604      	mov	r4, r0
 801318a:	b940      	cbnz	r0, 801319e <__gethex+0x14e>
 801318c:	4b5c      	ldr	r3, [pc, #368]	@ (8013300 <__gethex+0x2b0>)
 801318e:	4602      	mov	r2, r0
 8013190:	21e4      	movs	r1, #228	@ 0xe4
 8013192:	485c      	ldr	r0, [pc, #368]	@ (8013304 <__gethex+0x2b4>)
 8013194:	f7ff fec4 	bl	8012f20 <__assert_func>
 8013198:	3101      	adds	r1, #1
 801319a:	105b      	asrs	r3, r3, #1
 801319c:	e7ef      	b.n	801317e <__gethex+0x12e>
 801319e:	f100 0a14 	add.w	sl, r0, #20
 80131a2:	2300      	movs	r3, #0
 80131a4:	4655      	mov	r5, sl
 80131a6:	469b      	mov	fp, r3
 80131a8:	45b1      	cmp	r9, r6
 80131aa:	d337      	bcc.n	801321c <__gethex+0x1cc>
 80131ac:	f845 bb04 	str.w	fp, [r5], #4
 80131b0:	eba5 050a 	sub.w	r5, r5, sl
 80131b4:	4658      	mov	r0, fp
 80131b6:	10ad      	asrs	r5, r5, #2
 80131b8:	6125      	str	r5, [r4, #16]
 80131ba:	016d      	lsls	r5, r5, #5
 80131bc:	f7fd febe 	bl	8010f3c <__hi0bits>
 80131c0:	f8d8 6000 	ldr.w	r6, [r8]
 80131c4:	1a2d      	subs	r5, r5, r0
 80131c6:	42b5      	cmp	r5, r6
 80131c8:	dd54      	ble.n	8013274 <__gethex+0x224>
 80131ca:	1bad      	subs	r5, r5, r6
 80131cc:	4620      	mov	r0, r4
 80131ce:	4629      	mov	r1, r5
 80131d0:	f7fe fa5b 	bl	801168a <__any_on>
 80131d4:	4681      	mov	r9, r0
 80131d6:	b178      	cbz	r0, 80131f8 <__gethex+0x1a8>
 80131d8:	1e6b      	subs	r3, r5, #1
 80131da:	f04f 0901 	mov.w	r9, #1
 80131de:	1159      	asrs	r1, r3, #5
 80131e0:	f003 021f 	and.w	r2, r3, #31
 80131e4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80131e8:	fa09 f202 	lsl.w	r2, r9, r2
 80131ec:	420a      	tst	r2, r1
 80131ee:	d003      	beq.n	80131f8 <__gethex+0x1a8>
 80131f0:	454b      	cmp	r3, r9
 80131f2:	dc36      	bgt.n	8013262 <__gethex+0x212>
 80131f4:	f04f 0902 	mov.w	r9, #2
 80131f8:	442f      	add	r7, r5
 80131fa:	4629      	mov	r1, r5
 80131fc:	4620      	mov	r0, r4
 80131fe:	f7ff fec1 	bl	8012f84 <rshift>
 8013202:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013206:	42bb      	cmp	r3, r7
 8013208:	da42      	bge.n	8013290 <__gethex+0x240>
 801320a:	4621      	mov	r1, r4
 801320c:	9801      	ldr	r0, [sp, #4]
 801320e:	f7fd fde1 	bl	8010dd4 <_Bfree>
 8013212:	2300      	movs	r3, #0
 8013214:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013216:	25a3      	movs	r5, #163	@ 0xa3
 8013218:	6013      	str	r3, [r2, #0]
 801321a:	e793      	b.n	8013144 <__gethex+0xf4>
 801321c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8013220:	2a2e      	cmp	r2, #46	@ 0x2e
 8013222:	d012      	beq.n	801324a <__gethex+0x1fa>
 8013224:	2b20      	cmp	r3, #32
 8013226:	d104      	bne.n	8013232 <__gethex+0x1e2>
 8013228:	f845 bb04 	str.w	fp, [r5], #4
 801322c:	f04f 0b00 	mov.w	fp, #0
 8013230:	465b      	mov	r3, fp
 8013232:	7830      	ldrb	r0, [r6, #0]
 8013234:	9303      	str	r3, [sp, #12]
 8013236:	f7ff fef6 	bl	8013026 <__hexdig_fun>
 801323a:	9b03      	ldr	r3, [sp, #12]
 801323c:	f000 000f 	and.w	r0, r0, #15
 8013240:	4098      	lsls	r0, r3
 8013242:	3304      	adds	r3, #4
 8013244:	ea4b 0b00 	orr.w	fp, fp, r0
 8013248:	e7ae      	b.n	80131a8 <__gethex+0x158>
 801324a:	45b1      	cmp	r9, r6
 801324c:	d8ea      	bhi.n	8013224 <__gethex+0x1d4>
 801324e:	2201      	movs	r2, #1
 8013250:	492a      	ldr	r1, [pc, #168]	@ (80132fc <__gethex+0x2ac>)
 8013252:	4630      	mov	r0, r6
 8013254:	9303      	str	r3, [sp, #12]
 8013256:	f7ff fe49 	bl	8012eec <strncmp>
 801325a:	9b03      	ldr	r3, [sp, #12]
 801325c:	2800      	cmp	r0, #0
 801325e:	d1e1      	bne.n	8013224 <__gethex+0x1d4>
 8013260:	e7a2      	b.n	80131a8 <__gethex+0x158>
 8013262:	1ea9      	subs	r1, r5, #2
 8013264:	4620      	mov	r0, r4
 8013266:	f7fe fa10 	bl	801168a <__any_on>
 801326a:	2800      	cmp	r0, #0
 801326c:	d0c2      	beq.n	80131f4 <__gethex+0x1a4>
 801326e:	f04f 0903 	mov.w	r9, #3
 8013272:	e7c1      	b.n	80131f8 <__gethex+0x1a8>
 8013274:	da09      	bge.n	801328a <__gethex+0x23a>
 8013276:	1b75      	subs	r5, r6, r5
 8013278:	4621      	mov	r1, r4
 801327a:	9801      	ldr	r0, [sp, #4]
 801327c:	462a      	mov	r2, r5
 801327e:	1b7f      	subs	r7, r7, r5
 8013280:	f7fd ffc2 	bl	8011208 <__lshift>
 8013284:	4604      	mov	r4, r0
 8013286:	f100 0a14 	add.w	sl, r0, #20
 801328a:	f04f 0900 	mov.w	r9, #0
 801328e:	e7b8      	b.n	8013202 <__gethex+0x1b2>
 8013290:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8013294:	42bd      	cmp	r5, r7
 8013296:	dd6f      	ble.n	8013378 <__gethex+0x328>
 8013298:	1bed      	subs	r5, r5, r7
 801329a:	42ae      	cmp	r6, r5
 801329c:	dc34      	bgt.n	8013308 <__gethex+0x2b8>
 801329e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80132a2:	2b02      	cmp	r3, #2
 80132a4:	d022      	beq.n	80132ec <__gethex+0x29c>
 80132a6:	2b03      	cmp	r3, #3
 80132a8:	d024      	beq.n	80132f4 <__gethex+0x2a4>
 80132aa:	2b01      	cmp	r3, #1
 80132ac:	d115      	bne.n	80132da <__gethex+0x28a>
 80132ae:	42ae      	cmp	r6, r5
 80132b0:	d113      	bne.n	80132da <__gethex+0x28a>
 80132b2:	2e01      	cmp	r6, #1
 80132b4:	d10b      	bne.n	80132ce <__gethex+0x27e>
 80132b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80132ba:	2562      	movs	r5, #98	@ 0x62
 80132bc:	9a02      	ldr	r2, [sp, #8]
 80132be:	6013      	str	r3, [r2, #0]
 80132c0:	2301      	movs	r3, #1
 80132c2:	6123      	str	r3, [r4, #16]
 80132c4:	f8ca 3000 	str.w	r3, [sl]
 80132c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80132ca:	601c      	str	r4, [r3, #0]
 80132cc:	e73a      	b.n	8013144 <__gethex+0xf4>
 80132ce:	1e71      	subs	r1, r6, #1
 80132d0:	4620      	mov	r0, r4
 80132d2:	f7fe f9da 	bl	801168a <__any_on>
 80132d6:	2800      	cmp	r0, #0
 80132d8:	d1ed      	bne.n	80132b6 <__gethex+0x266>
 80132da:	4621      	mov	r1, r4
 80132dc:	9801      	ldr	r0, [sp, #4]
 80132de:	f7fd fd79 	bl	8010dd4 <_Bfree>
 80132e2:	2300      	movs	r3, #0
 80132e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80132e6:	2550      	movs	r5, #80	@ 0x50
 80132e8:	6013      	str	r3, [r2, #0]
 80132ea:	e72b      	b.n	8013144 <__gethex+0xf4>
 80132ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80132ee:	2b00      	cmp	r3, #0
 80132f0:	d1f3      	bne.n	80132da <__gethex+0x28a>
 80132f2:	e7e0      	b.n	80132b6 <__gethex+0x266>
 80132f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	d1dd      	bne.n	80132b6 <__gethex+0x266>
 80132fa:	e7ee      	b.n	80132da <__gethex+0x28a>
 80132fc:	08014110 	.word	0x08014110
 8013300:	08013fa7 	.word	0x08013fa7
 8013304:	080142d9 	.word	0x080142d9
 8013308:	1e6f      	subs	r7, r5, #1
 801330a:	f1b9 0f00 	cmp.w	r9, #0
 801330e:	d130      	bne.n	8013372 <__gethex+0x322>
 8013310:	b127      	cbz	r7, 801331c <__gethex+0x2cc>
 8013312:	4639      	mov	r1, r7
 8013314:	4620      	mov	r0, r4
 8013316:	f7fe f9b8 	bl	801168a <__any_on>
 801331a:	4681      	mov	r9, r0
 801331c:	117a      	asrs	r2, r7, #5
 801331e:	2301      	movs	r3, #1
 8013320:	f007 071f 	and.w	r7, r7, #31
 8013324:	4629      	mov	r1, r5
 8013326:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801332a:	4620      	mov	r0, r4
 801332c:	40bb      	lsls	r3, r7
 801332e:	1b76      	subs	r6, r6, r5
 8013330:	2502      	movs	r5, #2
 8013332:	4213      	tst	r3, r2
 8013334:	bf18      	it	ne
 8013336:	f049 0902 	orrne.w	r9, r9, #2
 801333a:	f7ff fe23 	bl	8012f84 <rshift>
 801333e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8013342:	f1b9 0f00 	cmp.w	r9, #0
 8013346:	d047      	beq.n	80133d8 <__gethex+0x388>
 8013348:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801334c:	2b02      	cmp	r3, #2
 801334e:	d015      	beq.n	801337c <__gethex+0x32c>
 8013350:	2b03      	cmp	r3, #3
 8013352:	d017      	beq.n	8013384 <__gethex+0x334>
 8013354:	2b01      	cmp	r3, #1
 8013356:	d109      	bne.n	801336c <__gethex+0x31c>
 8013358:	f019 0f02 	tst.w	r9, #2
 801335c:	d006      	beq.n	801336c <__gethex+0x31c>
 801335e:	f8da 3000 	ldr.w	r3, [sl]
 8013362:	ea49 0903 	orr.w	r9, r9, r3
 8013366:	f019 0f01 	tst.w	r9, #1
 801336a:	d10e      	bne.n	801338a <__gethex+0x33a>
 801336c:	f045 0510 	orr.w	r5, r5, #16
 8013370:	e032      	b.n	80133d8 <__gethex+0x388>
 8013372:	f04f 0901 	mov.w	r9, #1
 8013376:	e7d1      	b.n	801331c <__gethex+0x2cc>
 8013378:	2501      	movs	r5, #1
 801337a:	e7e2      	b.n	8013342 <__gethex+0x2f2>
 801337c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801337e:	f1c3 0301 	rsb	r3, r3, #1
 8013382:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013386:	2b00      	cmp	r3, #0
 8013388:	d0f0      	beq.n	801336c <__gethex+0x31c>
 801338a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801338e:	f104 0314 	add.w	r3, r4, #20
 8013392:	f04f 0c00 	mov.w	ip, #0
 8013396:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801339a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801339e:	4618      	mov	r0, r3
 80133a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80133a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80133a8:	d01b      	beq.n	80133e2 <__gethex+0x392>
 80133aa:	3201      	adds	r2, #1
 80133ac:	6002      	str	r2, [r0, #0]
 80133ae:	2d02      	cmp	r5, #2
 80133b0:	f104 0314 	add.w	r3, r4, #20
 80133b4:	d13c      	bne.n	8013430 <__gethex+0x3e0>
 80133b6:	f8d8 2000 	ldr.w	r2, [r8]
 80133ba:	3a01      	subs	r2, #1
 80133bc:	42b2      	cmp	r2, r6
 80133be:	d109      	bne.n	80133d4 <__gethex+0x384>
 80133c0:	1171      	asrs	r1, r6, #5
 80133c2:	2201      	movs	r2, #1
 80133c4:	f006 061f 	and.w	r6, r6, #31
 80133c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80133cc:	fa02 f606 	lsl.w	r6, r2, r6
 80133d0:	421e      	tst	r6, r3
 80133d2:	d13a      	bne.n	801344a <__gethex+0x3fa>
 80133d4:	f045 0520 	orr.w	r5, r5, #32
 80133d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80133da:	601c      	str	r4, [r3, #0]
 80133dc:	9b02      	ldr	r3, [sp, #8]
 80133de:	601f      	str	r7, [r3, #0]
 80133e0:	e6b0      	b.n	8013144 <__gethex+0xf4>
 80133e2:	4299      	cmp	r1, r3
 80133e4:	f843 cc04 	str.w	ip, [r3, #-4]
 80133e8:	d8d9      	bhi.n	801339e <__gethex+0x34e>
 80133ea:	68a3      	ldr	r3, [r4, #8]
 80133ec:	459b      	cmp	fp, r3
 80133ee:	db17      	blt.n	8013420 <__gethex+0x3d0>
 80133f0:	6861      	ldr	r1, [r4, #4]
 80133f2:	9801      	ldr	r0, [sp, #4]
 80133f4:	3101      	adds	r1, #1
 80133f6:	f7fd fcad 	bl	8010d54 <_Balloc>
 80133fa:	4681      	mov	r9, r0
 80133fc:	b918      	cbnz	r0, 8013406 <__gethex+0x3b6>
 80133fe:	4b1a      	ldr	r3, [pc, #104]	@ (8013468 <__gethex+0x418>)
 8013400:	4602      	mov	r2, r0
 8013402:	2184      	movs	r1, #132	@ 0x84
 8013404:	e6c5      	b.n	8013192 <__gethex+0x142>
 8013406:	6922      	ldr	r2, [r4, #16]
 8013408:	f104 010c 	add.w	r1, r4, #12
 801340c:	300c      	adds	r0, #12
 801340e:	3202      	adds	r2, #2
 8013410:	0092      	lsls	r2, r2, #2
 8013412:	f7fc fdf0 	bl	800fff6 <memcpy>
 8013416:	4621      	mov	r1, r4
 8013418:	464c      	mov	r4, r9
 801341a:	9801      	ldr	r0, [sp, #4]
 801341c:	f7fd fcda 	bl	8010dd4 <_Bfree>
 8013420:	6923      	ldr	r3, [r4, #16]
 8013422:	1c5a      	adds	r2, r3, #1
 8013424:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013428:	6122      	str	r2, [r4, #16]
 801342a:	2201      	movs	r2, #1
 801342c:	615a      	str	r2, [r3, #20]
 801342e:	e7be      	b.n	80133ae <__gethex+0x35e>
 8013430:	6922      	ldr	r2, [r4, #16]
 8013432:	455a      	cmp	r2, fp
 8013434:	dd0b      	ble.n	801344e <__gethex+0x3fe>
 8013436:	2101      	movs	r1, #1
 8013438:	4620      	mov	r0, r4
 801343a:	f7ff fda3 	bl	8012f84 <rshift>
 801343e:	3701      	adds	r7, #1
 8013440:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013444:	42bb      	cmp	r3, r7
 8013446:	f6ff aee0 	blt.w	801320a <__gethex+0x1ba>
 801344a:	2501      	movs	r5, #1
 801344c:	e7c2      	b.n	80133d4 <__gethex+0x384>
 801344e:	f016 061f 	ands.w	r6, r6, #31
 8013452:	d0fa      	beq.n	801344a <__gethex+0x3fa>
 8013454:	4453      	add	r3, sl
 8013456:	f1c6 0620 	rsb	r6, r6, #32
 801345a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801345e:	f7fd fd6d 	bl	8010f3c <__hi0bits>
 8013462:	42b0      	cmp	r0, r6
 8013464:	dbe7      	blt.n	8013436 <__gethex+0x3e6>
 8013466:	e7f0      	b.n	801344a <__gethex+0x3fa>
 8013468:	08013fa7 	.word	0x08013fa7

0801346c <L_shift>:
 801346c:	f1c2 0208 	rsb	r2, r2, #8
 8013470:	0092      	lsls	r2, r2, #2
 8013472:	b570      	push	{r4, r5, r6, lr}
 8013474:	f1c2 0620 	rsb	r6, r2, #32
 8013478:	6843      	ldr	r3, [r0, #4]
 801347a:	6804      	ldr	r4, [r0, #0]
 801347c:	fa03 f506 	lsl.w	r5, r3, r6
 8013480:	40d3      	lsrs	r3, r2
 8013482:	432c      	orrs	r4, r5
 8013484:	6004      	str	r4, [r0, #0]
 8013486:	f840 3f04 	str.w	r3, [r0, #4]!
 801348a:	4288      	cmp	r0, r1
 801348c:	d3f4      	bcc.n	8013478 <L_shift+0xc>
 801348e:	bd70      	pop	{r4, r5, r6, pc}

08013490 <__match>:
 8013490:	6803      	ldr	r3, [r0, #0]
 8013492:	3301      	adds	r3, #1
 8013494:	b530      	push	{r4, r5, lr}
 8013496:	f811 4b01 	ldrb.w	r4, [r1], #1
 801349a:	b914      	cbnz	r4, 80134a2 <__match+0x12>
 801349c:	6003      	str	r3, [r0, #0]
 801349e:	2001      	movs	r0, #1
 80134a0:	bd30      	pop	{r4, r5, pc}
 80134a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80134a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80134aa:	2d19      	cmp	r5, #25
 80134ac:	bf98      	it	ls
 80134ae:	3220      	addls	r2, #32
 80134b0:	42a2      	cmp	r2, r4
 80134b2:	d0f0      	beq.n	8013496 <__match+0x6>
 80134b4:	2000      	movs	r0, #0
 80134b6:	e7f3      	b.n	80134a0 <__match+0x10>

080134b8 <__hexnan>:
 80134b8:	680b      	ldr	r3, [r1, #0]
 80134ba:	6801      	ldr	r1, [r0, #0]
 80134bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134c0:	115e      	asrs	r6, r3, #5
 80134c2:	f013 031f 	ands.w	r3, r3, #31
 80134c6:	f04f 0500 	mov.w	r5, #0
 80134ca:	b087      	sub	sp, #28
 80134cc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80134d0:	4682      	mov	sl, r0
 80134d2:	4690      	mov	r8, r2
 80134d4:	46ab      	mov	fp, r5
 80134d6:	bf18      	it	ne
 80134d8:	3604      	addne	r6, #4
 80134da:	9301      	str	r3, [sp, #4]
 80134dc:	9502      	str	r5, [sp, #8]
 80134de:	1f37      	subs	r7, r6, #4
 80134e0:	f846 5c04 	str.w	r5, [r6, #-4]
 80134e4:	46b9      	mov	r9, r7
 80134e6:	463c      	mov	r4, r7
 80134e8:	1c4b      	adds	r3, r1, #1
 80134ea:	784a      	ldrb	r2, [r1, #1]
 80134ec:	9303      	str	r3, [sp, #12]
 80134ee:	b342      	cbz	r2, 8013542 <__hexnan+0x8a>
 80134f0:	4610      	mov	r0, r2
 80134f2:	9105      	str	r1, [sp, #20]
 80134f4:	9204      	str	r2, [sp, #16]
 80134f6:	f7ff fd96 	bl	8013026 <__hexdig_fun>
 80134fa:	2800      	cmp	r0, #0
 80134fc:	d151      	bne.n	80135a2 <__hexnan+0xea>
 80134fe:	9a04      	ldr	r2, [sp, #16]
 8013500:	9905      	ldr	r1, [sp, #20]
 8013502:	2a20      	cmp	r2, #32
 8013504:	d818      	bhi.n	8013538 <__hexnan+0x80>
 8013506:	9b02      	ldr	r3, [sp, #8]
 8013508:	459b      	cmp	fp, r3
 801350a:	dd13      	ble.n	8013534 <__hexnan+0x7c>
 801350c:	454c      	cmp	r4, r9
 801350e:	d206      	bcs.n	801351e <__hexnan+0x66>
 8013510:	2d07      	cmp	r5, #7
 8013512:	dc04      	bgt.n	801351e <__hexnan+0x66>
 8013514:	462a      	mov	r2, r5
 8013516:	4649      	mov	r1, r9
 8013518:	4620      	mov	r0, r4
 801351a:	f7ff ffa7 	bl	801346c <L_shift>
 801351e:	4544      	cmp	r4, r8
 8013520:	d951      	bls.n	80135c6 <__hexnan+0x10e>
 8013522:	2300      	movs	r3, #0
 8013524:	f1a4 0904 	sub.w	r9, r4, #4
 8013528:	f8cd b008 	str.w	fp, [sp, #8]
 801352c:	f844 3c04 	str.w	r3, [r4, #-4]
 8013530:	461d      	mov	r5, r3
 8013532:	464c      	mov	r4, r9
 8013534:	9903      	ldr	r1, [sp, #12]
 8013536:	e7d7      	b.n	80134e8 <__hexnan+0x30>
 8013538:	2a29      	cmp	r2, #41	@ 0x29
 801353a:	d156      	bne.n	80135ea <__hexnan+0x132>
 801353c:	3102      	adds	r1, #2
 801353e:	f8ca 1000 	str.w	r1, [sl]
 8013542:	f1bb 0f00 	cmp.w	fp, #0
 8013546:	d050      	beq.n	80135ea <__hexnan+0x132>
 8013548:	454c      	cmp	r4, r9
 801354a:	d206      	bcs.n	801355a <__hexnan+0xa2>
 801354c:	2d07      	cmp	r5, #7
 801354e:	dc04      	bgt.n	801355a <__hexnan+0xa2>
 8013550:	462a      	mov	r2, r5
 8013552:	4649      	mov	r1, r9
 8013554:	4620      	mov	r0, r4
 8013556:	f7ff ff89 	bl	801346c <L_shift>
 801355a:	4544      	cmp	r4, r8
 801355c:	d935      	bls.n	80135ca <__hexnan+0x112>
 801355e:	f1a8 0204 	sub.w	r2, r8, #4
 8013562:	4623      	mov	r3, r4
 8013564:	f853 1b04 	ldr.w	r1, [r3], #4
 8013568:	429f      	cmp	r7, r3
 801356a:	f842 1f04 	str.w	r1, [r2, #4]!
 801356e:	d2f9      	bcs.n	8013564 <__hexnan+0xac>
 8013570:	1b3b      	subs	r3, r7, r4
 8013572:	3e03      	subs	r6, #3
 8013574:	3401      	adds	r4, #1
 8013576:	2200      	movs	r2, #0
 8013578:	f023 0303 	bic.w	r3, r3, #3
 801357c:	3304      	adds	r3, #4
 801357e:	42b4      	cmp	r4, r6
 8013580:	bf88      	it	hi
 8013582:	2304      	movhi	r3, #4
 8013584:	4443      	add	r3, r8
 8013586:	f843 2b04 	str.w	r2, [r3], #4
 801358a:	429f      	cmp	r7, r3
 801358c:	d2fb      	bcs.n	8013586 <__hexnan+0xce>
 801358e:	683b      	ldr	r3, [r7, #0]
 8013590:	b91b      	cbnz	r3, 801359a <__hexnan+0xe2>
 8013592:	4547      	cmp	r7, r8
 8013594:	d127      	bne.n	80135e6 <__hexnan+0x12e>
 8013596:	2301      	movs	r3, #1
 8013598:	603b      	str	r3, [r7, #0]
 801359a:	2005      	movs	r0, #5
 801359c:	b007      	add	sp, #28
 801359e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135a2:	3501      	adds	r5, #1
 80135a4:	f10b 0b01 	add.w	fp, fp, #1
 80135a8:	2d08      	cmp	r5, #8
 80135aa:	dd05      	ble.n	80135b8 <__hexnan+0x100>
 80135ac:	4544      	cmp	r4, r8
 80135ae:	d9c1      	bls.n	8013534 <__hexnan+0x7c>
 80135b0:	2300      	movs	r3, #0
 80135b2:	3c04      	subs	r4, #4
 80135b4:	2501      	movs	r5, #1
 80135b6:	6023      	str	r3, [r4, #0]
 80135b8:	6822      	ldr	r2, [r4, #0]
 80135ba:	f000 000f 	and.w	r0, r0, #15
 80135be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80135c2:	6020      	str	r0, [r4, #0]
 80135c4:	e7b6      	b.n	8013534 <__hexnan+0x7c>
 80135c6:	2508      	movs	r5, #8
 80135c8:	e7b4      	b.n	8013534 <__hexnan+0x7c>
 80135ca:	9b01      	ldr	r3, [sp, #4]
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	d0de      	beq.n	801358e <__hexnan+0xd6>
 80135d0:	f1c3 0320 	rsb	r3, r3, #32
 80135d4:	f04f 32ff 	mov.w	r2, #4294967295
 80135d8:	40da      	lsrs	r2, r3
 80135da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80135de:	4013      	ands	r3, r2
 80135e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80135e4:	e7d3      	b.n	801358e <__hexnan+0xd6>
 80135e6:	3f04      	subs	r7, #4
 80135e8:	e7d1      	b.n	801358e <__hexnan+0xd6>
 80135ea:	2004      	movs	r0, #4
 80135ec:	e7d6      	b.n	801359c <__hexnan+0xe4>

080135ee <__ascii_mbtowc>:
 80135ee:	b082      	sub	sp, #8
 80135f0:	b901      	cbnz	r1, 80135f4 <__ascii_mbtowc+0x6>
 80135f2:	a901      	add	r1, sp, #4
 80135f4:	b142      	cbz	r2, 8013608 <__ascii_mbtowc+0x1a>
 80135f6:	b14b      	cbz	r3, 801360c <__ascii_mbtowc+0x1e>
 80135f8:	7813      	ldrb	r3, [r2, #0]
 80135fa:	600b      	str	r3, [r1, #0]
 80135fc:	7812      	ldrb	r2, [r2, #0]
 80135fe:	1e10      	subs	r0, r2, #0
 8013600:	bf18      	it	ne
 8013602:	2001      	movne	r0, #1
 8013604:	b002      	add	sp, #8
 8013606:	4770      	bx	lr
 8013608:	4610      	mov	r0, r2
 801360a:	e7fb      	b.n	8013604 <__ascii_mbtowc+0x16>
 801360c:	f06f 0001 	mvn.w	r0, #1
 8013610:	e7f8      	b.n	8013604 <__ascii_mbtowc+0x16>

08013612 <_realloc_r>:
 8013612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013616:	4680      	mov	r8, r0
 8013618:	4615      	mov	r5, r2
 801361a:	460c      	mov	r4, r1
 801361c:	b921      	cbnz	r1, 8013628 <_realloc_r+0x16>
 801361e:	4611      	mov	r1, r2
 8013620:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013624:	f7fb bb36 	b.w	800ec94 <_malloc_r>
 8013628:	b92a      	cbnz	r2, 8013636 <_realloc_r+0x24>
 801362a:	f7fd fb49 	bl	8010cc0 <_free_r>
 801362e:	2400      	movs	r4, #0
 8013630:	4620      	mov	r0, r4
 8013632:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013636:	f000 f8ab 	bl	8013790 <_malloc_usable_size_r>
 801363a:	4285      	cmp	r5, r0
 801363c:	4606      	mov	r6, r0
 801363e:	d802      	bhi.n	8013646 <_realloc_r+0x34>
 8013640:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8013644:	d8f4      	bhi.n	8013630 <_realloc_r+0x1e>
 8013646:	4629      	mov	r1, r5
 8013648:	4640      	mov	r0, r8
 801364a:	f7fb fb23 	bl	800ec94 <_malloc_r>
 801364e:	4607      	mov	r7, r0
 8013650:	2800      	cmp	r0, #0
 8013652:	d0ec      	beq.n	801362e <_realloc_r+0x1c>
 8013654:	42b5      	cmp	r5, r6
 8013656:	462a      	mov	r2, r5
 8013658:	4621      	mov	r1, r4
 801365a:	bf28      	it	cs
 801365c:	4632      	movcs	r2, r6
 801365e:	f7fc fcca 	bl	800fff6 <memcpy>
 8013662:	4621      	mov	r1, r4
 8013664:	4640      	mov	r0, r8
 8013666:	463c      	mov	r4, r7
 8013668:	f7fd fb2a 	bl	8010cc0 <_free_r>
 801366c:	e7e0      	b.n	8013630 <_realloc_r+0x1e>
	...

08013670 <_strtoul_l.constprop.0>:
 8013670:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013674:	4686      	mov	lr, r0
 8013676:	460d      	mov	r5, r1
 8013678:	4e33      	ldr	r6, [pc, #204]	@ (8013748 <_strtoul_l.constprop.0+0xd8>)
 801367a:	4628      	mov	r0, r5
 801367c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013680:	5d37      	ldrb	r7, [r6, r4]
 8013682:	f017 0708 	ands.w	r7, r7, #8
 8013686:	d1f8      	bne.n	801367a <_strtoul_l.constprop.0+0xa>
 8013688:	2c2d      	cmp	r4, #45	@ 0x2d
 801368a:	d12f      	bne.n	80136ec <_strtoul_l.constprop.0+0x7c>
 801368c:	782c      	ldrb	r4, [r5, #0]
 801368e:	2701      	movs	r7, #1
 8013690:	1c85      	adds	r5, r0, #2
 8013692:	f033 0010 	bics.w	r0, r3, #16
 8013696:	d109      	bne.n	80136ac <_strtoul_l.constprop.0+0x3c>
 8013698:	2c30      	cmp	r4, #48	@ 0x30
 801369a:	d12c      	bne.n	80136f6 <_strtoul_l.constprop.0+0x86>
 801369c:	7828      	ldrb	r0, [r5, #0]
 801369e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80136a2:	2858      	cmp	r0, #88	@ 0x58
 80136a4:	d127      	bne.n	80136f6 <_strtoul_l.constprop.0+0x86>
 80136a6:	786c      	ldrb	r4, [r5, #1]
 80136a8:	2310      	movs	r3, #16
 80136aa:	3502      	adds	r5, #2
 80136ac:	f04f 38ff 	mov.w	r8, #4294967295
 80136b0:	2600      	movs	r6, #0
 80136b2:	fbb8 f8f3 	udiv	r8, r8, r3
 80136b6:	fb03 f908 	mul.w	r9, r3, r8
 80136ba:	4630      	mov	r0, r6
 80136bc:	ea6f 0909 	mvn.w	r9, r9
 80136c0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80136c4:	f1bc 0f09 	cmp.w	ip, #9
 80136c8:	d81c      	bhi.n	8013704 <_strtoul_l.constprop.0+0x94>
 80136ca:	4664      	mov	r4, ip
 80136cc:	42a3      	cmp	r3, r4
 80136ce:	dd2a      	ble.n	8013726 <_strtoul_l.constprop.0+0xb6>
 80136d0:	f1b6 3fff 	cmp.w	r6, #4294967295
 80136d4:	d007      	beq.n	80136e6 <_strtoul_l.constprop.0+0x76>
 80136d6:	4580      	cmp	r8, r0
 80136d8:	d322      	bcc.n	8013720 <_strtoul_l.constprop.0+0xb0>
 80136da:	d101      	bne.n	80136e0 <_strtoul_l.constprop.0+0x70>
 80136dc:	45a1      	cmp	r9, r4
 80136de:	db1f      	blt.n	8013720 <_strtoul_l.constprop.0+0xb0>
 80136e0:	fb00 4003 	mla	r0, r0, r3, r4
 80136e4:	2601      	movs	r6, #1
 80136e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80136ea:	e7e9      	b.n	80136c0 <_strtoul_l.constprop.0+0x50>
 80136ec:	2c2b      	cmp	r4, #43	@ 0x2b
 80136ee:	bf04      	itt	eq
 80136f0:	782c      	ldrbeq	r4, [r5, #0]
 80136f2:	1c85      	addeq	r5, r0, #2
 80136f4:	e7cd      	b.n	8013692 <_strtoul_l.constprop.0+0x22>
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	d1d8      	bne.n	80136ac <_strtoul_l.constprop.0+0x3c>
 80136fa:	2c30      	cmp	r4, #48	@ 0x30
 80136fc:	bf0c      	ite	eq
 80136fe:	2308      	moveq	r3, #8
 8013700:	230a      	movne	r3, #10
 8013702:	e7d3      	b.n	80136ac <_strtoul_l.constprop.0+0x3c>
 8013704:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8013708:	f1bc 0f19 	cmp.w	ip, #25
 801370c:	d801      	bhi.n	8013712 <_strtoul_l.constprop.0+0xa2>
 801370e:	3c37      	subs	r4, #55	@ 0x37
 8013710:	e7dc      	b.n	80136cc <_strtoul_l.constprop.0+0x5c>
 8013712:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8013716:	f1bc 0f19 	cmp.w	ip, #25
 801371a:	d804      	bhi.n	8013726 <_strtoul_l.constprop.0+0xb6>
 801371c:	3c57      	subs	r4, #87	@ 0x57
 801371e:	e7d5      	b.n	80136cc <_strtoul_l.constprop.0+0x5c>
 8013720:	f04f 36ff 	mov.w	r6, #4294967295
 8013724:	e7df      	b.n	80136e6 <_strtoul_l.constprop.0+0x76>
 8013726:	1c73      	adds	r3, r6, #1
 8013728:	d106      	bne.n	8013738 <_strtoul_l.constprop.0+0xc8>
 801372a:	2322      	movs	r3, #34	@ 0x22
 801372c:	4630      	mov	r0, r6
 801372e:	f8ce 3000 	str.w	r3, [lr]
 8013732:	b932      	cbnz	r2, 8013742 <_strtoul_l.constprop.0+0xd2>
 8013734:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013738:	b107      	cbz	r7, 801373c <_strtoul_l.constprop.0+0xcc>
 801373a:	4240      	negs	r0, r0
 801373c:	2a00      	cmp	r2, #0
 801373e:	d0f9      	beq.n	8013734 <_strtoul_l.constprop.0+0xc4>
 8013740:	b106      	cbz	r6, 8013744 <_strtoul_l.constprop.0+0xd4>
 8013742:	1e69      	subs	r1, r5, #1
 8013744:	6011      	str	r1, [r2, #0]
 8013746:	e7f5      	b.n	8013734 <_strtoul_l.constprop.0+0xc4>
 8013748:	08014169 	.word	0x08014169

0801374c <_strtoul_r>:
 801374c:	f7ff bf90 	b.w	8013670 <_strtoul_l.constprop.0>

08013750 <__ascii_wctomb>:
 8013750:	4603      	mov	r3, r0
 8013752:	4608      	mov	r0, r1
 8013754:	b141      	cbz	r1, 8013768 <__ascii_wctomb+0x18>
 8013756:	2aff      	cmp	r2, #255	@ 0xff
 8013758:	d904      	bls.n	8013764 <__ascii_wctomb+0x14>
 801375a:	228a      	movs	r2, #138	@ 0x8a
 801375c:	f04f 30ff 	mov.w	r0, #4294967295
 8013760:	601a      	str	r2, [r3, #0]
 8013762:	4770      	bx	lr
 8013764:	2001      	movs	r0, #1
 8013766:	700a      	strb	r2, [r1, #0]
 8013768:	4770      	bx	lr
	...

0801376c <fiprintf>:
 801376c:	b40e      	push	{r1, r2, r3}
 801376e:	b503      	push	{r0, r1, lr}
 8013770:	ab03      	add	r3, sp, #12
 8013772:	4601      	mov	r1, r0
 8013774:	4805      	ldr	r0, [pc, #20]	@ (801378c <fiprintf+0x20>)
 8013776:	f853 2b04 	ldr.w	r2, [r3], #4
 801377a:	6800      	ldr	r0, [r0, #0]
 801377c:	9301      	str	r3, [sp, #4]
 801377e:	f000 f839 	bl	80137f4 <_vfiprintf_r>
 8013782:	b002      	add	sp, #8
 8013784:	f85d eb04 	ldr.w	lr, [sp], #4
 8013788:	b003      	add	sp, #12
 801378a:	4770      	bx	lr
 801378c:	20000018 	.word	0x20000018

08013790 <_malloc_usable_size_r>:
 8013790:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013794:	1f18      	subs	r0, r3, #4
 8013796:	2b00      	cmp	r3, #0
 8013798:	bfbc      	itt	lt
 801379a:	580b      	ldrlt	r3, [r1, r0]
 801379c:	18c0      	addlt	r0, r0, r3
 801379e:	4770      	bx	lr

080137a0 <__sfputc_r>:
 80137a0:	6893      	ldr	r3, [r2, #8]
 80137a2:	3b01      	subs	r3, #1
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	6093      	str	r3, [r2, #8]
 80137a8:	b410      	push	{r4}
 80137aa:	da08      	bge.n	80137be <__sfputc_r+0x1e>
 80137ac:	6994      	ldr	r4, [r2, #24]
 80137ae:	42a3      	cmp	r3, r4
 80137b0:	db01      	blt.n	80137b6 <__sfputc_r+0x16>
 80137b2:	290a      	cmp	r1, #10
 80137b4:	d103      	bne.n	80137be <__sfputc_r+0x1e>
 80137b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80137ba:	f000 b933 	b.w	8013a24 <__swbuf_r>
 80137be:	6813      	ldr	r3, [r2, #0]
 80137c0:	1c58      	adds	r0, r3, #1
 80137c2:	6010      	str	r0, [r2, #0]
 80137c4:	4608      	mov	r0, r1
 80137c6:	7019      	strb	r1, [r3, #0]
 80137c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80137cc:	4770      	bx	lr

080137ce <__sfputs_r>:
 80137ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80137d0:	4606      	mov	r6, r0
 80137d2:	460f      	mov	r7, r1
 80137d4:	4614      	mov	r4, r2
 80137d6:	18d5      	adds	r5, r2, r3
 80137d8:	42ac      	cmp	r4, r5
 80137da:	d101      	bne.n	80137e0 <__sfputs_r+0x12>
 80137dc:	2000      	movs	r0, #0
 80137de:	e007      	b.n	80137f0 <__sfputs_r+0x22>
 80137e0:	463a      	mov	r2, r7
 80137e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80137e6:	4630      	mov	r0, r6
 80137e8:	f7ff ffda 	bl	80137a0 <__sfputc_r>
 80137ec:	1c43      	adds	r3, r0, #1
 80137ee:	d1f3      	bne.n	80137d8 <__sfputs_r+0xa>
 80137f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080137f4 <_vfiprintf_r>:
 80137f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137f8:	460d      	mov	r5, r1
 80137fa:	b09d      	sub	sp, #116	@ 0x74
 80137fc:	4614      	mov	r4, r2
 80137fe:	4698      	mov	r8, r3
 8013800:	4606      	mov	r6, r0
 8013802:	b118      	cbz	r0, 801380c <_vfiprintf_r+0x18>
 8013804:	6a03      	ldr	r3, [r0, #32]
 8013806:	b90b      	cbnz	r3, 801380c <_vfiprintf_r+0x18>
 8013808:	f7fc f9c8 	bl	800fb9c <__sinit>
 801380c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801380e:	07d9      	lsls	r1, r3, #31
 8013810:	d405      	bmi.n	801381e <_vfiprintf_r+0x2a>
 8013812:	89ab      	ldrh	r3, [r5, #12]
 8013814:	059a      	lsls	r2, r3, #22
 8013816:	d402      	bmi.n	801381e <_vfiprintf_r+0x2a>
 8013818:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801381a:	f7fc fbdc 	bl	800ffd6 <__retarget_lock_acquire_recursive>
 801381e:	89ab      	ldrh	r3, [r5, #12]
 8013820:	071b      	lsls	r3, r3, #28
 8013822:	d501      	bpl.n	8013828 <_vfiprintf_r+0x34>
 8013824:	692b      	ldr	r3, [r5, #16]
 8013826:	b99b      	cbnz	r3, 8013850 <_vfiprintf_r+0x5c>
 8013828:	4629      	mov	r1, r5
 801382a:	4630      	mov	r0, r6
 801382c:	f000 f938 	bl	8013aa0 <__swsetup_r>
 8013830:	b170      	cbz	r0, 8013850 <_vfiprintf_r+0x5c>
 8013832:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013834:	07dc      	lsls	r4, r3, #31
 8013836:	d504      	bpl.n	8013842 <_vfiprintf_r+0x4e>
 8013838:	f04f 30ff 	mov.w	r0, #4294967295
 801383c:	b01d      	add	sp, #116	@ 0x74
 801383e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013842:	89ab      	ldrh	r3, [r5, #12]
 8013844:	0598      	lsls	r0, r3, #22
 8013846:	d4f7      	bmi.n	8013838 <_vfiprintf_r+0x44>
 8013848:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801384a:	f7fc fbc5 	bl	800ffd8 <__retarget_lock_release_recursive>
 801384e:	e7f3      	b.n	8013838 <_vfiprintf_r+0x44>
 8013850:	2300      	movs	r3, #0
 8013852:	f8cd 800c 	str.w	r8, [sp, #12]
 8013856:	f04f 0901 	mov.w	r9, #1
 801385a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8013a10 <_vfiprintf_r+0x21c>
 801385e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013860:	2320      	movs	r3, #32
 8013862:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013866:	2330      	movs	r3, #48	@ 0x30
 8013868:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801386c:	4623      	mov	r3, r4
 801386e:	469a      	mov	sl, r3
 8013870:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013874:	b10a      	cbz	r2, 801387a <_vfiprintf_r+0x86>
 8013876:	2a25      	cmp	r2, #37	@ 0x25
 8013878:	d1f9      	bne.n	801386e <_vfiprintf_r+0x7a>
 801387a:	ebba 0b04 	subs.w	fp, sl, r4
 801387e:	d00b      	beq.n	8013898 <_vfiprintf_r+0xa4>
 8013880:	465b      	mov	r3, fp
 8013882:	4622      	mov	r2, r4
 8013884:	4629      	mov	r1, r5
 8013886:	4630      	mov	r0, r6
 8013888:	f7ff ffa1 	bl	80137ce <__sfputs_r>
 801388c:	3001      	adds	r0, #1
 801388e:	f000 80a7 	beq.w	80139e0 <_vfiprintf_r+0x1ec>
 8013892:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013894:	445a      	add	r2, fp
 8013896:	9209      	str	r2, [sp, #36]	@ 0x24
 8013898:	f89a 3000 	ldrb.w	r3, [sl]
 801389c:	2b00      	cmp	r3, #0
 801389e:	f000 809f 	beq.w	80139e0 <_vfiprintf_r+0x1ec>
 80138a2:	2300      	movs	r3, #0
 80138a4:	f04f 32ff 	mov.w	r2, #4294967295
 80138a8:	f10a 0a01 	add.w	sl, sl, #1
 80138ac:	9304      	str	r3, [sp, #16]
 80138ae:	9307      	str	r3, [sp, #28]
 80138b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80138b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80138b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80138ba:	4654      	mov	r4, sl
 80138bc:	2205      	movs	r2, #5
 80138be:	4854      	ldr	r0, [pc, #336]	@ (8013a10 <_vfiprintf_r+0x21c>)
 80138c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80138c4:	f7fc fb89 	bl	800ffda <memchr>
 80138c8:	9a04      	ldr	r2, [sp, #16]
 80138ca:	b9d8      	cbnz	r0, 8013904 <_vfiprintf_r+0x110>
 80138cc:	06d1      	lsls	r1, r2, #27
 80138ce:	bf44      	itt	mi
 80138d0:	2320      	movmi	r3, #32
 80138d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80138d6:	0713      	lsls	r3, r2, #28
 80138d8:	bf44      	itt	mi
 80138da:	232b      	movmi	r3, #43	@ 0x2b
 80138dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80138e0:	f89a 3000 	ldrb.w	r3, [sl]
 80138e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80138e6:	d015      	beq.n	8013914 <_vfiprintf_r+0x120>
 80138e8:	9a07      	ldr	r2, [sp, #28]
 80138ea:	4654      	mov	r4, sl
 80138ec:	2000      	movs	r0, #0
 80138ee:	f04f 0c0a 	mov.w	ip, #10
 80138f2:	4621      	mov	r1, r4
 80138f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80138f8:	3b30      	subs	r3, #48	@ 0x30
 80138fa:	2b09      	cmp	r3, #9
 80138fc:	d94b      	bls.n	8013996 <_vfiprintf_r+0x1a2>
 80138fe:	b1b0      	cbz	r0, 801392e <_vfiprintf_r+0x13a>
 8013900:	9207      	str	r2, [sp, #28]
 8013902:	e014      	b.n	801392e <_vfiprintf_r+0x13a>
 8013904:	eba0 0308 	sub.w	r3, r0, r8
 8013908:	46a2      	mov	sl, r4
 801390a:	fa09 f303 	lsl.w	r3, r9, r3
 801390e:	4313      	orrs	r3, r2
 8013910:	9304      	str	r3, [sp, #16]
 8013912:	e7d2      	b.n	80138ba <_vfiprintf_r+0xc6>
 8013914:	9b03      	ldr	r3, [sp, #12]
 8013916:	1d19      	adds	r1, r3, #4
 8013918:	681b      	ldr	r3, [r3, #0]
 801391a:	2b00      	cmp	r3, #0
 801391c:	9103      	str	r1, [sp, #12]
 801391e:	bfbb      	ittet	lt
 8013920:	425b      	neglt	r3, r3
 8013922:	f042 0202 	orrlt.w	r2, r2, #2
 8013926:	9307      	strge	r3, [sp, #28]
 8013928:	9307      	strlt	r3, [sp, #28]
 801392a:	bfb8      	it	lt
 801392c:	9204      	strlt	r2, [sp, #16]
 801392e:	7823      	ldrb	r3, [r4, #0]
 8013930:	2b2e      	cmp	r3, #46	@ 0x2e
 8013932:	d10a      	bne.n	801394a <_vfiprintf_r+0x156>
 8013934:	7863      	ldrb	r3, [r4, #1]
 8013936:	2b2a      	cmp	r3, #42	@ 0x2a
 8013938:	d132      	bne.n	80139a0 <_vfiprintf_r+0x1ac>
 801393a:	9b03      	ldr	r3, [sp, #12]
 801393c:	3402      	adds	r4, #2
 801393e:	1d1a      	adds	r2, r3, #4
 8013940:	681b      	ldr	r3, [r3, #0]
 8013942:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013946:	9203      	str	r2, [sp, #12]
 8013948:	9305      	str	r3, [sp, #20]
 801394a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013a20 <_vfiprintf_r+0x22c>
 801394e:	2203      	movs	r2, #3
 8013950:	7821      	ldrb	r1, [r4, #0]
 8013952:	4650      	mov	r0, sl
 8013954:	f7fc fb41 	bl	800ffda <memchr>
 8013958:	b138      	cbz	r0, 801396a <_vfiprintf_r+0x176>
 801395a:	eba0 000a 	sub.w	r0, r0, sl
 801395e:	2240      	movs	r2, #64	@ 0x40
 8013960:	9b04      	ldr	r3, [sp, #16]
 8013962:	3401      	adds	r4, #1
 8013964:	4082      	lsls	r2, r0
 8013966:	4313      	orrs	r3, r2
 8013968:	9304      	str	r3, [sp, #16]
 801396a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801396e:	2206      	movs	r2, #6
 8013970:	4828      	ldr	r0, [pc, #160]	@ (8013a14 <_vfiprintf_r+0x220>)
 8013972:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013976:	f7fc fb30 	bl	800ffda <memchr>
 801397a:	2800      	cmp	r0, #0
 801397c:	d03f      	beq.n	80139fe <_vfiprintf_r+0x20a>
 801397e:	4b26      	ldr	r3, [pc, #152]	@ (8013a18 <_vfiprintf_r+0x224>)
 8013980:	bb1b      	cbnz	r3, 80139ca <_vfiprintf_r+0x1d6>
 8013982:	9b03      	ldr	r3, [sp, #12]
 8013984:	3307      	adds	r3, #7
 8013986:	f023 0307 	bic.w	r3, r3, #7
 801398a:	3308      	adds	r3, #8
 801398c:	9303      	str	r3, [sp, #12]
 801398e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013990:	443b      	add	r3, r7
 8013992:	9309      	str	r3, [sp, #36]	@ 0x24
 8013994:	e76a      	b.n	801386c <_vfiprintf_r+0x78>
 8013996:	fb0c 3202 	mla	r2, ip, r2, r3
 801399a:	460c      	mov	r4, r1
 801399c:	2001      	movs	r0, #1
 801399e:	e7a8      	b.n	80138f2 <_vfiprintf_r+0xfe>
 80139a0:	2300      	movs	r3, #0
 80139a2:	3401      	adds	r4, #1
 80139a4:	f04f 0c0a 	mov.w	ip, #10
 80139a8:	4619      	mov	r1, r3
 80139aa:	9305      	str	r3, [sp, #20]
 80139ac:	4620      	mov	r0, r4
 80139ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80139b2:	3a30      	subs	r2, #48	@ 0x30
 80139b4:	2a09      	cmp	r2, #9
 80139b6:	d903      	bls.n	80139c0 <_vfiprintf_r+0x1cc>
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d0c6      	beq.n	801394a <_vfiprintf_r+0x156>
 80139bc:	9105      	str	r1, [sp, #20]
 80139be:	e7c4      	b.n	801394a <_vfiprintf_r+0x156>
 80139c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80139c4:	4604      	mov	r4, r0
 80139c6:	2301      	movs	r3, #1
 80139c8:	e7f0      	b.n	80139ac <_vfiprintf_r+0x1b8>
 80139ca:	ab03      	add	r3, sp, #12
 80139cc:	462a      	mov	r2, r5
 80139ce:	a904      	add	r1, sp, #16
 80139d0:	4630      	mov	r0, r6
 80139d2:	9300      	str	r3, [sp, #0]
 80139d4:	4b11      	ldr	r3, [pc, #68]	@ (8013a1c <_vfiprintf_r+0x228>)
 80139d6:	f7fb fa87 	bl	800eee8 <_printf_float>
 80139da:	4607      	mov	r7, r0
 80139dc:	1c78      	adds	r0, r7, #1
 80139de:	d1d6      	bne.n	801398e <_vfiprintf_r+0x19a>
 80139e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80139e2:	07d9      	lsls	r1, r3, #31
 80139e4:	d405      	bmi.n	80139f2 <_vfiprintf_r+0x1fe>
 80139e6:	89ab      	ldrh	r3, [r5, #12]
 80139e8:	059a      	lsls	r2, r3, #22
 80139ea:	d402      	bmi.n	80139f2 <_vfiprintf_r+0x1fe>
 80139ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80139ee:	f7fc faf3 	bl	800ffd8 <__retarget_lock_release_recursive>
 80139f2:	89ab      	ldrh	r3, [r5, #12]
 80139f4:	065b      	lsls	r3, r3, #25
 80139f6:	f53f af1f 	bmi.w	8013838 <_vfiprintf_r+0x44>
 80139fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80139fc:	e71e      	b.n	801383c <_vfiprintf_r+0x48>
 80139fe:	ab03      	add	r3, sp, #12
 8013a00:	462a      	mov	r2, r5
 8013a02:	a904      	add	r1, sp, #16
 8013a04:	4630      	mov	r0, r6
 8013a06:	9300      	str	r3, [sp, #0]
 8013a08:	4b04      	ldr	r3, [pc, #16]	@ (8013a1c <_vfiprintf_r+0x228>)
 8013a0a:	f7fb fd09 	bl	800f420 <_printf_i>
 8013a0e:	e7e4      	b.n	80139da <_vfiprintf_r+0x1e6>
 8013a10:	08014269 	.word	0x08014269
 8013a14:	08014273 	.word	0x08014273
 8013a18:	0800eee9 	.word	0x0800eee9
 8013a1c:	080137cf 	.word	0x080137cf
 8013a20:	0801426f 	.word	0x0801426f

08013a24 <__swbuf_r>:
 8013a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a26:	460e      	mov	r6, r1
 8013a28:	4614      	mov	r4, r2
 8013a2a:	4605      	mov	r5, r0
 8013a2c:	b118      	cbz	r0, 8013a36 <__swbuf_r+0x12>
 8013a2e:	6a03      	ldr	r3, [r0, #32]
 8013a30:	b90b      	cbnz	r3, 8013a36 <__swbuf_r+0x12>
 8013a32:	f7fc f8b3 	bl	800fb9c <__sinit>
 8013a36:	69a3      	ldr	r3, [r4, #24]
 8013a38:	60a3      	str	r3, [r4, #8]
 8013a3a:	89a3      	ldrh	r3, [r4, #12]
 8013a3c:	071a      	lsls	r2, r3, #28
 8013a3e:	d501      	bpl.n	8013a44 <__swbuf_r+0x20>
 8013a40:	6923      	ldr	r3, [r4, #16]
 8013a42:	b943      	cbnz	r3, 8013a56 <__swbuf_r+0x32>
 8013a44:	4621      	mov	r1, r4
 8013a46:	4628      	mov	r0, r5
 8013a48:	f000 f82a 	bl	8013aa0 <__swsetup_r>
 8013a4c:	b118      	cbz	r0, 8013a56 <__swbuf_r+0x32>
 8013a4e:	f04f 37ff 	mov.w	r7, #4294967295
 8013a52:	4638      	mov	r0, r7
 8013a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013a56:	6823      	ldr	r3, [r4, #0]
 8013a58:	b2f6      	uxtb	r6, r6
 8013a5a:	6922      	ldr	r2, [r4, #16]
 8013a5c:	4637      	mov	r7, r6
 8013a5e:	1a98      	subs	r0, r3, r2
 8013a60:	6963      	ldr	r3, [r4, #20]
 8013a62:	4283      	cmp	r3, r0
 8013a64:	dc05      	bgt.n	8013a72 <__swbuf_r+0x4e>
 8013a66:	4621      	mov	r1, r4
 8013a68:	4628      	mov	r0, r5
 8013a6a:	f7ff f9a7 	bl	8012dbc <_fflush_r>
 8013a6e:	2800      	cmp	r0, #0
 8013a70:	d1ed      	bne.n	8013a4e <__swbuf_r+0x2a>
 8013a72:	68a3      	ldr	r3, [r4, #8]
 8013a74:	3b01      	subs	r3, #1
 8013a76:	60a3      	str	r3, [r4, #8]
 8013a78:	6823      	ldr	r3, [r4, #0]
 8013a7a:	1c5a      	adds	r2, r3, #1
 8013a7c:	6022      	str	r2, [r4, #0]
 8013a7e:	701e      	strb	r6, [r3, #0]
 8013a80:	1c43      	adds	r3, r0, #1
 8013a82:	6962      	ldr	r2, [r4, #20]
 8013a84:	429a      	cmp	r2, r3
 8013a86:	d004      	beq.n	8013a92 <__swbuf_r+0x6e>
 8013a88:	89a3      	ldrh	r3, [r4, #12]
 8013a8a:	07db      	lsls	r3, r3, #31
 8013a8c:	d5e1      	bpl.n	8013a52 <__swbuf_r+0x2e>
 8013a8e:	2e0a      	cmp	r6, #10
 8013a90:	d1df      	bne.n	8013a52 <__swbuf_r+0x2e>
 8013a92:	4621      	mov	r1, r4
 8013a94:	4628      	mov	r0, r5
 8013a96:	f7ff f991 	bl	8012dbc <_fflush_r>
 8013a9a:	2800      	cmp	r0, #0
 8013a9c:	d0d9      	beq.n	8013a52 <__swbuf_r+0x2e>
 8013a9e:	e7d6      	b.n	8013a4e <__swbuf_r+0x2a>

08013aa0 <__swsetup_r>:
 8013aa0:	b538      	push	{r3, r4, r5, lr}
 8013aa2:	4b29      	ldr	r3, [pc, #164]	@ (8013b48 <__swsetup_r+0xa8>)
 8013aa4:	4605      	mov	r5, r0
 8013aa6:	460c      	mov	r4, r1
 8013aa8:	6818      	ldr	r0, [r3, #0]
 8013aaa:	b118      	cbz	r0, 8013ab4 <__swsetup_r+0x14>
 8013aac:	6a03      	ldr	r3, [r0, #32]
 8013aae:	b90b      	cbnz	r3, 8013ab4 <__swsetup_r+0x14>
 8013ab0:	f7fc f874 	bl	800fb9c <__sinit>
 8013ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013ab8:	0719      	lsls	r1, r3, #28
 8013aba:	d422      	bmi.n	8013b02 <__swsetup_r+0x62>
 8013abc:	06da      	lsls	r2, r3, #27
 8013abe:	d407      	bmi.n	8013ad0 <__swsetup_r+0x30>
 8013ac0:	2209      	movs	r2, #9
 8013ac2:	602a      	str	r2, [r5, #0]
 8013ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8013acc:	81a3      	strh	r3, [r4, #12]
 8013ace:	e033      	b.n	8013b38 <__swsetup_r+0x98>
 8013ad0:	0758      	lsls	r0, r3, #29
 8013ad2:	d512      	bpl.n	8013afa <__swsetup_r+0x5a>
 8013ad4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013ad6:	b141      	cbz	r1, 8013aea <__swsetup_r+0x4a>
 8013ad8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013adc:	4299      	cmp	r1, r3
 8013ade:	d002      	beq.n	8013ae6 <__swsetup_r+0x46>
 8013ae0:	4628      	mov	r0, r5
 8013ae2:	f7fd f8ed 	bl	8010cc0 <_free_r>
 8013ae6:	2300      	movs	r3, #0
 8013ae8:	6363      	str	r3, [r4, #52]	@ 0x34
 8013aea:	89a3      	ldrh	r3, [r4, #12]
 8013aec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013af0:	81a3      	strh	r3, [r4, #12]
 8013af2:	2300      	movs	r3, #0
 8013af4:	6063      	str	r3, [r4, #4]
 8013af6:	6923      	ldr	r3, [r4, #16]
 8013af8:	6023      	str	r3, [r4, #0]
 8013afa:	89a3      	ldrh	r3, [r4, #12]
 8013afc:	f043 0308 	orr.w	r3, r3, #8
 8013b00:	81a3      	strh	r3, [r4, #12]
 8013b02:	6923      	ldr	r3, [r4, #16]
 8013b04:	b94b      	cbnz	r3, 8013b1a <__swsetup_r+0x7a>
 8013b06:	89a3      	ldrh	r3, [r4, #12]
 8013b08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013b0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013b10:	d003      	beq.n	8013b1a <__swsetup_r+0x7a>
 8013b12:	4621      	mov	r1, r4
 8013b14:	4628      	mov	r0, r5
 8013b16:	f000 f83e 	bl	8013b96 <__smakebuf_r>
 8013b1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013b1e:	f013 0201 	ands.w	r2, r3, #1
 8013b22:	d00a      	beq.n	8013b3a <__swsetup_r+0x9a>
 8013b24:	2200      	movs	r2, #0
 8013b26:	60a2      	str	r2, [r4, #8]
 8013b28:	6962      	ldr	r2, [r4, #20]
 8013b2a:	4252      	negs	r2, r2
 8013b2c:	61a2      	str	r2, [r4, #24]
 8013b2e:	6922      	ldr	r2, [r4, #16]
 8013b30:	b942      	cbnz	r2, 8013b44 <__swsetup_r+0xa4>
 8013b32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013b36:	d1c5      	bne.n	8013ac4 <__swsetup_r+0x24>
 8013b38:	bd38      	pop	{r3, r4, r5, pc}
 8013b3a:	0799      	lsls	r1, r3, #30
 8013b3c:	bf58      	it	pl
 8013b3e:	6962      	ldrpl	r2, [r4, #20]
 8013b40:	60a2      	str	r2, [r4, #8]
 8013b42:	e7f4      	b.n	8013b2e <__swsetup_r+0x8e>
 8013b44:	2000      	movs	r0, #0
 8013b46:	e7f7      	b.n	8013b38 <__swsetup_r+0x98>
 8013b48:	20000018 	.word	0x20000018

08013b4c <__swhatbuf_r>:
 8013b4c:	b570      	push	{r4, r5, r6, lr}
 8013b4e:	460c      	mov	r4, r1
 8013b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b54:	b096      	sub	sp, #88	@ 0x58
 8013b56:	4615      	mov	r5, r2
 8013b58:	2900      	cmp	r1, #0
 8013b5a:	461e      	mov	r6, r3
 8013b5c:	da0c      	bge.n	8013b78 <__swhatbuf_r+0x2c>
 8013b5e:	89a3      	ldrh	r3, [r4, #12]
 8013b60:	2100      	movs	r1, #0
 8013b62:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013b66:	bf14      	ite	ne
 8013b68:	2340      	movne	r3, #64	@ 0x40
 8013b6a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013b6e:	2000      	movs	r0, #0
 8013b70:	6031      	str	r1, [r6, #0]
 8013b72:	602b      	str	r3, [r5, #0]
 8013b74:	b016      	add	sp, #88	@ 0x58
 8013b76:	bd70      	pop	{r4, r5, r6, pc}
 8013b78:	466a      	mov	r2, sp
 8013b7a:	f000 f849 	bl	8013c10 <_fstat_r>
 8013b7e:	2800      	cmp	r0, #0
 8013b80:	dbed      	blt.n	8013b5e <__swhatbuf_r+0x12>
 8013b82:	9901      	ldr	r1, [sp, #4]
 8013b84:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013b88:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013b8c:	4259      	negs	r1, r3
 8013b8e:	4159      	adcs	r1, r3
 8013b90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013b94:	e7eb      	b.n	8013b6e <__swhatbuf_r+0x22>

08013b96 <__smakebuf_r>:
 8013b96:	898b      	ldrh	r3, [r1, #12]
 8013b98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013b9a:	079d      	lsls	r5, r3, #30
 8013b9c:	4606      	mov	r6, r0
 8013b9e:	460c      	mov	r4, r1
 8013ba0:	d507      	bpl.n	8013bb2 <__smakebuf_r+0x1c>
 8013ba2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013ba6:	6023      	str	r3, [r4, #0]
 8013ba8:	6123      	str	r3, [r4, #16]
 8013baa:	2301      	movs	r3, #1
 8013bac:	6163      	str	r3, [r4, #20]
 8013bae:	b003      	add	sp, #12
 8013bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013bb2:	ab01      	add	r3, sp, #4
 8013bb4:	466a      	mov	r2, sp
 8013bb6:	f7ff ffc9 	bl	8013b4c <__swhatbuf_r>
 8013bba:	9f00      	ldr	r7, [sp, #0]
 8013bbc:	4605      	mov	r5, r0
 8013bbe:	4630      	mov	r0, r6
 8013bc0:	4639      	mov	r1, r7
 8013bc2:	f7fb f867 	bl	800ec94 <_malloc_r>
 8013bc6:	b948      	cbnz	r0, 8013bdc <__smakebuf_r+0x46>
 8013bc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013bcc:	059a      	lsls	r2, r3, #22
 8013bce:	d4ee      	bmi.n	8013bae <__smakebuf_r+0x18>
 8013bd0:	f023 0303 	bic.w	r3, r3, #3
 8013bd4:	f043 0302 	orr.w	r3, r3, #2
 8013bd8:	81a3      	strh	r3, [r4, #12]
 8013bda:	e7e2      	b.n	8013ba2 <__smakebuf_r+0xc>
 8013bdc:	89a3      	ldrh	r3, [r4, #12]
 8013bde:	6020      	str	r0, [r4, #0]
 8013be0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013be4:	81a3      	strh	r3, [r4, #12]
 8013be6:	9b01      	ldr	r3, [sp, #4]
 8013be8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013bec:	b15b      	cbz	r3, 8013c06 <__smakebuf_r+0x70>
 8013bee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013bf2:	4630      	mov	r0, r6
 8013bf4:	f000 f81e 	bl	8013c34 <_isatty_r>
 8013bf8:	b128      	cbz	r0, 8013c06 <__smakebuf_r+0x70>
 8013bfa:	89a3      	ldrh	r3, [r4, #12]
 8013bfc:	f023 0303 	bic.w	r3, r3, #3
 8013c00:	f043 0301 	orr.w	r3, r3, #1
 8013c04:	81a3      	strh	r3, [r4, #12]
 8013c06:	89a3      	ldrh	r3, [r4, #12]
 8013c08:	431d      	orrs	r5, r3
 8013c0a:	81a5      	strh	r5, [r4, #12]
 8013c0c:	e7cf      	b.n	8013bae <__smakebuf_r+0x18>
	...

08013c10 <_fstat_r>:
 8013c10:	b538      	push	{r3, r4, r5, lr}
 8013c12:	2300      	movs	r3, #0
 8013c14:	4d06      	ldr	r5, [pc, #24]	@ (8013c30 <_fstat_r+0x20>)
 8013c16:	4604      	mov	r4, r0
 8013c18:	4608      	mov	r0, r1
 8013c1a:	4611      	mov	r1, r2
 8013c1c:	602b      	str	r3, [r5, #0]
 8013c1e:	f7f0 fa6f 	bl	8004100 <_fstat>
 8013c22:	1c43      	adds	r3, r0, #1
 8013c24:	d102      	bne.n	8013c2c <_fstat_r+0x1c>
 8013c26:	682b      	ldr	r3, [r5, #0]
 8013c28:	b103      	cbz	r3, 8013c2c <_fstat_r+0x1c>
 8013c2a:	6023      	str	r3, [r4, #0]
 8013c2c:	bd38      	pop	{r3, r4, r5, pc}
 8013c2e:	bf00      	nop
 8013c30:	200004e4 	.word	0x200004e4

08013c34 <_isatty_r>:
 8013c34:	b538      	push	{r3, r4, r5, lr}
 8013c36:	2300      	movs	r3, #0
 8013c38:	4d05      	ldr	r5, [pc, #20]	@ (8013c50 <_isatty_r+0x1c>)
 8013c3a:	4604      	mov	r4, r0
 8013c3c:	4608      	mov	r0, r1
 8013c3e:	602b      	str	r3, [r5, #0]
 8013c40:	f7f0 fa6e 	bl	8004120 <_isatty>
 8013c44:	1c43      	adds	r3, r0, #1
 8013c46:	d102      	bne.n	8013c4e <_isatty_r+0x1a>
 8013c48:	682b      	ldr	r3, [r5, #0]
 8013c4a:	b103      	cbz	r3, 8013c4e <_isatty_r+0x1a>
 8013c4c:	6023      	str	r3, [r4, #0]
 8013c4e:	bd38      	pop	{r3, r4, r5, pc}
 8013c50:	200004e4 	.word	0x200004e4

08013c54 <_init>:
 8013c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c56:	bf00      	nop
 8013c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013c5a:	bc08      	pop	{r3}
 8013c5c:	469e      	mov	lr, r3
 8013c5e:	4770      	bx	lr

08013c60 <_fini>:
 8013c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c62:	bf00      	nop
 8013c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013c66:	bc08      	pop	{r3}
 8013c68:	469e      	mov	lr, r3
 8013c6a:	4770      	bx	lr
