
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101310                       # Number of seconds simulated
sim_ticks                                101310229647                       # Number of ticks simulated
final_tick                               628304126925                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185928                       # Simulator instruction rate (inst/s)
host_op_rate                                   240952                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5909978                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912592                       # Number of bytes of host memory used
host_seconds                                 17142.23                       # Real time elapsed on the host
sim_insts                                  3187226347                       # Number of instructions simulated
sim_ops                                    4130454379                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2429184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2122624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1394560                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5951104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1202176                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1202176                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18978                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16583                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10895                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 46493                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9392                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9392                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23977677                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20951724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13765244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                58741393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12634                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17688                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              46748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11866284                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11866284                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11866284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23977677                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20951724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13765244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               70607677                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               242950192                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21951366                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17786027                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016598                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8981969                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8288289                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465575                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91173                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185690164                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121977375                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21951366                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10753864                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26726492                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6178106                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4598989                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11624466                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2016283                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221132077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.677885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.049725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194405585     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2486529      1.12%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1961061      0.89%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4594101      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998172      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555617      0.70%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1183210      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741281      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13206521      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221132077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090353                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.502067                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183622061                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6727292                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26620881                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        87143                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4074694                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3782222                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42293                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149608543                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76230                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4074694                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184125706                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1743058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3549689                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26174006                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1464918                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149467377                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        27736                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        277807                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       537558                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       210762                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210259359                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697431154                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697431154                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39563841                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37363                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20823                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4721666                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14543543                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7215055                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       132872                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1592831                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148392897                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37343                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139360086                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       144590                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24786939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51673591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4275                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221132077                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630212                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301517                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161047792     72.83%     72.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25760157     11.65%     84.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12481686      5.64%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8335178      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7726725      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2595968      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676766      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378753      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129052      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221132077                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400997     59.14%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138402     20.41%     79.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138640     20.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117054634     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112508      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13019602      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7156808      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139360086                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.573616                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             678039                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004865                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500674876                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173217654                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135787368                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140038125                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       347515                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3309606                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1029                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          475                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       189329                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4074694                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1132493                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97850                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148430240                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14543543                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7215055                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20809                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82812                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          475                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1100184                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2240648                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136819994                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12571851                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2540090                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19727399                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19399601                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7155548                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.563161                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135787989                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135787368                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80422210                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221998841                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.558910                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362264                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25622511                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2019619                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217057383                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565792                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165474346     76.24%     76.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24279887     11.19%     87.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10606578      4.89%     92.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6015939      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4360683      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710100      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324653      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954203      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2330994      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217057383                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2330994                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363158283                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300938571                       # The number of ROB writes
system.switch_cpus0.timesIdled                3015964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21818115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.429502                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.429502                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411607                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411607                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616276646                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189120808                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138147796                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               242950192                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20794408                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16938689                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1856789                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8340838                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7891427                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2171659                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84437                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    187878774                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117009918                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20794408                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10063086                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24733643                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5535780                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8593441                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11490007                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1855019                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224856230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.629316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.997960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200122587     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2648679      1.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2082659      0.93%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2239804      1.00%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1896173      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1067493      0.47%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          731584      0.33%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1877467      0.83%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12189784      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224856230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085591                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.481621                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       185656465                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10853550                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24592580                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       109602                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3644025                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3541377                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6347                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     141234137                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3644025                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       185906346                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        7478007                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2273085                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24455931                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1098829                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     141026422                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          918                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        417908                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       542467                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        17379                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    197370338                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    657260175                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    657260175                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163810018                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33560293                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32221                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16579                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3490968                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13554598                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7617715                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       284592                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1658727                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140528171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32219                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133432219                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        78724                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19498883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40115674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          935                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    224856230                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.593411                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.298797                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168540524     74.95%     74.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23754859     10.56%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11997318      5.34%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7754462      3.45%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6392748      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2509826      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3097865      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       756998      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51630      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224856230                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         935608     75.46%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        140339     11.32%     86.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163880     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110648157     82.92%     82.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1955141      1.47%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15642      0.01%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13236593      9.92%     94.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7576686      5.68%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133432219                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.549216                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1239827                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009292                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    493039219                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160059942                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    129730288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134672046                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       146119                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1753093                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          673                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131198                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          535                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3644025                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        6758121                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       288791                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140560390                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         3256                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13554598                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7617715                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16577                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        225757                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        11983                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          673                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1109101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1032382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2141483                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    130922395                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13110444                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2509824                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20686604                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18686758                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7576160                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.538886                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             129732655                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            129730288                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77069721                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207616338                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.533979                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371212                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97224972                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119072994                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21497450                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1878525                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    221212205                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.391340                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172801436     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22690083     10.26%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10526842      4.76%     93.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4688700      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3555647      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1503675      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1489002      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1066408      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2890412      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    221212205                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97224972                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119072994                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19288015                       # Number of memory references committed
system.switch_cpus1.commit.loads             11801500                       # Number of loads committed
system.switch_cpus1.commit.membars              15642                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17086851                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107155137                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2354735                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2890412                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           358892237                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          284784987                       # The number of ROB writes
system.switch_cpus1.timesIdled                2767870                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18093962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97224972                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119072994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97224972                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.498846                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.498846                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400185                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400185                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       591890361                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178786498                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134117807                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31284                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               242950192                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18208854                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16160227                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1574106                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9566446                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9307391                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1163274                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        45406                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    196012440                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             103029390                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18208854                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10470665                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             20855260                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4803102                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2029171                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11991828                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1568744                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    222117610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.773615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       201262350     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          950000      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1768899      0.80%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1538743      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3070861      1.38%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3712472      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          896622      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          489412      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8428251      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    222117610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074949                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.424076                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       194577202                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3479443                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         20822577                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21877                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3216506                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1792081                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4234                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     116113782                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3216506                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       194812404                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1676282                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1099569                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         20599932                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       712912                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     116017814                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         75339                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       437075                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    153318078                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    524721123                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    524721123                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    126834898                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26483173                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16072                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8042                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2228400                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     20099535                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3594188                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        64911                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       806043                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         115579503                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16072                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        109784838                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        69064                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17376592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36509696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    222117610                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.494264                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.177349                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    175125515     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19714872      8.88%     87.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10101466      4.55%     92.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5810839      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6473117      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3228007      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1302617      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       303104      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        58073      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    222117610                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         204142     48.18%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154360     36.43%     84.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        65246     15.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86257682     78.57%     78.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       875282      0.80%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8030      0.01%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19068145     17.37%     96.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3575699      3.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     109784838                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.451882                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             423748                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003860                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    442180098                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    132972441                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    107251535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     110208586                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       194890                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3333549                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          272                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          274                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        90383                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3216506                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1176256                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56166                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    115595575                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5076                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     20099535                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3594188                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8042                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          492                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          274                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       713097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       944327                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1657424                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    108812213                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     18830145                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       972625                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22405800                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16805303                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3575655                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.447879                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             107279640                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            107251535                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         61363344                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        141961801                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.441455                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.432253                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     86281109                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     97297989                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18299971                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16060                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1577918                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    218901104                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.444484                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.294196                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    182395203     83.32%     83.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     13869599      6.34%     89.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10787065      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2140260      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2710913      1.24%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       918227      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3887123      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       865757      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1326957      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    218901104                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     86281109                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      97297989                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20269788                       # Number of memory references committed
system.switch_cpus2.commit.loads             16765983                       # Number of loads committed
system.switch_cpus2.commit.membars               8030                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15336587                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         84665385                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1236720                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1326957                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           333172107                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          234412503                       # The number of ROB writes
system.switch_cpus2.timesIdled                5165480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20832582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           86281109                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             97297989                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     86281109                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.815798                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.815798                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.355139                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.355139                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       503721244                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      140025548                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      122650042                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16060                       # number of misc regfile writes
system.l20.replacements                         18992                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          729383                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29232                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.951526                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          254.873607                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.017453                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3632.761685                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6344.347255                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024890                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000783                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.354762                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.619565                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54444                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54444                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           20042                       # number of Writeback hits
system.l20.Writeback_hits::total                20042                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54444                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54444                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54444                       # number of overall hits
system.l20.overall_hits::total                  54444                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18978                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18991                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18978                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18991                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18978                       # number of overall misses
system.l20.overall_misses::total                18991                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2767897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4491583541                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4494351438                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2767897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4491583541                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4494351438                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2767897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4491583541                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4494351438                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73422                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73435                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        20042                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            20042                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73422                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73435                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73422                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73435                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258478                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258610                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258478                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258610                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258478                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258610                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 236673.176362                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 236656.913169                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 236673.176362                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 236656.913169                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 236673.176362                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 236656.913169                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3516                       # number of writebacks
system.l20.writebacks::total                     3516                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18978                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18991                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18978                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18991                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18978                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18991                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3316703783                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3318667374                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3316703783                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3318667374                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3316703783                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3318667374                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258478                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258610                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258478                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258610                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258478                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258610                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174765.717304                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174749.479964                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174765.717304                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174749.479964                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174765.717304                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174749.479964                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16593                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          681309                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26833                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.390713                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           12.946346                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.967445                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5738.618952                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4483.467256                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001264                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000485                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.560412                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.437839                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        76643                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  76643                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17852                       # number of Writeback hits
system.l21.Writeback_hits::total                17852                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        76643                       # number of demand (read+write) hits
system.l21.demand_hits::total                   76643                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        76643                       # number of overall hits
system.l21.overall_hits::total                  76643                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16583                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16593                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16583                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16593                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16583                       # number of overall misses
system.l21.overall_misses::total                16593                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2262446                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3951602720                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3953865166                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2262446                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3951602720                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3953865166                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2262446                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3951602720                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3953865166                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        93226                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              93236                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17852                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17852                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        93226                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               93236                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        93226                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              93236                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.177880                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.177968                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.177880                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.177968                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.177880                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.177968                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 226244.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 238292.391003                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 238285.130236                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 226244.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 238292.391003                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 238285.130236                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 226244.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 238292.391003                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 238285.130236                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4088                       # number of writebacks
system.l21.writebacks::total                     4088                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16583                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16593                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16583                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16593                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16583                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16593                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1644446                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2925150342                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2926794788                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1644446                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2925150342                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2926794788                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1644446                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2925150342                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2926794788                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.177880                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.177968                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.177880                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.177968                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.177880                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.177968                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164444.600000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 176394.521015                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 176387.319231                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 164444.600000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 176394.521015                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 176387.319231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 164444.600000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 176394.521015                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 176387.319231                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         10909                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          194405                       # Total number of references to valid blocks.
system.l22.sampled_refs                         23197                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.380610                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          497.364378                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.137220                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5020.000893                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6761.497510                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040476                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000744                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.408529                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.550252                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33153                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33153                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8860                       # number of Writeback hits
system.l22.Writeback_hits::total                 8860                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33153                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33153                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33153                       # number of overall hits
system.l22.overall_hits::total                  33153                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        10895                       # number of ReadReq misses
system.l22.ReadReq_misses::total                10909                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        10895                       # number of demand (read+write) misses
system.l22.demand_misses::total                 10909                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        10895                       # number of overall misses
system.l22.overall_misses::total                10909                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3231109                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2486608726                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2489839835                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3231109                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2486608726                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2489839835                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3231109                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2486608726                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2489839835                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        44048                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              44062                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8860                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8860                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        44048                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               44062                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        44048                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              44062                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.247344                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.247583                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.247344                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.247583                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.247344                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.247583                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 230793.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 228233.935383                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 228237.220185                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 230793.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 228233.935383                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 228237.220185                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 230793.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 228233.935383                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 228237.220185                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1788                       # number of writebacks
system.l22.writebacks::total                     1788                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        10895                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           10909                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        10895                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            10909                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        10895                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           10909                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2365028                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1812099240                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1814464268                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2365028                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1812099240                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1814464268                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2365028                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1812099240                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1814464268                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.247344                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.247583                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.247344                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.247583                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.247344                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.247583                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 168930.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 166323.932079                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 166327.277294                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 168930.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 166323.932079                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 166327.277294                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 168930.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 166323.932079                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 166327.277294                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996663                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011632075                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060350.458248                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996663                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11624451                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11624451                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11624451                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11624451                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11624451                       # number of overall hits
system.cpu0.icache.overall_hits::total       11624451                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3453261                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3453261                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3453261                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3453261                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3453261                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3453261                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11624466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11624466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11624466                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11624466                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11624466                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11624466                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 230217.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 230217.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 230217.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2875797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2875797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2875797                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 221215.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73422                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179480882                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73678                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2436.017291                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.004504                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.995496                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902361                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097639                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9415761                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9415761                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20528                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20528                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16408419                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16408419                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16408419                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16408419                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       182082                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       182082                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       182082                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        182082                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       182082                       # number of overall misses
system.cpu0.dcache.overall_misses::total       182082                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22887216803                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22887216803                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22887216803                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22887216803                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22887216803                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22887216803                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16590501                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16590501                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16590501                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16590501                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018971                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018971                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010975                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010975                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010975                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010975                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 125697.305626                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 125697.305626                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 125697.305626                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 125697.305626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 125697.305626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125697.305626                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20042                       # number of writebacks
system.cpu0.dcache.writebacks::total            20042                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       108660                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       108660                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       108660                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       108660                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       108660                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       108660                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73422                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73422                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73422                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73422                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73422                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73422                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8222739053                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8222739053                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8222739053                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8222739053                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8222739053                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8222739053                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007650                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007650                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004426                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004426                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004426                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004426                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 111992.850276                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 111992.850276                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 111992.850276                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 111992.850276                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 111992.850276                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 111992.850276                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               546.996166                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006320593                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1839708.579525                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.996166                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          537                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016019                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.860577                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.876596                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11489996                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11489996                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11489996                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11489996                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11489996                       # number of overall hits
system.cpu1.icache.overall_hits::total       11489996                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2681412                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2681412                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2681412                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2681412                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2681412                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2681412                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11490007                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11490007                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11490007                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11490007                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11490007                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11490007                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 243764.727273                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 243764.727273                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 243764.727273                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 243764.727273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 243764.727273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 243764.727273                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2359646                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2359646                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2359646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2359646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2359646                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2359646                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 235964.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 235964.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 235964.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 235964.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 235964.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 235964.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 93226                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               189635368                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 93482                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2028.576282                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.625518                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.374482                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916506                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083494                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10094979                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10094979                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7455066                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7455066                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16302                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15642                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15642                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17550045                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17550045                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17550045                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17550045                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       386853                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       386853                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           80                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       386933                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        386933                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       386933                       # number of overall misses
system.cpu1.dcache.overall_misses::total       386933                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  40362809698                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40362809698                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9169541                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9169541                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  40371979239                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  40371979239                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  40371979239                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  40371979239                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10481832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10481832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7455146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7455146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15642                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15642                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17936978                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17936978                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17936978                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17936978                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036907                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036907                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021572                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021572                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021572                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021572                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104336.297503                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104336.297503                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 114619.262500                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114619.262500                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104338.423549                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104338.423549                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104338.423549                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104338.423549                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17852                       # number of writebacks
system.cpu1.dcache.writebacks::total            17852                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       293627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       293627                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           80                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       293707                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       293707                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       293707                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       293707                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        93226                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        93226                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        93226                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        93226                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        93226                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        93226                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9208731426                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9208731426                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9208731426                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9208731426                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9208731426                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9208731426                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008894                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008894                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005197                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005197                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005197                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005197                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98778.574925                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98778.574925                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 98778.574925                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98778.574925                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 98778.574925                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98778.574925                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.988376                       # Cycle average of tags in use
system.cpu2.icache.total_refs               920921240                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1702257.375231                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.988376                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022417                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866969                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11991812                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11991812                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11991812                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11991812                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11991812                       # number of overall hits
system.cpu2.icache.overall_hits::total       11991812                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3856781                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3856781                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3856781                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3856781                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3856781                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3856781                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11991828                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11991828                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11991828                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11991828                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11991828                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11991828                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 241048.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 241048.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 241048.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 241048.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 241048.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 241048.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3348847                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3348847                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3348847                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3348847                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3348847                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3348847                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 239203.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 239203.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 239203.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 239203.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 239203.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 239203.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 44048                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               225935063                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 44304                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5099.653824                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   209.320563                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    46.679437                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.817658                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.182342                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17174655                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17174655                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3487700                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3487700                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8042                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8042                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8030                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8030                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     20662355                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20662355                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     20662355                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20662355                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       159853                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       159853                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       159853                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        159853                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       159853                       # number of overall misses
system.cpu2.dcache.overall_misses::total       159853                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20384178845                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20384178845                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20384178845                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20384178845                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20384178845                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20384178845                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17334508                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17334508                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3487700                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3487700                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8030                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8030                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20822208                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20822208                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20822208                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20822208                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009222                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009222                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007677                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007677                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007677                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007677                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 127518.275197                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 127518.275197                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 127518.275197                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127518.275197                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 127518.275197                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127518.275197                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8860                       # number of writebacks
system.cpu2.dcache.writebacks::total             8860                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       115805                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       115805                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       115805                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       115805                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       115805                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       115805                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        44048                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        44048                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        44048                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        44048                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        44048                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        44048                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4736591395                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4736591395                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4736591395                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4736591395                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4736591395                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4736591395                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002115                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002115                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107532.496254                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107532.496254                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 107532.496254                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 107532.496254                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 107532.496254                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 107532.496254                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
