Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Thu Mar 12 20:01:49 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r_tmr3[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r_tmr2[22]:D
  Delay (ns):              0.230
  Slack (ns):              0.067
  Arrival (ns):            4.115
  Required (ns):           4.048
  Operating Conditions: fast_hv_lt

Path 2
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_tmr3[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2_tmr3[2]:D
  Delay (ns):              0.167
  Slack (ns):              0.093
  Arrival (ns):            4.077
  Required (ns):           3.984
  Operating Conditions: fast_hv_lt

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[52]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4[52]:D
  Delay (ns):              0.189
  Slack (ns):              0.118
  Arrival (ns):            4.060
  Required (ns):           3.942
  Operating Conditions: fast_hv_lt

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r_tmr3[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r_tmr3[22]:D
  Delay (ns):              0.278
  Slack (ns):              0.119
  Arrival (ns):            4.163
  Required (ns):           4.044
  Operating Conditions: fast_hv_lt

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            2.090
  Required (ns):           1.971
  Operating Conditions: fast_hv_lt

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_42/MSC_i_44/MSC_i_52/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_42/MSC_i_44/MSC_i_52/s1:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.084
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_132/MSC_i_133/gen_sc_level.wr_aready_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/bid_buffer_wr_almost_full_tmr2:D
  Delay (ns):              0.194
  Slack (ns):              0.119
  Arrival (ns):            4.069
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[70]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[117]:D
  Delay (ns):              0.187
  Slack (ns):              0.119
  Arrival (ns):            4.065
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/valid_rmw_w_req_tmr3[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/valid_rmw_w_req_tmr2[1]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.109
  Required (ns):           3.990
  Operating Conditions: fast_hv_lt

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[21].data_shifter[21]_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[20].data_shifter[20]_tmr2[0]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.116
  Required (ns):           3.997
  Operating Conditions: fast_hv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr2[108]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr3[108]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.118
  Required (ns):           3.999
  Operating Conditions: fast_hv_lt

Path 12
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[42]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[42]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.092
  Required (ns):           3.973
  Operating Conditions: fast_hv_lt

Path 13
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[34]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[34]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.063
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 14
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[111]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr2[111]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.083
  Required (ns):           3.964
  Operating Conditions: fast_hv_lt

Path 15
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_tmr2[52]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[48]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            2.084
  Required (ns):           1.965
  Operating Conditions: fast_hv_lt

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[41]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4[41]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.060
  Required (ns):           3.941
  Operating Conditions: fast_hv_lt

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_65/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_65/s1_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.064
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_10/din_gray_r_tmr2[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_10/MSC_i_12/MSC_i_17/s0_tmr2:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.078
  Required (ns):           3.959
  Operating Conditions: fast_hv_lt

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/MSC_i_84/MSC_i_86/s0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/MSC_i_84/MSC_i_86/s1_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.092
  Required (ns):           3.973
  Operating Conditions: fast_hv_lt

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[4]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.073
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[7]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.077
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[47]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[47]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.090
  Required (ns):           3.971
  Operating Conditions: fast_hv_lt

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[12]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.093
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[7]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.076
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[41]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[41]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.061
  Required (ns):           3.942
  Operating Conditions: fast_hv_lt

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[72]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[72]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.095
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[90]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[90]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.084
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[37]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[37]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.081
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 29
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[50]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr2[50]:D
  Delay (ns):              0.187
  Slack (ns):              0.119
  Arrival (ns):            4.061
  Required (ns):           3.942
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[93]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[93]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.096
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[9]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.089
  Required (ns):           3.970
  Operating Conditions: fast_hv_lt

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[72]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4[72]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.094
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[39]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[39]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.096
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[66]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[66]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.072
  Required (ns):           3.953
  Operating Conditions: fast_hv_lt

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[88]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[88]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.099
  Required (ns):           3.980
  Operating Conditions: fast_hv_lt

Path 36
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q_tmr3:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.434
  Required (ns):           4.315
  Operating Conditions: fast_hv_lt

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[5]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.076
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r_tmr3[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r[22]:D
  Delay (ns):              0.281
  Slack (ns):              0.119
  Arrival (ns):            4.166
  Required (ns):           4.047
  Operating Conditions: fast_hv_lt

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[11]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.095
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[30]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[30]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.095
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[28].data_shifter[28]_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[27].data_shifter[27]_tmr2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.115
  Required (ns):           3.995
  Operating Conditions: fast_hv_lt

Path 42
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_tmr2[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[5]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            2.092
  Required (ns):           1.972
  Operating Conditions: fast_hv_lt

Path 43
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1_tmr2[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2_tmr3[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.056
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 44
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1_tmr3[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[2]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.057
  Required (ns):           3.937
  Operating Conditions: fast_hv_lt

Path 45
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1_tmr2[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2_tmr3[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.062
  Required (ns):           3.942
  Operating Conditions: fast_hv_lt

Path 46
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i_tmr3[14]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.095
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 47
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION_tmr2[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.091
  Required (ns):           3.971
  Operating Conditions: fast_hv_lt

Path 48
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_tmr3[15]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2_tmr3[15]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.070
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 49
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[2]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.066
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_0__tmr3[117]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr2[117]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.127
  Required (ns):           4.007
  Operating Conditions: fast_hv_lt

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[10].data_shifter[10]_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[9].data_shifter[9]_tmr3[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.111
  Required (ns):           3.991
  Operating Conditions: fast_hv_lt

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[11].data_shifter[11]_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[10].data_shifter[10]_tmr3[1]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.092
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[22].data_shifter[22]_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[21].data_shifter[21]_tmr2[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.118
  Required (ns):           3.998
  Operating Conditions: fast_hv_lt

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr3[51]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr3[51]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.074
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[25]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[25]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.066
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr3[18]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.087
  Required (ns):           3.967
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early[39]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr3[39]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.079
  Required (ns):           3.959
  Operating Conditions: fast_hv_lt

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_en_reg2_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_en_reg3_0_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.054
  Required (ns):           3.934
  Operating Conditions: fast_hv_lt

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[87]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[87]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.085
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[64]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[64]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.068
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[60]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[60]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.097
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[51]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[51]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.075
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.077
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[71]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[71]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.090
  Required (ns):           3.970
  Operating Conditions: fast_hv_lt

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[20]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.096
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[17]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.085
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3[40]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[40]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.083
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[82]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[82]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.075
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[24]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.087
  Required (ns):           3.967
  Operating Conditions: fast_hv_lt

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[10]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.065
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[6]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.094
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.073
  Required (ns):           3.953
  Operating Conditions: fast_hv_lt

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[51]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[51]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.076
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[32]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[32]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.056
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[54]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[54]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.064
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[36]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[36]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.088
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1[43]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[43]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.088
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[26]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.084
  Required (ns):           3.964
  Operating Conditions: fast_hv_lt

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_95/MSC_i_97/MSC_i_98/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_95/MSC_i_97/MSC_i_98/s1_tmr3:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.093
  Required (ns):           3.973
  Operating Conditions: fast_hv_lt

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/din_gray_r_tmr2[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/MSC_i_84/MSC_i_89/s0_tmr3:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.082
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/MSC_i_84/MSC_i_85/s0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/MSC_i_84/MSC_i_85/s1_tmr3:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.092
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_24/din_gray_r_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_24/MSC_i_26/MSC_i_37/s0_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.095
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_67/s0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_67/s1_tmr2:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.080
  Required (ns):           3.960
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_42/din_gray_r_tmr2[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_42/MSC_i_44/MSC_i_45/s0_tmr2:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.080
  Required (ns):           3.960
  Operating Conditions: fast_hv_lt

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_42/din_gray_r_tmr2[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_42/MSC_i_44/MSC_i_50/s0_tmr2:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.079
  Required (ns):           3.959
  Operating Conditions: fast_hv_lt

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[68]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[101]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.080
  Required (ns):           3.960
  Operating Conditions: fast_hv_lt

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[66]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[85]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.076
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/MSC_i_197/lat_n0.nonresettable.data_shifter[0]_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/MSC_i_197/lat_n0.nonresettable.data_shifter[1]_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.084
  Required (ns):           3.964
  Operating Conditions: fast_hv_lt

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[23]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.087
  Required (ns):           3.967
  Operating Conditions: fast_hv_lt

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][20]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.104
  Required (ns):           3.984
  Operating Conditions: fast_hv_lt

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/rd_cmd_sh_tmr3[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/rd_cmd_sh_tmr3[4]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.089
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[5].data_shifter[5]_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[4].data_shifter[4]_tmr2[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.107
  Required (ns):           3.987
  Operating Conditions: fast_hv_lt

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[38].data_shifter[38]_tmr3[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[37].data_shifter[37]_tmr2[1]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.122
  Required (ns):           4.002
  Operating Conditions: fast_hv_lt

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[36].data_shifter[36]_tmr3[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[35].data_shifter[35]_tmr2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.116
  Required (ns):           3.996
  Operating Conditions: fast_hv_lt

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[34].data_shifter[34]_tmr3[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[33].data_shifter[33][1]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.117
  Required (ns):           3.997
  Operating Conditions: fast_hv_lt

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[33].data_shifter[33]_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[32].data_shifter[32]_tmr3[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.109
  Required (ns):           3.989
  Operating Conditions: fast_hv_lt

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[32].data_shifter[32]_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[31].data_shifter[31]_tmr3[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.114
  Required (ns):           3.994
  Operating Conditions: fast_hv_lt

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr2[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr2[19]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.095
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr3[59]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[59]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.088
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_en_early_r1_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_en_early_delay_0_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.091
  Required (ns):           3.971
  Operating Conditions: fast_hv_lt

