library ieee;
use ieee.std_logic_1164.all;

entity pip_reg1 is
	port (data_in : IN STD_LOGIC_VECTOR(31 downto 0);
				freeze : IN STD_LOGIC;
				clr : IN STD_LOGIC;
				clk : IN STD_LOGIC;

				data_out : OUT STD_LOGIC_VECTOR(31 downto 0));
end pip_reg1;


architecture info of pip_reg1 is
		begin
			process (clk, clr, data_in, freeze)
			begin
				if clr = '1' then
					data_out <= x"00000000";
				elsif rising_edge(clk) then
					if freeze = '0' then
						data_out <= d;
					end if;
					end if;
			end process;
end info;