<profile>

<section name = "Vitis HLS Report for 'RNI'" level="0">
<item name = "Date">Sat Feb 17 17:22:10 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">RNI_hls</item>
<item name = "Solution">RNI (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_206">RNI_Pipeline_WEIGHTS_LOOP, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_RNI_Pipeline_VITIS_LOOP_76_1_fu_226">RNI_Pipeline_VITIS_LOOP_76_1, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LAYERS_LOOP">?, ?, ?, -, -, 2, no</column>
<column name=" + NEURONES_LOOP">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 371, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 2, 1574, 1506, -</column>
<column name="Memory">0, -, 36, 9, 0</column>
<column name="Multiplexer">-, -, -, 397, -</column>
<column name="Register">-, -, 627, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, 2, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_RNI_Pipeline_VITIS_LOOP_76_1_fu_226">RNI_Pipeline_VITIS_LOOP_76_1, 0, 0, 42, 75, 0</column>
<column name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_206">RNI_Pipeline_WEIGHTS_LOOP, 0, 2, 526, 401, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 830, 734, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="NEURONS_MEM_U">NEURONS_MEM_RAM_AUTO_1R1W, 0, 32, 7, 0, 14, 32, 1, 448</column>
<column name="NEURONS_U">NEURONS_ROM_AUTO_1R, 0, 3, 1, 0, 14, 3, 1, 42</column>
<column name="NEURONS_STATE_U">NEURONS_STATE_RAM_AUTO_1R1W, 0, 1, 1, 0, 14, 1, 1, 14</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add8_fu_368_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_fu_299_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln27_fu_281_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln29_fu_419_p2">+, 0, 0, 71, 64, 1</column>
<column name="cmp12_fu_305_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="icmp_ln27_fu_275_p2">icmp, 0, 0, 11, 2, 3</column>
<column name="icmp_ln29_1_fu_346_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln29_fu_311_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln31_fu_374_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln57_fu_413_p2">icmp, 0, 0, 32, 25, 1</column>
<column name="LAYERS_load_phi_cast_cast_fu_291_p3">select, 0, 0, 4, 1, 4</column>
<column name="empty_23_fu_386_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln31_fu_380_p3">select, 0, 0, 3, 1, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="NEURONS_MEM_address0">25, 5, 4, 20</column>
<column name="NEURONS_MEM_ce0">20, 4, 1, 4</column>
<column name="NEURONS_MEM_d0">14, 3, 32, 96</column>
<column name="NEURONS_MEM_we0">14, 3, 1, 3</column>
<column name="NEURONS_STATE_address0">14, 3, 4, 12</column>
<column name="NEURONS_STATE_ce0">14, 3, 1, 3</column>
<column name="ap_NS_fsm">117, 26, 1, 26</column>
<column name="gmem_ARADDR">14, 3, 64, 192</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_ARVALID">14, 3, 1, 3</column>
<column name="gmem_AWADDR">14, 3, 64, 192</column>
<column name="gmem_AWLEN">14, 3, 32, 96</column>
<column name="gmem_AWVALID">14, 3, 1, 3</column>
<column name="gmem_BREADY">14, 3, 1, 3</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="i_fu_112">9, 2, 2, 4</column>
<column name="j_2_reg_183">9, 2, 64, 128</column>
<column name="j_fu_108">9, 2, 32, 64</column>
<column name="k_reg_196">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="NEURONS_MEM_addr_reg_557">4, 0, 4, 0</column>
<column name="NEURONS_load_reg_530">3, 0, 3, 0</column>
<column name="add8_reg_536">32, 0, 32, 0</column>
<column name="add_ln27_reg_473">2, 0, 2, 0</column>
<column name="add_reg_478">32, 0, 32, 0</column>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="cmp12_reg_483">1, 0, 1, 0</column>
<column name="empty_23_reg_542">3, 0, 3, 0</column>
<column name="gmem_addr_reg_465">64, 0, 64, 0</column>
<column name="grp_RNI_Pipeline_VITIS_LOOP_76_1_fu_226_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_206_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_112">2, 0, 2, 0</column>
<column name="icmp_ln29_reg_489">1, 0, 1, 0</column>
<column name="j_2_reg_183">64, 0, 64, 0</column>
<column name="j_fu_108">32, 0, 32, 0</column>
<column name="k_reg_196">32, 0, 32, 0</column>
<column name="n_i">32, 0, 32, 0</column>
<column name="output_r_read_reg_455">64, 0, 64, 0</column>
<column name="sext_ln29_1_reg_506">64, 0, 64, 0</column>
<column name="trunc_ln1_reg_511">62, 0, 62, 0</column>
<column name="trunc_ln29_1_reg_517">4, 0, 4, 0</column>
<column name="trunc_ln29_reg_501">4, 0, 4, 0</column>
<column name="trunc_ln31_reg_552">4, 0, 4, 0</column>
<column name="trunc_ln_reg_460">62, 0, 62, 0</column>
<column name="w_i">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, RNI, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, RNI, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, RNI, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
