

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_52_1'
================================================================
* Date:           Tue May  7 17:59:20 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      243|      243|  2.430 us|  2.430 us|  243|  243|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_1  |      241|      241|         2|          1|          1|   240|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     58|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |       62|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     522|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       62|    0|     522|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |samples_I_1_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_2_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_3_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_4_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_5_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_6_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_7_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_8_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_9_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_10_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_0_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_1_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_0_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_2_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_3_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_4_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_5_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_6_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_7_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_8_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_9_U   |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_10_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_12_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_13_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_14_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_15_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_16_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_17_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_18_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_19_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_20_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_21_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_22_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_23_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_24_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_25_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_26_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_27_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_28_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_29_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_30_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_I_31_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_12_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_13_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_14_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_15_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_16_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_17_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_18_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_19_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_20_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_21_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_22_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_23_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_24_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_25_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_26_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_27_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_28_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_29_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_30_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    |samples_Q_31_U  |receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   241|   18|     1|         4338|
    +----------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                             |       62|  0|   0|    0| 14942| 1116|    62|       268956|
    +----------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln54_1_fu_1438_p2  |         +|   0|  0|  15|           8|           1|
    |add_ln54_fu_1432_p2    |         +|   0|  0|  14|          13|           6|
    |icmp_ln52_fu_1426_p2   |      icmp|   0|  0|  14|          13|          10|
    |or_ln54_fu_1420_p2     |        or|   0|  0|  13|          13|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  58|          48|          23|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3              |   9|          2|   13|         26|
    |i_fu_164                          |   9|          2|   13|         26|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   28|         56|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_164                          |  13|   0|   13|          0|
    |icmp_ln52_reg_1600                |   1|   0|    1|          0|
    |samples_I_10_addr_reg_1576        |   8|   0|    8|          0|
    |samples_I_11_addr_reg_1588        |   8|   0|    8|          0|
    |samples_I_12_addr_reg_1604        |   8|   0|    8|          0|
    |samples_I_13_addr_reg_1616        |   8|   0|    8|          0|
    |samples_I_14_addr_reg_1628        |   8|   0|    8|          0|
    |samples_I_15_addr_reg_1640        |   8|   0|    8|          0|
    |samples_I_16_addr_reg_1652        |   8|   0|    8|          0|
    |samples_I_17_addr_reg_1664        |   8|   0|    8|          0|
    |samples_I_18_addr_reg_1676        |   8|   0|    8|          0|
    |samples_I_19_addr_reg_1688        |   8|   0|    8|          0|
    |samples_I_1_addr_reg_1468         |   8|   0|    8|          0|
    |samples_I_20_addr_reg_1700        |   8|   0|    8|          0|
    |samples_I_21_addr_reg_1712        |   8|   0|    8|          0|
    |samples_I_22_addr_reg_1724        |   8|   0|    8|          0|
    |samples_I_23_addr_reg_1736        |   8|   0|    8|          0|
    |samples_I_24_addr_reg_1748        |   8|   0|    8|          0|
    |samples_I_25_addr_reg_1760        |   8|   0|    8|          0|
    |samples_I_26_addr_reg_1772        |   8|   0|    8|          0|
    |samples_I_27_addr_reg_1784        |   8|   0|    8|          0|
    |samples_I_28_addr_reg_1796        |   8|   0|    8|          0|
    |samples_I_29_addr_reg_1808        |   8|   0|    8|          0|
    |samples_I_2_addr_reg_1480         |   8|   0|    8|          0|
    |samples_I_30_addr_reg_1820        |   8|   0|    8|          0|
    |samples_I_31_addr_reg_1832        |   8|   0|    8|          0|
    |samples_I_3_addr_reg_1492         |   8|   0|    8|          0|
    |samples_I_4_addr_reg_1504         |   8|   0|    8|          0|
    |samples_I_5_addr_reg_1516         |   8|   0|    8|          0|
    |samples_I_6_addr_reg_1528         |   8|   0|    8|          0|
    |samples_I_7_addr_reg_1540         |   8|   0|    8|          0|
    |samples_I_8_addr_reg_1552         |   8|   0|    8|          0|
    |samples_I_9_addr_reg_1564         |   8|   0|    8|          0|
    |samples_Q_10_addr_reg_1582        |   8|   0|    8|          0|
    |samples_Q_11_addr_reg_1594        |   8|   0|    8|          0|
    |samples_Q_12_addr_reg_1610        |   8|   0|    8|          0|
    |samples_Q_13_addr_reg_1622        |   8|   0|    8|          0|
    |samples_Q_14_addr_reg_1634        |   8|   0|    8|          0|
    |samples_Q_15_addr_reg_1646        |   8|   0|    8|          0|
    |samples_Q_16_addr_reg_1658        |   8|   0|    8|          0|
    |samples_Q_17_addr_reg_1670        |   8|   0|    8|          0|
    |samples_Q_18_addr_reg_1682        |   8|   0|    8|          0|
    |samples_Q_19_addr_reg_1694        |   8|   0|    8|          0|
    |samples_Q_1_addr_reg_1474         |   8|   0|    8|          0|
    |samples_Q_20_addr_reg_1706        |   8|   0|    8|          0|
    |samples_Q_21_addr_reg_1718        |   8|   0|    8|          0|
    |samples_Q_22_addr_reg_1730        |   8|   0|    8|          0|
    |samples_Q_23_addr_reg_1742        |   8|   0|    8|          0|
    |samples_Q_24_addr_reg_1754        |   8|   0|    8|          0|
    |samples_Q_25_addr_reg_1766        |   8|   0|    8|          0|
    |samples_Q_26_addr_reg_1778        |   8|   0|    8|          0|
    |samples_Q_27_addr_reg_1790        |   8|   0|    8|          0|
    |samples_Q_28_addr_reg_1802        |   8|   0|    8|          0|
    |samples_Q_29_addr_reg_1814        |   8|   0|    8|          0|
    |samples_Q_2_addr_reg_1486         |   8|   0|    8|          0|
    |samples_Q_30_addr_reg_1826        |   8|   0|    8|          0|
    |samples_Q_31_addr_reg_1838        |   8|   0|    8|          0|
    |samples_Q_3_addr_reg_1498         |   8|   0|    8|          0|
    |samples_Q_4_addr_reg_1510         |   8|   0|    8|          0|
    |samples_Q_5_addr_reg_1522         |   8|   0|    8|          0|
    |samples_Q_6_addr_reg_1534         |   8|   0|    8|          0|
    |samples_Q_7_addr_reg_1546         |   8|   0|    8|          0|
    |samples_Q_8_addr_reg_1558         |   8|   0|    8|          0|
    |samples_Q_9_addr_reg_1570         |   8|   0|    8|          0|
    |zext_ln52_reg_1462                |   8|   0|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 522|   0|  578|         56|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_52_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_52_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_52_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_52_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_52_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_52_1|  return value|
|samples_I_11_address0  |  out|    8|   ap_memory|                       samples_I_11|         array|
|samples_I_11_ce0       |  out|    1|   ap_memory|                       samples_I_11|         array|
|samples_I_11_we0       |  out|    1|   ap_memory|                       samples_I_11|         array|
|samples_I_11_d0        |  out|   18|   ap_memory|                       samples_I_11|         array|
|samples_I_11_address1  |  out|    8|   ap_memory|                       samples_I_11|         array|
|samples_I_11_ce1       |  out|    1|   ap_memory|                       samples_I_11|         array|
|samples_I_11_q1        |   in|   18|   ap_memory|                       samples_I_11|         array|
|samples_Q_11_address0  |  out|    8|   ap_memory|                       samples_Q_11|         array|
|samples_Q_11_ce0       |  out|    1|   ap_memory|                       samples_Q_11|         array|
|samples_Q_11_we0       |  out|    1|   ap_memory|                       samples_Q_11|         array|
|samples_Q_11_d0        |  out|   18|   ap_memory|                       samples_Q_11|         array|
|samples_Q_11_address1  |  out|    8|   ap_memory|                       samples_Q_11|         array|
|samples_Q_11_ce1       |  out|    1|   ap_memory|                       samples_Q_11|         array|
|samples_Q_11_q1        |   in|   18|   ap_memory|                       samples_Q_11|         array|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

