{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738611762077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738611762078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 03 16:42:41 2025 " "Processing started: Mon Feb 03 16:42:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738611762078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738611762078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map timer -c timer --generate_functional_sim_netlist " "Command: quartus_map timer -c timer --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738611762078 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1738611762530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deccounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file deccounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deccounter " "Found entity 1: deccounter" {  } { { "deccounter.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/deccounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seccounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file seccounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seccounter " "Found entity 1: seccounter" {  } { { "seccounter.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/seccounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file secdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 secdiv " "Found entity 1: secdiv" {  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/secdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mincounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mincounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mincounter " "Found entity 1: mincounter" {  } { { "mincounter.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/mincounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "FDIV.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/FDIV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocker.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clocker " "Found entity 1: clocker" {  } { { "clocker.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/clocker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762606 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFSRop.sv(5) " "Verilog HDL information at LFSRop.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "LFSRop.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/LFSRop.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1738611762608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsrop.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsrop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSRop " "Found entity 1: LFSRop" {  } { { "LFSRop.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/LFSRop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/calculator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762612 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFSRpass.sv(5) " "Verilog HDL information at LFSRpass.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "LFSRpass.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/LFSRpass.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1738611762614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsrpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsrpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSRpass " "Found entity 1: LFSRpass" {  } { { "LFSRpass.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/LFSRpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passcreator.sv 1 1 " "Found 1 design units, including 1 entities, in source file passcreator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 passcreator " "Found entity 1: passcreator" {  } { { "passcreator.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/passcreator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assembler.sv 1 1 " "Found 1 design units, including 1 entities, in source file assembler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assembler " "Found entity 1: assembler" {  } { { "assembler.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/assembler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lighter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lighter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lighter " "Found entity 1: lighter" {  } { { "lighter.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/lighter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcreator.sv 1 1 " "Found 1 design units, including 1 entities, in source file opcreator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opcreator " "Found entity 1: opcreator" {  } { { "opcreator.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/opcreator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.sv 1 1 " "Found 1 design units, including 1 entities, in source file check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/starter.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/starter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 starter " "Found entity 1: starter" {  } { { "output_files/starter.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/output_files/starter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seed.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/seed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senha " "Found entity 1: senha" {  } { { "output_files/seed.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/output_files/seed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file latchsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 latchSR " "Found entity 1: latchSR" {  } { { "latchsr.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/latchsr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroer.sv 1 1 " "Found 1 design units, including 1 entities, in source file zeroer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroer " "Found entity 1: zeroer" {  } { { "zeroer.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/zeroer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738611762672 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "decoder7 inst2 " "Block or symbol \"decoder7\" of instance \"inst2\" overlaps another block or symbol" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 320 1184 1344 400 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1738611762676 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDG\[2..0\] " "Not all bits in bus \"LEDG\[2..0\]\" are used" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 744 488 664 760 "LEDG\[0\]" "" } { 160 96 272 176 "LEDG\[2\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1738611762676 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LEDG " "Converted elements in bus name \"LEDG\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDG\[0\] LEDG0 " "Converted element name(s) from \"LEDG\[0\]\" to \"LEDG0\"" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 744 488 664 760 "LEDG\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762677 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDG\[2\] LEDG2 " "Converted element name(s) from \"LEDG\[2\]\" to \"LEDG2\"" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 160 96 272 176 "LEDG\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762677 ""}  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 744 488 664 760 "LEDG\[0\]" "" } { 160 96 272 176 "LEDG\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1738611762677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:inst1 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:inst1\"" {  } { { "timer.bdf" "inst1" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 344 688 768 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deccounter deccounter:inst " "Elaborating entity \"deccounter\" for hierarchy \"deccounter:inst\"" {  } { { "timer.bdf" "inst" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 184 576 720 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deccounter.sv(21) " "Verilog HDL assignment warning at deccounter.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "deccounter.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/deccounter.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738611762689 "|timer|deccounter:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocker clocker:inst19 " "Elaborating entity \"clocker\" for hierarchy \"clocker:inst19\"" {  } { { "timer.bdf" "inst19" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 184 96 232 264 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighter lighter:inst23 " "Elaborating entity \"lighter\" for hierarchy \"lighter:inst23\"" {  } { { "timer.bdf" "inst23" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 568 496 680 648 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762697 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lighter.sv(19) " "Verilog HDL Case Statement warning at lighter.sv(19): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lighter.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/lighter.sv" 19 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1738611762697 "|timer|lighter:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check check:inst12 " "Elaborating entity \"check\" for hierarchy \"check:inst12\"" {  } { { "timer.bdf" "inst12" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 480 472 680 560 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "passcreator passcreator:inst13 " "Elaborating entity \"passcreator\" for hierarchy \"passcreator:inst13\"" {  } { { "timer.bdf" "inst13" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 656 232 424 736 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSRpass LFSRpass:inst10 " "Elaborating entity \"LFSRpass\" for hierarchy \"LFSRpass:inst10\"" {  } { { "timer.bdf" "inst10" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 344 176 256 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchSR latchSR:inst14 " "Elaborating entity \"latchSR\" for hierarchy \"latchSR:inst14\"" {  } { { "timer.bdf" "inst14" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 344 48 160 464 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762715 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q latchsr.sv(10) " "Inferred latch for \"q\" at latchsr.sv(10)" {  } { { "latchsr.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/latchsr.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738611762715 "|timer|latchSR:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mincounter mincounter:inst6 " "Elaborating entity \"mincounter\" for hierarchy \"mincounter:inst6\"" {  } { { "timer.bdf" "inst6" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 184 1000 1160 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mincounter.sv(18) " "Verilog HDL assignment warning at mincounter.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "mincounter.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/mincounter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738611762719 "|timer|mincounter:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seccounter seccounter:inst5 " "Elaborating entity \"seccounter\" for hierarchy \"seccounter:inst5\"" {  } { { "timer.bdf" "inst5" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 184 784 928 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 seccounter.sv(21) " "Verilog HDL assignment warning at seccounter.sv(21): truncated value with size 32 to match size of target (6)" {  } { { "seccounter.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/seccounter.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738611762723 "|timer|seccounter:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secdiv secdiv:inst7 " "Elaborating entity \"secdiv\" for hierarchy \"secdiv:inst7\"" {  } { { "timer.bdf" "inst7" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 296 944 1152 376 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 secdiv.sv(7) " "Verilog HDL assignment warning at secdiv.sv(7): truncated value with size 32 to match size of target (4)" {  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/secdiv.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738611762728 "|timer|secdiv:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 secdiv.sv(8) " "Verilog HDL assignment warning at secdiv.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/secdiv.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738611762728 "|timer|secdiv:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroer zeroer:inst20 " "Elaborating entity \"zeroer\" for hierarchy \"zeroer:inst20\"" {  } { { "timer.bdf" "inst20" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 296 792 928 376 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:inst15 " "Elaborating entity \"calculator\" for hierarchy \"calculator:inst15\"" {  } { { "timer.bdf" "inst15" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 312 472 664 424 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcreator opcreator:inst18 " "Elaborating entity \"opcreator\" for hierarchy \"opcreator:inst18\"" {  } { { "timer.bdf" "inst18" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 368 352 432 544 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSRop LFSRop:inst17 " "Elaborating entity \"LFSRop\" for hierarchy \"LFSRop:inst17\"" {  } { { "timer.bdf" "inst17" { Schematic "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/timer.bdf" { { 344 264 344 488 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762745 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "calculator:inst15\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"calculator:inst15\|Mux0\"" {  } { { "calculator.sv" "Mux0" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/calculator.sv" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738611762795 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "calculator:inst15\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"calculator:inst15\|Mux1\"" {  } { { "calculator.sv" "Mux1" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/calculator.sv" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738611762795 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "calculator:inst15\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"calculator:inst15\|Mux2\"" {  } { { "calculator.sv" "Mux2" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/calculator.sv" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738611762795 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "calculator:inst15\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"calculator:inst15\|Mux3\"" {  } { { "calculator.sv" "Mux3" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/calculator.sv" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738611762795 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "calculator:inst15\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"calculator:inst15\|Mux4\"" {  } { { "calculator.sv" "Mux4" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/calculator.sv" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738611762795 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "calculator:inst15\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"calculator:inst15\|Mux5\"" {  } { { "calculator.sv" "Mux5" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/calculator.sv" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738611762795 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "calculator:inst15\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"calculator:inst15\|Mux6\"" {  } { { "calculator.sv" "Mux6" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/calculator.sv" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738611762795 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "secdiv:inst7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"secdiv:inst7\|Mod0\"" {  } { { "secdiv.sv" "Mod0" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/secdiv.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738611762795 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "secdiv:inst7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"secdiv:inst7\|Div0\"" {  } { { "secdiv.sv" "Div0" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/secdiv.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738611762795 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1738611762795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator:inst15\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"calculator:inst15\|lpm_mux:Mux0\"" {  } { { "calculator.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/calculator.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738611762846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator:inst15\|lpm_mux:Mux0 " "Instantiated megafunction \"calculator:inst15\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762846 ""}  } { { "calculator.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/calculator.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1738611762846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611762913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611762913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secdiv:inst7\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"secdiv:inst7\|lpm_divide:Mod0\"" {  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/secdiv.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738611762979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secdiv:inst7\|lpm_divide:Mod0 " "Instantiated megafunction \"secdiv:inst7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611762979 ""}  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/secdiv.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1738611762979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611763043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611763043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611763062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611763062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_08f " "Found entity 1: alt_u_div_08f" {  } { { "db/alt_u_div_08f.tdf" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/db/alt_u_div_08f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611763084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611763084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611763186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611763186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611763262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611763262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secdiv:inst7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"secdiv:inst7\|lpm_divide:Div0\"" {  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/secdiv.sv" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738611763279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secdiv:inst7\|lpm_divide:Div0 " "Instantiated megafunction \"secdiv:inst7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611763279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611763279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611763279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738611763279 ""}  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/secdiv.sv" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1738611763279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/aluno/Desktop/PF-20250203T191149Z-001/PF/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738611763364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738611763364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738611763524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 03 16:42:43 2025 " "Processing ended: Mon Feb 03 16:42:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738611763524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738611763524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738611763524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738611763524 ""}
