$date
	Tue Jun  1 17:29:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clk_divisor_tb $end
$var wire 1 ! clk $end
$var reg 1 " clk_f $end
$scope module pclk $end
$var wire 1 " clk_hf $end
$var wire 3 # clk_mf [2:0] $end
$var wire 1 ! clk $end
$var reg 2 $ divider_regs [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#2
$dumpvars
b10 $
b101 #
1"
1!
$end
#3
b100 #
0"
#4
0!
b1 $
b11 #
1"
#5
b10 #
0"
#6
b0 $
b1 #
1"
#7
b0 #
0"
#8
1!
b11 $
b111 #
1"
#9
b110 #
0"
#10
b10 $
b101 #
1"
#11
b100 #
0"
#12
0!
b1 $
b11 #
1"
#13
b10 #
0"
#14
b0 $
b1 #
1"
#15
b0 #
0"
#16
1!
b11 $
b111 #
1"
#17
b110 #
0"
#18
b10 $
b101 #
1"
#19
b100 #
0"
#20
0!
b1 $
b11 #
1"
#21
b10 #
0"
#22
b0 $
b1 #
1"
#23
b0 #
0"
#24
1!
b11 $
b111 #
1"
#25
b110 #
0"
#26
b10 $
b101 #
1"
#27
b100 #
0"
#28
0!
b1 $
b11 #
1"
#29
b10 #
0"
#30
b0 $
b1 #
1"
#31
b0 #
0"
#32
1!
b11 $
b111 #
1"
