Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Address' [D:/RV32IBasic/RV32IBasic/RV32IBasic.srcs/sources_1/new/Top_Module.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc' [D:/RV32IBasic/RV32IBasic/RV32IBasic.srcs/sources_1/new/Top_Module.v:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'pc_out' [D:/RV32IBasic/RV32IBasic/RV32IBasic.srcs/sources_1/new/Top_Module.v:169]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
