$date
	Wed Sep 10 00:51:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fifo_rx_tb $end
$var wire 32 ! rd_data [31:0] $end
$var wire 8 " level [7:0] $end
$var wire 1 # full $end
$var wire 1 $ empty $end
$var reg 1 % clk $end
$var reg 32 & expd [31:0] $end
$var reg 1 ' rd_en $end
$var reg 1 ( resetn $end
$var reg 32 ) wr_data [31:0] $end
$var reg 1 * wr_en $end
$var integer 32 + i [31:0] $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 3 , level_o [2:0] $end
$var wire 32 - rd_data_o [31:0] $end
$var wire 1 ' rd_en_i $end
$var wire 1 ( resetn $end
$var wire 32 . wr_data_i [31:0] $end
$var wire 1 * wr_en_i $end
$var wire 1 # full_o $end
$var wire 1 $ empty_o $end
$var reg 3 / count [2:0] $end
$var reg 32 0 rd_data_r [31:0] $end
$var reg 2 1 rd_ptr [1:0] $end
$var reg 2 2 wr_ptr [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
bx +
0*
b0 )
0(
0'
b0 &
0%
1$
0#
b0 "
b0 !
$end
#5000
1%
#10000
0%
#15000
1%
#20000
0%
#25000
b0 +
1(
1%
#30000
0%
#35000
1*
b1000000000000 )
b1000000000000 .
b1 +
1%
#40000
0%
#45000
0$
b1 "
b1 ,
b1 /
b1 2
b1000000000001 )
b1000000000001 .
b10 +
1%
#50000
0%
#55000
b10 "
b10 ,
b10 /
b10 2
b1000000000010 )
b1000000000010 .
b11 +
1%
#60000
0%
#65000
b11 "
b11 ,
b11 /
b11 2
b1000000000011 )
b1000000000011 .
b100 +
1%
#70000
0%
#75000
1#
b100 "
b100 ,
b100 /
b0 2
0*
1%
#80000
0%
#85000
b0 +
1%
#90000
0%
#95000
1'
1%
#100000
0%
#105000
0#
b11 "
b11 ,
b11 /
b1 1
b1000000000000 !
b1000000000000 -
b1000000000000 0
0'
1%
#110000
b1 +
b1 &
0%
#115000
1'
1%
#120000
0%
#125000
b10 "
b10 ,
b10 /
b10 1
b1000000000001 !
b1000000000001 -
b1000000000001 0
0'
1%
#130000
b10 +
b10 &
0%
#135000
1'
1%
#140000
0%
#145000
b1 "
b1 ,
b1 /
b11 1
b1000000000010 !
b1000000000010 -
b1000000000010 0
0'
1%
#150000
b11 +
b11 &
0%
#155000
1'
1%
#160000
0%
#165000
1$
b0 "
b0 ,
b0 /
b0 1
b1000000000011 !
b1000000000011 -
b1000000000011 0
0'
1%
#170000
b100 +
b100 &
0%
#175000
1'
1%
#180000
0%
#185000
0'
1%
