#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr  4 12:53:03 2021
# Process ID: 22388
# Current directory: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27844 C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.xpr
# Log file: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/vivado.log
# Journal file: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:GPU_controller:2.0 GPU_controller_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/GPU_controller_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins GPU_controller_0/S00_AXI]
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
startgroup
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
add_files -fileset constrs_1 -norecurse C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/constrs_1/new/Zedboard-Master.xdc
add_files -norecurse {C:/Users/khali/Downloads/AST3.0/Drawers.vhd C:/Users/khali/Downloads/AST3.0/Asteroid_graph_animate.vhd C:/Users/khali/Downloads/AST3.0/vga_sync.vhd C:/Users/khali/Downloads/AST3.0/Asteroid_menu.vhd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Asteroid_graph_animate Asteroid_graph_anima_0
create_bd_cell -type module -reference Asteroid_Menu Asteroid_Menu_0
create_bd_cell -type module -reference vga_sync vga_sync_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_bd_cells clk_wiz_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {50} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins Asteroid_graph_anima_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {50} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins vga_sync_0/clk]
endgroup
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_0_50M/ext_reset_in]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins rst_ps7_0_100M/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/m_axi_sg_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_fifo_mm_s_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_gpio_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins GPU_controller_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins myPrescaler_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins myPrescaler_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/S_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/ACLK]
endgroup
delete_bd_objs [get_bd_nets sys_clock_1]
delete_bd_objs [get_bd_ports sys_clock]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {5 1607 285} [get_bd_cells Asteroid_graph_anima_0]
set_property location {5 1615 304} [get_bd_cells Asteroid_graph_anima_0]
connect_bd_net [get_bd_pins GPU_controller_0/ship_x] [get_bd_pins Asteroid_graph_anima_0/ball_x]
connect_bd_net [get_bd_pins GPU_controller_0/ship_x] [get_bd_pins Asteroid_graph_anima_0/ball_y]
delete_bd_objs [get_bd_nets GPU_controller_0_ship_x]
connect_bd_net [get_bd_pins GPU_controller_0/ship_x] [get_bd_pins Asteroid_graph_anima_0/ball_x]
connect_bd_net [get_bd_pins GPU_controller_0/ship_y] [get_bd_pins Asteroid_graph_anima_0/ball_y]
connect_bd_net [get_bd_pins GPU_controller_0/as1_x] [get_bd_pins Asteroid_graph_anima_0/as1_x]
connect_bd_net [get_bd_pins GPU_controller_0/as1_y] [get_bd_pins Asteroid_graph_anima_0/as1_y]
connect_bd_net [get_bd_pins GPU_controller_0/as2_x] [get_bd_pins Asteroid_graph_anima_0/as2_x]
connect_bd_net [get_bd_pins GPU_controller_0/as2_y] [get_bd_pins Asteroid_graph_anima_0/as2_y]
set_property location {5 1625 357} [get_bd_cells Asteroid_graph_anima_0]
set_property location {5 1625 363} [get_bd_cells Asteroid_graph_anima_0]
set_property location {5 1624 362} [get_bd_cells Asteroid_graph_anima_0]
set_property location {5 1624 350} [get_bd_cells Asteroid_graph_anima_0]
set_property location {5 1624 348} [get_bd_cells Asteroid_graph_anima_0]
set_property location {5 1624 335} [get_bd_cells Asteroid_graph_anima_0]
connect_bd_net [get_bd_pins GPU_controller_0/as3_x] [get_bd_pins Asteroid_graph_anima_0/as3_x]
connect_bd_net [get_bd_pins GPU_controller_0/as3_y] [get_bd_pins Asteroid_graph_anima_0/as3_y]
connect_bd_net [get_bd_pins GPU_controller_0/as4_x] [get_bd_pins Asteroid_graph_anima_0/as4_x]
connect_bd_net [get_bd_pins GPU_controller_0/as4_y] [get_bd_pins Asteroid_graph_anima_0/as4_y]
connect_bd_net [get_bd_pins GPU_controller_0/as5_x] [get_bd_pins Asteroid_graph_anima_0/as5_x]
connect_bd_net [get_bd_pins GPU_controller_0/as5_y] [get_bd_pins Asteroid_graph_anima_0/as5_y]
connect_bd_net [get_bd_pins GPU_controller_0/fire1_x] [get_bd_pins Asteroid_graph_anima_0/efire1_x]
connect_bd_net [get_bd_pins GPU_controller_0/fire1_y] [get_bd_pins Asteroid_graph_anima_0/efire1_y]
connect_bd_net [get_bd_pins GPU_controller_0/fire2_x] [get_bd_pins Asteroid_graph_anima_0/efire2_x]
connect_bd_net [get_bd_pins GPU_controller_0/fire2_y] [get_bd_pins Asteroid_graph_anima_0/efire2_y]
connect_bd_net [get_bd_pins GPU_controller_0/fire3_x] [get_bd_pins Asteroid_graph_anima_0/efire3_x]
connect_bd_net [get_bd_pins GPU_controller_0/fire3_y] [get_bd_pins Asteroid_graph_anima_0/efire3_y]
connect_bd_net [get_bd_pins GPU_controller_0/sauc_x] [get_bd_pins Asteroid_graph_anima_0/sauc_x]
connect_bd_net [get_bd_pins GPU_controller_0/sauc_y] [get_bd_pins Asteroid_graph_anima_0/sauc_y]
connect_bd_net [get_bd_pins GPU_controller_0/efire1_x] [get_bd_pins Asteroid_graph_anima_0/fire1_x]
connect_bd_net [get_bd_pins GPU_controller_0/efire1_y] [get_bd_pins Asteroid_graph_anima_0/fire1_y]
connect_bd_net [get_bd_pins GPU_controller_0/efire2_x] [get_bd_pins Asteroid_graph_anima_0/fire2_x]
connect_bd_net [get_bd_pins GPU_controller_0/efire2_y] [get_bd_pins Asteroid_graph_anima_0/fire2_y]
connect_bd_net [get_bd_pins GPU_controller_0/efire3_x] [get_bd_pins Asteroid_graph_anima_0/fire3_x]
connect_bd_net [get_bd_pins GPU_controller_0/efire3_y] [get_bd_pins Asteroid_graph_anima_0/fire3_y]
connect_bd_net [get_bd_pins GPU_controller_0/score] [get_bd_pins Asteroid_graph_anima_0/pixel_x]
connect_bd_net [get_bd_pins GPU_controller_0/lives] [get_bd_pins Asteroid_graph_anima_0/pixel_y]
connect_bd_net [get_bd_pins GPU_controller_0/menu_control] [get_bd_pins Asteroid_graph_anima_0/score]
connect_bd_net [get_bd_pins GPU_controller_0/sound_setting] [get_bd_pins Asteroid_graph_anima_0/lives]
delete_bd_objs [get_bd_nets GPU_controller_0_sound_setting]
delete_bd_objs [get_bd_nets GPU_controller_0_fire1_x]
delete_bd_objs [get_bd_nets GPU_controller_0_fire3_x] [get_bd_nets GPU_controller_0_efire3_x] [get_bd_nets GPU_controller_0_efire3_y] [get_bd_nets GPU_controller_0_fire3_y] [get_bd_nets GPU_controller_0_score] [get_bd_nets GPU_controller_0_efire1_x] [get_bd_nets GPU_controller_0_efire1_y] [get_bd_nets GPU_controller_0_fire2_x] [get_bd_nets GPU_controller_0_fire2_y] [get_bd_nets GPU_controller_0_lives] [get_bd_nets GPU_controller_0_efire2_x] [get_bd_nets GPU_controller_0_efire2_y] [get_bd_nets GPU_controller_0_fire1_y] [get_bd_nets GPU_controller_0_menu_control]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/efire1_x] [get_bd_pins GPU_controller_0/efire1_x]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/efire1_y] [get_bd_pins GPU_controller_0/efire1_y]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/efire2_x] [get_bd_pins GPU_controller_0/efire2_x]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/efire2_y] [get_bd_pins GPU_controller_0/efire2_y]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/efire3_x] [get_bd_pins GPU_controller_0/efire3_x]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/efire3_y] [get_bd_pins GPU_controller_0/efire3_y]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/fire1_x] [get_bd_pins GPU_controller_0/fire1_x]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/fire1_y] [get_bd_pins GPU_controller_0/fire1_y]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/fire2_x] [get_bd_pins GPU_controller_0/fire2_x]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/fire2_y] [get_bd_pins GPU_controller_0/fire2_y]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/fire3_x] [get_bd_pins GPU_controller_0/fire3_x]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/fire3_y] [get_bd_pins GPU_controller_0/fire3_y]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/score] [get_bd_pins GPU_controller_0/score]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/lives] [get_bd_pins GPU_controller_0/lives]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {50} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins Asteroid_graph_anima_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {50} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins rst_clk_wiz_0_50M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (50 MHz)} Freq {50} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins vga_sync_0/clk]
endgroup
delete_bd_objs [get_bd_nets reset_rtl_1]
connect_bd_net [get_bd_pins clk_wiz_0/reset] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {5 1748 290} [get_bd_cells Asteroid_graph_anima_0]
set_property location {4 1539 303} [get_bd_cells Asteroid_graph_anima_0]
set_property location {4 1486 1007} [get_bd_cells Asteroid_Menu_0]
set_property location {4 1493 815} [get_bd_cells Asteroid_Menu_0]
connect_bd_net [get_bd_pins GPU_controller_0/menu_control] [get_bd_pins Asteroid_Menu_0/menu_control]
connect_bd_net [get_bd_pins GPU_controller_0/sound_setting] [get_bd_pins Asteroid_Menu_0/sound_setting]
connect_bd_net [get_bd_pins GPU_controller_0/diff_setting] [get_bd_pins Asteroid_Menu_0/diff_setting]
connect_bd_net [get_bd_pins GPU_controller_0/high_score] [get_bd_pins Asteroid_Menu_0/high_score]
connect_bd_net [get_bd_pins GPU_controller_0/game_on] [get_bd_pins Asteroid_graph_anima_0/menu_on]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/menu_rgb] [get_bd_pins Asteroid_Menu_0/menu_rgb]
delete_bd_objs [get_bd_nets GPU_controller_0_game_on]
connect_bd_net [get_bd_pins GPU_controller_0/game_on] [get_bd_pins Asteroid_Menu_0/menu_on]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/menu_on] [get_bd_pins Asteroid_Menu_0/game_on]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/stars] [get_bd_pins Asteroid_Menu_0/stars]
set_property location {5 1906 492} [get_bd_cells vga_sync_0]
connect_bd_net [get_bd_pins Asteroid_Menu_0/pix_x] [get_bd_pins vga_sync_0/pixel_x]
connect_bd_net [get_bd_pins Asteroid_Menu_0/pix_y] [get_bd_pins vga_sync_0/pixel_y]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/pixel_x] [get_bd_pins vga_sync_0/pixel_x]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/pixel_y] [get_bd_pins vga_sync_0/pixel_y]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/video_on] [get_bd_pins vga_sync_0/video_on]
startgroup
make_bd_pins_external  [get_bd_pins vga_sync_0/hsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vga_sync_0/vsync]
endgroup
set_property name VGA_HS [get_bd_ports hsync_0]
set_property name VGA_VS [get_bd_ports vsync_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2
endgroup
set_property location {7 2398 301} [get_bd_cells xlslice_0]
set_property location {7 2539 175} [get_bd_cells xlslice_1]
set_property location {6 2591 20} [get_bd_cells xlslice_2]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/graph_rgb] [get_bd_pins xlslice_2/Din]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/graph_rgb] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins Asteroid_graph_anima_0/graph_rgb] [get_bd_pins xlslice_0/Din]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {12}] [get_bd_cells xlslice_2]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {12}] [get_bd_cells xlslice_1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {12}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_2]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_FROM {11} CONFIG.DOUT_WIDTH {12}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_FROM {0} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_FROM {3} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_FROM {3}] [get_bd_cells xlslice_1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_FROM {3}] [get_bd_cells xlslice_2]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xlslice_2/Dout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xlslice_1/Dout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xlslice_0/Dout]
endgroup
set_property location {5 2562 -1} [get_bd_cells xlslice_1]
set_property location {5 2552 157} [get_bd_cells xlslice_2]
set_property location {5 2549 25} [get_bd_cells xlslice_1]
set_property name VGA_R [get_bd_ports Dout_1]
set_property name VGA_G [get_bd_ports VGA_R]
set_property name VGA_B [get_bd_ports Dout_0]
set_property name VGA_R [get_bd_ports Dout_2]
set_property location {2861 158} [get_bd_ports VGA_B]
set_property location {2847 20} [get_bd_ports VGA_G]
startgroup
set_property -dict [list CONFIG.DIN_TO {8} CONFIG.DIN_FROM {11} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {3} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {5}] [get_bd_cells xlslice_2]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {8} CONFIG.DIN_FROM {11} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {3}] [get_bd_cells xlslice_1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {4} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_2]
endgroup
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
validate_bd_design
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {/processing_system7_0/FCLK_RESET0_N (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_0/resetn]
validate_bd_design
save_bd_design
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:lfsr_7:1.0 lfsr_7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/lfsr_7_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins lfsr_7_0/S00_AXI]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  design_1_lfsr_7_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_lfsr_7_0_0] -no_script -sync -force -quiet
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins lfsr_7_0/i_clk]
delete_bd_objs [get_bd_cells lfsr_7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:lfsr_7:1.0 lfsr_7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins lfsr_7_0/i_clk]
delete_bd_objs [get_bd_cells lfsr_7_0]
save_bd_design
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:lfsr_7:1.0 lfsr_7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/lfsr_7_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins lfsr_7_0/S00_AXI]
save_bd_design
reset_run synth_1
reset_run design_1_xbar_1_synth_1
reset_run design_1_smartconnect_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
