// Seed: 1568413188
module module_0 (
    output tri0 id_0
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    output wand id_6
);
  wire id_8;
  module_0(
      id_2
  );
endmodule
module module_2 (
    output tri0 id_0,
    input wand id_1,
    input wor id_2,
    output supply1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input uwire id_9,
    input wand id_10,
    output supply0 id_11
);
  assign id_3 = 1;
  module_0(
      id_4
  );
  assign id_6 = id_8;
endmodule
