{"vcs1":{"timestamp_begin":1698794687.185483147, "rt":0.33, "ut":0.14, "st":0.12}}
{"vcselab":{"timestamp_begin":1698794687.564476202, "rt":0.27, "ut":0.17, "st":0.06}}
{"link":{"timestamp_begin":1698794687.868890363, "rt":0.34, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698794686.845926874}
{"VCS_COMP_START_TIME": 1698794686.845926874}
{"VCS_COMP_END_TIME": 1698794688.263060733}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 336744}}
{"stitch_vcselab": {"peak_mem": 222552}}
