Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 14 23:52:34 2019
| Host         : Jhon-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file neoronio_timing_summary_routed.rpt -rpx neoronio_timing_summary_routed.rpx -warn_on_violation
| Design       : neoronio
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.13 2017-10-04
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.628        0.000                      0                  354        0.160        0.000                      0                  354        4.500        0.000                       0                   232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.628        0.000                      0                  354        0.160        0.000                      0                  354        4.500        0.000                       0                   232  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 s_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplierfsm_v2_ax2/multOp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 5.688ns (63.544%)  route 3.263ns (36.456%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  s_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  s_x_reg[3]/Q
                         net (fo=7, routed)           0.879     6.477    multiplierfsm_v2_x2/Q[3]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[22])
                                                      3.841    10.318 r  multiplierfsm_v2_x2/multOp/P[22]
                         net (fo=2, routed)           0.905    11.223    multiplierfsm_v2_x2/multOp_n_83
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.347 r  multiplierfsm_v2_x2/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.347    multiplierfsm_v2_x2/i__carry__0_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.897 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.250 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.877    13.127    multiplierfsm_v2_x2/multOp__0[31]
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.302    13.429 r  multiplierfsm_v2_x2/mul_out[12]_i_1__1/O
                         net (fo=2, routed)           0.602    14.031    multiplierfsm_v2_ax2/D[12]
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.531    14.872    multiplierfsm_v2_ax2/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/CLK
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    14.659    multiplierfsm_v2_ax2/multOp
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -14.031    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 s_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplierfsm_v2_ax2/multOp/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 5.896ns (65.925%)  route 3.048ns (34.075%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  s_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  s_x_reg[3]/Q
                         net (fo=7, routed)           0.879     6.477    multiplierfsm_v2_x2/Q[3]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[22])
                                                      3.841    10.318 r  multiplierfsm_v2_x2/multOp/P[22]
                         net (fo=2, routed)           0.905    11.223    multiplierfsm_v2_x2/multOp_n_83
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.347 r  multiplierfsm_v2_x2/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.347    multiplierfsm_v2_x2/i__carry__0_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.897 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.461 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__4/O[0]
                         net (fo=26, routed)          0.716    13.177    multiplierfsm_v2_x2/p_0_in
    SLICE_X54Y54         LUT6 (Prop_lut6_I4_O)        0.299    13.476 r  multiplierfsm_v2_x2/mul_out[0]_i_1__1/O
                         net (fo=2, routed)           0.548    14.023    multiplierfsm_v2_ax2/D[0]
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.531    14.872    multiplierfsm_v2_ax2/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/CLK
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    14.659    multiplierfsm_v2_ax2/multOp
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 s_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplierfsm_v2_ax2/multOp/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 5.784ns (64.771%)  route 3.146ns (35.229%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  s_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  s_x_reg[3]/Q
                         net (fo=7, routed)           0.879     6.477    multiplierfsm_v2_x2/Q[3]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[22])
                                                      3.841    10.318 r  multiplierfsm_v2_x2/multOp/P[22]
                         net (fo=2, routed)           0.905    11.223    multiplierfsm_v2_x2/multOp_n_83
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.347 r  multiplierfsm_v2_x2/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.347    multiplierfsm_v2_x2/i__carry__0_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.897 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.345 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.821    13.165    multiplierfsm_v2_x2/multOp__0[30]
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.303    13.468 r  multiplierfsm_v2_x2/mul_out[11]_i_1__1/O
                         net (fo=2, routed)           0.541    14.010    multiplierfsm_v2_ax2/D[11]
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.531    14.872    multiplierfsm_v2_ax2/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/CLK
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    14.659    multiplierfsm_v2_ax2/multOp
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 s_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplierfsm_v2_ax2/multOp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 5.688ns (63.750%)  route 3.234ns (36.250%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  s_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  s_x_reg[3]/Q
                         net (fo=7, routed)           0.879     6.477    multiplierfsm_v2_x2/Q[3]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[22])
                                                      3.841    10.318 r  multiplierfsm_v2_x2/multOp/P[22]
                         net (fo=2, routed)           0.905    11.223    multiplierfsm_v2_x2/multOp_n_83
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.347 r  multiplierfsm_v2_x2/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.347    multiplierfsm_v2_x2/i__carry__0_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.897 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.250 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.894    13.144    multiplierfsm_v2_x2/multOp__0[31]
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.302    13.446 r  multiplierfsm_v2_x2/mul_out[13]_i_1__1/O
                         net (fo=2, routed)           0.556    14.002    multiplierfsm_v2_ax2/D[13]
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.531    14.872    multiplierfsm_v2_ax2/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/CLK
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    14.659    multiplierfsm_v2_ax2/multOp
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 s_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplierfsm_v2_ax2/multOp/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 5.896ns (66.125%)  route 3.020ns (33.875%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  s_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  s_x_reg[3]/Q
                         net (fo=7, routed)           0.879     6.477    multiplierfsm_v2_x2/Q[3]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[22])
                                                      3.841    10.318 r  multiplierfsm_v2_x2/multOp/P[22]
                         net (fo=2, routed)           0.905    11.223    multiplierfsm_v2_x2/multOp_n_83
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.347 r  multiplierfsm_v2_x2/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.347    multiplierfsm_v2_x2/i__carry__0_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.897 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.461 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__4/O[0]
                         net (fo=26, routed)          0.686    13.147    multiplierfsm_v2_x2/p_0_in
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.299    13.446 r  multiplierfsm_v2_x2/mul_out[6]_i_1__1/O
                         net (fo=2, routed)           0.550    13.996    multiplierfsm_v2_ax2/D[6]
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.531    14.872    multiplierfsm_v2_ax2/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/CLK
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    14.659    multiplierfsm_v2_ax2/multOp
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -13.996    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 s_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplierfsm_v2_ax2/multOp/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 5.896ns (66.148%)  route 3.017ns (33.852%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  s_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  s_x_reg[3]/Q
                         net (fo=7, routed)           0.879     6.477    multiplierfsm_v2_x2/Q[3]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[22])
                                                      3.841    10.318 r  multiplierfsm_v2_x2/multOp/P[22]
                         net (fo=2, routed)           0.905    11.223    multiplierfsm_v2_x2/multOp_n_83
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.347 r  multiplierfsm_v2_x2/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.347    multiplierfsm_v2_x2/i__carry__0_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.897 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.461 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__4/O[0]
                         net (fo=26, routed)          0.680    13.141    multiplierfsm_v2_x2/p_0_in
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.299    13.440 r  multiplierfsm_v2_x2/mul_out[2]_i_1__1/O
                         net (fo=2, routed)           0.553    13.993    multiplierfsm_v2_ax2/D[2]
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.531    14.872    multiplierfsm_v2_ax2/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/CLK
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    14.659    multiplierfsm_v2_ax2/multOp
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 s_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplierfsm_v2_ax2/multOp/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 5.896ns (66.179%)  route 3.013ns (33.821%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  s_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  s_x_reg[3]/Q
                         net (fo=7, routed)           0.879     6.477    multiplierfsm_v2_x2/Q[3]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[22])
                                                      3.841    10.318 r  multiplierfsm_v2_x2/multOp/P[22]
                         net (fo=2, routed)           0.905    11.223    multiplierfsm_v2_x2/multOp_n_83
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.347 r  multiplierfsm_v2_x2/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.347    multiplierfsm_v2_x2/i__carry__0_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.897 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.461 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__4/O[0]
                         net (fo=26, routed)          0.676    13.137    multiplierfsm_v2_x2/p_0_in
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.299    13.436 r  multiplierfsm_v2_x2/mul_out[4]_i_1__1/O
                         net (fo=2, routed)           0.553    13.989    multiplierfsm_v2_ax2/D[4]
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.531    14.872    multiplierfsm_v2_ax2/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/CLK
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    14.659    multiplierfsm_v2_ax2/multOp
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 s_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplierfsm_v2_ax2/multOp/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 5.896ns (66.272%)  route 3.001ns (33.728%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  s_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  s_x_reg[3]/Q
                         net (fo=7, routed)           0.879     6.477    multiplierfsm_v2_x2/Q[3]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[22])
                                                      3.841    10.318 r  multiplierfsm_v2_x2/multOp/P[22]
                         net (fo=2, routed)           0.905    11.223    multiplierfsm_v2_x2/multOp_n_83
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.347 r  multiplierfsm_v2_x2/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.347    multiplierfsm_v2_x2/i__carry__0_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.897 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.461 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__4/O[0]
                         net (fo=26, routed)          0.660    13.121    multiplierfsm_v2_x2/p_0_in
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.299    13.420 r  multiplierfsm_v2_x2/mul_out[5]_i_1__1/O
                         net (fo=2, routed)           0.556    13.977    multiplierfsm_v2_ax2/D[5]
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.531    14.872    multiplierfsm_v2_ax2/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/CLK
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    14.659    multiplierfsm_v2_ax2/multOp
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 s_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplierfsm_v2_ax2/multOp/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 5.896ns (66.306%)  route 2.996ns (33.693%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  s_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  s_x_reg[3]/Q
                         net (fo=7, routed)           0.879     6.477    multiplierfsm_v2_x2/Q[3]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[22])
                                                      3.841    10.318 r  multiplierfsm_v2_x2/multOp/P[22]
                         net (fo=2, routed)           0.905    11.223    multiplierfsm_v2_x2/multOp_n_83
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.347 r  multiplierfsm_v2_x2/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.347    multiplierfsm_v2_x2/i__carry__0_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.897 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.011    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.125    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__2_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.239    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.461 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__4/O[0]
                         net (fo=26, routed)          0.657    13.118    multiplierfsm_v2_x2/p_0_in
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.299    13.417 r  multiplierfsm_v2_x2/mul_out[7]_i_1__1/O
                         net (fo=2, routed)           0.555    13.972    multiplierfsm_v2_ax2/D[7]
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.531    14.872    multiplierfsm_v2_ax2/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/CLK
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    14.659    multiplierfsm_v2_ax2/multOp
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 s_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplierfsm_v2_ax2/multOp/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 5.652ns (63.626%)  route 3.231ns (36.374%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  s_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  s_x_reg[3]/Q
                         net (fo=7, routed)           0.879     6.477    multiplierfsm_v2_x2/Q[3]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[22])
                                                      3.841    10.318 r  multiplierfsm_v2_x2/multOp/P[22]
                         net (fo=2, routed)           0.905    11.223    multiplierfsm_v2_x2/multOp_n_83
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.347 r  multiplierfsm_v2_x2/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.347    multiplierfsm_v2_x2/i__carry__0_i_3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.897 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.897    multiplierfsm_v2_x2/multOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.210 r  multiplierfsm_v2_x2/multOp_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.906    13.116    multiplierfsm_v2_x2/multOp__0[28]
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.306    13.422 r  multiplierfsm_v2_x2/mul_out[10]_i_1__1/O
                         net (fo=2, routed)           0.541    13.963    multiplierfsm_v2_ax2/D[10]
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.531    14.872    multiplierfsm_v2_ax2/clk_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  multiplierfsm_v2_ax2/multOp/CLK
                         clock pessimism              0.272    15.144    
                         clock uncertainty           -0.035    15.109    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    14.659    multiplierfsm_v2_ax2/multOp
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -13.963    
  -------------------------------------------------------------------
                         slack                                  0.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 addsubfsm_v6_ax2_bx_c/addsub_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.586     1.469    addsubfsm_v6_ax2_bx_c/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[12]/Q
                         net (fo=1, routed)           0.103     1.713    s_y[12]
    SLICE_X65Y81         FDRE                                         r  num_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.854     1.982    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  num_o_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.070     1.553    num_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 addsubfsm_v6_ax2_bx_c/addsub_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.586     1.469    addsubfsm_v6_ax2_bx_c/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[14]/Q
                         net (fo=1, routed)           0.104     1.714    s_y[14]
    SLICE_X65Y81         FDRE                                         r  num_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.854     1.982    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  num_o_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.070     1.553    num_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 multiplierfsm_v2_ax2/ready_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addsubfsm_v6_ax2_bx/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    multiplierfsm_v2_ax2/clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  multiplierfsm_v2_ax2/ready_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  multiplierfsm_v2_ax2/ready_mul_reg/Q
                         net (fo=1, routed)           0.082     1.685    addsubfsm_v6_ax2_bx/ready_mul
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.730 r  addsubfsm_v6_ax2_bx/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.730    addsubfsm_v6_ax2_bx/pr_state[0]
    SLICE_X57Y72         FDRE                                         r  addsubfsm_v6_ax2_bx/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.821     1.949    addsubfsm_v6_ax2_bx/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  addsubfsm_v6_ax2_bx/state_reg[0]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.091     1.543    addsubfsm_v6_ax2_bx/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 addsubfsm_v6_ax2_bx_c/addsub_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    addsubfsm_v6_ax2_bx_c/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[15]/Q
                         net (fo=1, routed)           0.157     1.768    s_y[15]
    SLICE_X65Y82         FDRE                                         r  num_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.855     1.983    clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  num_o_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.070     1.554    num_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 addsubfsm_v6_ax2_bx_c/addsub_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    addsubfsm_v6_ax2_bx_c/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[16]/Q
                         net (fo=1, routed)           0.137     1.748    addsubfsm_v6_ax2_bx_c/s_y[16]
    SLICE_X63Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.793 r  addsubfsm_v6_ax2_bx_c/num_o[5]_i_1/O
                         net (fo=1, routed)           0.000     1.793    addsubfsm_v6_ax2_bx_c_n_50
    SLICE_X63Y81         FDRE                                         r  num_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.854     1.982    clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  num_o_reg[5]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.092     1.575    num_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 addsubfsm_v6_ax2_bx_c/addsub_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.584     1.467    addsubfsm_v6_ax2_bx_c/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[8]/Q
                         net (fo=1, routed)           0.139     1.747    addsubfsm_v6_ax2_bx_c/s_y[8]
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  addsubfsm_v6_ax2_bx_c/num_o[13]_i_1/O
                         net (fo=1, routed)           0.000     1.792    addsubfsm_v6_ax2_bx_c_n_42
    SLICE_X63Y78         FDRE                                         r  num_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.851     1.979    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  num_o_reg[13]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.092     1.572    num_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 addsubfsm_v6_ax2_bx_c/addsub_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.211%)  route 0.164ns (53.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.586     1.469    addsubfsm_v6_ax2_bx_c/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[13]/Q
                         net (fo=1, routed)           0.164     1.774    s_y[13]
    SLICE_X65Y81         FDRE                                         r  num_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.854     1.982    clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  num_o_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.066     1.549    num_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 addsubfsm_v6_ax2_bx_c/addsub_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.583     1.466    addsubfsm_v6_ax2_bx_c/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  addsubfsm_v6_ax2_bx_c/addsub_out_reg[5]/Q
                         net (fo=1, routed)           0.126     1.756    addsubfsm_v6_ax2_bx_c/s_y[5]
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.801 r  addsubfsm_v6_ax2_bx_c/num_o[10]_i_1/O
                         net (fo=1, routed)           0.000     1.801    addsubfsm_v6_ax2_bx_c_n_45
    SLICE_X63Y78         FDRE                                         r  num_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.851     1.979    clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  num_o_reg[10]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.091     1.571    num_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 multiplierfsm_v2_bx/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplierfsm_v2_bx/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.560     1.443    multiplierfsm_v2_bx/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  multiplierfsm_v2_bx/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  multiplierfsm_v2_bx/state_reg[0]/Q
                         net (fo=13, routed)          0.168     1.752    multiplierfsm_v2_bx/state[0]
    SLICE_X51Y63         LUT4 (Prop_lut4_I2_O)        0.042     1.794 r  multiplierfsm_v2_bx/state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.794    multiplierfsm_v2_bx/pr_state[1]
    SLICE_X51Y63         FDRE                                         r  multiplierfsm_v2_bx/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.829     1.957    multiplierfsm_v2_bx/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  multiplierfsm_v2_bx/state_reg[1]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.107     1.550    multiplierfsm_v2_bx/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 multiplierfsm_v2_bx/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplierfsm_v2_bx/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.560     1.443    multiplierfsm_v2_bx/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  multiplierfsm_v2_bx/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  multiplierfsm_v2_bx/state_reg[0]/Q
                         net (fo=13, routed)          0.168     1.752    multiplierfsm_v2_bx/state[0]
    SLICE_X51Y63         LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  multiplierfsm_v2_bx/state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.797    multiplierfsm_v2_bx/pr_state[0]
    SLICE_X51Y63         FDRE                                         r  multiplierfsm_v2_bx/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.829     1.957    multiplierfsm_v2_bx/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  multiplierfsm_v2_bx/state_reg[0]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.091     1.534    multiplierfsm_v2_bx/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y72   multiplierfsm_v2_ax2/ready_mul_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y61   multiplierfsm_v2_x2/ready_mul_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y61   multiplierfsm_v2_x2/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y61   multiplierfsm_v2_x2/state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y80   num_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   num_o_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   num_o_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   num_o_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   num_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y60   multiplierfsm_v2_ax2/mul_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y60   multiplierfsm_v2_ax2/mul_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y72   multiplierfsm_v2_ax2/ready_mul_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y72   multiplierfsm_v2_ax2/ready_mul_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   num_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   num_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   num_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   num_o_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82   num_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   num_o_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y72   multiplierfsm_v2_ax2/ready_mul_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y61   multiplierfsm_v2_x2/ready_mul_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y61   multiplierfsm_v2_x2/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y61   multiplierfsm_v2_x2/state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   num_o_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   num_o_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   num_o_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   num_o_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   num_o_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   num_o_reg[3]/C



