-- Date        : Feb 23, 2026
-- File        : Extenders.vhd     
-- Designer    : Salah Nasriddinov
-- Description : This file implements a slicer 11:2

library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.ALL;

entity Slicer is

	port(
         DATA_IN  : in  std_logic_vector(31 downto 0);
         DATA_OUT : out std_logic_vector(9 downto 0)
        );
	
end entity Slicer;

architecture structural of Slicer is

begin

    DATA_OUT <= DATA_IN(11 downto 2);

end architecture;

