// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


input carry
output [7:0] s, 
output overflow,



module adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output carry
); 



module {
    #2b6c26e27[7:0] a_bytes,
    #bf0b1d58[7:0] b_bytes,
    #483d8cfa[7:0] s_bytes, 
    
    #2b6c26e27 [7:0] a,
    #bf0b1d58 [7:0] b, 
    #483d8cfa [7:0] sum,
    
    input [31:0] &carry_in,
    output carry_out    
); 

r24673endmodule
