<profile>

<section name = "Vitis HLS Report for 'write_output_stream'" level="0">
<item name = "Date">Thu Nov 21 15:11:47 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">final_project</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.603 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_208_1">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_214_2">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 555, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 154, -</column>
<column name="Register">-, -, 240, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln214_1_fu_269_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln214_2_fu_303_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln214_3_fu_293_p2">+, 0, 0, 37, 30, 1</column>
<column name="add_ln214_fu_263_p2">+, 0, 0, 39, 32, 3</column>
<column name="bit_count_1_fu_168_p2">+, 0, 0, 39, 32, 4</column>
<column name="bit_count_3_fu_244_p2">+, 0, 0, 39, 32, 5</column>
<column name="size_3_fu_222_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub_ln223_fu_205_p2">-, 0, 0, 39, 4, 32</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_273">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op40_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_70_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln214_1_fu_238_p2">icmp, 0, 0, 18, 29, 1</column>
<column name="icmp_ln214_fu_184_p2">icmp, 0, 0, 18, 29, 1</column>
<column name="icmp_ln222_fu_199_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="lshr_ln215_fu_250_p2">lshr, 0, 0, 100, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="shl_ln223_fu_211_p2">shl, 0, 0, 100, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_phi_mux_bit_count_2_phi_fu_112_p4">9, 2, 32, 64</column>
<column name="bit_buffer_reg_98">9, 2, 19, 38</column>
<column name="bit_count_2_reg_109">9, 2, 32, 64</column>
<column name="bit_count_fu_62">14, 3, 32, 96</column>
<column name="codeword_stream_blk_n">9, 2, 1, 2</column>
<column name="compressed_size_stream_blk_n">9, 2, 1, 2</column>
<column name="output_hw_stream_blk_n">9, 2, 1, 2</column>
<column name="output_hw_stream_din">14, 3, 8, 24</column>
<column name="size_4_reg_118">9, 2, 32, 64</column>
<column name="size_fu_66">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bit_buffer_1_reg_342">32, 0, 32, 0</column>
<column name="bit_buffer_reg_98">19, 0, 19, 0</column>
<column name="bit_count_2_reg_109">32, 0, 32, 0</column>
<column name="bit_count_3_reg_373">32, 0, 32, 0</column>
<column name="bit_count_fu_62">32, 0, 32, 0</column>
<column name="icmp_ln214_1_reg_369">1, 0, 1, 0</column>
<column name="icmp_ln214_reg_357">1, 0, 1, 0</column>
<column name="size_4_reg_118">32, 0, 32, 0</column>
<column name="size_fu_66">32, 0, 32, 0</column>
<column name="trunc_ln_reg_347">19, 0, 19, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_output_stream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_output_stream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_output_stream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_output_stream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, write_output_stream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_output_stream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_output_stream, return value</column>
<column name="codeword_stream_dout">in, 16, ap_fifo, codeword_stream, pointer</column>
<column name="codeword_stream_empty_n">in, 1, ap_fifo, codeword_stream, pointer</column>
<column name="codeword_stream_read">out, 1, ap_fifo, codeword_stream, pointer</column>
<column name="output_hw_stream_din">out, 8, ap_fifo, output_hw_stream, pointer</column>
<column name="output_hw_stream_full_n">in, 1, ap_fifo, output_hw_stream, pointer</column>
<column name="output_hw_stream_write">out, 1, ap_fifo, output_hw_stream, pointer</column>
<column name="compressed_size_stream_din">out, 32, ap_fifo, compressed_size_stream, pointer</column>
<column name="compressed_size_stream_full_n">in, 1, ap_fifo, compressed_size_stream, pointer</column>
<column name="compressed_size_stream_write">out, 1, ap_fifo, compressed_size_stream, pointer</column>
</table>
</item>
</section>
</profile>
