$date
	Thu Sep 15 09:58:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1FA_tb $end
$var wire 1 ! f2 $end
$var wire 1 " f1 $end
$var reg 1 # x1 $end
$var reg 1 $ x2 $end
$var reg 1 % x3 $end
$scope module q $end
$var wire 1 & a1 $end
$var wire 1 ' a2 $end
$var wire 1 ( a3 $end
$var wire 1 " f1 $end
$var wire 1 ! f2 $end
$var wire 1 # x1 $end
$var wire 1 $ x2 $end
$var wire 1 % x3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1"
1%
#40
0%
1$
#60
1!
0"
1(
1%
#80
0!
1"
0(
0%
0$
1#
#100
1!
0"
1'
1%
#120
0'
1&
0%
1$
#140
1"
1'
1(
1%
#160
