
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>align.compiler.write_verilog_lef &#8212; ALIGN</title>
    <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../../../_static/classic.css" type="text/css" />
    
    <script id="documentation_options" data-url_root="../../../" src="../../../_static/documentation_options.js"></script>
    <script src="../../../_static/jquery.js"></script>
    <script src="../../../_static/underscore.js"></script>
    <script src="../../../_static/doctools.js"></script>
    
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../index.html">ALIGN</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../index.html" accesskey="U">Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">align.compiler.write_verilog_lef</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for align.compiler.write_verilog_lef</h1><div class="highlight"><pre>
<span></span><span class="c1"># -*- coding: utf-8 -*-</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">Created on Wed Nov 21 13:12:15 2018</span>

<span class="sd">@author: kunal</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="kn">from</span> <span class="nn">math</span> <span class="kn">import</span> <span class="n">sqrt</span><span class="p">,</span> <span class="n">ceil</span><span class="p">,</span><span class="n">floor</span>

<span class="kn">from</span> <span class="nn">.util</span> <span class="kn">import</span> <span class="n">convert_to_unit</span>

<span class="kn">import</span> <span class="nn">logging</span>
<span class="n">logger</span> <span class="o">=</span> <span class="n">logging</span><span class="o">.</span><span class="n">getLogger</span><span class="p">(</span><span class="vm">__name__</span><span class="p">)</span>



<div class="viewcode-block" id="WriteVerilog"><a class="viewcode-back" href="../../../align.compiler.html#align.compiler.write_verilog_lef.WriteVerilog">[docs]</a><span class="k">class</span> <span class="nc">WriteVerilog</span><span class="p">:</span>
    <span class="sd">&quot;&quot;&quot; write hierarchical verilog file &quot;&quot;&quot;</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">circuit_graph</span><span class="p">,</span> <span class="n">circuit_name</span><span class="p">,</span> <span class="n">inout_pin_names</span><span class="p">,</span><span class="n">subckt_dict</span><span class="p">,</span> <span class="n">power_pins</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">circuit_graph</span> <span class="o">=</span> <span class="n">circuit_graph</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">circuit_name</span> <span class="o">=</span> <span class="n">circuit_name</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">inout_pins</span> <span class="o">=</span> <span class="n">inout_pin_names</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">pins</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">port</span> <span class="ow">in</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">inout_pin_names</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">port</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">power_pins</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">pins</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">port</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">power_pins</span><span class="o">=</span><span class="n">power_pins</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">subckt_dict</span> <span class="o">=</span> <span class="n">subckt_dict</span>

<div class="viewcode-block" id="WriteVerilog.print_module"><a class="viewcode-back" href="../../../align.compiler.html#align.compiler.write_verilog_lef.WriteVerilog.print_module">[docs]</a>    <span class="k">def</span> <span class="nf">print_module</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">fp</span><span class="p">):</span>
        <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Writing module : </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">circuit_name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
        <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">module &quot;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">circuit_name</span> <span class="o">+</span> <span class="s2">&quot; ( &quot;</span><span class="p">)</span>
        <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s1">&#39;, &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">pins</span><span class="p">))</span>
        <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot; ); &quot;</span><span class="p">)</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">inout_pins</span><span class="p">:</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Writing ports : </span><span class="si">{</span><span class="s1">&#39;, &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">inout_pins</span><span class="p">)</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
            <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">input &quot;</span><span class="p">)</span>
            <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s1">&#39;, &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">pins</span><span class="p">))</span>
            <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;;</span><span class="se">\n</span><span class="s2">&quot;</span><span class="p">)</span>

        <span class="k">for</span> <span class="n">node</span><span class="p">,</span> <span class="n">attr</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">circuit_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">(</span><span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">):</span>
            <span class="k">if</span> <span class="s1">&#39;source&#39;</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]:</span>
                <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Skipping source nodes : </span><span class="si">{</span><span class="n">node</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
                <span class="k">continue</span>
            <span class="k">if</span> <span class="s1">&#39;net&#39;</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]:</span>
                <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Writing node: </span><span class="si">{</span><span class="n">node</span><span class="si">}</span><span class="s2"> </span><span class="si">{</span><span class="n">attr</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
                <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">+</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]</span> <span class="o">+</span> <span class="s2">&quot; &quot;</span> <span class="o">+</span> <span class="n">node</span> <span class="o">+</span> <span class="s1">&#39; ( &#39;</span><span class="p">)</span>
                <span class="n">ports</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="n">nets</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="k">if</span> <span class="s2">&quot;ports_match&quot;</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">:</span>
                    <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;Nets connected to ports: </span><span class="si">{</span><span class="n">attr</span><span class="p">[</span><span class="s2">&quot;ports_match&quot;</span><span class="p">]</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
                    <span class="k">for</span> <span class="n">key</span><span class="p">,</span> <span class="n">value</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">[</span><span class="s2">&quot;ports_match&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                        <span class="n">ports</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">key</span><span class="p">)</span>
                        <span class="n">nets</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">value</span><span class="p">)</span>
                    <span class="k">if</span> <span class="s1">&#39;Switch_NMOS_G&#39;</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]:</span>
                        <span class="n">ports</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s1">&#39;B&#39;</span><span class="p">)</span>
                        <span class="n">nets</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">nets</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
                    <span class="k">elif</span> <span class="s1">&#39;Switch_PMOS_G&#39;</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]:</span>
                        <span class="n">ports</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s1">&#39;B&#39;</span><span class="p">)</span>
                        <span class="n">nets</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">nets</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
                <span class="k">elif</span> <span class="s2">&quot;connection&quot;</span> <span class="ow">in</span> <span class="n">attr</span> <span class="ow">and</span> <span class="n">attr</span><span class="p">[</span><span class="s2">&quot;connection&quot;</span><span class="p">]:</span>
                    <span class="k">for</span> <span class="n">key</span><span class="p">,</span> <span class="n">value</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">[</span><span class="s2">&quot;connection&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                        <span class="k">if</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">subckt_dict</span> <span class="ow">and</span> <span class="n">key</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">subckt_dict</span><span class="p">[</span><span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]][</span><span class="s1">&#39;ports&#39;</span><span class="p">]:</span>
                            <span class="n">ports</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">key</span><span class="p">)</span>
                            <span class="n">nets</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">value</span><span class="p">)</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">logger</span><span class="o">.</span><span class="n">error</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;No connectivity info found : </span><span class="si">{</span><span class="s1">&#39;, &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">attr</span><span class="p">[</span><span class="s1">&#39;ports&#39;</span><span class="p">])</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
                    <span class="n">ports</span> <span class="o">=</span> <span class="n">attr</span><span class="p">[</span><span class="s2">&quot;ports&quot;</span><span class="p">]</span>
                    <span class="n">nets</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">circuit_graph</span><span class="o">.</span><span class="n">neighbors</span><span class="p">(</span><span class="n">node</span><span class="p">))</span>

                <span class="n">mapped_pins</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">map_pins</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">nets</span><span class="p">)</span>
                <span class="k">if</span> <span class="n">mapped_pins</span><span class="p">:</span>
                    <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s1">&#39;, &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">mapped_pins</span><span class="p">))</span>
                    <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s1">&#39; ); &#39;</span><span class="p">)</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s1">&#39; ); &#39;</span><span class="p">)</span>
                    <span class="n">logger</span><span class="o">.</span><span class="n">warning</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Unconnected module, only power/gnd conenction found </span><span class="si">{</span><span class="n">node</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>

        <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n\n</span><span class="s2">endmodule</span><span class="se">\n</span><span class="s2">&quot;</span><span class="p">)</span></div>

<div class="viewcode-block" id="WriteVerilog.map_pins"><a class="viewcode-back" href="../../../align.compiler.html#align.compiler.write_verilog_lef.WriteVerilog.map_pins">[docs]</a>    <span class="k">def</span> <span class="nf">map_pins</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">):</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">a</span><span class="p">)</span> <span class="o">==</span> <span class="nb">len</span><span class="p">(</span><span class="n">b</span><span class="p">):</span>
            <span class="n">mapped_pins</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="k">for</span> <span class="n">ai</span><span class="p">,</span> <span class="n">bi</span> <span class="ow">in</span> <span class="nb">sorted</span><span class="p">(</span><span class="nb">zip</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">),</span><span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span><span class="n">x</span><span class="p">[</span><span class="mi">0</span><span class="p">]):</span>
                <span class="k">if</span> <span class="n">ai</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">power_pins</span><span class="p">:</span>
                    <span class="n">mapped_pins</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">&quot;.&quot;</span> <span class="o">+</span> <span class="n">ai</span> <span class="o">+</span> <span class="s2">&quot;(&quot;</span> <span class="o">+</span> <span class="n">bi</span> <span class="o">+</span> <span class="s2">&quot;)&quot;</span><span class="p">)</span>

            <span class="k">return</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">mapped_pins</span><span class="p">)</span>
        <span class="k">elif</span> <span class="nb">len</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="n">a</span><span class="p">))</span> <span class="o">==</span> <span class="nb">len</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="n">b</span><span class="p">)):</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">a</span><span class="p">)</span> <span class="o">&gt;</span> <span class="nb">len</span><span class="p">(</span><span class="n">b</span><span class="p">):</span>
                <span class="n">mapped_pins</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="n">check_short</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="n">no_of_short</span> <span class="o">=</span> <span class="mi">0</span>
                <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="n">a</span><span class="p">)):</span>
                    <span class="k">if</span> <span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="ow">in</span> <span class="n">check_short</span><span class="p">:</span>
                        <span class="n">mapped_pins</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">mapped_pins</span><span class="p">[</span><span class="n">check_short</span><span class="o">.</span><span class="n">index</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">])])</span>
                        <span class="n">no_of_short</span> <span class="o">+=</span> <span class="mi">1</span>
                    <span class="k">else</span><span class="p">:</span>
                        <span class="n">mapped_pins</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">&quot;.&quot;</span> <span class="o">+</span> <span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="s2">&quot;(&quot;</span> <span class="o">+</span>
                                           <span class="n">b</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="n">no_of_short</span><span class="p">]</span> <span class="o">+</span> <span class="s2">&quot;)&quot;</span><span class="p">)</span>
                        <span class="n">check_short</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
                    <span class="k">if</span> <span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">power_pins</span><span class="p">:</span>
                        <span class="n">mapped_pins</span><span class="o">=</span> <span class="n">mapped_pins</span><span class="p">[:</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>

                <span class="k">return</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">mapped_pins</span><span class="p">)</span>

        <span class="k">else</span><span class="p">:</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="s2">&quot;unmatched ports found&quot;</span><span class="p">)</span>
            <span class="k">return</span> <span class="mi">0</span></div></div>

<div class="viewcode-block" id="WriteSpice"><a class="viewcode-back" href="../../../align.compiler.html#align.compiler.write_verilog_lef.WriteSpice">[docs]</a><span class="k">class</span> <span class="nc">WriteSpice</span><span class="p">:</span>
    <span class="sd">&quot;&quot;&quot; write hierarchical verilog file &quot;&quot;&quot;</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">circuit_graph</span><span class="p">,</span> <span class="n">circuit_name</span><span class="p">,</span> <span class="n">inout_pin_names</span><span class="p">,</span><span class="n">subckt_dict</span><span class="p">,</span> <span class="n">lib_names</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">circuit_graph</span> <span class="o">=</span> <span class="n">circuit_graph</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">circuit_name</span> <span class="o">=</span> <span class="n">circuit_name</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">inout_pins</span> <span class="o">=</span> <span class="n">inout_pin_names</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">inout_pin_names</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">subckt_dict</span> <span class="o">=</span> <span class="n">subckt_dict</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">lib_names</span> <span class="o">=</span> <span class="n">lib_names</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">all_mos</span> <span class="o">=</span> <span class="p">[]</span>
<div class="viewcode-block" id="WriteSpice.print_mos_subckt"><a class="viewcode-back" href="../../../align.compiler.html#align.compiler.write_verilog_lef.WriteSpice.print_mos_subckt">[docs]</a>    <span class="k">def</span> <span class="nf">print_mos_subckt</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="n">fp</span><span class="p">,</span><span class="n">printed_mos</span><span class="p">):</span>
        <span class="k">for</span> <span class="n">mos</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">all_mos</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">mos</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">printed_mos</span><span class="p">:</span>
                <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">.subckt &quot;</span> <span class="o">+</span> <span class="n">mos</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">+</span> <span class="s2">&quot; D G S B&quot;</span><span class="p">)</span>
                <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">m0 D G S1 B &quot;</span> <span class="o">+</span> <span class="n">mos</span><span class="p">[</span><span class="s1">&#39;model&#39;</span><span class="p">]</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span><span class="o">+</span> <span class="n">concat_values</span><span class="p">(</span><span class="n">mos</span><span class="p">[</span><span class="s2">&quot;values&quot;</span><span class="p">]))</span>
                <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">m1 S1 G S B &quot;</span> <span class="o">+</span> <span class="n">mos</span><span class="p">[</span><span class="s1">&#39;model&#39;</span><span class="p">]</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span><span class="o">+</span> <span class="n">concat_values</span><span class="p">(</span><span class="n">mos</span><span class="p">[</span><span class="s2">&quot;values&quot;</span><span class="p">]))</span>
                <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">.ends &quot;</span><span class="o">+</span><span class="n">mos</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span><span class="o">+</span><span class="s1">&#39;</span><span class="se">\n</span><span class="s1">&#39;</span><span class="p">)</span>
                <span class="n">printed_mos</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">mos</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">])</span>
        <span class="k">return</span> <span class="n">printed_mos</span></div>

<div class="viewcode-block" id="WriteSpice.print_subckt"><a class="viewcode-back" href="../../../align.compiler.html#align.compiler.write_verilog_lef.WriteSpice.print_subckt">[docs]</a>    <span class="k">def</span> <span class="nf">print_subckt</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">fp</span><span class="p">):</span>
        <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Writing spice module : </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">circuit_name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
        <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">.subckt &quot;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">circuit_name</span> <span class="o">+</span> <span class="s2">&quot; &quot;</span><span class="p">)</span>
        <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">pins</span><span class="p">))</span>

        <span class="k">for</span> <span class="n">node</span><span class="p">,</span> <span class="n">attr</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">circuit_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">(</span><span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">):</span>
            <span class="k">if</span> <span class="s1">&#39;source&#39;</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]:</span>
                <span class="k">continue</span>
            <span class="k">if</span> <span class="s1">&#39;net&#39;</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]:</span>
                <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;_&#39;</span><span class="p">))</span><span class="o">&gt;</span><span class="mi">2</span> <span class="ow">and</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;_&#39;</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span><span class="o">+</span><span class="s1">&#39;_&#39;</span><span class="o">+</span><span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;_&#39;</span><span class="p">)[</span><span class="mi">1</span><span class="p">]</span> <span class="ow">in</span>  <span class="bp">self</span><span class="o">.</span><span class="n">lib_names</span><span class="p">:</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">all_mos</span><span class="o">.</span><span class="n">append</span><span class="p">({</span><span class="s2">&quot;name&quot;</span><span class="p">:</span><span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">],</span> <span class="s2">&quot;model&quot;</span><span class="p">:</span> <span class="s1">&#39;nmos_rvt&#39;</span><span class="p">,</span><span class="s2">&quot;values&quot;</span><span class="p">:</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;values&#39;</span><span class="p">]})</span>
                    <span class="n">line</span><span class="o">=</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">x&quot;</span> <span class="o">+</span> <span class="n">node</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span>
                <span class="k">elif</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;real_inst_type&#39;</span><span class="p">]</span> <span class="ow">in</span> <span class="p">[</span><span class="s1">&#39;cap&#39;</span><span class="p">,</span> <span class="s1">&#39;res&#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">]:</span>
                    <span class="n">line</span><span class="o">=</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">+</span> <span class="n">node</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">line</span><span class="o">=</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">+</span> <span class="n">node</span> <span class="o">+</span> <span class="s1">&#39; &#39;</span>
                <span class="n">ports</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="n">nets</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="k">if</span> <span class="s2">&quot;ports_match&quot;</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">:</span>
                    <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;Nets connected to ports: </span><span class="si">{</span><span class="n">attr</span><span class="p">[</span><span class="s2">&quot;ports_match&quot;</span><span class="p">]</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
                    <span class="k">for</span> <span class="n">key</span><span class="p">,</span> <span class="n">value</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">[</span><span class="s2">&quot;ports_match&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                        <span class="n">ports</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">key</span><span class="p">)</span>
                        <span class="n">nets</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">value</span><span class="p">)</span>
                    <span class="k">if</span> <span class="s1">&#39;DCL_NMOS&#39;</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]:</span>
                        <span class="n">nets</span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">1</span><span class="p">]</span><span class="o">=</span><span class="p">[</span><span class="n">nets</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span>
                    <span class="k">elif</span> <span class="s1">&#39;DCL_PMOS&#39;</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]:</span>
                        <span class="n">nets</span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">1</span><span class="p">]</span><span class="o">=</span><span class="p">[</span><span class="n">nets</span><span class="p">[</span><span class="mi">1</span><span class="p">]]</span>

                <span class="k">elif</span> <span class="s2">&quot;connection&quot;</span> <span class="ow">in</span> <span class="n">attr</span> <span class="ow">and</span> <span class="n">attr</span><span class="p">[</span><span class="s2">&quot;connection&quot;</span><span class="p">]:</span>
                    <span class="k">for</span> <span class="n">key</span><span class="p">,</span> <span class="n">value</span> <span class="ow">in</span> <span class="n">attr</span><span class="p">[</span><span class="s2">&quot;connection&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                        <span class="k">if</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">subckt_dict</span> <span class="ow">and</span> <span class="n">key</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">subckt_dict</span><span class="p">[</span><span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]][</span><span class="s1">&#39;ports&#39;</span><span class="p">]:</span>
                            <span class="n">ports</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">key</span><span class="p">)</span>
                            <span class="n">nets</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">value</span><span class="p">)</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">logger</span><span class="o">.</span><span class="n">error</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;No connectivity info found : </span><span class="si">{</span><span class="s1">&#39;, &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">attr</span><span class="p">[</span><span class="s1">&#39;ports&#39;</span><span class="p">])</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
                    <span class="n">ports</span> <span class="o">=</span> <span class="n">attr</span><span class="p">[</span><span class="s2">&quot;ports&quot;</span><span class="p">]</span>
                    <span class="n">nets</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">circuit_graph</span><span class="o">.</span><span class="n">neighbors</span><span class="p">(</span><span class="n">node</span><span class="p">))</span>

                <span class="n">line</span> <span class="o">+=</span><span class="s1">&#39; &#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">nets</span><span class="p">)</span> <span class="o">+</span><span class="s1">&#39; &#39;</span><span class="o">+</span> <span class="n">attr</span><span class="p">[</span><span class="s1">&#39;inst_type&#39;</span><span class="p">]</span>
                <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="n">line</span><span class="p">)</span>

        <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">.ends &quot;</span><span class="o">+</span><span class="bp">self</span><span class="o">.</span><span class="n">circuit_name</span><span class="o">+</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span><span class="p">)</span></div></div>

<div class="viewcode-block" id="concat_values"><a class="viewcode-back" href="../../../align.compiler.html#align.compiler.write_verilog_lef.concat_values">[docs]</a><span class="k">def</span> <span class="nf">concat_values</span><span class="p">(</span><span class="n">values</span><span class="p">):</span>
    <span class="n">merged_values</span> <span class="o">=</span><span class="s2">&quot;&quot;</span>
    <span class="k">for</span> <span class="n">key</span><span class="p">,</span><span class="n">value</span> <span class="ow">in</span> <span class="n">values</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
        <span class="n">merged_values</span> <span class="o">=</span> <span class="n">merged_values</span><span class="o">+</span><span class="s1">&#39; &#39;</span><span class="o">+</span><span class="n">key</span><span class="o">+</span><span class="s1">&#39;=&#39;</span><span class="o">+</span><span class="nb">str</span><span class="p">(</span><span class="n">value</span><span class="p">)</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39;.0&#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span>
    <span class="k">return</span> <span class="n">merged_values</span></div>


<div class="viewcode-block" id="print_globals"><a class="viewcode-back" href="../../../align.compiler.html#align.compiler.write_verilog_lef.print_globals">[docs]</a><span class="k">def</span> <span class="nf">print_globals</span><span class="p">(</span><span class="n">fp</span><span class="p">,</span> <span class="n">power</span><span class="p">):</span>
    <span class="sd">&quot;&quot;&quot; Write global variables&quot;&quot;&quot;</span>
    <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">`celldefine&quot;</span><span class="p">)</span>
    <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">module global_power;&quot;</span><span class="p">)</span>
    <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="n">power</span><span class="p">)):</span>
        <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">supply&quot;</span> <span class="o">+</span> <span class="nb">str</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="o">+</span> <span class="s2">&quot; &quot;</span> <span class="o">+</span> <span class="n">power</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="s2">&quot;;&quot;</span><span class="p">)</span>

    <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">endmodule&quot;</span><span class="p">)</span>
    <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">`endcelldefine</span><span class="se">\n</span><span class="s2">&quot;</span><span class="p">)</span>
    <span class="n">fp</span><span class="o">.</span><span class="n">close</span><span class="p">()</span></div>

<div class="viewcode-block" id="print_header"><a class="viewcode-back" href="../../../align.compiler.html#align.compiler.write_verilog_lef.print_header">[docs]</a><span class="k">def</span> <span class="nf">print_header</span><span class="p">(</span><span class="n">fp</span><span class="p">,</span> <span class="n">filename</span><span class="p">):</span>
    <span class="sd">&quot;&quot;&quot; Write Verilog header&quot;&quot;&quot;</span>
    <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;//Verilog block level netlist file for &quot;</span> <span class="o">+</span> <span class="n">filename</span><span class="p">)</span>
    <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\n</span><span class="s2">//Generated by UMN for ALIGN project </span><span class="se">\n\n</span><span class="s2">&quot;</span><span class="p">)</span></div>

<div class="viewcode-block" id="generate_lef"><a class="viewcode-back" href="../../../align.compiler.html#align.compiler.write_verilog_lef.generate_lef">[docs]</a><span class="k">def</span> <span class="nf">generate_lef</span><span class="p">(</span><span class="n">name</span><span class="p">:</span><span class="nb">str</span><span class="p">,</span> <span class="n">attr</span><span class="p">:</span><span class="nb">dict</span><span class="p">,</span> <span class="n">available_block_lef</span><span class="p">:</span><span class="nb">list</span><span class="p">,</span> <span class="n">design_config</span><span class="p">:</span><span class="nb">dict</span><span class="p">,</span> <span class="n">uniform_height</span><span class="o">=</span><span class="kc">False</span><span class="p">):</span>
    <span class="sd">&quot;&quot;&quot; Return commands to generate parameterized lef&quot;&quot;&quot;</span>
    <span class="n">values</span><span class="o">=</span><span class="n">attr</span><span class="p">[</span><span class="s2">&quot;values&quot;</span><span class="p">]</span>
    <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;checking lef for: </span><span class="si">{</span><span class="n">name</span><span class="si">}</span><span class="s2">, </span><span class="si">{</span><span class="n">values</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
    <span class="c1">#for param, value in size.items():</span>

    <span class="k">if</span> <span class="n">name</span><span class="o">.</span><span class="n">lower</span><span class="p">()</span><span class="o">.</span><span class="n">startswith</span><span class="p">(</span><span class="s1">&#39;cap&#39;</span><span class="p">):</span>
        <span class="c1">#print(&quot;all val&quot;,values)</span>
        <span class="k">if</span> <span class="s1">&#39;cap&#39;</span> <span class="ow">in</span> <span class="n">values</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">values</span><span class="p">[</span><span class="s2">&quot;cap&quot;</span><span class="p">]</span><span class="o">==</span><span class="s2">&quot;unit_size&quot;</span><span class="p">:</span>
                <span class="n">size</span> <span class="o">=</span> <span class="n">design_config</span><span class="p">[</span><span class="s2">&quot;unit_size_cap&quot;</span><span class="p">]</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">size</span> <span class="o">=</span> <span class="nb">float</span><span class="p">(</span><span class="s1">&#39;</span><span class="si">%g</span><span class="s1">&#39;</span><span class="o">%</span><span class="p">(</span><span class="nb">round</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="s2">&quot;cap&quot;</span><span class="p">]</span><span class="o">*</span><span class="mf">1E15</span><span class="p">,</span><span class="mi">4</span><span class="p">)))</span>
            <span class="n">num_of_unit</span> <span class="o">=</span> <span class="nb">float</span><span class="p">(</span><span class="n">size</span><span class="p">)</span><span class="o">/</span><span class="n">design_config</span><span class="p">[</span><span class="s2">&quot;unit_size_cap&quot;</span><span class="p">]</span>
            <span class="n">block_name</span> <span class="o">=</span> <span class="n">name</span> <span class="o">+</span> <span class="s1">&#39;_&#39;</span> <span class="o">+</span> <span class="nb">str</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">size</span><span class="p">))</span> <span class="o">+</span> <span class="s1">&#39;f&#39;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">convert_to_unit</span><span class="p">(</span><span class="n">values</span><span class="p">)</span>
            <span class="n">size</span> <span class="o">=</span> <span class="s1">&#39;_&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">param</span><span class="o">+</span><span class="nb">str</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="n">param</span><span class="p">])</span> <span class="k">for</span> <span class="n">param</span> <span class="ow">in</span> <span class="n">values</span><span class="p">)</span>
            <span class="n">size</span> <span class="o">=</span> <span class="n">size</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39;.&#39;</span><span class="p">,</span><span class="s1">&#39;p&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39;-&#39;</span><span class="p">,</span><span class="s1">&#39;_neg_&#39;</span><span class="p">)</span>
            <span class="n">num_of_unit</span><span class="o">=</span><span class="mi">1</span>
            <span class="n">block_name</span> <span class="o">=</span> <span class="n">name</span> <span class="o">+</span> <span class="s1">&#39;_&#39;</span> <span class="o">+</span> <span class="nb">str</span><span class="p">(</span><span class="n">size</span><span class="p">)</span>

        <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Found cap with size: </span><span class="si">{</span><span class="n">size</span><span class="si">}</span><span class="s2">, </span><span class="si">{</span><span class="n">design_config</span><span class="p">[</span><span class="s1">&#39;unit_size_cap&#39;</span><span class="p">]</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
        <span class="n">unit_block_name</span> <span class="o">=</span> <span class="s1">&#39;Cap_&#39;</span> <span class="o">+</span> <span class="nb">str</span><span class="p">(</span><span class="n">design_config</span><span class="p">[</span><span class="s2">&quot;unit_size_cap&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="s1">&#39;f&#39;</span>
        <span class="k">if</span> <span class="n">block_name</span> <span class="ow">in</span> <span class="n">available_block_lef</span><span class="p">:</span>
            <span class="k">return</span> <span class="n">block_name</span><span class="p">,</span> <span class="n">available_block_lef</span><span class="p">[</span><span class="n">block_name</span><span class="p">]</span>
        <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;Generating lef for: </span><span class="si">{</span><span class="n">name</span><span class="si">}</span><span class="s1">, </span><span class="si">{</span><span class="n">size</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="k">if</span>  <span class="n">num_of_unit</span> <span class="o">&gt;</span> <span class="mi">128</span><span class="p">:</span>
            <span class="k">return</span> <span class="n">block_name</span><span class="p">,</span> <span class="p">{</span>
                <span class="s1">&#39;primitive&#39;</span><span class="p">:</span> <span class="n">block_name</span><span class="p">,</span>
                <span class="s1">&#39;value&#39;</span><span class="p">:</span> <span class="nb">int</span><span class="p">(</span><span class="n">size</span><span class="p">)</span>
            <span class="p">}</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">return</span> <span class="n">unit_block_name</span><span class="p">,</span> <span class="p">{</span>
                <span class="s1">&#39;primitive&#39;</span><span class="p">:</span> <span class="n">block_name</span><span class="p">,</span>
                <span class="s1">&#39;value&#39;</span><span class="p">:</span> <span class="n">design_config</span><span class="p">[</span><span class="s2">&quot;unit_size_cap&quot;</span><span class="p">]</span>
            <span class="p">}</span>
    <span class="k">elif</span> <span class="n">name</span><span class="o">.</span><span class="n">lower</span><span class="p">()</span><span class="o">.</span><span class="n">startswith</span><span class="p">(</span><span class="s1">&#39;res&#39;</span><span class="p">):</span>
        <span class="k">if</span> <span class="s1">&#39;res&#39;</span> <span class="ow">in</span> <span class="n">values</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">values</span><span class="p">[</span><span class="s2">&quot;res&quot;</span><span class="p">]</span><span class="o">==</span><span class="s2">&quot;unit_size&quot;</span><span class="p">:</span>
                <span class="n">size</span> <span class="o">=</span> <span class="n">design_config</span><span class="p">[</span><span class="s2">&quot;unit_height_res&quot;</span><span class="p">]</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">size</span> <span class="o">=</span> <span class="s1">&#39;</span><span class="si">%g</span><span class="s1">&#39;</span><span class="o">%</span><span class="p">(</span><span class="nb">round</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="s2">&quot;res&quot;</span><span class="p">],</span><span class="mi">2</span><span class="p">))</span>
        <span class="k">else</span> <span class="p">:</span>
            <span class="n">convert_to_unit</span><span class="p">(</span><span class="n">values</span><span class="p">)</span>
            <span class="n">size</span> <span class="o">=</span> <span class="s1">&#39;_&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">param</span><span class="o">+</span><span class="nb">str</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="n">param</span><span class="p">])</span> <span class="k">for</span> <span class="n">param</span> <span class="ow">in</span> <span class="n">values</span><span class="p">)</span>
        <span class="n">block_name</span> <span class="o">=</span> <span class="n">name</span> <span class="o">+</span> <span class="s1">&#39;_&#39;</span> <span class="o">+</span> <span class="n">size</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39;.&#39;</span><span class="p">,</span><span class="s1">&#39;p&#39;</span><span class="p">)</span>
        <span class="k">try</span><span class="p">:</span>
            <span class="n">height</span> <span class="o">=</span> <span class="n">ceil</span><span class="p">(</span><span class="n">sqrt</span><span class="p">(</span><span class="nb">float</span><span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="o">/</span> <span class="n">design_config</span><span class="p">[</span><span class="s2">&quot;unit_height_res&quot;</span><span class="p">]))</span>
            <span class="k">if</span> <span class="n">block_name</span> <span class="ow">in</span> <span class="n">available_block_lef</span><span class="p">:</span>
                <span class="k">return</span> <span class="n">block_name</span><span class="p">,</span> <span class="n">available_block_lef</span><span class="p">[</span><span class="n">block_name</span><span class="p">]</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;Generating lef for: </span><span class="si">{</span><span class="n">block_name</span><span class="si">}</span><span class="s1"> </span><span class="si">{</span><span class="n">size</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
            <span class="k">return</span> <span class="n">block_name</span><span class="p">,</span> <span class="p">{</span>
                <span class="s1">&#39;primitive&#39;</span><span class="p">:</span> <span class="n">name</span><span class="p">,</span>
                <span class="s1">&#39;value&#39;</span><span class="p">:</span> <span class="p">(</span><span class="n">height</span><span class="p">,</span> <span class="nb">float</span><span class="p">(</span><span class="n">size</span><span class="p">))</span>
            <span class="p">}</span>
        <span class="k">except</span><span class="p">:</span>
            <span class="k">return</span> <span class="n">block_name</span><span class="p">,</span> <span class="p">{</span>
                <span class="s1">&#39;primitive&#39;</span><span class="p">:</span> <span class="n">name</span><span class="p">,</span>
                <span class="s1">&#39;value&#39;</span><span class="p">:</span> <span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">design_config</span><span class="p">[</span><span class="s2">&quot;unit_height_res&quot;</span><span class="p">])</span>
            <span class="p">}</span>
    <span class="k">else</span><span class="p">:</span>
        <span class="k">if</span> <span class="s1">&#39;nmos&#39;</span> <span class="ow">in</span> <span class="n">name</span><span class="o">.</span><span class="n">lower</span><span class="p">():</span>
            <span class="n">unit_size_mos</span> <span class="o">=</span> <span class="n">design_config</span><span class="p">[</span><span class="s2">&quot;unit_size_nmos&quot;</span><span class="p">]</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">unit_size_mos</span> <span class="o">=</span> <span class="n">design_config</span><span class="p">[</span><span class="s2">&quot;unit_size_pmos&quot;</span><span class="p">]</span>
        <span class="k">if</span> <span class="s2">&quot;nfin&quot;</span> <span class="ow">in</span> <span class="n">values</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
            <span class="c1">#FinFET design</span>
            <span class="k">if</span> <span class="n">values</span><span class="p">[</span><span class="s2">&quot;nfin&quot;</span><span class="p">]</span><span class="o">==</span><span class="s2">&quot;unit_size&quot;</span><span class="p">:</span>
                <span class="n">size</span> <span class="o">=</span> <span class="n">unit_size_mos</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">size</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="s2">&quot;nfin&quot;</span><span class="p">])</span>
            <span class="n">name_arg</span> <span class="o">=</span><span class="s1">&#39;nfin&#39;</span><span class="o">+</span><span class="nb">str</span><span class="p">(</span><span class="n">size</span><span class="p">)</span>
        <span class="k">elif</span> <span class="s2">&quot;w&quot;</span> <span class="ow">in</span> <span class="n">values</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
            <span class="c1">#Bulk design</span>
            <span class="k">if</span> <span class="n">values</span><span class="p">[</span><span class="s2">&quot;w&quot;</span><span class="p">]</span><span class="o">==</span><span class="s2">&quot;unit_size&quot;</span><span class="p">:</span>
                <span class="n">size</span> <span class="o">=</span> <span class="n">unit_size_mos</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">size</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="s2">&quot;w&quot;</span><span class="p">]</span><span class="o">*</span><span class="mf">1E+9</span><span class="o">/</span><span class="n">design_config</span><span class="p">[</span><span class="s2">&quot;Gate_pitch&quot;</span><span class="p">])</span>                
            <span class="n">values</span><span class="p">[</span><span class="s2">&quot;nfin&quot;</span><span class="p">]</span><span class="o">=</span><span class="n">size</span>
            <span class="n">name_arg</span> <span class="o">=</span><span class="s1">&#39;nfin&#39;</span><span class="o">+</span><span class="nb">str</span><span class="p">(</span><span class="n">size</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">convert_to_unit</span><span class="p">(</span><span class="n">values</span><span class="p">)</span>
            <span class="n">size</span> <span class="o">=</span> <span class="s1">&#39;_&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">param</span><span class="o">+</span><span class="nb">str</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="n">param</span><span class="p">])</span> <span class="k">for</span> <span class="n">param</span> <span class="ow">in</span> <span class="n">values</span><span class="p">)</span>
        <span class="k">if</span> <span class="s1">&#39;nf&#39;</span> <span class="ow">in</span> <span class="n">values</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">values</span><span class="p">[</span><span class="s1">&#39;nf&#39;</span><span class="p">]</span> <span class="o">==</span> <span class="s1">&#39;unit_size&#39;</span><span class="p">:</span>
                <span class="n">values</span><span class="p">[</span><span class="s1">&#39;nf&#39;</span><span class="p">]</span> <span class="o">=</span><span class="n">size</span>
            <span class="n">size</span><span class="o">=</span><span class="n">size</span><span class="o">*</span><span class="nb">int</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="s2">&quot;nf&quot;</span><span class="p">])</span>
            <span class="n">name_arg</span> <span class="o">=</span><span class="n">name_arg</span><span class="o">+</span><span class="s1">&#39;_nf&#39;</span><span class="o">+</span><span class="nb">str</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="s2">&quot;nf&quot;</span><span class="p">]))</span>

        <span class="k">if</span> <span class="s1">&#39;m&#39;</span> <span class="ow">in</span> <span class="n">values</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">values</span><span class="p">[</span><span class="s1">&#39;m&#39;</span><span class="p">]</span> <span class="o">==</span> <span class="s1">&#39;unit_size&#39;</span><span class="p">:</span>
                <span class="n">values</span><span class="p">[</span><span class="s1">&#39;m&#39;</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span>
            <span class="n">size</span><span class="o">=</span><span class="n">size</span><span class="o">*</span><span class="nb">int</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">])</span>
            <span class="n">name_arg</span> <span class="o">=</span><span class="n">name_arg</span><span class="o">+</span><span class="s1">&#39;_m&#39;</span><span class="o">+</span><span class="nb">str</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="s2">&quot;m&quot;</span><span class="p">]))</span>

        <span class="n">no_units</span> <span class="o">=</span> <span class="n">ceil</span><span class="p">(</span><span class="n">size</span> <span class="o">/</span> <span class="n">unit_size_mos</span><span class="p">)</span>

        <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="s1">&#39;Generating lef for: </span><span class="si">%s</span><span class="s1"> </span><span class="si">%s</span><span class="s1">&#39;</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="nb">str</span><span class="p">(</span><span class="n">size</span><span class="p">))</span>
        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">size</span><span class="p">,</span> <span class="nb">int</span><span class="p">):</span>
            <span class="n">no_units</span> <span class="o">=</span> <span class="n">ceil</span><span class="p">(</span><span class="n">size</span> <span class="o">/</span> <span class="n">unit_size_mos</span><span class="p">)</span>
            <span class="k">if</span> <span class="nb">any</span><span class="p">(</span><span class="n">x</span> <span class="ow">in</span> <span class="n">name</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="p">[</span><span class="s1">&#39;DP&#39;</span><span class="p">,</span><span class="s1">&#39;_S&#39;</span><span class="p">])</span> <span class="ow">and</span> <span class="n">floor</span><span class="p">(</span><span class="n">sqrt</span><span class="p">(</span><span class="n">no_units</span><span class="o">/</span><span class="mi">3</span><span class="p">))</span><span class="o">&gt;=</span><span class="mi">1</span><span class="p">:</span>
                <span class="n">square_y</span> <span class="o">=</span> <span class="n">floor</span><span class="p">(</span><span class="n">sqrt</span><span class="p">(</span><span class="n">no_units</span><span class="o">/</span><span class="mi">3</span><span class="p">))</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">square_y</span> <span class="o">=</span> <span class="n">floor</span><span class="p">(</span><span class="n">sqrt</span><span class="p">(</span><span class="n">no_units</span><span class="p">))</span>
            <span class="k">while</span> <span class="n">no_units</span> <span class="o">%</span> <span class="n">square_y</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">:</span>
                <span class="n">square_y</span> <span class="o">-=</span> <span class="mi">1</span>
            <span class="n">yval</span> <span class="o">=</span> <span class="n">square_y</span>
            <span class="n">xval</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">no_units</span> <span class="o">/</span> <span class="n">square_y</span><span class="p">)</span>
            <span class="n">block_name</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">name</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">name_arg</span><span class="si">}</span><span class="s2">_n</span><span class="si">{</span><span class="n">unit_size_mos</span><span class="si">}</span><span class="s2">_X</span><span class="si">{</span><span class="n">xval</span><span class="si">}</span><span class="s2">_Y</span><span class="si">{</span><span class="n">yval</span><span class="si">}</span><span class="s2">&quot;</span>

            <span class="k">if</span> <span class="n">block_name</span> <span class="ow">in</span> <span class="n">available_block_lef</span><span class="p">:</span>
                <span class="k">return</span> <span class="n">block_name</span><span class="p">,</span> <span class="n">available_block_lef</span><span class="p">[</span><span class="n">block_name</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">name</span> <span class="o">==</span> <span class="s1">&#39;Switch_NMOS_G&#39;</span><span class="p">:</span>
                <span class="c1">#TBD in celll generator</span>
                <span class="n">name</span> <span class="o">=</span> <span class="s1">&#39;Switch_NMOS_B&#39;</span>
            <span class="k">elif</span> <span class="n">name</span> <span class="o">==</span> <span class="s1">&#39;Switch_PMOS_G&#39;</span><span class="p">:</span>
                <span class="n">name</span> <span class="o">=</span> <span class="s1">&#39;Switch_PMOS_B&#39;</span>

            <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Generating parametric lef of:  </span><span class="si">{</span><span class="n">block_name</span><span class="si">}</span><span class="s2"> </span><span class="si">{</span><span class="n">name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
            <span class="n">values</span><span class="p">[</span><span class="s2">&quot;real_inst_type&quot;</span><span class="p">]</span><span class="o">=</span><span class="n">attr</span><span class="p">[</span><span class="s2">&quot;real_inst_type&quot;</span><span class="p">]</span>
            <span class="n">cell_gen_parameters</span><span class="o">=</span> <span class="p">{</span>
                <span class="s1">&#39;primitive&#39;</span><span class="p">:</span> <span class="n">name</span><span class="p">,</span>
                <span class="s1">&#39;value&#39;</span><span class="p">:</span> <span class="n">unit_size_mos</span><span class="p">,</span>
                <span class="s1">&#39;x_cells&#39;</span><span class="p">:</span> <span class="n">xval</span><span class="p">,</span>
                <span class="s1">&#39;y_cells&#39;</span><span class="p">:</span> <span class="n">yval</span><span class="p">,</span>
                <span class="s1">&#39;parameters&#39;</span><span class="p">:</span><span class="n">values</span>
            <span class="p">}</span>
            <span class="k">if</span> <span class="s1">&#39;stack&#39;</span> <span class="ow">in</span> <span class="n">values</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
                <span class="n">cell_gen_parameters</span><span class="p">[</span><span class="s1">&#39;stack&#39;</span><span class="p">]</span><span class="o">=</span><span class="nb">int</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="s2">&quot;stack&quot;</span><span class="p">])</span>
                <span class="n">block_name</span> <span class="o">=</span> <span class="n">block_name</span><span class="o">+</span><span class="s1">&#39;_ST&#39;</span><span class="o">+</span><span class="nb">str</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">values</span><span class="p">[</span><span class="s2">&quot;stack&quot;</span><span class="p">]))</span>
            <span class="c1">#cell generator takes only one VT so doing a string search</span>
            <span class="c1">#To be fixed:</span>
            <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">attr</span><span class="p">[</span><span class="s2">&quot;real_inst_type&quot;</span><span class="p">],</span><span class="nb">list</span><span class="p">):</span>
                <span class="n">merged_vt</span><span class="o">=</span><span class="s1">&#39;_&#39;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">attr</span><span class="p">[</span><span class="s2">&quot;real_inst_type&quot;</span><span class="p">])</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">merged_vt</span><span class="o">=</span><span class="n">attr</span><span class="p">[</span><span class="s2">&quot;real_inst_type&quot;</span><span class="p">]</span>

            <span class="n">vt</span><span class="o">=</span> <span class="p">[</span><span class="n">vt</span> <span class="k">for</span> <span class="n">vt</span> <span class="ow">in</span> <span class="n">design_config</span><span class="p">[</span><span class="s2">&quot;vt_type&quot;</span><span class="p">]</span> <span class="k">if</span> <span class="n">vt</span><span class="o">.</span><span class="n">lower</span><span class="p">()</span> <span class="ow">in</span>  <span class="n">merged_vt</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">vt</span><span class="p">:</span>
                <span class="n">block_name</span> <span class="o">=</span> <span class="n">block_name</span><span class="o">+</span><span class="s1">&#39;_&#39;</span><span class="o">+</span><span class="n">vt</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
                <span class="n">cell_gen_parameters</span><span class="p">[</span><span class="s1">&#39;vt_type&#39;</span><span class="p">]</span><span class="o">=</span><span class="n">vt</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
            <span class="k">return</span> <span class="n">block_name</span><span class="p">,</span> <span class="n">cell_gen_parameters</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="s2">&quot;No proper parameters found for cell generation&quot;</span><span class="p">)</span>
            <span class="n">block_name</span> <span class="o">=</span> <span class="n">name</span><span class="o">+</span><span class="s2">&quot;_&quot;</span><span class="o">+</span><span class="n">size</span>

    <span class="k">raise</span> <span class="ne">NotImplementedError</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Could not generate LEF for </span><span class="si">{</span><span class="n">name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span></div>
</pre></div>

            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../../index.html">
              <img class="logo" src="../../../_static/LOGO.PNG" alt="Logo"/>
            </a></p>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../index.html">ALIGN</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../index.html" >Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">align.compiler.write_verilog_lef</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &#169; Copyright 2020, ALIGN team.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 3.4.3.
    </div>
  </body>
</html>