// Seed: 2455359283
module module_0 ();
  assign id_1 = id_1 ? id_1 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  task id_16(input id_17);
    begin
      if (id_17) begin
        $display(1'd0);
        id_4 <= 1 + 1;
      end else begin
        id_4 <= 1'b0;
        #1 if (id_6) id_11 = 1'b0;
      end
    end
  endtask
  module_0();
  always
    if (id_5#(
            .id_16(1),
            .id_12(1),
            .id_15(1'b0 !=? 1)
        ) && 1)
      $display(id_1, -id_10[1]);
    else id_7 <= id_15;
  rnmos (id_8, 1);
  assign id_17 = 1'b0;
  wire id_18;
  assign id_1 = id_13 ? id_5 : 1;
  assign id_9[1] = id_4;
  always @(posedge "" or posedge 1) force id_16 = id_15;
endmodule
