verilog work "two_input_logic.v"
