# LSP Exam 2022-01-19 / ZkouÅ¡ka LSP 2022-01-19 / LSPè€ƒè¯• 2022å¹´1æœˆ19æ—¥

> **Course**: B0B35LSP - LogickÃ© systÃ©my a procesory | BE5B35LSP - Logic Systems and Processors
> **University**: CVUT FEL (ÄŒVUT) - ÄŒeskÃ© vysokÃ© uÄenÃ­ technickÃ© v Praze | Czech Technical University in Prague
> **Keywords**: LSP, Exam, ZkouÅ¡ka, 2022-01-19, truth table, De Morgan, RS latch, VHDL
>
> [ğŸ‡¨ğŸ‡³ CN Version](./2022-01-19_Exam_CN.md) | [ğŸ‡¬ğŸ‡§ EN Version](./2022-01-19_Exam_EN.md) | [ğŸ‡¨ğŸ‡¿ CZ Version](./2022-01-19_Exam_CZ.md)

---

# LSPè€ƒè¯• 2022å¹´1æœˆ19æ—¥
> ğŸ§  **AIæ¨æ¼”ç‰ˆæœ¬** - æœ¬è¯•å·PDFæ— å®˜æ–¹ç­”æ¡ˆï¼Œä»¥ä¸‹ä¸ºæ¨æ¼”è§£æ

## è€ƒè¯•ä¿¡æ¯
- æ—¥æœŸï¼š2022å¹´1æœˆ19æ—¥
- è¯­è¨€ï¼šæ·å…‹è¯­
- æ€»åˆ†ï¼š50åˆ†ï¼ˆç¬¬ä¸€éƒ¨åˆ†25åˆ†â‰¥9 + ç¬¬äºŒéƒ¨åˆ†25åˆ†â‰¥9ï¼‰

---

## ç¬¬1é¢˜ - çœŸå€¼è¡¨ (7åˆ†)
**é¢˜ç›®ï¼š** æ ¹æ®ç”µè·¯å›¾å†™å‡ºå‡½æ•°Yçš„çœŸå€¼è¡¨
**[English]** Write the truth table for function Y based on the circuit diagram

**æç¤ºï¼š** å¯ä»¥ä½¿ç”¨Shannonå±•å¼€ç®€åŒ–è®¡ç®—

**å¡è¯ºå›¾æ ¼å¼ï¼š**
```
       B
      A  00 01 11 10
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
DC 00â”‚
   01â”‚
   11â”‚
   10â”‚
```

---

## ç¬¬2é¢˜ - De Morganå®šå¾‹ (3åˆ†)
**é¢˜ç›®ï¼š** é‡å†™é€»è¾‘è¡¨è¾¾å¼Fï¼Œä½¿"not"è¿ç®—ç¬¦ä»…å‡ºç°åœ¨å˜é‡å‰é¢
**[English]** Rewrite the logic expression F so that "not" operators appear only before variables

**åŸå¼ï¼š**
```vhdl
F = not ( (not A and not C) xor (A and B and C) )
```

**è§£ç­”æ€è·¯ï¼š**
1. å±•å¼€xor: A xor B = (A and not B) or (not A and B)
2. åº”ç”¨De Morgan: not(A or B) = not A and not B

**ç­”æ¡ˆï¼š**
```vhdl
F = ((A or C) and (not A or not B or not C)) xor 
    ((not A and not C) or (A and B and C))
-- ç®€åŒ–åï¼š
F = (A and not B) or (not A and not C) or (B and C)
```

---

## ç¬¬3é¢˜ - RSé”å­˜å™¨è®¾è®¡ (10åˆ†)
**é¢˜ç›®ï¼š** åˆ†åˆ«ç”¨NORé—¨å’ŒNANDé—¨ç”»å‡ºRSé”å­˜å™¨ï¼Œå¹¶å®ŒæˆçœŸå€¼è¡¨
**[English]** Draw RS latch using NOR gates and NAND gates respectively, and complete the truth tables

### NORé—¨RSé”å­˜å™¨
```
S â”€â”¬â”€â”€[NOR]â”€â”¬â”€ Q
   â”‚        â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”
            â”‚   â”‚
R â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€[NOR]â”€ QÌ„
   â”‚        â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**çœŸå€¼è¡¨ï¼ˆNORï¼‰ï¼š**
| S | R | Q | QÌ„ |
|---|---|---|---|
| 0 | 0 | Q(ä¿æŒ) | QÌ„(ä¿æŒ) |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 (ç¦æ­¢) |

### NANDé—¨RSé”å­˜å™¨
**çœŸå€¼è¡¨ï¼ˆNANDï¼‰ï¼š** ä½ç”µå¹³æœ‰æ•ˆ
| S | R | Q | QÌ„ |
|---|---|---|---|
| 0 | 0 | 1 | 1 (ç¦æ­¢) |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | Q(ä¿æŒ) | QÌ„(ä¿æŒ) |

---

## ç¬¬4é¢˜ - Moore/Mealyè‡ªåŠ¨æœºå®šä¹‰ (5åˆ†)
**é¢˜ç›®ï¼š** å®ŒæˆMoore/Mealyè‡ªåŠ¨æœºå®šä¹‰
**[English]** Complete the Moore/Mealy automaton definition

M = < X, S, Z, Ï‰, Î´, sâ‚€âˆˆS >

**ç­”æ¡ˆï¼š**
- **X**: æœ‰é™è¾“å…¥ç¬¦å·é›†åˆ / Finite input alphabet
- **S**: æœ‰é™çŠ¶æ€é›†åˆ / Finite set of states
- **Z**: æœ‰é™è¾“å‡ºç¬¦å·é›†åˆ / Finite output alphabet
- **Î´**: çŠ¶æ€è½¬ç§»å‡½æ•° / State transition function (Moore: SÃ—Xâ†’S, Mealy: SÃ—Xâ†’S)
- **Ï‰**: è¾“å‡ºå‡½æ•° / Output function (Moore: Sâ†’Z, Mealy: SÃ—Xâ†’Z)
- **sâ‚€**: åˆå§‹çŠ¶æ€ / Initial state

---

## ç¬¬5é¢˜ - VHDLä»£ç åˆ†æ (10åˆ†)
**é¢˜ç›®ï¼š** åˆ†æå‹ç¼©çš„VHDLä»£ç ï¼Œç”»å‡ºç”µè·¯å›¾
**[English]** Analyze the compressed VHDL code and draw the circuit diagram

```vhdl
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity zzz is port (a : in std_logic; data : in std_logic; q, qn : out std_logic); end;
architecture rtl of zzz is 
  signal qv : std_logic;
begin 
  process(a) 
  begin 
    if rising_edge(a) then 
      qv <= not data; 
      q <= qv; 
    end if; 
    qn <= not qv;
  end process; 
end;
```

**åŠŸèƒ½åˆ†æï¼š**
- açš„ä¸Šå‡æ²¿è§¦å‘
- qvå­˜å‚¨dataçš„åå€¼
- qè¾“å‡ºå‰ä¸€ä¸ªqvå€¼ï¼ˆå»¶è¿Ÿä¸€æ‹ï¼‰
- qnæ˜¯qvçš„åå€¼
- è¿™æ˜¯ä¸€ä¸ªå¸¦åç›¸çš„ç§»ä½å¯„å­˜å™¨

---

## ç¬¬6é¢˜ - å…¨åŠ å™¨è®¾è®¡ (3åˆ†)
**é¢˜ç›®ï¼š** ç”»å‡ºå¸¦Aã€Bã€Cinè¾“å…¥å’ŒYã€Coutè¾“å‡ºçš„å®Œæ•´ä¸€ä½å…¨åŠ å™¨ç”µè·¯
**[English]** Draw a complete one-bit full adder circuit with A, B, Cin inputs and Y, Cout outputs

**é€»è¾‘æ–¹ç¨‹ï¼š**
```
Sum = A âŠ• B âŠ• Cin
Cout = (A âˆ§ B) âˆ¨ (Cin âˆ§ (A âŠ• B))
```

---

## ç¬¬7é¢˜ - VHDLç”µè·¯æè¿° (7åˆ†)
**é¢˜ç›®ï¼š** ç”¨æœ€çŸ­çš„VHDLä»£ç æè¿°ç»™å®šç”µè·¯å›¾ï¼Œä½¿ç”¨å‘é‡æ“ä½œ
**[English]** Describe the given circuit diagram with shortest VHDL code using vector operations

```vhdl
library ieee; use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity Zahadum is port(
  -- æ ¹æ®ç”µè·¯å›¾å£°æ˜ç«¯å£
);
end entity;
architecture rtl of Zahadum is
begin
  -- ä½¿ç”¨å‘é‡æ“ä½œç®€åŒ–ä»£ç 
end architecture rtl;
```

---

## ç¬¬8é¢˜ - å¹¶å‘VHDLæè¿° (5åˆ†)
**é¢˜ç›®ï¼š** åˆ†æç¬¬1é¢˜ç”µè·¯çš„åŠŸèƒ½ï¼Œç”¨ç®€åŒ–çš„å¹¶å‘è¯­å¥æè¿°ï¼ˆä¸æ˜¯ç›´æ¥ç¿»è¯‘é€»è¾‘æ–¹ç¨‹ï¼‰
**[English]** Analyze the function of circuit from Q1, describe with simplified concurrent statements (not direct translation of logic equations)

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity yyy is port(a,b,c,d: in std_logic; y: out std_logic); end entity;
architecture dataflow of yyy is
begin
  -- ç®€åŒ–çš„å¹¶å‘è¯­å¥
end architecture;
```

---

## ç¬¬9é¢˜ - é™„åŠ é¢˜ï¼šSOSä¿¡æ ‡ç¼–ç å™¨ (10åˆ†)
**é¢˜ç›®ï¼š** ä½¿ç”¨é«˜çº§VHDLå‘½ä»¤ç¼–å†™å‘é€SOSä¿¡å·çš„ç¼–ç å™¨
**[English]** Write an SOS signal encoder using advanced VHDL commands
ä¿¡å·åºåˆ—ï¼š010101000111011101110001010100

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity SOS is 
  port (clk : in std_logic; 
        X: in std_logic_vector(4 downto 0);
        Morse, STOP: out std_logic);
end entity;
architecture rtl of SOS is
  constant SOS_PATTERN : std_logic_vector(29 downto 0) := 
    "010101000111011101110001010100";
begin
  process(X)
    variable idx : integer;
  begin
    idx := to_integer(unsigned(X));
    if idx < 30 then
      Morse <= SOS_PATTERN(29 - idx);
      STOP <= '0';
    else
      Morse <= '0';
      STOP <= '1';
    end if;
  end process;
end architecture;
```

---

## çŸ¥è¯†ç‚¹æ€»ç»“

### æœ¬æ¬¡è€ƒè¯•é‡ç‚¹
1. çœŸå€¼è¡¨æ„å»º
2. De Morganå®šå¾‹åº”ç”¨
3. **RSé”å­˜å™¨ï¼ˆNORå’ŒNANDå®ç°ï¼‰**
4. Moore/Mealyè‡ªåŠ¨æœºå®šä¹‰
5. VHDLä»£ç åˆ†æï¼ˆç§»ä½å¯„å­˜å™¨ï¼‰
6. å…¨åŠ å™¨è®¾è®¡
7. å‘é‡æ“ä½œVHDL
8. ç”µè·¯ç®€åŒ–åˆ†æ
9. è«å°”æ–¯ç ç¼–ç å™¨
