Timing Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 20:58:25 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


-----------------------------------------------------
SUMMARY

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.259
Operating Conditions:       BEST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           0.398
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.715
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_conet_interf/endpck:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               CAEN_LINK_instance/I_conet_interf/token:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               EPCS_Demo_instance/CCC_0/GL0
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
Worst Slack (ns):           39.323
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/CCC_0/GL1
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           19.664
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
Required Period (ns):       200.000
Required Frequency (MHz):   5.000
Worst Slack (ns):           1.724
Operating Conditions:       BEST

Clock Domain:               EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           17.402
Operating Conditions:       WORST

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               vme_int_instance/DS:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DCLK0
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           1.456
Operating Conditions:       WORST

Clock Domain:               tx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -3.520
Operating Conditions:       WORST

Clock Domain:               rx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.929
Operating Conditions:       WORST

Clock Domain:               FPGACK40
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           -2.065
Operating Conditions:       WORST

                            Input to Output
Max Delay (ns):             15.366

END SUMMARY
-----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  Delay (ns):              0.588
  Slack (ns):              2.935
  Arrival (ns):            6.214
  Required (ns):           9.149
  Setup (ns):              0.254
  Minimum Period (ns):     2.130
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[5]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[5]:D
  Delay (ns):              0.589
  Slack (ns):              2.939
  Arrival (ns):            6.209
  Required (ns):           9.148
  Setup (ns):              0.254
  Minimum Period (ns):     2.122
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:D
  Delay (ns):              0.592
  Slack (ns):              2.941
  Arrival (ns):            6.217
  Required (ns):           9.158
  Setup (ns):              0.254
  Minimum Period (ns):     2.118
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
  Delay (ns):              0.594
  Slack (ns):              2.947
  Arrival (ns):            6.211
  Required (ns):           9.158
  Setup (ns):              0.254
  Minimum Period (ns):     2.106
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[6]:D
  Delay (ns):              0.483
  Slack (ns):              3.027
  Arrival (ns):            6.123
  Required (ns):           9.150
  Setup (ns):              0.254
  Minimum Period (ns):     1.946
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  data required time                                  9.149
  data arrival time                          -        6.214
  slack                                               2.935
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (f)
               +     3.872          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.872                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (r)
               +     0.384          cell: ADLIB:GBM
  4.256                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (r)
               +     0.580          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.836                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9:An (r)
               +     0.248          cell: ADLIB:RGB
  5.084                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9:YL (f)
               +     0.542          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9_rgbl_net_1
  5.626                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.713                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:Q (r)
               +     0.501          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]
  6.214                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D (r)
                                    
  6.214                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  7.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  7.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.595          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  8.587                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  8.904                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8:YL (r)
               +     0.499          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8_rgbl_net_1
  9.403                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.149                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
                                    
  9.149                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[7]:ALn
  Delay (ns):              2.194
  Slack (ns):              5.437
  Arrival (ns):            7.600
  Required (ns):          13.037
  Recovery (ns):           0.353
  Minimum Period (ns):     2.563
  Skew (ns):               0.016
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/buf_data[9]:ALn
  Delay (ns):              2.194
  Slack (ns):              5.437
  Arrival (ns):            7.600
  Required (ns):          13.037
  Recovery (ns):           0.353
  Minimum Period (ns):     2.563
  Skew (ns):               0.016
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[9]:ALn
  Delay (ns):              2.194
  Slack (ns):              5.448
  Arrival (ns):            7.600
  Required (ns):          13.048
  Recovery (ns):           0.353
  Minimum Period (ns):     2.552
  Skew (ns):               0.005
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/buf_data[18]:ALn
  Delay (ns):              2.194
  Slack (ns):              5.448
  Arrival (ns):            7.600
  Required (ns):          13.048
  Recovery (ns):           0.353
  Minimum Period (ns):     2.552
  Skew (ns):               0.005
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/buf_data[17]:ALn
  Delay (ns):              2.194
  Slack (ns):              5.448
  Arrival (ns):            7.600
  Required (ns):          13.048
  Recovery (ns):           0.353
  Minimum Period (ns):     2.552
  Skew (ns):               0.005
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[7]:ALn
  data required time                                 13.037
  data arrival time                          -        7.600
  slack                                               5.437
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.587          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.579                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3:An (f)
               +     0.317          cell: ADLIB:RGB
  4.896                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3:YL (r)
               +     0.510          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3_rgbl_net_1
  5.406                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.493                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:Q (r)
               +     0.319          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]
  5.812                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:B (r)
               +     0.100          cell: ADLIB:CFG2
  5.912                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:Y (f)
               +     1.688          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0
  7.600                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[7]:ALn (r)
                                    
  7.600                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  11.618                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  11.992                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.591          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  12.583                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB5:An (f)
               +     0.317          cell: ADLIB:RGB
  12.900                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB5:YL (r)
               +     0.490          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB5_rgbl_net_1
  13.390                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[7]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.037                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[7]:ALn
                                    
  13.037                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              2.844
  Slack (ns):              8.308
  Arrival (ns):            3.214
  Required (ns):          11.522
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              2.829
  Slack (ns):              8.323
  Arrival (ns):            3.199
  Required (ns):          11.522
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              2.803
  Slack (ns):              8.357
  Arrival (ns):            3.165
  Required (ns):          11.522
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count1[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              2.762
  Slack (ns):              8.395
  Arrival (ns):            3.127
  Required (ns):          11.522
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count1[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              2.756
  Slack (ns):              8.401
  Arrival (ns):            3.121
  Required (ns):          11.522
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  data required time                                 11.522
  data arrival time                          -        3.214
  slack                                               8.308
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.370          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.370                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  0.444                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]:Q (f)
               +     0.363          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]
  0.807                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un52_aligned_int_3_0:C (f)
               +     0.217          cell: ADLIB:CFG4
  1.024                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un52_aligned_int_3_0:Y (r)
               +     0.139          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un52_aligned_int_3_0
  1.163                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11:C (r)
               +     0.186          cell: ADLIB:CFG4
  1.349                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hotlto11:Y (r)
               +     0.622          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un30_count_hot_i
  1.971                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un16_count_hotlto11_RNIDS141:B (r)
               +     0.110          cell: ADLIB:CFG4
  2.081                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un16_count_hotlto11_RNIDS141:Y (r)
               +     0.155          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/g0_7_6
  2.236                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un16_count_hotlto11_RNI0M537:B (r)
               +     0.110          cell: ADLIB:CFG4
  2.346                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un16_count_hotlto11_RNI0M537:Y (r)
               +     0.518          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/N_778
  2.864                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0_RNO[1]:B (r)
               +     0.186          cell: ADLIB:CFG4
  3.050                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0_RNO[1]:Y (r)
               +     0.063          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0_RNO[1]
  3.113                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0[1]:D (r)
               +     0.051          cell: ADLIB:CFG4
  3.164                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9_0_0[1]:Y (r)
               +     0.050          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE_9[1]
  3.214                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D (r)
                                    
  3.214                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  10.500                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  10.757                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.404          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  11.161                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.380                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB1:YL (r)
               +     0.343          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB1_rgbl_net_1
  11.723                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  11.522                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
                                    
  11.522                       data required time


Operating Conditions : BEST

END SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.329
  Slack (ns):              1.259
  Arrival (ns):            3.251
  Required (ns):           4.510
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.329
  Slack (ns):              1.264
  Arrival (ns):            3.245
  Required (ns):           4.509
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.320
  Slack (ns):              1.274
  Arrival (ns):            3.242
  Required (ns):           4.516
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.323
  Slack (ns):              1.283
  Arrival (ns):            3.239
  Required (ns):           4.522
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.325
  Slack (ns):              1.307
  Arrival (ns):            3.219
  Required (ns):           4.526
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  data required time                                  4.510
  data arrival time                          -        3.251
  slack                                               1.259
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.417          net: fpgack40_buf/U_GB_YWn
  2.342                        fpgack40_buf/U_GB_RGB1_RGB82:An (f)
               +     0.219          cell: ADLIB:RGB
  2.561                        fpgack40_buf/U_GB_RGB1_RGB82:YL (r)
               +     0.361          net: fpgack40_buf/U_GB_RGB1_RGB82_rgbl_net_1
  2.922                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.982                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:Q (r)
               +     0.269          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]
  3.251                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D (r)
                                    
  3.251                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.500                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  3.757                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.404          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.161                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  4.380                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0:YL (r)
               +     0.331          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB0_rgbl_net_1
  4.711                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.510                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
                                    
  4.510                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              0.948
  Slack (ns):              0.398
  Arrival (ns):            5.890
  Required (ns):           6.288
  Setup (ns):              1.712
  Minimum Period (ns):     7.602
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              0.931
  Slack (ns):              0.427
  Arrival (ns):            5.873
  Required (ns):           6.300
  Setup (ns):              1.700
  Minimum Period (ns):     7.573
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              0.925
  Slack (ns):              0.444
  Arrival (ns):            5.867
  Required (ns):           6.311
  Setup (ns):              1.689
  Minimum Period (ns):     7.556
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              0.947
  Slack (ns):              0.458
  Arrival (ns):            5.889
  Required (ns):           6.347
  Setup (ns):              1.653
  Minimum Period (ns):     7.542
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D
  Delay (ns):              1.041
  Slack (ns):              6.676
  Arrival (ns):            5.998
  Required (ns):          12.674
  Setup (ns):              0.254
  Minimum Period (ns):     1.324
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  data required time                                  6.288
  data arrival time                          -        5.890
  slack                                               0.398
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     3.183          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  3.183                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.374          cell: ADLIB:GBM
  3.557                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.586          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  4.143                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  4.460                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1_RGB0:YL (r)
               +     0.482          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1_RGB0_rgbl_net_1
  4.942                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.050                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:Q (f)
               +     0.420          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2_txdout[0]
  5.470                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  5.694                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:IPB (f)
               +     0.196          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXDATA_net[9]
  5.890                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9] (f)
                                    
  5.890                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               -     1.712          Library setup time: ADLIB:SERDESIF_075_IP
  6.288                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
                                    
  6.288                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  Delay (ns):              1.759
  Slack (ns):              9.371
  Arrival (ns):            1.759
  Required (ns):          11.130
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.371
  Skew (ns):              -3.410
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  Delay (ns):              1.400
  Slack (ns):              9.721
  Arrival (ns):            1.400
  Required (ns):          11.121
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.721
  Skew (ns):              -3.401
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  data required time                                 11.130
  data arrival time                          -        1.759
  slack                                               9.371
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     0.783          cell: ADLIB:SERDESIF_075_IP
  0.783                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXRSTN[0] (r)
               +     0.976          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_2_TX_RESET_N
  1.759                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn (r)
                                    
  1.759                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     2.199          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  10.199                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.257          cell: ADLIB:GBM
  10.456                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.398          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  10.854                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.073                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.337          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  11.410                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  11.130                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
                                    
  11.130                       data required time


Operating Conditions : BEST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  Delay (ns):              1.115
  Slack (ns):             -0.715
  Arrival (ns):            6.615
  Required (ns):           5.900
  Setup (ns):              2.100
  Minimum Period (ns):     8.715
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]
  Delay (ns):              1.094
  Slack (ns):             -0.683
  Arrival (ns):            6.605
  Required (ns):           5.922
  Setup (ns):              2.078
  Minimum Period (ns):     8.683
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[7]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[39]
  Delay (ns):              1.120
  Slack (ns):             -0.593
  Arrival (ns):            6.610
  Required (ns):           6.017
  Setup (ns):              1.983
  Minimum Period (ns):     8.593
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  Delay (ns):              0.929
  Slack (ns):             -0.579
  Arrival (ns):            6.428
  Required (ns):           5.849
  Setup (ns):              2.151
  Minimum Period (ns):     8.579
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[1]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[33]
  Delay (ns):              0.938
  Slack (ns):             -0.512
  Arrival (ns):            6.449
  Required (ns):           5.937
  Setup (ns):              2.063
  Minimum Period (ns):     8.512
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  data required time                                  5.900
  data arrival time                          -        6.615
  slack                                              -0.715
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.586          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.653                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB11:An (f)
               +     0.317          cell: ADLIB:RGB
  4.970                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB11:YL (r)
               +     0.530          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB11_rgbl_net_1
  5.500                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.587                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:Q (r)
               +     0.594          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0_txdout[6]
  6.181                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_126:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  6.375                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_126:IPA (r)
               +     0.240          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/M_RDATA_HRDATA_net[38]
  6.615                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38] (r)
                                    
  6.615                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               -     2.100          Library setup time: ADLIB:SERDESIF_075_IP
  5.900                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
                                    
  5.900                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[1]:ALn
  Delay (ns):              1.843
  Slack (ns):              5.781
  Arrival (ns):            7.333
  Required (ns):          13.114
  Recovery (ns):           0.353
  Minimum Period (ns):     2.219
  Skew (ns):               0.023
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[0]:ALn
  Delay (ns):              1.843
  Slack (ns):              5.781
  Arrival (ns):            7.333
  Required (ns):          13.114
  Recovery (ns):           0.353
  Minimum Period (ns):     2.219
  Skew (ns):               0.023
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/SEL_R1[0]:ALn
  Delay (ns):              1.843
  Slack (ns):              5.781
  Arrival (ns):            7.333
  Required (ns):          13.114
  Recovery (ns):           0.353
  Minimum Period (ns):     2.219
  Skew (ns):               0.023
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/SEL_R1[2]:ALn
  Delay (ns):              1.843
  Slack (ns):              5.789
  Arrival (ns):            7.333
  Required (ns):          13.122
  Recovery (ns):           0.353
  Minimum Period (ns):     2.211
  Skew (ns):               0.015
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/SEL_R1[1]:ALn
  Delay (ns):              1.843
  Slack (ns):              5.790
  Arrival (ns):            7.333
  Required (ns):          13.123
  Recovery (ns):           0.353
  Minimum Period (ns):     2.210
  Skew (ns):               0.014
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[1]:ALn
  data required time                                 13.114
  data arrival time                          -        7.333
  slack                                               5.781
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.582          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.649                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  4.966                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8:YL (r)
               +     0.524          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8_rgbl_net_1
  5.490                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.577                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:Q (r)
               +     0.319          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]
  5.896                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:B (r)
               +     0.074          cell: ADLIB:CFG2
  5.970                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:Y (r)
               +     1.363          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n
  7.333                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[1]:ALn (r)
                                    
  7.333                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  11.693                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  12.067                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.585          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  12.652                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7:An (f)
               +     0.317          cell: ADLIB:RGB
  12.969                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7:YL (r)
               +     0.498          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7_rgbl_net_1
  13.467                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.114                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[1]:ALn
                                    
  13.114                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[0]:D
  Delay (ns):              0.670
  Slack (ns):             10.563
  Arrival (ns):            1.016
  Required (ns):          11.579
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[2]:D
  Delay (ns):              0.558
  Slack (ns):             10.663
  Arrival (ns):            0.908
  Required (ns):          11.571
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[3]:D
  Delay (ns):              0.549
  Slack (ns):             10.680
  Arrival (ns):            0.899
  Required (ns):          11.579
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[1]:D
  Delay (ns):              0.530
  Slack (ns):             10.690
  Arrival (ns):            0.880
  Required (ns):          11.570
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:D
  Delay (ns):              0.327
  Slack (ns):             10.885
  Arrival (ns):            0.667
  Required (ns):          11.552
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[0]:D
  data required time                                 11.579
  data arrival time                          -        1.016
  slack                                              10.563
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.346          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.346                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  0.406                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:Q (r)
               +     0.450          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray_sync[0]
  0.856                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1[0]:B (r)
               +     0.110          cell: ADLIB:CFG2
  0.966                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1[0]:Y (r)
               +     0.050          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync[0]
  1.016                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[0]:D (r)
                                    
  1.016                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  10.551                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  10.808                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.389          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  11.197                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.416                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1:YL (r)
               +     0.364          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB1_rgbl_net_1
  11.780                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  11.579                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[0]:D
                                    
  11.579                       data required time


Operating Conditions : BEST

END SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              0.557
  Slack (ns):              1.071
  Arrival (ns):            3.478
  Required (ns):           4.549
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.329
  Slack (ns):              1.314
  Arrival (ns):            3.242
  Required (ns):           4.556
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.323
  Slack (ns):              1.319
  Arrival (ns):            3.237
  Required (ns):           4.556
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.320
  Slack (ns):              1.322
  Arrival (ns):            3.234
  Required (ns):           4.556
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.321
  Slack (ns):              1.333
  Arrival (ns):            3.213
  Required (ns):           4.546
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To: CAEN_LINK_instance/I_conet_interf/inc[0]:D
  data required time                                  4.549
  data arrival time                          -        3.478
  slack                                               1.071
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.416          net: fpgack40_buf/U_GB_YWn
  2.341                        fpgack40_buf/U_GB_RGB1_RGB81:An (f)
               +     0.219          cell: ADLIB:RGB
  2.560                        fpgack40_buf/U_GB_RGB1_RGB81:YL (r)
               +     0.361          net: fpgack40_buf/U_GB_RGB1_RGB81_rgbl_net_1
  2.921                        CAEN_LINK_instance/I_conet_interf/pckw:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.981                        CAEN_LINK_instance/I_conet_interf/pckw:Q (r)
               +     0.497          net: CAEN_LINK_instance/I_conet_interf/pckw
  3.478                        CAEN_LINK_instance/I_conet_interf/inc[0]:D (r)
                                    
  3.478                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.551                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  3.808                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.396          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.204                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3:An (f)
               +     0.219          cell: ADLIB:RGB
  4.423                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3:YL (r)
               +     0.327          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3_rgbl_net_1
  4.750                        CAEN_LINK_instance/I_conet_interf/inc[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.549                        CAEN_LINK_instance/I_conet_interf/inc[0]:D
                                    
  4.549                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/endpck:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/Q_arst0_i_rs:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/token:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/toksr:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL0

SET Register to Register

Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[13]:D
  Delay (ns):             10.410
  Slack (ns):             39.323
  Arrival (ns):           17.652
  Required (ns):          56.975
  Setup (ns):              0.254
  Minimum Period (ns):    10.677
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             10.392
  Slack (ns):             39.341
  Arrival (ns):           17.634
  Required (ns):          56.975
  Setup (ns):              0.254
  Minimum Period (ns):    10.659
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[12]:D
  Delay (ns):             10.348
  Slack (ns):             39.396
  Arrival (ns):           17.590
  Required (ns):          56.986
  Setup (ns):              0.254
  Minimum Period (ns):    10.604
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D
  Delay (ns):             10.318
  Slack (ns):             39.426
  Arrival (ns):           17.560
  Required (ns):          56.986
  Setup (ns):              0.254
  Minimum Period (ns):    10.574
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[11]:D
  Delay (ns):             10.274
  Slack (ns):             39.459
  Arrival (ns):           17.516
  Required (ns):          56.975
  Setup (ns):              0.254
  Minimum Period (ns):    10.541
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/bytecount[13]:D
  data required time                                 56.975
  data arrival time                          -       17.652
  slack                                              39.323
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.625          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.425                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB5:An (f)
               +     0.316          cell: ADLIB:RGB
  6.741                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB5:YR (r)
               +     0.501          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1
  7.242                        EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.350                        EPCS_Demo_instance/ConfigMaster_0/state[18]:Q (f)
               +     1.053          net: EPCS_Demo_instance/ConfigMaster_0/state_dup[18]
  8.403                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_3_0[2]:D (f)
               +     0.315          cell: ADLIB:CFG4
  8.718                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_3_0[2]:Y (r)
               +     0.224          net: EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_3[2]
  8.942                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[2]:B (r)
               +     0.158          cell: ADLIB:CFG4
  9.100                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[2]:Y (r)
               +     1.267          net: EPCS_Demo_instance/ConfigMaster_0/N_444
  10.367                       EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0:A (r)
               +     0.270          cell: ADLIB:CFG4
  10.637                       EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0:Y (r)
               +     0.311          net: EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0
  10.948                       EPCS_Demo_instance/ConfigMaster_0/d_state102:C (r)
               +     0.270          cell: ADLIB:CFG4
  11.218                       EPCS_Demo_instance/ConfigMaster_0/d_state102:Y (r)
               +     0.726          net: EPCS_Demo_instance/ConfigMaster_0/d_state102
  11.944                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:A (r)
               +     0.202          cell: ADLIB:CFG4
  12.146                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:Y (r)
               +     0.571          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1
  12.717                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:B (r)
               +     0.257          cell: ADLIB:ARI1_CC
  12.974                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:P (f)
               +     0.000          net: NET_CC_CONFIG4121
  12.974                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:P[1] (f)
               +     0.716          cell: ADLIB:CC_CONFIG
  13.690                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:CC[7] (f)
               +     0.000          net: NET_CC_CONFIG4141
  13.690                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNIRM6K7[6]:CC (f)
               +     0.073          cell: ADLIB:ARI1_CC
  13.763                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNIRM6K7[6]:S (f)
               +     0.826          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1Z[6]
  14.589                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI6NC631[6]:D (f)
               +     0.433          cell: ADLIB:ARI1_CC
  15.022                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI6NC631[6]:UB (r)
               +     0.000          net: NET_CC_CONFIG4253
  15.022                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:UB[10] (r)
               +     0.401          cell: ADLIB:CC_CONFIG
  15.423                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:CO (f)
               +     0.000          net: CI_TO_CO4236
  15.423                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CI (f)
               +     0.116          cell: ADLIB:CC_CONFIG
  15.539                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CC[0] (f)
               +     0.000          net: NET_CC_CONFIG4260
  15.539                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIOB0LN1[8]:CC (f)
               +     0.073          cell: ADLIB:ARI1_CC
  15.612                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIOB0LN1[8]:S (f)
               +     0.832          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m2[8]
  16.444                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNILC4FG6[8]:D (f)
               +     0.407          cell: ADLIB:ARI1_CC
  16.851                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNILC4FG6[8]:UB (r)
               +     0.000          net: NET_CC_CONFIG377
  16.851                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_0:UB[9] (r)
               +     0.415          cell: ADLIB:CC_CONFIG
  17.266                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_0:CO (f)
               +     0.000          net: CI_TO_CO357
  17.266                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:CI (f)
               +     0.252          cell: ADLIB:CC_CONFIG
  17.518                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:CC[2] (f)
               +     0.000          net: NET_CC_CONFIG393
  17.518                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI0KQBKL[13]:CC (f)
               +     0.056          cell: ADLIB:ARI1_CC
  17.574                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI0KQBKL[13]:S (r)
               +     0.078          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m3[13]
  17.652                       EPCS_Demo_instance/ConfigMaster_0/bytecount[13]:D (r)
                                    
  17.652                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.625          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.425                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB2:An (f)
               +     0.316          cell: ADLIB:RGB
  56.741                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB2:YR (r)
               +     0.488          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1
  57.229                       EPCS_Demo_instance/ConfigMaster_0/bytecount[13]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  56.975                       EPCS_Demo_instance/ConfigMaster_0/bytecount[13]:D
                                    
  56.975                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn
  Delay (ns):              2.972
  Slack (ns):             46.608
  Arrival (ns):           10.234
  Required (ns):          56.842
  Recovery (ns):           0.353
  Minimum Period (ns):     3.392
  Skew (ns):               0.067
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_q1:ALn
  Delay (ns):              2.972
  Slack (ns):             46.618
  Arrival (ns):           10.234
  Required (ns):          56.852
  Recovery (ns):           0.353
  Minimum Period (ns):     3.382
  Skew (ns):               0.057
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/mask[19]:ALn
  Delay (ns):              2.696
  Slack (ns):             46.931
  Arrival (ns):            9.967
  Required (ns):          56.898
  Recovery (ns):           0.353
  Minimum Period (ns):     3.069
  Skew (ns):               0.020
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/expected[7]:ALn
  Delay (ns):              2.704
  Slack (ns):             46.931
  Arrival (ns):            9.975
  Required (ns):          56.906
  Recovery (ns):           0.353
  Minimum Period (ns):     3.069
  Skew (ns):               0.012
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/expected[23]:ALn
  Delay (ns):              2.696
  Slack (ns):             46.931
  Arrival (ns):            9.967
  Required (ns):          56.898
  Recovery (ns):           0.353
  Minimum Period (ns):     3.069
  Skew (ns):               0.020
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK
  To: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn
  data required time                                 56.842
  data arrival time                          -       10.234
  slack                                              46.608
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.629          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.429                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.316          cell: ADLIB:RGB
  6.745                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.517          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  7.262                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.092          cell: ADLIB:SLE
  7.354                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:Q (r)
               +     0.325          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int
  7.679                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n:A (r)
               +     0.072          cell: ADLIB:CFG2
  7.751                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n:Y (r)
               +     2.483          net: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_i
  10.234                       EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn (r)
                                    
  10.234                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.578          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.378                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB11:An (f)
               +     0.317          cell: ADLIB:RGB
  56.695                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB11:YL (r)
               +     0.500          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB11_rgbl_net_1
  57.195                       EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  56.842                       EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn
                                    
  56.842                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL1

SET Register to Register

Path 1
  From: clock_counter[1]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.740
  Slack (ns):             21.972
  Arrival (ns):            9.617
  Required (ns):          31.589
  Setup (ns):              0.254
  Minimum Period (ns):     3.028
  Operating Conditions:    WORST

Path 2
  From: clock_counter[5]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.738
  Slack (ns):             21.975
  Arrival (ns):            9.614
  Required (ns):          31.589
  Setup (ns):              0.254
  Minimum Period (ns):     3.025
  Operating Conditions:    WORST

Path 3
  From: clock_counter[8]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.594
  Slack (ns):             22.130
  Arrival (ns):            9.459
  Required (ns):          31.589
  Setup (ns):              0.254
  Minimum Period (ns):     2.870
  Operating Conditions:    WORST

Path 4
  From: clock_counter[4]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.542
  Slack (ns):             22.181
  Arrival (ns):            9.408
  Required (ns):          31.589
  Setup (ns):              0.254
  Minimum Period (ns):     2.819
  Operating Conditions:    WORST

Path 5
  From: clock_counter[6]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.520
  Slack (ns):             22.203
  Arrival (ns):            9.386
  Required (ns):          31.589
  Setup (ns):              0.254
  Minimum Period (ns):     2.797
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_counter[1]:CLK
  To: state_clock[0]:D
  data required time                                 31.589
  data arrival time                          -        9.617
  slack                                              21.972
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.556          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.028                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  6.345                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.532          net: clk40
  6.877                        clock_counter[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.985                        clock_counter[1]:Q (f)
               +     0.678          net: clock_counter[1]
  7.663                        state_clock_ns_1_0_.m15_e_8:D (f)
               +     0.287          cell: ADLIB:CFG4
  7.950                        state_clock_ns_1_0_.m15_e_8:Y (f)
               +     0.224          net: state_clock_ns_1_0_.m15_e_8
  8.174                        state_clock_ns_1_0_.m15_e:D (f)
               +     0.164          cell: ADLIB:CFG4
  8.338                        state_clock_ns_1_0_.m15_e:Y (f)
               +     0.691          net: state_clock_ns_1_0_.N_43_mux
  9.029                        state_clock_ns_1_0_.m17:A (f)
               +     0.221          cell: ADLIB:CFG3
  9.250                        state_clock_ns_1_0_.m17:Y (r)
               +     0.219          net: state_clock_ns_1_0_.N_44_mux
  9.469                        state_clock_ns_1_0_.m24:D (r)
               +     0.074          cell: ADLIB:CFG4
  9.543                        state_clock_ns_1_0_.m24:Y (r)
               +     0.074          net: state_clock_ns[0]
  9.617                        state_clock[0]:D (r)
                                    
  9.617                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  29.835                       
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.294                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  30.472                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.554          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  31.026                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  31.343                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.500          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  31.843                       state_clock[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.589                       state_clock[0]:D
                                    
  31.589                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: lvCLKLOS
  To:   state_clock[1]:D
  Delay (ns):              7.189
  Arrival (ns):            7.189
  Setup (ns):              0.254
  External Setup (ns):     0.800
  Operating Conditions:    WORST

Path 2
  From: lvCLKLOS
  To:   state_clock[0]:D
  Delay (ns):              7.026
  Arrival (ns):            7.026
  Setup (ns):              0.254
  External Setup (ns):     0.628
  Operating Conditions:    WORST

Path 3
  From: lvCLKLOS
  To:   clock_selection[0]:D
  Delay (ns):              6.906
  Arrival (ns):            6.906
  Setup (ns):              0.254
  External Setup (ns):     0.517
  Operating Conditions:    WORST

Path 4
  From: lvCLKLOS
  To:   clock_selection[1]:D
  Delay (ns):              4.152
  Arrival (ns):            4.152
  Setup (ns):              0.201
  External Setup (ns):    -0.234
  Operating Conditions:     BEST


Expanded Path 1
  From: lvCLKLOS
  To: state_clock[1]:D
  data required time                                    N/C
  data arrival time                          -        7.189
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        lvCLKLOS (f)
               +     0.000          net: lvCLKLOS
  0.000                        lvCLKLOS_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  1.916                        lvCLKLOS_ibuf/U0/U_IOPAD:Y (f)
               +     0.032          net: lvCLKLOS_ibuf/U0/YIN1
  1.948                        lvCLKLOS_ibuf/U0/U_IOINFF:A (f)
               +     0.104          cell: ADLIB:IOINFF_BYPASS
  2.052                        lvCLKLOS_ibuf/U0/U_IOINFF:Y (f)
               +     3.850          net: lvCLKLOS_0
  5.902                        state_clock_ns_1_0_.m22_1_0:B (f)
               +     0.328          cell: ADLIB:CFG3
  6.230                        state_clock_ns_1_0_.m22_1_0:Y (r)
               +     0.220          net: state_clock_ns_1_0_.m22_1_0
  6.450                        state_clock_ns_1_0_.m22:C (r)
               +     0.074          cell: ADLIB:CFG3
  6.524                        state_clock_ns_1_0_.m22:Y (r)
               +     0.308          net: state_clock_ns_1_0_.N_31_mux
  6.832                        state_clock_ns_1_0_.m26:C (r)
               +     0.282          cell: ADLIB:CFG4
  7.114                        state_clock_ns_1_0_.m26:Y (r)
               +     0.075          net: state_clock_ns[1]
  7.189                        state_clock[1]:D (r)
                                    
  7.189                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  N/C                          
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.537          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.307          cell: ADLIB:RGB
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.491          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  N/C                          state_clock[1]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          state_clock[1]:D


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: clock_selection[0]:CLK
  To:   CLK_SEL1
  Delay (ns):              8.297
  Arrival (ns):           15.146
  Clock to Out (ns):      15.146
  Operating Conditions:    WORST

Path 2
  From: clock_selection[1]:CLK
  To:   CLK_SEL2
  Delay (ns):              8.245
  Arrival (ns):           15.094
  Clock to Out (ns):      15.094
  Operating Conditions:    WORST

Path 3
  From: clock_selection[0]:CLK
  To:   CLKLEDR
  Delay (ns):              7.027
  Arrival (ns):           13.876
  Clock to Out (ns):      13.876
  Operating Conditions:    WORST

Path 4
  From: clock_selection[1]:CLK
  To:   CLKLEDG
  Delay (ns):              6.928
  Arrival (ns):           13.777
  Clock to Out (ns):      13.777
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[0]:CLK
  To: CLK_SEL1
  data required time                                    N/C
  data arrival time                          -       15.146
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.554          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.026                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  6.343                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.506          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  6.849                        clock_selection[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.957                        clock_selection[0]:Q (f)
               +     5.376          net: CLKLEDR_c
  12.333                       CLK_SEL1_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  12.663                       CLK_SEL1_obuf/U0/U_IOOUTFF:Y (f)
               +     0.113          net: CLK_SEL1_obuf/U0/DOUT
  12.776                       CLK_SEL1_obuf/U0/U_IOPAD:D (f)
               +     2.370          cell: ADLIB:IOPAD_TRI
  15.146                       CLK_SEL1_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: CLK_SEL1
  15.146                       CLK_SEL1 (f)
                                    
  15.146                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  N/C                          
                                    
  N/C                          CLK_SEL1 (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              1.099
  Slack (ns):             25.473
  Arrival (ns):            4.044
  Required (ns):          29.517
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[1]:D
  Delay (ns):              1.090
  Slack (ns):             25.490
  Arrival (ns):            4.027
  Required (ns):          29.517
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              0.978
  Slack (ns):             25.608
  Arrival (ns):            3.915
  Required (ns):          29.523
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: vme_int_instance/regs.clocksel[2]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.611
  Slack (ns):             25.961
  Arrival (ns):            3.556
  Required (ns):          29.517
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[1]:D
  Delay (ns):              0.533
  Slack (ns):             26.039
  Arrival (ns):            3.478
  Required (ns):          29.517
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: vme_int_instance/regs.clocksel[1]:CLK
  To: clock_selection[0]:D
  data required time                                 29.517
  data arrival time                          -        4.044
  slack                                              25.473
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YEn (f)
               +     0.424          net: fpgack40_buf/U_GB_YWn_GEast
  2.349                        fpgack40_buf/U_GB_RGB1_RGB49:An (f)
               +     0.219          cell: ADLIB:RGB
  2.568                        fpgack40_buf/U_GB_RGB1_RGB49:YL (r)
               +     0.377          net: fpgack40_buf/U_GB_RGB1_RGB49_rgbl_net_1
  2.945                        vme_int_instance/regs.clocksel[1]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  3.019                        vme_int_instance/regs.clocksel[1]:Q (f)
               +     0.358          net: regs.clocksel[1]
  3.377                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/clock_selection_process.un29_state_clock:A (f)
               +     0.060          cell: ADLIB:CFG2
  3.437                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/clock_selection_process.un29_state_clock:Y (f)
               +     0.332          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un29_state_clock
  3.769                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un1_state_clock_1:C (f)
               +     0.223          cell: ADLIB:CFG4
  3.992                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un1_state_clock_1:Y (r)
               +     0.052          net: un1_state_clock_1
  4.044                        clock_selection[0]:D (r)
                                    
  4.044                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.341          Clock generation
  28.341                       
               +     0.317          net: EPCS_Demo_instance/CCC_0/GL1_net
  28.658                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.122          cell: ADLIB:GBM
  28.780                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.380          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  29.160                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  29.379                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.339          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  29.718                       clock_selection[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  29.517                       clock_selection[0]:D
                                    
  29.517                       data required time


Operating Conditions : BEST

END SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: GBTX_RXRDY
  To:   state_clock[1]:D
  Delay (ns):              7.805
  Slack (ns):             19.664
  Arrival (ns):           11.805
  Required (ns):          31.469
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   state_clock[0]:D
  Delay (ns):              7.635
  Slack (ns):             19.843
  Arrival (ns):           11.635
  Required (ns):          31.478
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   clock_selection[0]:D
  Delay (ns):              6.910
  Slack (ns):             20.479
  Arrival (ns):           10.910
  Required (ns):          31.389
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: state_clock[1]:D
  data required time                                 31.469
  data arrival time                          -       11.805
  slack                                              19.664
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     4.459          net: GBTX_RXRDY_0
  10.614                       state_clock_ns_1_0_.m22_1_0:A (f)
               +     0.209          cell: ADLIB:CFG3
  10.823                       state_clock_ns_1_0_.m22_1_0:Y (f)
               +     0.221          net: state_clock_ns_1_0_.m22_1_0
  11.044                       state_clock_ns_1_0_.m22:C (f)
               +     0.087          cell: ADLIB:CFG3
  11.131                       state_clock_ns_1_0_.m22:Y (f)
               +     0.302          net: state_clock_ns_1_0_.N_31_mux
  11.433                       state_clock_ns_1_0_.m26:C (f)
               +     0.296          cell: ADLIB:CFG4
  11.729                       state_clock_ns_1_0_.m26:Y (f)
               +     0.076          net: state_clock_ns[1]
  11.805                       state_clock[1]:D (f)
                                    
  11.805                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  29.690                       
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.135                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  30.308                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.537          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  30.845                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.307          cell: ADLIB:RGB
  31.152                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.491          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  31.643                       state_clock[1]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  31.469                       state_clock[1]:D
                                    
  31.469                       data required time


Operating Conditions : WORST

END SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

Clock Domain EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              1.834
  Slack (ns):              1.724
  Arrival (ns):            1.834
  Required (ns):           3.558
  Setup (ns):              0.245
  Minimum Period (ns):    -1.724
  Operating Conditions:     BEST

Path 2
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              1.444
  Slack (ns):              2.158
  Arrival (ns):            1.444
  Required (ns):           3.602
  Setup (ns):              0.201
  Minimum Period (ns):    -2.158
  Operating Conditions:     BEST

Path 3
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):              7.135
  Slack (ns):             90.332
  Arrival (ns):           12.785
  Required (ns):         103.117
  Setup (ns):              2.663
  Minimum Period (ns):    19.336
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORECONFIGP_0/SDIF0_PENABLE_0:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):              6.963
  Slack (ns):             92.460
  Arrival (ns):           12.605
  Required (ns):         105.065
  Setup (ns):              0.715
  Minimum Period (ns):    15.080
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:D
  Delay (ns):              6.880
  Slack (ns):             92.714
  Arrival (ns):           12.530
  Required (ns):         105.244
  Setup (ns):              0.254
  Minimum Period (ns):    14.572
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To: EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  data required time                                  3.558
  data arrival time                          -        1.834
  slack                                               1.724
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     0.587          cell: ADLIB:MSS_075_IP
  0.587                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PENABLE (r)
               +     0.527          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_TMP_0_FIC_2_APB_MASTER_PENABLE
  1.114                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:A (r)
               +     0.098          cell: ADLIB:CFG2
  1.212                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y (f)
               +     0.067          net: EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel_i_0
  1.279                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:A (f)
               +     0.060          cell: ADLIB:CFG3
  1.339                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:Y (f)
               +     0.065          net: EPCS_Demo_instance/CORECONFIGP_0/N_41
  1.404                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:B (f)
               +     0.060          cell: ADLIB:CFG3
  1.464                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:Y (f)
               +     0.370          net: EPCS_Demo_instance/CORECONFIGP_0/N_40_i
  1.834                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN (f)
                                    
  1.834                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     2.543          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  2.543                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.257          cell: ADLIB:GBM
  2.800                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.422          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  3.222                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.218          cell: ADLIB:RGB
  3.440                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.363          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  3.803                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK (r)
               -     0.245          Library setup time: ADLIB:SLE
  3.558                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
                                    
  3.558                        data required time


Operating Conditions : BEST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  Delay (ns):              1.227
  Slack (ns):            198.414
  Arrival (ns):            6.744
  Required (ns):         205.158
  Recovery (ns):           0.353
  Minimum Period (ns):     1.586
  Skew (ns):               0.006
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  Delay (ns):              1.226
  Slack (ns):            198.414
  Arrival (ns):            6.743
  Required (ns):         205.157
  Recovery (ns):           0.353
  Minimum Period (ns):     1.586
  Skew (ns):               0.007
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To: EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  data required time                                205.158
  data arrival time                          -        6.744
  slack                                             198.414
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  3.680                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  4.054                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.615          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  4.669                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.985                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.532          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  5.517                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.625                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:Q (f)
               +     0.444          net: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1_0
  6.069                        EPCS_Demo_instance/CORECONFIGP_0/state_4:A (f)
               +     0.147          cell: ADLIB:CFG2
  6.216                        EPCS_Demo_instance/CORECONFIGP_0/state_4:Y (r)
               +     0.528          net: EPCS_Demo_instance/CORECONFIGP_0/N_26_i
  6.744                        EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn (r)
                                    
  6.744                        data arrival time
  ________________________________________________________
  Data required time calculation
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  203.680                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  204.054                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.615          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  204.669                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  204.985                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.526          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  205.511                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  205.158                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
                                    
  205.158                      data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[3]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.264
  Slack (ns):             17.402
  Arrival (ns):           10.876
  Required (ns):          28.278
  Setup (ns):              0.308
  Minimum Period (ns):     2.598
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[7]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.090
  Slack (ns):             17.575
  Arrival (ns):           10.703
  Required (ns):          28.278
  Setup (ns):              0.308
  Minimum Period (ns):     2.425
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.008
  Slack (ns):             17.657
  Arrival (ns):           10.621
  Required (ns):          28.278
  Setup (ns):              0.308
  Minimum Period (ns):     2.343
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.876
  Slack (ns):             17.802
  Arrival (ns):           10.476
  Required (ns):          28.278
  Setup (ns):              0.308
  Minimum Period (ns):     2.198
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[0]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.839
  Slack (ns):             17.837
  Arrival (ns):           10.441
  Required (ns):          28.278
  Setup (ns):              0.308
  Minimum Period (ns):     2.163
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[3]:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  data required time                                 28.278
  data arrival time                          -       10.876
  slack                                              17.402
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.572          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.763                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  8.080                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL (r)
               +     0.532          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1
  8.612                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[3]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.699                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[3]:Q (r)
               +     0.519          net: EPCS_Demo_instance/CORERESETP_0/count_sdif0[3]
  9.218                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7:D (r)
               +     0.326          cell: ADLIB:CFG4
  9.544                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7:Y (f)
               +     0.624          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7
  10.168                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:B (f)
               +     0.164          cell: ADLIB:CFG4
  10.332                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:Y (f)
               +     0.544          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0
  10.876                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN (f)
                                    
  10.876                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.572          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.763                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  28.080                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL (r)
               +     0.506          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1
  28.586                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  28.278                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
                                    
  28.278                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn
  Delay (ns):              1.030
  Slack (ns):             18.623
  Arrival (ns):            9.608
  Required (ns):          28.231
  Recovery (ns):           0.353
  Minimum Period (ns):     1.377
  Skew (ns):              -0.006
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:ALn
  Delay (ns):              1.030
  Slack (ns):             18.623
  Arrival (ns):            9.608
  Required (ns):          28.231
  Recovery (ns):           0.353
  Minimum Period (ns):     1.377
  Skew (ns):              -0.006
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[2]:ALn
  Delay (ns):              1.030
  Slack (ns):             18.623
  Arrival (ns):            9.608
  Required (ns):          28.231
  Recovery (ns):           0.353
  Minimum Period (ns):     1.377
  Skew (ns):              -0.006
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[10]:ALn
  Delay (ns):              1.030
  Slack (ns):             18.623
  Arrival (ns):            9.608
  Required (ns):          28.231
  Recovery (ns):           0.353
  Minimum Period (ns):     1.377
  Skew (ns):              -0.006
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:ALn
  Delay (ns):              1.030
  Slack (ns):             18.624
  Arrival (ns):            9.608
  Required (ns):          28.232
  Recovery (ns):           0.353
  Minimum Period (ns):     1.376
  Skew (ns):              -0.007
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To: EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn
  data required time                                 28.231
  data arrival time                          -        9.608
  slack                                              18.623
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.568          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.759                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  8.076                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL (r)
               +     0.502          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_O2F
  8.578                        EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.665                        EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:Q (r)
               +     0.943          net: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc
  9.608                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn (r)
                                    
  9.608                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.572          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.763                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  28.080                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL (r)
               +     0.504          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1
  28.584                       EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.231                       EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn
                                    
  28.231                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain atck

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.232
  Arrival (ns):           16.954
  Setup (ns):             -0.941
  Minimum Period (ns):    32.026
  Operating Conditions:    WORST

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.125
  Arrival (ns):           16.841
  Setup (ns):             -0.941
  Minimum Period (ns):    31.800
  Operating Conditions:    WORST

Path 3
  From: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.938
  Arrival (ns):           16.626
  Setup (ns):             -0.941
  Minimum Period (ns):    31.370
  Operating Conditions:    WORST

Path 4
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.577
  Arrival (ns):           16.298
  Setup (ns):             -0.941
  Minimum Period (ns):    30.714
  Operating Conditions:    WORST

Path 5
  From: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.468
  Arrival (ns):           16.139
  Setup (ns):             -0.941
  Minimum Period (ns):    30.396
  Operating Conditions:    WORST


Expanded Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                                    N/C
  data arrival time                          -       16.954
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (r)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     3.088          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  3.088                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     3.825          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  6.913                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.374          cell: ADLIB:GBM
  7.287                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.583          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  7.870                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB2:An (f)
               +     0.316          cell: ADLIB:RGB
  8.186                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB2:YR (r)
               +     0.536          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB2_rgbr_net_1
  8.722                        ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.830                        ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:Q (f)
               +     1.187          net: ident_coreinst/IICE_INST/b10_OFWNT9_Y2x
  10.017                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_1_i_m2:B (f)
               +     0.084          cell: ADLIB:CFG3
  10.101                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_1_i_m2:Y (f)
               +     0.281          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_35
  10.382                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_1:D (f)
               +     0.281          cell: ADLIB:CFG4
  10.663                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_1:Y (f)
               +     0.087          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_63
  10.750                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:C (f)
               +     0.084          cell: ADLIB:CFG4
  10.834                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:Y (f)
               +     0.277          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1
  11.111                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:C (f)
               +     0.352          cell: ADLIB:CFG4
  11.463                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:Y (f)
               +     0.680          net: ident_coreinst/b3_PLF_0_2
  12.143                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:C (f)
               +     0.099          cell: ADLIB:CFG4
  12.242                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:Y (r)
               +     0.233          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1
  12.475                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.225          cell: ADLIB:CFG3
  12.700                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.303          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  13.003                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.311          cell: ADLIB:CFG4
  13.314                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     2.122          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2
  15.436                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  15.635                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:IPA (f)
               +     1.319          net: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/UTDO_net
  16.954                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO (f)
                                    
  16.954                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -    -0.941          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: atdi
  To:   ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  Delay (ns):              4.043
  Arrival (ns):            4.043
  Setup (ns):              0.201
  External Setup (ns):    -1.549
  Operating Conditions:     BEST

Path 2
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22]:D
  Delay (ns):              3.505
  Arrival (ns):            3.505
  Setup (ns):              0.201
  External Setup (ns):    -2.087
  Operating Conditions:     BEST

Path 3
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D
  Delay (ns):              3.301
  Arrival (ns):            3.301
  Setup (ns):              0.201
  External Setup (ns):    -2.279
  Operating Conditions:     BEST

Path 4
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6]:D
  Delay (ns):              3.313
  Arrival (ns):            3.313
  Setup (ns):              0.202
  External Setup (ns):    -2.279
  Operating Conditions:     BEST

Path 5
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme:D
  Delay (ns):              3.180
  Arrival (ns):            3.180
  Setup (ns):              0.202
  External Setup (ns):    -2.394
  Operating Conditions:     BEST


Expanded Path 1
  From: atdi
  To: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  data required time                                    N/C
  data arrival time                          -        4.043
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atdi (r)
               +     0.000          net: atdi
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TDI (r)
               +     1.370          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  1.370                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDI (r)
               +     2.673          net: ident_coreinst/IICE_comm2iice[7]
  4.043                        ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D (r)
                                    
  4.043                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (r)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     2.024          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     2.563          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.250          cell: ADLIB:GBM
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.390          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB11:An (f)
               +     0.213          cell: ADLIB:RGB
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB11:YL (r)
               +     0.353          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB11_rgbl_net_1
  N/C                          ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to atck

No Path 

END SET FPGACK40 to atck

----------------------------------------------------

Clock Domain vme_int_instance/DS:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin vme_int_instance/DSINHIB:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/DSINHIB:CLK
  To:   DS0L
  Delay (ns):              6.906
  Arrival (ns):            8.277
  Clock to Out (ns):       8.277
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DSINHIB:CLK
  To:   DS1L
  Delay (ns):              6.841
  Arrival (ns):            8.212
  Clock to Out (ns):       8.212
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DSINHIB:CLK
  To: DS0L
  data required time                                    N/C
  data arrival time                          -        8.277
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        vme_int_instance/DS:Q
               +     0.000          Clock source
  0.000                        vme_int_instance/DS:Q (r)
               +     1.371          net: vme_int_instance/DS
  1.371                        vme_int_instance/DSINHIB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  1.479                        vme_int_instance/DSINHIB:Q (f)
               +     0.468          net: vme_int_instance/DSINHIB
  1.947                        vme_int_instance/DS1L:A (f)
               +     0.164          cell: ADLIB:CFG3
  2.111                        vme_int_instance/DS1L:Y (f)
               +     2.935          net: DS0L_c
  5.046                        DS0L_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  5.376                        DS0L_obuf/U0/U_IOOUTFF:Y (f)
               +     0.497          net: DS0L_obuf/U0/DOUT
  5.873                        DS0L_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  8.277                        DS0L_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: DS0L
  8.277                        DS0L (f)
                                    
  8.277                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          vme_int_instance/DS:Q
               +     0.000          Clock source
  N/C                          vme_int_instance/DS:Q (r)
                                    
  N/C                          DS0L (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to vme_int_instance/DS:Q

No Path 

END SET FPGACK40 to vme_int_instance/DS:Q

----------------------------------------------------

Clock Domain DCLK0

SET Register to Register

Path 1
  From: dout_inbuf_instance.16.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[33]:D
  Delay (ns):              3.787
  Slack (ns):              8.383
  Arrival (ns):            7.559
  Required (ns):          15.942
  Setup (ns):              0.174
  Minimum Period (ns):     8.234
  Operating Conditions:    WORST

Path 2
  From: dout_inbuf_instance.16.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[32]:D
  Delay (ns):              3.643
  Slack (ns):              8.536
  Arrival (ns):            7.415
  Required (ns):          15.951
  Setup (ns):              0.174
  Minimum Period (ns):     7.928
  Operating Conditions:    WORST

Path 3
  From: dout_inbuf_instance.14.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[28]:D
  Delay (ns):              3.044
  Slack (ns):              9.006
  Arrival (ns):            6.835
  Required (ns):          15.841
  Setup (ns):              0.254
  Minimum Period (ns):     6.988
  Operating Conditions:    WORST

Path 4
  From: dout_inbuf_instance.36.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[72]:D
  Delay (ns):              2.560
  Slack (ns):              9.571
  Arrival (ns):            6.337
  Required (ns):          15.908
  Setup (ns):              0.254
  Minimum Period (ns):     5.858
  Operating Conditions:    WORST

Path 5
  From: dout_inbuf_instance.27.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[55]:D
  Delay (ns):              2.435
  Slack (ns):              9.700
  Arrival (ns):            6.168
  Required (ns):          15.868
  Setup (ns):              0.254
  Minimum Period (ns):     5.600
  Operating Conditions:    WORST


Expanded Path 1
  From: dout_inbuf_instance.16.DDR_IN_inst:CLK
  To: GBTx_interface_instance/data_from_gbtx[33]:D
  data required time                                 15.942
  data arrival time                          -        7.559
  slack                                               8.383
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.082          cell: ADLIB:GBM
  2.351                        DCLK00_buf/U_GB:YWn (r)
               +     0.595          net: DCLK00_buf/U_GB_YWn
  2.946                        DCLK00_buf/U_GB_RGB1_RGB7:An (r)
               +     0.248          cell: ADLIB:RGB
  3.194                        DCLK00_buf/U_GB_RGB1_RGB7:YL (f)
               +     0.578          net: DCLK00_buf/U_GB_RGB1_RGB7_rgbl_net_1
  3.772                        dout_inbuf_instance.16.DDR_IN_inst:CLK (r)
               +     0.112          cell: ADLIB:DDR_IN_UNIT
  3.884                        dout_inbuf_instance.16.DDR_IN_inst:QF (f)
               +     3.675          net: GBTX_DOUT_fall[16]
  7.559                        GBTx_interface_instance/data_from_gbtx[33]:D (f)
                                    
  7.559                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  14.205                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  14.638                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  14.727                       DCLK00_buf/U_GB:YWn (f)
               +     0.578          net: DCLK00_buf/U_GB_YWn
  15.305                       DCLK00_buf/U_GB_RGB1_RGB44:An (f)
               +     0.316          cell: ADLIB:RGB
  15.621                       DCLK00_buf/U_GB_RGB1_RGB44:YR (r)
               +     0.495          net: DCLK00_buf/U_GB_RGB1_RGB44_rgbr_net_1
  16.116                       GBTx_interface_instance/data_from_gbtx[33]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  15.942                       GBTx_interface_instance/data_from_gbtx[33]:D
                                    
  15.942                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DO_P[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.459
  Arrival (ns):            5.182
  Required (ns):          14.641
  Setup (ns):              0.262
  External Setup (ns):    -0.959
  Operating Conditions:     BEST

Path 2
  From: DO_N[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.459
  Arrival (ns):            5.182
  Required (ns):          14.641
  Setup (ns):              0.262
  External Setup (ns):    -0.959
  Operating Conditions:     BEST

Path 3
  From: DO_P[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.519
  Arrival (ns):            5.136
  Required (ns):          14.655
  Setup (ns):              0.242
  External Setup (ns):    -1.019
  Operating Conditions:     BEST

Path 4
  From: DO_N[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.519
  Arrival (ns):            5.136
  Required (ns):          14.655
  Setup (ns):              0.242
  External Setup (ns):    -1.019
  Operating Conditions:     BEST

Path 5
  From: DO_N[3]
  To:   dout_inbuf_instance.3.DDR_IN_inst:D
  Delay (ns):              1.142
  Slack (ns):              9.527
  Arrival (ns):            5.142
  Required (ns):          14.669
  Setup (ns):              0.228
  External Setup (ns):    -1.027
  Operating Conditions:     BEST


Expanded Path 1
  From: DO_P[22]
  To: dout_inbuf_instance.22.DDR_IN_inst:D
  data required time                                 14.641
  data arrival time                          -        5.182
  slack                                               9.459
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        DO_P[22] (r)
               +     0.000          net: DO_P[22]
  4.000                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:PAD_P (r)
               +     1.086          cell: ADLIB:IOPADP_IN
  5.086                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:IOUT_P (r)
               +     0.096          net: dout_inbuf_instance.22.inbuf_instance_low/U0/NET1
  5.182                        dout_inbuf_instance.22.DDR_IN_inst:D (r)
                                    
  5.182                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (f)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.031          cell: ADLIB:IOPADP_IN
  13.531                       DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.357          net: DCLK00_buf/YOUT
  13.888                       DCLK00_buf/U_GB:An (r)
               +     0.056          cell: ADLIB:GBM
  13.944                       DCLK00_buf/U_GB:YEn (r)
               +     0.387          net: DCLK00_buf/U_GB_YWn_GEast
  14.331                       DCLK00_buf/U_GB_RGB1_RGB74:An (r)
               +     0.165          cell: ADLIB:RGB
  14.496                       DCLK00_buf/U_GB_RGB1_RGB74:YL (f)
               +     0.407          net: DCLK00_buf/U_GB_RGB1_RGB74_rgbl_net_1
  14.903                       dout_inbuf_instance.22.DDR_IN_inst:CLK (r)
               -     0.262          Library setup time: ADLIB:DDR_IN_UNIT
  14.641                       dout_inbuf_instance.22.DDR_IN_inst:D
                                    
  14.641                       data required time


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Clock to Out (ns):       7.044
  Operating Conditions:    WORST

Path 2
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Clock to Out (ns):       7.042
  Operating Conditions:    WORST

Path 3
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Clock to Out (ns):       6.739
  Operating Conditions:    WORST

Path 4
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Clock to Out (ns):       6.737
  Operating Conditions:    WORST

Path 5
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Clock to Out (ns):       6.689
  Operating Conditions:    WORST


Expanded Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To: DI_N[1]
  data required time                                  8.500
  data arrival time                          -        7.044
  slack                                               1.456
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.352                        DCLK00_buf/U_GB:YEn (r)
               +     0.577          net: DCLK00_buf/U_GB_YWn_GEast
  2.929                        DCLK00_buf/U_GB_RGB1_RGB74:An (r)
               +     0.248          cell: ADLIB:RGB
  3.177                        DCLK00_buf/U_GB_RGB1_RGB74:YR (f)
               +     0.599          net: DCLK00_buf/U_GB_RGB1_RGB74_rgbr_net_1
  3.776                        din_outbuf_instance.1.DDR_OUT_inst:CLK (f)
               +     0.227          cell: ADLIB:DDR_OE_UNIT
  4.003                        din_outbuf_instance.1.DDR_OUT_inst:Q (r)
               +     0.873          net: din_outbuf_instance.1.outbuf_instance_low/U0/DOUT
  4.876                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:OIN_P (r)
               +     2.168          cell: ADLIB:IOPADN_TRI
  7.044                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:PAD_P (r)
               +     0.000          net: DI_N[1]
  7.044                        DI_N[1] (r)
                                    
  7.044                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               -     4.000          Output Delay Constraint
  8.500                        DI_N[1] (r)
                                    
  8.500                        data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:ALn
  Delay (ns):              2.988
  Slack (ns):             21.626
  Arrival (ns):            6.664
  Required (ns):          28.290
  Recovery (ns):           0.354
  Minimum Period (ns):     3.374
  Skew (ns):               0.032
  Operating Conditions:    WORST

Path 2
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_bin_sync2[2]:ALn
  Delay (ns):              2.984
  Slack (ns):             21.630
  Arrival (ns):            6.660
  Required (ns):          28.290
  Recovery (ns):           0.354
  Minimum Period (ns):     3.370
  Skew (ns):               0.032
  Operating Conditions:    WORST

Path 3
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[4]:ALn
  Delay (ns):              2.984
  Slack (ns):             21.630
  Arrival (ns):            6.660
  Required (ns):          28.290
  Recovery (ns):           0.354
  Minimum Period (ns):     3.370
  Skew (ns):               0.032
  Operating Conditions:    WORST

Path 4
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[3]:ALn
  Delay (ns):              2.984
  Slack (ns):             21.630
  Arrival (ns):            6.660
  Required (ns):          28.290
  Recovery (ns):           0.354
  Minimum Period (ns):     3.370
  Skew (ns):               0.032
  Operating Conditions:    WORST

Path 5
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1_[1]:ALn
  Delay (ns):              2.984
  Slack (ns):             21.630
  Arrival (ns):            6.660
  Required (ns):          28.290
  Recovery (ns):           0.354
  Minimum Period (ns):     3.370
  Skew (ns):               0.032
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To: GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:ALn
  data required time                                 28.290
  data arrival time                          -        6.664
  slack                                              21.626
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (r)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  1.705                        DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  2.138                        DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.227                        DCLK00_buf/U_GB:YWn (f)
               +     0.591          net: DCLK00_buf/U_GB_YWn
  2.818                        DCLK00_buf/U_GB_RGB1_RGB52:An (f)
               +     0.316          cell: ADLIB:RGB
  3.134                        DCLK00_buf/U_GB_RGB1_RGB52:YR (r)
               +     0.542          net: DCLK00_buf/U_GB_RGB1_RGB52_rgbr_net_1
  3.676                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.763                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:Q (r)
               +     2.901          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]
  6.664                        GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:ALn (r)
                                    
  6.664                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  25.000                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  26.705                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  27.138                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.227                       DCLK00_buf/U_GB:YEn (f)
               +     0.576          net: DCLK00_buf/U_GB_YWn_GEast
  27.803                       DCLK00_buf/U_GB_RGB1_RGB49:An (f)
               +     0.317          cell: ADLIB:RGB
  28.120                       DCLK00_buf/U_GB_RGB1_RGB49:YL (r)
               +     0.524          net: DCLK00_buf/U_GB_RGB1_RGB49_rgbl_net_1
  28.644                       GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:CLK (r)
               -     0.354          Library recovery time: ADLIB:SLE
  28.290                       GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:ALn
                                    
  28.290                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

----------------------------------------------------

SET FPGACK40 to DCLK0

Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To:   GBTX_RESETB
  Delay (ns):              6.179
  Slack (ns):             11.566
  Arrival (ns):           10.434
  Required (ns):          22.000
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C8/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              9.103
  Slack (ns):             15.151
  Arrival (ns):           13.409
  Required (ns):          28.560
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C7/INST_RAM64x18_IP:A_ADDR_ARST_N
  Delay (ns):              9.000
  Slack (ns):             15.232
  Arrival (ns):           13.306
  Required (ns):          28.538
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C12/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.835
  Slack (ns):             15.408
  Arrival (ns):           13.141
  Required (ns):          28.549
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C1/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.843
  Slack (ns):             15.411
  Arrival (ns):           13.149
  Required (ns):          28.560
  Operating Conditions:    WORST


Expanded Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To: GBTX_RESETB
  data required time                                 22.000
  data arrival time                          -       10.434
  slack                                              11.566
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.599          net: fpgack40_buf/U_GB_YWn
  3.448                        fpgack40_buf/U_GB_RGB1_RGB48:An (f)
               +     0.316          cell: ADLIB:RGB
  3.764                        fpgack40_buf/U_GB_RGB1_RGB48:YR (r)
               +     0.491          net: fpgack40_buf/U_GB_RGB1_RGB48_rgbr_net_1
  4.255                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.363                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:Q (f)
               +     2.900          net: GBTX_RESETB_c
  7.263                        GBTX_RESETB_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  7.593                        GBTX_RESETB_obuf/U0/U_IOOUTFF:Y (f)
               +     0.303          net: GBTX_RESETB_obuf/U0/DOUT
  7.896                        GBTX_RESETB_obuf/U0/U_IOPAD:D (f)
               +     2.538          cell: ADLIB:IOPAD_TRI
  10.434                       GBTX_RESETB_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GBTX_RESETB
  10.434                       GBTX_RESETB (f)
                                    
  10.434                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               -     3.000          Output Delay Constraint
  22.000                       GBTX_RESETB (f)
                                    
  22.000                       data required time


Operating Conditions : WORST

END SET FPGACK40 to DCLK0

----------------------------------------------------

Clock Domain tx_clk

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:D
  Delay (ns):              0.473
  Slack (ns):              7.266
  Arrival (ns):            0.965
  Required (ns):           8.231
  Setup (ns):              0.254
  Minimum Period (ns):     0.734
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:D
  data required time                                  8.231
  data arrival time                          -        0.965
  slack                                               7.266
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.492          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.492                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  0.579                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:Q (r)
               +     0.386          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]
  0.965                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:D (r)
                                    
  0.965                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        tx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.485          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  8.485                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.231                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:D
                                    
  8.231                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:D
  Delay (ns):              0.473
  Slack (ns):              2.315
  Arrival (ns):            5.916
  Required (ns):           8.231
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:D
  data required time                                  8.231
  data arrival time                          -        5.916
  slack                                               2.315
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.567          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.634                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.951                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.492          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  5.443                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.530                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:Q (r)
               +     0.386          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]
  5.916                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:D (r)
                                    
  5.916                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        tx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.485          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  8.485                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.231                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:D
                                    
  8.231                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

----------------------------------------------------

SET FPGACK40 to tx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.476
  Slack (ns):             -3.520
  Arrival (ns):            4.758
  Required (ns):           1.238
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.467
  Slack (ns):             -3.511
  Arrival (ns):            4.750
  Required (ns):           1.239
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.464
  Slack (ns):             -3.507
  Arrival (ns):            4.746
  Required (ns):           1.239
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.464
  Slack (ns):             -3.493
  Arrival (ns):            4.716
  Required (ns):           1.223
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  data required time                                  1.238
  data arrival time                          -        4.758
  slack                                              -3.520
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.592          net: fpgack40_buf/U_GB_YWn
  3.441                        fpgack40_buf/U_GB_RGB1_RGB69:An (f)
               +     0.317          cell: ADLIB:RGB
  3.758                        fpgack40_buf/U_GB_RGB1_RGB69:YL (r)
               +     0.524          net: fpgack40_buf/U_GB_RGB1_RGB69_rgbl_net_1
  4.282                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.369                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:Q (r)
               +     0.389          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]
  4.758                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D (r)
                                    
  4.758                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        tx_clk
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.492          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  1.492                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  1.238                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
                                    
  1.238                        data required time


Operating Conditions : WORST

END SET FPGACK40 to tx_clk

----------------------------------------------------

Clock Domain rx_clk

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
  Delay (ns):              3.756
  Slack (ns):              3.965
  Arrival (ns):            4.292
  Required (ns):           8.257
  Setup (ns):              0.254
  Minimum Period (ns):     4.035
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
  Delay (ns):              3.758
  Slack (ns):              3.975
  Arrival (ns):            4.282
  Required (ns):           8.257
  Setup (ns):              0.254
  Minimum Period (ns):     4.025
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]:D
  Delay (ns):              3.692
  Slack (ns):              4.038
  Arrival (ns):            4.228
  Required (ns):           8.266
  Setup (ns):              0.254
  Minimum Period (ns):     3.962
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
  Delay (ns):              3.689
  Slack (ns):              4.044
  Arrival (ns):            4.213
  Required (ns):           8.257
  Setup (ns):              0.254
  Minimum Period (ns):     3.956
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]:D
  Delay (ns):              3.694
  Slack (ns):              4.048
  Arrival (ns):            4.218
  Required (ns):           8.266
  Setup (ns):              0.254
  Minimum Period (ns):     3.952
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
  data required time                                  8.257
  data arrival time                          -        4.292
  slack                                               3.965
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.536          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.536                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  0.644                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:Q (f)
               +     0.644          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]
  1.288                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un52_aligned_int_2:A (f)
               +     0.221          cell: ADLIB:CFG4
  1.509                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un52_aligned_int_2:Y (r)
               +     0.222          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un52_aligned_int_2
  1.731                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1:C (r)
               +     0.143          cell: ADLIB:CFG4
  1.874                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1:Y (f)
               +     0.594          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1
  2.468                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1_RNIM76U:B (f)
               +     0.209          cell: ADLIB:ARI1_CC
  2.677                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1_RNIM76U:Y (f)
               +     0.481          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1_RNIM76U_Y
  3.158                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_RNI2T206[3]:B (f)
               +     0.200          cell: ADLIB:ARI1_CC
  3.358                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_RNI2T206[3]:P (f)
               +     0.000          net: NET_CC_CONFIG5932
  3.358                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1_RNIM76U_CC_1:P[1] (f)
               +     0.789          cell: ADLIB:CC_CONFIG
  4.147                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1_RNIM76U_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG5955
  4.147                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_RNIDIKRF[10]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  4.213                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_RNIDIKRF[10]:S (r)
               +     0.079          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_s[10]
  4.292                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D (r)
                                    
  4.292                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.511          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.511                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.257                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
                                    
  8.257                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
  Delay (ns):              3.756
  Slack (ns):             -0.929
  Arrival (ns):            9.186
  Required (ns):           8.257
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
  Delay (ns):              3.758
  Slack (ns):             -0.919
  Arrival (ns):            9.176
  Required (ns):           8.257
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]:D
  Delay (ns):              3.692
  Slack (ns):             -0.856
  Arrival (ns):            9.122
  Required (ns):           8.266
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
  Delay (ns):              3.689
  Slack (ns):             -0.850
  Arrival (ns):            9.107
  Required (ns):           8.257
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]:D
  Delay (ns):              3.694
  Slack (ns):             -0.846
  Arrival (ns):            9.112
  Required (ns):           8.266
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
  data required time                                  8.257
  data arrival time                          -        9.186
  slack                                              -0.929
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.585          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.577                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.894                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.536          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  5.430                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.538                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:Q (f)
               +     0.644          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]
  6.182                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un52_aligned_int_2:A (f)
               +     0.221          cell: ADLIB:CFG4
  6.403                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un52_aligned_int_2:Y (r)
               +     0.222          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/un52_aligned_int_2
  6.625                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1:C (r)
               +     0.143          cell: ADLIB:CFG4
  6.768                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1:Y (f)
               +     0.594          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1
  7.362                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1_RNIM76U:B (f)
               +     0.209          cell: ADLIB:ARI1_CC
  7.571                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1_RNIM76U:Y (f)
               +     0.481          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1_RNIM76U_Y
  8.052                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_RNI2T206[3]:B (f)
               +     0.200          cell: ADLIB:ARI1_CC
  8.252                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_RNI2T206[3]:P (f)
               +     0.000          net: NET_CC_CONFIG5932
  8.252                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1_RNIM76U_CC_1:P[1] (f)
               +     0.789          cell: ADLIB:CC_CONFIG
  9.041                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_1_sqmuxa_1_RNIM76U_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG5955
  9.041                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_RNIDIKRF[10]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  9.107                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_RNIDIKRF[10]:S (r)
               +     0.079          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4_s[10]
  9.186                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D (r)
                                    
  9.186                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.511          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.511                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.257                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
                                    
  8.257                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

----------------------------------------------------

Clock Domain FPGACK40

SET Register to Register

Path 1
  From: vme_int_instance/DTACKS:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              2.023
  Slack (ns):             10.150
  Arrival (ns):            6.302
  Required (ns):          16.452
  Setup (ns):              0.254
  Minimum Period (ns):     4.700
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/CYC2ESST:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              0.664
  Slack (ns):             11.510
  Arrival (ns):            4.942
  Required (ns):          16.452
  Setup (ns):              0.254
  Minimum Period (ns):     1.980
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_a1500_interf/I_PXLIF/PXLIF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLIF_PXLIF_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_clint/addr[20]:SLn
  Delay (ns):              9.690
  Slack (ns):             14.648
  Arrival (ns):           14.104
  Required (ns):          28.752
  Setup (ns):              0.548
  Minimum Period (ns):    10.352
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_a1500_interf/I_PXLIF/PXLIF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLIF_PXLIF_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_clint/addr[17]:SLn
  Delay (ns):              9.690
  Slack (ns):             14.648
  Arrival (ns):           14.104
  Required (ns):          28.752
  Setup (ns):              0.548
  Minimum Period (ns):    10.352
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_a1500_interf/I_PXLIF/PXLIF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLIF_PXLIF_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK
  To:   CAEN_LINK_instance/I_clint/addr[15]:SLn
  Delay (ns):              9.690
  Slack (ns):             14.648
  Arrival (ns):           14.104
  Required (ns):          28.752
  Setup (ns):              0.548
  Minimum Period (ns):    10.352
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKS:CLK
  To: vme_int_instance/DTACKSN:D
  data required time                                 16.452
  data arrival time                          -        6.302
  slack                                              10.150
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.622          net: fpgack40_buf/U_GB_YWn_GEast
  3.471                        fpgack40_buf/U_GB_RGB1_RGB33:An (f)
               +     0.316          cell: ADLIB:RGB
  3.787                        fpgack40_buf/U_GB_RGB1_RGB33:YR (r)
               +     0.492          net: fpgack40_buf/U_GB_RGB1_RGB33_rgbr_net_1
  4.279                        vme_int_instance/DTACKS:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.366                        vme_int_instance/DTACKS:Q (r)
               +     1.788          net: vme_int_instance/DTACKS
  6.154                        vme_int_instance/DTACKSN_3:A (r)
               +     0.074          cell: ADLIB:CFG2
  6.228                        vme_int_instance/DTACKSN_3:Y (r)
               +     0.074          net: vme_int_instance/DTACKSN_3
  6.302                        vme_int_instance/DTACKSN:D (r)
                                    
  6.302                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  13.799                       fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  15.251                       fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  15.334                       fpgack40_buf/U_GB:YEn (r)
               +     0.586          net: fpgack40_buf/U_GB_YWn_GEast
  15.920                       fpgack40_buf/U_GB_RGB1_RGB63:An (r)
               +     0.248          cell: ADLIB:RGB
  16.168                       fpgack40_buf/U_GB_RGB1_RGB63:YL (f)
               +     0.538          net: fpgack40_buf/U_GB_RGB1_RGB63_rgbl_net_1
  16.706                       vme_int_instance/DTACKSN:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  16.452                       vme_int_instance/DTACKSN:D
                                    
  16.452                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: VDB[8]
  To:   vme_int_instance/lb_rdata_i[7]:D
  Delay (ns):              9.632
  Slack (ns):             15.275
  Arrival (ns):           13.632
  Required (ns):          28.907
  Setup (ns):              0.254
  External Setup (ns):     5.725
  Operating Conditions:    WORST

Path 2
  From: VDB[11]
  To:   vme_int_instance/lb_rdata_i[10]:D
  Delay (ns):              8.863
  Slack (ns):             16.044
  Arrival (ns):           12.863
  Required (ns):          28.907
  Setup (ns):              0.254
  External Setup (ns):     4.956
  Operating Conditions:    WORST

Path 3
  From: VDB[2]
  To:   vme_int_instance/lb_rdata_i[1]:D
  Delay (ns):              8.749
  Slack (ns):             16.158
  Arrival (ns):           12.749
  Required (ns):          28.907
  Setup (ns):              0.254
  External Setup (ns):     4.842
  Operating Conditions:    WORST

Path 4
  From: VDB[9]
  To:   vme_int_instance/lb_rdata_i[8]:D
  Delay (ns):              8.491
  Slack (ns):             16.409
  Arrival (ns):           12.491
  Required (ns):          28.900
  Setup (ns):              0.254
  External Setup (ns):     4.591
  Operating Conditions:    WORST

Path 5
  From: VDB[3]
  To:   vme_int_instance/lb_rdata_i[2]:D
  Delay (ns):              8.421
  Slack (ns):             16.488
  Arrival (ns):           12.421
  Required (ns):          28.909
  Setup (ns):              0.254
  External Setup (ns):     4.512
  Operating Conditions:    WORST


Expanded Path 1
  From: VDB[8]
  To: vme_int_instance/lb_rdata_i[7]:D
  data required time                                 28.907
  data arrival time                          -       13.632
  slack                                              15.275
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     4.000          Input Delay Constraint
  4.000                        VDB[8] (f)
               +     0.000          net: VDB[8]
  4.000                        VDB_iobuf[8]/U0/U_IOPAD:PAD (f)
               +     1.152          cell: ADLIB:IOPAD_BI
  5.152                        VDB_iobuf[8]/U0/U_IOPAD:Y (f)
               +     0.008          net: VDB_iobuf[8]/U0/YIN1
  5.160                        VDB_iobuf[8]/U0/U_IOINFF:A (f)
               +     0.081          cell: ADLIB:IOINFF_BYPASS
  5.241                        VDB_iobuf[8]/U0/U_IOINFF:Y (f)
               +     5.396          net: VDB_in[8]
  10.637                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[7]:C (f)
               +     0.209          cell: ADLIB:ARI1_CC
  10.846                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[7]:Y (f)
               +     0.095          net: vme_int_instance/lb_rdata_i_38_m23_1_0_y0[7]
  10.941                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[7]:A (f)
               +     0.099          cell: ADLIB:ARI1_CC
  11.040                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[7]:Y (r)
               +     1.356          net: vme_int_instance/lb_rdata_i_38_m23[7]
  12.396                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[7]:D (r)
               +     0.158          cell: ADLIB:ARI1_CC
  12.554                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[7]:Y (r)
               +     0.721          net: vme_int_instance/lb_rdata_i_38_m29[7]
  13.275                       vme_int_instance/lb_rdata_i_38[7]:D (r)
               +     0.282          cell: ADLIB:CFG4
  13.557                       vme_int_instance/lb_rdata_i_38[7]:Y (r)
               +     0.075          net: vme_int_instance/lb_rdata_i_38[7]
  13.632                       vme_int_instance/lb_rdata_i[7]:D (r)
                                    
  13.632                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.593          net: fpgack40_buf/U_GB_YWn_GEast
  28.356                       fpgack40_buf/U_GB_RGB1_RGB47:An (f)
               +     0.307          cell: ADLIB:RGB
  28.663                       fpgack40_buf/U_GB_RGB1_RGB47:YL (r)
               +     0.498          net: fpgack40_buf/U_GB_RGB1_RGB47_rgbl_net_1
  29.161                       vme_int_instance/lb_rdata_i[7]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  28.907                       vme_int_instance/lb_rdata_i[7]:D
                                    
  28.907                       data required time


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[2]
  Delay (ns):              9.459
  Slack (ns):              7.268
  Arrival (ns):           13.732
  Required (ns):          21.000
  Clock to Out (ns):      13.732
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[4]
  Delay (ns):              9.450
  Slack (ns):              7.277
  Arrival (ns):           13.723
  Required (ns):          21.000
  Clock to Out (ns):      13.723
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[5]
  Delay (ns):              8.982
  Slack (ns):              7.745
  Arrival (ns):           13.255
  Required (ns):          21.000
  Clock to Out (ns):      13.255
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[3]
  Delay (ns):              8.947
  Slack (ns):              7.780
  Arrival (ns):           13.220
  Required (ns):          21.000
  Clock to Out (ns):      13.220
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[0]
  Delay (ns):              8.940
  Slack (ns):              7.787
  Arrival (ns):           13.213
  Required (ns):          21.000
  Clock to Out (ns):      13.213
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/NOEADWi:CLK
  To: AML[2]
  data required time                                 21.000
  data arrival time                          -       13.732
  slack                                               7.268
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.606          net: fpgack40_buf/U_GB_YWn_GEast
  3.455                        fpgack40_buf/U_GB_RGB1_RGB63:An (f)
               +     0.316          cell: ADLIB:RGB
  3.771                        fpgack40_buf/U_GB_RGB1_RGB63:YR (r)
               +     0.502          net: fpgack40_buf/U_GB_RGB1_RGB63_rgbr_net_1
  4.273                        vme_int_instance/NOEADWi:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.360                        vme_int_instance/NOEADWi:Q (r)
               +     1.991          net: NOEADW_c
  6.351                        vme_int_instance/NOEADWi_RNIR2B5:A (r)
               +     0.100          cell: ADLIB:CFG1
  6.451                        vme_int_instance/NOEADWi_RNIR2B5:Y (f)
               +     1.564          net: NOEADW_c_i
  8.015                        AML_obuft[2]/U0/U_IOENFF:A (f)
               +     0.330          cell: ADLIB:IOENFF_BYPASS
  8.345                        AML_obuft[2]/U0/U_IOENFF:Y (f)
               +     0.655          net: AML_obuft[2]/U0/EOUT
  9.000                        AML_obuft[2]/U0/U_IOPAD:E (f)
               +     4.732          cell: ADLIB:IOPAD_TRI
  13.732                       AML_obuft[2]/U0/U_IOPAD:PAD (f)
               +     0.000          net: AML[2]
  13.732                       AML[2] (f)
                                    
  13.732                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_N (r)
               -     4.000          Output Delay Constraint
  21.000                       AML[2] (f)
                                    
  21.000                       data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: vme_int_instance/DTACKSN:CLK
  To:   vme_int_instance/DRLTC:ALn
  Delay (ns):              2.031
  Slack (ns):             10.155
  Arrival (ns):            6.254
  Required (ns):          16.409
  Recovery (ns):           0.353
  Minimum Period (ns):     4.690
  Skew (ns):              -0.039
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C29/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             12.845
  Slack (ns):             11.965
  Arrival (ns):           17.151
  Required (ns):          29.116
  Recovery (ns):           0.327
  Minimum Period (ns):    13.035
  Skew (ns):              -0.137
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C4/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             12.380
  Slack (ns):             12.428
  Arrival (ns):           16.686
  Required (ns):          29.114
  Recovery (ns):           0.327
  Minimum Period (ns):    12.572
  Skew (ns):              -0.135
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C4/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             12.193
  Slack (ns):             12.612
  Arrival (ns):           16.499
  Required (ns):          29.111
  Recovery (ns):           0.327
  Minimum Period (ns):    12.388
  Skew (ns):              -0.132
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C15/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             11.932
  Slack (ns):             12.880
  Arrival (ns):           16.238
  Required (ns):          29.118
  Recovery (ns):           0.327
  Minimum Period (ns):    12.120
  Skew (ns):              -0.139
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKSN:CLK
  To: vme_int_instance/DRLTC:ALn
  data required time                                 16.409
  data arrival time                          -        6.254
  slack                                              10.155
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  1.299                        fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  2.751                        fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.834                        fpgack40_buf/U_GB:YEn (r)
               +     0.586          net: fpgack40_buf/U_GB_YWn_GEast
  3.420                        fpgack40_buf/U_GB_RGB1_RGB63:An (r)
               +     0.248          cell: ADLIB:RGB
  3.668                        fpgack40_buf/U_GB_RGB1_RGB63:YL (f)
               +     0.555          net: fpgack40_buf/U_GB_RGB1_RGB63_rgbl_net_1
  4.223                        vme_int_instance/DTACKSN:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.331                        vme_int_instance/DTACKSN:Q (f)
               +     0.429          net: vme_int_instance/DTACKSN
  4.760                        vme_int_instance/un23_active_high_reset:B (f)
               +     0.147          cell: ADLIB:CFG3
  4.907                        vme_int_instance/un23_active_high_reset:Y (r)
               +     1.347          net: vme_int_instance/un23_active_high_reset_i
  6.254                        vme_int_instance/DRLTC:ALn (r)
                                    
  6.254                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  13.966                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  15.260                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  15.349                       fpgack40_buf/U_GB:YEn (f)
               +     0.606          net: fpgack40_buf/U_GB_YWn_GEast
  15.955                       fpgack40_buf/U_GB_RGB1_RGB63:An (f)
               +     0.317          cell: ADLIB:RGB
  16.272                       fpgack40_buf/U_GB_RGB1_RGB63:YL (r)
               +     0.490          net: fpgack40_buf/U_GB_RGB1_RGB63_rgbl_net_1
  16.762                       vme_int_instance/DRLTC:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  16.409                       vme_int_instance/DRLTC:ALn
                                    
  16.409                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

Path 1
  From: clock_selection[0]:CLK
  To:   vme_int_instance/event_data[16]:D
  Delay (ns):              2.963
  Slack (ns):             19.217
  Arrival (ns):            9.812
  Required (ns):          29.029
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: clock_selection[1]:CLK
  To:   vme_int_instance/event_data[17]:D
  Delay (ns):              2.731
  Slack (ns):             19.449
  Arrival (ns):            9.580
  Required (ns):          29.029
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: clock_selection[0]:CLK
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              2.639
  Slack (ns):             19.517
  Arrival (ns):            9.488
  Required (ns):          29.005
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: clock_selection[1]:CLK
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              2.641
  Slack (ns):             19.522
  Arrival (ns):            9.490
  Required (ns):          29.012
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[0]:CLK
  To: vme_int_instance/event_data[16]:D
  data required time                                 29.029
  data arrival time                          -        9.812
  slack                                              19.217
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.554          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.026                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  6.343                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.506          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  6.849                        clock_selection[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  6.936                        clock_selection[0]:Q (r)
               +     0.710          net: CLKLEDR_c
  7.646                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]:D (r)
               +     0.074          cell: ADLIB:CFG4
  7.720                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]:Y (r)
               +     0.235          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]
  7.955                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]:B (r)
               +     0.202          cell: ADLIB:CFG4
  8.157                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]:Y (r)
               +     1.038          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]
  9.195                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]:A (r)
               +     0.158          cell: ADLIB:CFG4
  9.353                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]:Y (r)
               +     0.228          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]
  9.581                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[16]:C (r)
               +     0.158          cell: ADLIB:CFG3
  9.739                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[16]:Y (r)
               +     0.073          net: vme_int_instance/event_data_13[16]
  9.812                        vme_int_instance/event_data[16]:D (r)
                                    
  9.812                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  26.466                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  27.760                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.849                       fpgack40_buf/U_GB:YEn (f)
               +     0.616          net: fpgack40_buf/U_GB_YWn_GEast
  28.465                       fpgack40_buf/U_GB_RGB1_RGB57:An (f)
               +     0.317          cell: ADLIB:RGB
  28.782                       fpgack40_buf/U_GB_RGB1_RGB57:YL (r)
               +     0.501          net: fpgack40_buf/U_GB_RGB1_RGB57_rgbl_net_1
  29.283                       vme_int_instance/event_data[16]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  29.029                       vme_int_instance/event_data[16]:D
                                    
  29.029                       data required time


Operating Conditions : WORST

END SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.461
  Slack (ns):             -1.973
  Arrival (ns):            6.881
  Required (ns):           4.908
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.462
  Slack (ns):             -1.963
  Arrival (ns):            6.882
  Required (ns):           4.919
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              1.398
  Slack (ns):             -1.935
  Arrival (ns):            6.835
  Required (ns):           4.900
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.483
  Slack (ns):             -0.890
  Arrival (ns):            5.889
  Required (ns):           4.999
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.476
  Slack (ns):             -0.885
  Arrival (ns):            5.894
  Required (ns):           5.009
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To: CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  data required time                                  4.908
  data arrival time                          -        6.881
  slack                                              -1.973
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.591          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.583                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  4.900                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:YL (r)
               +     0.520          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4_rgbl_net_1
  5.420                        CAEN_LINK_instance/I_conet_interf/rl_wr:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.528                        CAEN_LINK_instance/I_conet_interf/rl_wr:Q (f)
               +     0.341          net: CAEN_LINK_instance/I_conet_interf/fifo_MEMWE
  5.869                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:A (f)
               +     0.099          cell: ADLIB:CFG2
  5.968                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.913          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.881                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn (r)
                                    
  6.881                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.605          net: fpgack40_buf/U_GB_YWn
  4.454                        fpgack40_buf/U_GB_RGB1_RGB81:An (f)
               +     0.317          cell: ADLIB:RGB
  4.771                        fpgack40_buf/U_GB_RGB1_RGB81:YL (r)
               +     0.490          net: fpgack40_buf/U_GB_RGB1_RGB81_rgbl_net_1
  5.261                        CAEN_LINK_instance/I_conet_interf/led_opt:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.908                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn
                                    
  4.908                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.482
  Slack (ns):             -2.065
  Arrival (ns):            6.973
  Required (ns):           4.908
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.483
  Slack (ns):             -2.055
  Arrival (ns):            6.974
  Required (ns):           4.919
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.595
  Slack (ns):             -1.064
  Arrival (ns):            6.062
  Required (ns):           4.998
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.476
  Slack (ns):             -0.965
  Arrival (ns):            5.953
  Required (ns):           4.988
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.467
  Slack (ns):             -0.956
  Arrival (ns):            5.945
  Required (ns):           4.989
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To: CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  data required time                                  4.908
  data arrival time                          -        6.973
  slack                                              -2.065
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.585          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.652                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5:An (f)
               +     0.317          cell: ADLIB:RGB
  4.969                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5:YL (r)
               +     0.522          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5_rgbl_net_1
  5.491                        CAEN_LINK_instance/I_conet_interf/tl_rd:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.599                        CAEN_LINK_instance/I_conet_interf/tl_rd:Q (f)
               +     0.314          net: CAEN_LINK_instance/I_conet_interf/N_1023_i
  5.913                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:B (f)
               +     0.147          cell: ADLIB:CFG2
  6.060                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.913          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.973                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn (r)
                                    
  6.973                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.605          net: fpgack40_buf/U_GB_YWn
  4.454                        fpgack40_buf/U_GB_RGB1_RGB81:An (f)
               +     0.317          cell: ADLIB:RGB
  4.771                        fpgack40_buf/U_GB_RGB1_RGB81:YL (r)
               +     0.490          net: fpgack40_buf/U_GB_RGB1_RGB81_rgbl_net_1
  5.261                        CAEN_LINK_instance/I_conet_interf/led_opt:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.908                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn
                                    
  4.908                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

----------------------------------------------------

SET DCLK0 to FPGACK40

Path 1
  From: GBTX_RXRDY
  To:   vme_int_instance/BUNCH_RES:Dn
  Delay (ns):             10.022
  Slack (ns):             15.002
  Arrival (ns):           14.022
  Required (ns):          29.024
  Setup (ns):              0.159
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[1]:D
  Delay (ns):              9.302
  Slack (ns):             15.613
  Arrival (ns):           13.302
  Required (ns):          28.915
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[2]:D
  Delay (ns):              9.046
  Slack (ns):             15.859
  Arrival (ns):           13.046
  Required (ns):          28.905
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[0]:D
  Delay (ns):              9.054
  Slack (ns):             15.862
  Arrival (ns):           13.054
  Required (ns):          28.916
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[3]:D
  Delay (ns):              9.019
  Slack (ns):             15.886
  Arrival (ns):           13.019
  Required (ns):          28.905
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: vme_int_instance/BUNCH_RES:Dn
  data required time                                 29.024
  data arrival time                          -       14.022
  slack                                              15.002
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     4.067          net: GBTX_RXRDY_0
  10.222                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:C (f)
               +     0.087          cell: ADLIB:CFG4
  10.309                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:Y (f)
               +     0.234          net: GBTx_interface_instance/bunch_reset_clk
  10.543                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:D (f)
               +     0.209          cell: ADLIB:CFG4
  10.752                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:Y (f)
               +     1.136          net: bunch_reset_delay
  11.888                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:B (f)
               +     0.164          cell: ADLIB:CFG3
  12.052                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:Y (f)
               +     1.970          net: vme_int_instance/BUNCH_RES_2
  14.022                       vme_int_instance/BUNCH_RES:Dn (r)
                                    
  14.022                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.594          net: fpgack40_buf/U_GB_YWn_GEast
  28.357                       fpgack40_buf/U_GB_RGB1_RGB45:An (f)
               +     0.307          cell: ADLIB:RGB
  28.664                       fpgack40_buf/U_GB_RGB1_RGB45:YR (r)
               +     0.519          net: fpgack40_buf/U_GB_RGB1_RGB45_rgbr_net_1
  29.183                       vme_int_instance/BUNCH_RES:CLK (r)
               -     0.159          Library setup time: ADLIB:IOOEFF
  29.024                       vme_int_instance/BUNCH_RES:Dn
                                    
  29.024                       data required time


Operating Conditions : WORST

END SET DCLK0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

No Path 

END SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

----------------------------------------------------

SET atck to FPGACK40

No Path 

END SET atck to FPGACK40

----------------------------------------------------

SET vme_int_instance/DS:Q to FPGACK40

No Path 

END SET vme_int_instance/DS:Q to FPGACK40

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From: FPGACK40_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.230
  Arrival (ns):           12.230

Path 2
  From: FPGACK40_N
  To:   lvFPGA_SCOPE
  Delay (ns):             12.230
  Arrival (ns):           12.230

Path 3
  From: DCLK00_P
  To:   lvFPGA_SCOPE
  Delay (ns):             11.932
  Arrival (ns):           11.932

Path 4
  From: FPGACK40_P
  To:   lvFPGAIO1
  Delay (ns):             11.885
  Arrival (ns):           11.885

Path 5
  From: FPGACK40_N
  To:   lvFPGAIO1
  Delay (ns):             11.885
  Arrival (ns):           11.885


Expanded Path 1
  From: FPGACK40_P
  To: lvFPGA_SCOPE
  data required time                                    N/C
  data arrival time                          -       12.230
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.611          net: fpgack40_buf/U_GB_YWn_GEast
  3.460                        fpgack40_buf/U_GB_RGB1_RGB47:An (f)
               +     0.317          cell: ADLIB:RGB
  3.777                        fpgack40_buf/U_GB_RGB1_RGB47:YL (r)
               +     0.441          net: fpgack40_buf/U_GB_RGB1_RGB47_rgbl_net_1
  4.218                        lvFPGA_SCOPE_m2:C (r)
               +     0.158          cell: ADLIB:CFG3
  4.376                        lvFPGA_SCOPE_m2:Y (r)
               +     0.092          net: lvFPGA_SCOPE_m2
  4.468                        lvFPGA_SCOPE_1_2:B (r)
               +     0.100          cell: ADLIB:CFG3
  4.568                        lvFPGA_SCOPE_1_2:Y (f)
               +     0.229          net: lvFPGA_SCOPE_1_2
  4.797                        lvFPGA_SCOPE:B (f)
               +     0.221          cell: ADLIB:CFG3
  5.018                        lvFPGA_SCOPE:Y (r)
               +     3.621          net: lvFPGA_SCOPE_c
  8.639                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:A (r)
               +     0.186          cell: ADLIB:IOOUTFF_BYPASS
  8.825                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:Y (r)
               +     0.238          net: lvFPGA_SCOPE_obuf/U0/DOUT
  9.063                        lvFPGA_SCOPE_obuf/U0/U_IOPAD:D (r)
               +     3.167          cell: ADLIB:IOPAD_TRI
  12.230                       lvFPGA_SCOPE_obuf/U0/U_IOPAD:PAD (r)
               +     0.000          net: lvFPGA_SCOPE
  12.230                       lvFPGA_SCOPE (r)
                                    
  12.230                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FPGACK40_P (r)
                                    
  N/C                          lvFPGA_SCOPE (r)
                                    
  N/C                          data required time


Operating Conditions : WORST

END SET Input to Output

----------------------------------------------------

Path set User Sets

