{"Source Block": ["verilog-ethernet/rtl/axis_frame_join_4.v@113:123@HdlIdDef", "reg input_3_axis_tready_reg = 0, input_3_axis_tready_next;\n\n// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int = 0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_frame_length_adjust.v@120:130", "reg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nassign status_valid = status_valid_reg;\n"], ["verilog-ethernet/rtl/axis_adapter.v@117:127", "reg                         output_axis_tready_int = 0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n"], ["verilog-ethernet/rtl/axis_demux_4.v@87:97", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@93:103", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@69:79", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@98:108", "reg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\nassign input_2_axis_tready = input_2_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_mux_4.v@91:101", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\nassign input_2_axis_tready = input_2_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@97:107", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@91:101", "\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@114:124", "\n// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int = 0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_mux_4.v@87:97", "reg input_1_axis_tready_reg = 0, input_1_axis_tready_next;\nreg input_2_axis_tready_reg = 0, input_2_axis_tready_next;\nreg input_3_axis_tready_reg = 0, input_3_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@95:105", "reg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\n"], ["verilog-ethernet/rtl/axis_demux_4.v@88:98", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@96:106", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@94:104", "reg input_2_axis_tready_reg = 0, input_2_axis_tready_next;\nreg input_3_axis_tready_reg = 0, input_3_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@84:94", "reg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@115:125", "// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int = 0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\nassign input_2_axis_tready = input_2_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@116:126", "reg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int = 0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\nassign input_2_axis_tready = input_2_axis_tready_reg;\nassign input_3_axis_tready = input_3_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@96:106", "reg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\nreg current_output_tready;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@112:122", "reg input_2_axis_tready_reg = 0, input_2_axis_tready_next;\nreg input_3_axis_tready_reg = 0, input_3_axis_tready_next;\n\n// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int = 0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@73:83", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@111:121", "reg input_1_axis_tready_reg = 0, input_1_axis_tready_next;\nreg input_2_axis_tready_reg = 0, input_2_axis_tready_next;\nreg input_3_axis_tready_reg = 0, input_3_axis_tready_next;\n\n// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int = 0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_adapter.v@117:127", "reg                         output_axis_tready_int = 0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@118:128", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@69:79", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@86:96", "reg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_adapter.v@114:124", "reg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                         output_axis_tvalid_int;\nreg                         output_axis_tready_int = 0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@119:129", "reg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@73:83", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@92:102", "reg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\n"], ["verilog-ethernet/rtl/axis_demux_4.v@85:95", "\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@95:105", "reg input_3_axis_tready_reg = 0, input_3_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\n"], ["verilog-ethernet/rtl/axis_mux_4.v@88:98", "reg input_2_axis_tready_reg = 0, input_2_axis_tready_next;\nreg input_3_axis_tready_reg = 0, input_3_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\n"], ["verilog-ethernet/rtl/axis_adapter.v@115:125", "reg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                         output_axis_tvalid_int;\nreg                         output_axis_tready_int = 0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_mux_4.v@90:100", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@89:99", "reg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\nreg current_output_tready;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@94:104", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_mux_4.v@89:99", "reg input_3_axis_tready_reg = 0, input_3_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_adapter.v@112:122", "\n// internal datapath\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                         output_axis_tvalid_int;\nreg                         output_axis_tready_int = 0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@117:127", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/axis_adapter.v@113:123", "// internal datapath\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                         output_axis_tvalid_int;\nreg                         output_axis_tready_int = 0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"]], "Diff Content": {"Delete": [[118, "reg       output_axis_tready_int = 0;\n"]], "Add": [[118, "reg       output_axis_tready_int_reg = 1'b0;\n"]]}}