ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"drv_flash.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.flashMassErase,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-sp-d16
  25              	flashMassErase:
  26              	.LVL0:
  27              	.LFB191:
  28              		.file 1 "Src/drv/drv_flash.c"
   1:Src/drv/drv_flash.c **** /** @file 		drv_flash.c
   2:Src/drv/drv_flash.c ****  *  @brief
   3:Src/drv/drv_flash.c ****  *  	This file initializes the flash.
   4:Src/drv/drv_flash.c ****  *
   5:Src/drv/drv_flash.c ****  *
   6:Src/drv/drv_flash.c ****  *  @author 	Jeremy Wolfe
   7:Src/drv/drv_flash.c ****  *  @date 		03 MAR 2022
   8:Src/drv/drv_flash.c ****  */
   9:Src/drv/drv_flash.c **** 
  10:Src/drv/drv_flash.c **** /* Includes */
  11:Src/drv/drv_flash.c **** #include "board.h"
  12:Src/drv/drv_flash.c **** 
  13:Src/drv/drv_flash.c **** /* Static Prototypes */
  14:Src/drv/drv_flash.c **** static void flashMassErase(uint8_t VoltageRange);
  15:Src/drv/drv_flash.c **** void flashEraseSector(uint32_t Sector, uint8_t VoltageRange);
  16:Src/drv/drv_flash.c **** static bool flashWaitForLastOperation(void);
  17:Src/drv/drv_flash.c **** static void flashProgramWord(uint32_t Address, uint32_t Data);
  18:Src/drv/drv_flash.c **** 
  19:Src/drv/drv_flash.c **** bool flashErase(FLASH_EraseInitTypeDef *pEraseInit)
  20:Src/drv/drv_flash.c **** {
  21:Src/drv/drv_flash.c ****     uint32_t index = 0;
  22:Src/drv/drv_flash.c **** 
  23:Src/drv/drv_flash.c ****     if (!flashWaitForLastOperation())
  24:Src/drv/drv_flash.c ****         return false;
  25:Src/drv/drv_flash.c ****     if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
  26:Src/drv/drv_flash.c ****     {
  27:Src/drv/drv_flash.c ****         flashMassErase((uint8_t)pEraseInit->VoltageRange);
  28:Src/drv/drv_flash.c **** 
  29:Src/drv/drv_flash.c ****         if (!flashWaitForLastOperation())
  30:Src/drv/drv_flash.c ****             return false;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 2


  31:Src/drv/drv_flash.c ****     }
  32:Src/drv/drv_flash.c ****     else
  33:Src/drv/drv_flash.c ****     {
  34:Src/drv/drv_flash.c ****         /* Erase by sector by sector to be done*/
  35:Src/drv/drv_flash.c ****         for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); inde
  36:Src/drv/drv_flash.c ****         {
  37:Src/drv/drv_flash.c ****             flashEraseSector(index, (uint8_t)pEraseInit->VoltageRange);
  38:Src/drv/drv_flash.c **** 
  39:Src/drv/drv_flash.c ****             /* Wait for last operation to be completed */
  40:Src/drv/drv_flash.c ****             if (!flashWaitForLastOperation())
  41:Src/drv/drv_flash.c ****                 return false;
  42:Src/drv/drv_flash.c **** 
  43:Src/drv/drv_flash.c ****             /* If the erase operation is completed, disable the SER Bit and SNB Bits */
  44:Src/drv/drv_flash.c ****             FLASH->CR &= ~(FLASH_CR_SER | FLASH_CR_SNB);
  45:Src/drv/drv_flash.c ****         }
  46:Src/drv/drv_flash.c ****     }
  47:Src/drv/drv_flash.c ****     return true;
  48:Src/drv/drv_flash.c **** }
  49:Src/drv/drv_flash.c **** 
  50:Src/drv/drv_flash.c **** /**
  51:Src/drv/drv_flash.c ****  * @brief  Program byte, halfword, word or double word at a specified address
  52:Src/drv/drv_flash.c ****  * @param  TypeProgram  Indicate the way to program at a specified address.
  53:Src/drv/drv_flash.c ****  *                           This parameter can be a value of @ref FLASH_Type_Program
  54:Src/drv/drv_flash.c ****  * @param  Address  specifies the address to be programmed.
  55:Src/drv/drv_flash.c ****  * @param  Data specifies the data to be programmed
  56:Src/drv/drv_flash.c ****  *
  57:Src/drv/drv_flash.c ****  * @retval HAL_StatusTypeDef HAL Status
  58:Src/drv/drv_flash.c ****  */
  59:Src/drv/drv_flash.c **** bool flashProgram(uint32_t Address, uint64_t Data)
  60:Src/drv/drv_flash.c **** {
  61:Src/drv/drv_flash.c ****     /* Wait for last operation to be completed */
  62:Src/drv/drv_flash.c ****     if (!flashWaitForLastOperation())
  63:Src/drv/drv_flash.c ****         return false;
  64:Src/drv/drv_flash.c **** 
  65:Src/drv/drv_flash.c ****     /*Program word (32-bit) at a specified address.*/
  66:Src/drv/drv_flash.c ****     flashProgramWord(Address, (uint32_t)Data);
  67:Src/drv/drv_flash.c **** 
  68:Src/drv/drv_flash.c ****     /* Wait for last operation to be completed */
  69:Src/drv/drv_flash.c ****     if (!flashWaitForLastOperation())
  70:Src/drv/drv_flash.c ****         return false;
  71:Src/drv/drv_flash.c **** 
  72:Src/drv/drv_flash.c ****     /* If the program operation is completed, disable the PG Bit */
  73:Src/drv/drv_flash.c ****     FLASH->CR &= ~FLASH_CR_PG;
  74:Src/drv/drv_flash.c **** 
  75:Src/drv/drv_flash.c ****     return true;
  76:Src/drv/drv_flash.c **** }
  77:Src/drv/drv_flash.c **** 
  78:Src/drv/drv_flash.c **** /** @brief Changes clock speed to 216 MHz
  79:Src/drv/drv_flash.c ****  *
  80:Src/drv/drv_flash.c ****  *  @return Void.
  81:Src/drv/drv_flash.c ****  */
  82:Src/drv/drv_flash.c **** bool flashUnlock(void)
  83:Src/drv/drv_flash.c **** {
  84:Src/drv/drv_flash.c ****     if (FLASH->CR & FLASH_CR_LOCK)
  85:Src/drv/drv_flash.c ****     {
  86:Src/drv/drv_flash.c ****         /* Authorize the FLASH Registers access */
  87:Src/drv/drv_flash.c ****         FLASH->KEYR |= FLASH_KEY1;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 3


  88:Src/drv/drv_flash.c ****         FLASH->KEYR |= FLASH_KEY2;
  89:Src/drv/drv_flash.c **** 
  90:Src/drv/drv_flash.c ****         /* verify Flash is unlock */
  91:Src/drv/drv_flash.c ****         if (FLASH->CR & FLASH_CR_LOCK)
  92:Src/drv/drv_flash.c ****             return false;
  93:Src/drv/drv_flash.c ****     }
  94:Src/drv/drv_flash.c ****     return true;
  95:Src/drv/drv_flash.c **** }
  96:Src/drv/drv_flash.c **** 
  97:Src/drv/drv_flash.c **** /**
  98:Src/drv/drv_flash.c ****  * @brief  Locks the FLASH control register access
  99:Src/drv/drv_flash.c ****  */
 100:Src/drv/drv_flash.c **** void flashLock(void)
 101:Src/drv/drv_flash.c **** {
 102:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_LOCK;
 103:Src/drv/drv_flash.c **** }
 104:Src/drv/drv_flash.c **** /**
 105:Src/drv/drv_flash.c ****  * @brief  Full erase of FLASH memory sectors
 106:Src/drv/drv_flash.c ****  * @param  VoltageRange The device voltage range which defines the erase parallelism.
 107:Src/drv/drv_flash.c ****  *
 108:Src/drv/drv_flash.c ****  * @retval None
 109:Src/drv/drv_flash.c ****  */
 110:Src/drv/drv_flash.c **** static void
 111:Src/drv/drv_flash.c **** flashMassErase(uint8_t VoltageRange)
 112:Src/drv/drv_flash.c **** {
  29              		.loc 1 112 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 113:Src/drv/drv_flash.c ****     /* if the previous operation is completed, proceed to erase all sectors */
 114:Src/drv/drv_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
  34              		.loc 1 114 5 view .LVU1
  35              		.loc 1 114 15 is_stmt 0 view .LVU2
  36 0000 084B     		ldr	r3, .L2
  37 0002 1969     		ldr	r1, [r3, #16]
  38 0004 21F44071 		bic	r1, r1, #768
  39 0008 1961     		str	r1, [r3, #16]
 115:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_MER;
  40              		.loc 1 115 5 is_stmt 1 view .LVU3
  41              		.loc 1 115 15 is_stmt 0 view .LVU4
  42 000a 1969     		ldr	r1, [r3, #16]
  43 000c 41F00401 		orr	r1, r1, #4
  44 0010 1961     		str	r1, [r3, #16]
 116:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8);
  45              		.loc 1 116 5 is_stmt 1 view .LVU5
  46              		.loc 1 116 15 is_stmt 0 view .LVU6
  47 0012 1A69     		ldr	r2, [r3, #16]
  48 0014 42EA0022 		orr	r2, r2, r0, lsl #8
  49 0018 42F48032 		orr	r2, r2, #65536
  50 001c 1A61     		str	r2, [r3, #16]
 117:Src/drv/drv_flash.c ****     /* Data synchronous Barrier (DSB) Just after the write operation
 118:Src/drv/drv_flash.c ****        This will force the CPU to respect the sequence of instruction (no optimization).*/
 119:Src/drv/drv_flash.c ****     __DSB();
  51              		.loc 1 119 5 is_stmt 1 view .LVU7
  52              	.LBB8:
  53              	.LBI8:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 4


  54              		.file 2 "Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include
   1:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /*
   8:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  *
  10:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  *
  12:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  *
  16:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  *
  18:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  24:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
  25:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
  28:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
  34:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
  39:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 5


  57:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 6


 114:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 117:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 118:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 123:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 124:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 125:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 129:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 131:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 133:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 134:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 135:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 136:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 140:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 142:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 144:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 145:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 146:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 147:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 151:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 153:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 155:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 158:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 159:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 160:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 162:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 166:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 168:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 170:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 7


 171:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 173:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 175:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 176:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 177:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 181:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 183:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 185:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 186:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 187:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 189:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 193:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 195:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 197:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 199:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 200:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 201:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 205:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 207:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 209:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 212:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 213:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 214:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 215:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 219:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 221:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 223:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 226:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 227:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 8


 228:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 229:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 233:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 235:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 237:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 240:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 241:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 242:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 243:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 247:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 249:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 251:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 254:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 255:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 256:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 258:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 262:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 264:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 266:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 269:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 271:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 272:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 273:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 277:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 279:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 281:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 282:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 283:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 9


 285:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 289:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 291:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 293:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 295:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 296:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 297:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 301:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 303:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 305:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 308:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 309:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 310:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 312:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 316:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 318:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 320:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 323:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 325:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 326:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 327:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 331:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 333:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 335:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 336:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 337:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 339:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 10


 342:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 343:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 345:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 347:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 349:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 350:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 352:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 356:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 358:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 360:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 363:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 364:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 365:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 366:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 370:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 372:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 374:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 376:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 377:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 378:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 382:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 384:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 386:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 389:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 390:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 391:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 393:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 397:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 11


 399:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 401:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 404:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 406:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 407:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 408:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 412:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 414:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 416:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 417:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 418:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 420:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 424:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 426:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 428:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 430:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 431:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 435:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 439:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 441:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 443:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 444:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 445:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 446:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 450:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 452:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 454:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 455:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 12


 456:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 457:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 461:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 463:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 465:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 468:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 469:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 470:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 472:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 476:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 478:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 480:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 483:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 485:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 486:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 487:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 491:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 493:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 495:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 496:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 497:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 499:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 503:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 505:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 507:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 509:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 510:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 511:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 13


 513:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 516:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 518:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 520:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 521:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 522:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 523:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 527:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 529:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 531:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 534:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 535:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 536:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 538:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 542:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 544:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 546:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 549:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 551:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 552:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 553:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 557:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 559:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 561:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 562:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 563:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 565:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 569:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 14


 570:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 571:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 573:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 575:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 579:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 580:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 583:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 584:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   
 589:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 592:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 594:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 599:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 604:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 605:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 607:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 611:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 614:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 616:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 620:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 625:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 15


 627:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 628:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 629:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   
 634:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 637:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 639:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 644:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 647:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 648:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 649:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 651:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 655:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 658:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 660:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 664:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 667:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 669:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 670:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 671:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 676:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 679:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 681:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 16


 684:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 686:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 691:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 692:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 693:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 695:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 699:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 702:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 704:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 708:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 713:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 715:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 716:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 717:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 722:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 725:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 727:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 732:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 735:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 736:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 737:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 739:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 17


 741:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 743:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 746:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 748:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 752:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 755:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 757:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 760:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 761:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 762:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 766:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 768:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 776:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 778:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 782:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 785:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 786:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 787:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 788:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 792:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 794:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 18


 798:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 802:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 805:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 808:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 809:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 810:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 812:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 813:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** */
 818:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 819:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 827:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 832:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 833:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 836:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 838:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 839:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 842:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 844:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 845:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 846:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 850:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 852:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 853:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 854:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 19


 855:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 857:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 859:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 860:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 861:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 866:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 868:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** }
 870:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 871:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** 
 872:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 873:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 877:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  55              		.loc 2 877 27 view .LVU8
  56              	.LBB9:
 878:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 879:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  57              		.loc 2 879 3 view .LVU9
  58              		.syntax unified
  59              	@ 879 "Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cm
  60 001e BFF34F8F 		dsb 0xF
  61              	@ 0 "" 2
  62              		.thumb
  63              		.syntax unified
  64              	.LBE9:
  65              	.LBE8:
 120:Src/drv/drv_flash.c **** }
  66              		.loc 1 120 1 is_stmt 0 view .LVU10
  67 0022 7047     		bx	lr
  68              	.L3:
  69              		.align	2
  70              	.L2:
  71 0024 003C0240 		.word	1073888256
  72              		.cfi_endproc
  73              	.LFE191:
  75              		.section	.text.flashWaitForLastOperation,"ax",%progbits
  76              		.align	1
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  80              		.fpu fpv5-sp-d16
  82              	flashWaitForLastOperation:
  83              	.LFB193:
 121:Src/drv/drv_flash.c **** 
 122:Src/drv/drv_flash.c **** /**
 123:Src/drv/drv_flash.c ****  * @brief  Erase the specified FLASH memory sector
 124:Src/drv/drv_flash.c ****  * @param  Sector FLASH sector to erase
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 20


 125:Src/drv/drv_flash.c ****  *         The value of this parameter depend on device used within the same series
 126:Src/drv/drv_flash.c ****  * @param  VoltageRange The device voltage range which defines the erase parallelism.
 127:Src/drv/drv_flash.c ****  *
 128:Src/drv/drv_flash.c ****  * @retval None
 129:Src/drv/drv_flash.c ****  */
 130:Src/drv/drv_flash.c **** void flashEraseSector(uint32_t Sector, uint8_t VoltageRange)
 131:Src/drv/drv_flash.c **** {
 132:Src/drv/drv_flash.c ****     uint32_t tmp_psize = 0;
 133:Src/drv/drv_flash.c **** 
 134:Src/drv/drv_flash.c ****     if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 135:Src/drv/drv_flash.c ****         tmp_psize = FLASH_PSIZE_BYTE;
 136:Src/drv/drv_flash.c ****     else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 137:Src/drv/drv_flash.c ****         tmp_psize = FLASH_PSIZE_HALF_WORD;
 138:Src/drv/drv_flash.c ****     else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 139:Src/drv/drv_flash.c ****         tmp_psize = FLASH_PSIZE_WORD;
 140:Src/drv/drv_flash.c ****     else
 141:Src/drv/drv_flash.c ****         tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 142:Src/drv/drv_flash.c **** 
 143:Src/drv/drv_flash.c ****     /* If the previous operation is completed, proceed to erase the sector */
 144:Src/drv/drv_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 145:Src/drv/drv_flash.c ****     FLASH->CR |= tmp_psize;
 146:Src/drv/drv_flash.c ****     FLASH->CR &= SECTOR_MASK;
 147:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 148:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_STRT;
 149:Src/drv/drv_flash.c **** 
 150:Src/drv/drv_flash.c ****     /* Data synchronous Barrier (DSB) Just after the write operation
 151:Src/drv/drv_flash.c ****        This will force the CPU to respect the sequence of instruction (no optimization).*/
 152:Src/drv/drv_flash.c ****     __DSB();
 153:Src/drv/drv_flash.c **** }
 154:Src/drv/drv_flash.c **** 
 155:Src/drv/drv_flash.c **** static bool
 156:Src/drv/drv_flash.c **** flashWaitForLastOperation(void)
 157:Src/drv/drv_flash.c **** {
  84              		.loc 1 157 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88              		@ link register save eliminated.
  89              	.L5:
 158:Src/drv/drv_flash.c ****     /* Wait for last operation to be completed */
 159:Src/drv/drv_flash.c ****     while (FLASH->SR & FLASH_SR_BSY)
 160:Src/drv/drv_flash.c ****         ;                                                                                          
  90              		.loc 1 160 9 discriminator 1 view .LVU12
 159:Src/drv/drv_flash.c ****         ;                                                                                          
  91              		.loc 1 159 11 discriminator 1 view .LVU13
 159:Src/drv/drv_flash.c ****         ;                                                                                          
  92              		.loc 1 159 17 is_stmt 0 discriminator 1 view .LVU14
  93 0000 0C4B     		ldr	r3, .L9
  94 0002 DB68     		ldr	r3, [r3, #12]
 159:Src/drv/drv_flash.c ****         ;                                                                                          
  95              		.loc 1 159 11 discriminator 1 view .LVU15
  96 0004 13F4803F 		tst	r3, #65536
  97 0008 FAD1     		bne	.L5
 161:Src/drv/drv_flash.c ****     if (FLASH->SR & (FLASH_SR_OPERR | FLASH_SR_WRPERR | FLASH_SR_PGAERR | FLASH_SR_PGPERR | FLASH_S
  98              		.loc 1 161 5 is_stmt 1 view .LVU16
  99              		.loc 1 161 14 is_stmt 0 view .LVU17
 100 000a 0A4B     		ldr	r3, .L9
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 21


 101 000c DB68     		ldr	r3, [r3, #12]
 102              		.loc 1 161 8 view .LVU18
 103 000e 13F0F20F 		tst	r3, #242
 104 0012 0BD1     		bne	.L7
 162:Src/drv/drv_flash.c ****         return false;
 163:Src/drv/drv_flash.c ****     if (FLASH->SR & FLASH_SR_EOP) // check for not EOP
 105              		.loc 1 163 5 is_stmt 1 view .LVU19
 106              		.loc 1 163 14 is_stmt 0 view .LVU20
 107 0014 074B     		ldr	r3, .L9
 108 0016 DB68     		ldr	r3, [r3, #12]
 109              		.loc 1 163 8 view .LVU21
 110 0018 13F0010F 		tst	r3, #1
 111 001c 08D0     		beq	.L8
 164:Src/drv/drv_flash.c ****         FLASH->SR |= FLASH_SR_EOP;
 112              		.loc 1 164 9 is_stmt 1 view .LVU22
 113              		.loc 1 164 19 is_stmt 0 view .LVU23
 114 001e 054A     		ldr	r2, .L9
 115 0020 D368     		ldr	r3, [r2, #12]
 116 0022 43F00103 		orr	r3, r3, #1
 117 0026 D360     		str	r3, [r2, #12]
 165:Src/drv/drv_flash.c ****     return true;
 118              		.loc 1 165 12 view .LVU24
 119 0028 0120     		movs	r0, #1
 120 002a 7047     		bx	lr
 121              	.L7:
 162:Src/drv/drv_flash.c ****         return false;
 122              		.loc 1 162 16 view .LVU25
 123 002c 0020     		movs	r0, #0
 124 002e 7047     		bx	lr
 125              	.L8:
 126              		.loc 1 165 12 view .LVU26
 127 0030 0120     		movs	r0, #1
 166:Src/drv/drv_flash.c **** }
 128              		.loc 1 166 1 view .LVU27
 129 0032 7047     		bx	lr
 130              	.L10:
 131              		.align	2
 132              	.L9:
 133 0034 003C0240 		.word	1073888256
 134              		.cfi_endproc
 135              	.LFE193:
 137              		.section	.text.flashProgramWord,"ax",%progbits
 138              		.align	1
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 142              		.fpu fpv5-sp-d16
 144              	flashProgramWord:
 145              	.LVL1:
 146              	.LFB194:
 167:Src/drv/drv_flash.c **** 
 168:Src/drv/drv_flash.c **** /**
 169:Src/drv/drv_flash.c ****  * @brief  Program word (32-bit) at a specified address.
 170:Src/drv/drv_flash.c ****  * @note   This function must be used when the device voltage range is from
 171:Src/drv/drv_flash.c ****  *         2.7V to 3.3V.
 172:Src/drv/drv_flash.c ****  *
 173:Src/drv/drv_flash.c ****  * @param  Address specifies the address to be programmed.
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 22


 174:Src/drv/drv_flash.c ****  * @param  Data specifies the data to be programmed.
 175:Src/drv/drv_flash.c ****  * @retval None
 176:Src/drv/drv_flash.c ****  */
 177:Src/drv/drv_flash.c **** static void
 178:Src/drv/drv_flash.c **** flashProgramWord(uint32_t Address, uint32_t Data)
 179:Src/drv/drv_flash.c **** {
 147              		.loc 1 179 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 180:Src/drv/drv_flash.c ****     /* If the previous operation is completed, proceed to program the new data */
 181:Src/drv/drv_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 152              		.loc 1 181 5 view .LVU29
 153              		.loc 1 181 15 is_stmt 0 view .LVU30
 154 0000 084B     		ldr	r3, .L12
 155 0002 1A69     		ldr	r2, [r3, #16]
 156 0004 22F44072 		bic	r2, r2, #768
 157 0008 1A61     		str	r2, [r3, #16]
 182:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_PSIZE_WORD;
 158              		.loc 1 182 5 is_stmt 1 view .LVU31
 159              		.loc 1 182 15 is_stmt 0 view .LVU32
 160 000a 1A69     		ldr	r2, [r3, #16]
 161 000c 42F40072 		orr	r2, r2, #512
 162 0010 1A61     		str	r2, [r3, #16]
 183:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 163              		.loc 1 183 5 is_stmt 1 view .LVU33
 164              		.loc 1 183 15 is_stmt 0 view .LVU34
 165 0012 1A69     		ldr	r2, [r3, #16]
 166 0014 42F00102 		orr	r2, r2, #1
 167 0018 1A61     		str	r2, [r3, #16]
 184:Src/drv/drv_flash.c **** 
 185:Src/drv/drv_flash.c ****     *(__IO uint32_t *)Address = Data;
 168              		.loc 1 185 5 is_stmt 1 view .LVU35
 169              		.loc 1 185 31 is_stmt 0 view .LVU36
 170 001a 0160     		str	r1, [r0]
 186:Src/drv/drv_flash.c **** 
 187:Src/drv/drv_flash.c ****     /* Data synchronous Barrier (DSB) Just after the write operation
 188:Src/drv/drv_flash.c ****        This will force the CPU to respect the sequence of instruction (no optimization).*/
 189:Src/drv/drv_flash.c ****     __DSB();
 171              		.loc 1 189 5 is_stmt 1 view .LVU37
 172              	.LBB10:
 173              	.LBI10:
 877:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 174              		.loc 2 877 27 view .LVU38
 175              	.LBB11:
 176              		.loc 2 879 3 view .LVU39
 177              		.syntax unified
 178              	@ 879 "Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cm
 179 001c BFF34F8F 		dsb 0xF
 180              	@ 0 "" 2
 181              		.thumb
 182              		.syntax unified
 183              	.LBE11:
 184              	.LBE10:
 190:Src/drv/drv_flash.c **** }...
 185              		.loc 1 190 1 is_stmt 0 view .LVU40
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 23


 186 0020 7047     		bx	lr
 187              	.L13:
 188 0022 00BF     		.align	2
 189              	.L12:
 190 0024 003C0240 		.word	1073888256
 191              		.cfi_endproc
 192              	.LFE194:
 194              		.section	.text.flashProgram,"ax",%progbits
 195              		.align	1
 196              		.global	flashProgram
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 200              		.fpu fpv5-sp-d16
 202              	flashProgram:
 203              	.LVL2:
 204              	.LFB188:
  60:Src/drv/drv_flash.c **** {
 205              		.loc 1 60 1 is_stmt 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
  60:Src/drv/drv_flash.c **** {
 209              		.loc 1 60 1 is_stmt 0 view .LVU42
 210 0000 38B5     		push	{r3, r4, r5, lr}
 211              		.cfi_def_cfa_offset 16
 212              		.cfi_offset 3, -16
 213              		.cfi_offset 4, -12
 214              		.cfi_offset 5, -8
 215              		.cfi_offset 14, -4
 216 0002 0446     		mov	r4, r0
 217 0004 1546     		mov	r5, r2
  62:Src/drv/drv_flash.c ****     if (!flashWaitForLastOperation())
 218              		.loc 1 62 5 is_stmt 1 view .LVU43
  62:Src/drv/drv_flash.c ****     if (!flashWaitForLastOperation())
 219              		.loc 1 62 10 is_stmt 0 view .LVU44
 220 0006 FFF7FEFF 		bl	flashWaitForLastOperation
 221              	.LVL3:
  62:Src/drv/drv_flash.c ****     if (!flashWaitForLastOperation())
 222              		.loc 1 62 8 view .LVU45
 223 000a 00B9     		cbnz	r0, .L17
 224              	.L15:
  76:Src/drv/drv_flash.c **** }
 225              		.loc 1 76 1 view .LVU46
 226 000c 38BD     		pop	{r3, r4, r5, pc}
 227              	.LVL4:
 228              	.L17:
  66:Src/drv/drv_flash.c ****     flashProgramWord(Address, (uint32_t)Data);
 229              		.loc 1 66 5 is_stmt 1 view .LVU47
 230 000e 2946     		mov	r1, r5
 231 0010 2046     		mov	r0, r4
 232 0012 FFF7FEFF 		bl	flashProgramWord
 233              	.LVL5:
  69:Src/drv/drv_flash.c ****     if (!flashWaitForLastOperation())
 234              		.loc 1 69 5 view .LVU48
  69:Src/drv/drv_flash.c ****     if (!flashWaitForLastOperation())
 235              		.loc 1 69 10 is_stmt 0 view .LVU49
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 24


 236 0016 FFF7FEFF 		bl	flashWaitForLastOperation
 237              	.LVL6:
  69:Src/drv/drv_flash.c ****     if (!flashWaitForLastOperation())
 238              		.loc 1 69 8 view .LVU50
 239 001a 0028     		cmp	r0, #0
 240 001c F6D0     		beq	.L15
  73:Src/drv/drv_flash.c ****     FLASH->CR &= ~FLASH_CR_PG;
 241              		.loc 1 73 5 is_stmt 1 view .LVU51
  73:Src/drv/drv_flash.c ****     FLASH->CR &= ~FLASH_CR_PG;
 242              		.loc 1 73 15 is_stmt 0 view .LVU52
 243 001e 034A     		ldr	r2, .L18
 244 0020 1369     		ldr	r3, [r2, #16]
 245 0022 23F00103 		bic	r3, r3, #1
 246 0026 1361     		str	r3, [r2, #16]
  75:Src/drv/drv_flash.c ****     return true;
 247              		.loc 1 75 5 is_stmt 1 view .LVU53
  75:Src/drv/drv_flash.c ****     return true;
 248              		.loc 1 75 12 is_stmt 0 view .LVU54
 249 0028 F0E7     		b	.L15
 250              	.L19:
 251 002a 00BF     		.align	2
 252              	.L18:
 253 002c 003C0240 		.word	1073888256
 254              		.cfi_endproc
 255              	.LFE188:
 257              		.section	.text.flashUnlock,"ax",%progbits
 258              		.align	1
 259              		.global	flashUnlock
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 263              		.fpu fpv5-sp-d16
 265              	flashUnlock:
 266              	.LFB189:
  83:Src/drv/drv_flash.c **** {
 267              		.loc 1 83 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		@ link register save eliminated.
  84:Src/drv/drv_flash.c ****     if (FLASH->CR & FLASH_CR_LOCK)
 272              		.loc 1 84 5 view .LVU56
  84:Src/drv/drv_flash.c ****     if (FLASH->CR & FLASH_CR_LOCK)
 273              		.loc 1 84 14 is_stmt 0 view .LVU57
 274 0000 0A4B     		ldr	r3, .L25
 275 0002 1B69     		ldr	r3, [r3, #16]
  84:Src/drv/drv_flash.c ****     if (FLASH->CR & FLASH_CR_LOCK)
 276              		.loc 1 84 8 view .LVU58
 277 0004 002B     		cmp	r3, #0
 278 0006 01DB     		blt	.L24
  94:Src/drv/drv_flash.c ****     return true;
 279              		.loc 1 94 12 view .LVU59
 280 0008 0120     		movs	r0, #1
 281 000a 7047     		bx	lr
 282              	.L24:
  87:Src/drv/drv_flash.c ****         FLASH->KEYR |= FLASH_KEY1;
 283              		.loc 1 87 9 is_stmt 1 view .LVU60
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 25


  87:Src/drv/drv_flash.c ****         FLASH->KEYR |= FLASH_KEY1;
 284              		.loc 1 87 21 is_stmt 0 view .LVU61
 285 000c 074B     		ldr	r3, .L25
 286 000e 5968     		ldr	r1, [r3, #4]
 287 0010 074A     		ldr	r2, .L25+4
 288 0012 0A43     		orrs	r2, r2, r1
 289 0014 5A60     		str	r2, [r3, #4]
  88:Src/drv/drv_flash.c ****         FLASH->KEYR |= FLASH_KEY2;
 290              		.loc 1 88 9 is_stmt 1 view .LVU62
  88:Src/drv/drv_flash.c ****         FLASH->KEYR |= FLASH_KEY2;
 291              		.loc 1 88 21 is_stmt 0 view .LVU63
 292 0016 5968     		ldr	r1, [r3, #4]
 293 0018 064A     		ldr	r2, .L25+8
 294 001a 0A43     		orrs	r2, r2, r1
 295 001c 5A60     		str	r2, [r3, #4]
  91:Src/drv/drv_flash.c ****         if (FLASH->CR & FLASH_CR_LOCK)
 296              		.loc 1 91 9 is_stmt 1 view .LVU64
  91:Src/drv/drv_flash.c ****         if (FLASH->CR & FLASH_CR_LOCK)
 297              		.loc 1 91 18 is_stmt 0 view .LVU65
 298 001e 1B69     		ldr	r3, [r3, #16]
  91:Src/drv/drv_flash.c ****         if (FLASH->CR & FLASH_CR_LOCK)
 299              		.loc 1 91 12 view .LVU66
 300 0020 002B     		cmp	r3, #0
 301 0022 01DB     		blt	.L23
  94:Src/drv/drv_flash.c ****     return true;
 302              		.loc 1 94 12 view .LVU67
 303 0024 0120     		movs	r0, #1
 304 0026 7047     		bx	lr
 305              	.L23:
  92:Src/drv/drv_flash.c ****             return false;
 306              		.loc 1 92 20 view .LVU68
 307 0028 0020     		movs	r0, #0
  95:Src/drv/drv_flash.c **** }
 308              		.loc 1 95 1 view .LVU69
 309 002a 7047     		bx	lr
 310              	.L26:
 311              		.align	2
 312              	.L25:
 313 002c 003C0240 		.word	1073888256
 314 0030 23016745 		.word	1164378403
 315 0034 AB89EFCD 		.word	-839939669
 316              		.cfi_endproc
 317              	.LFE189:
 319              		.section	.text.flashLock,"ax",%progbits
 320              		.align	1
 321              		.global	flashLock
 322              		.syntax unified
 323              		.thumb
 324              		.thumb_func
 325              		.fpu fpv5-sp-d16
 327              	flashLock:
 328              	.LFB190:
 101:Src/drv/drv_flash.c **** {
 329              		.loc 1 101 1 is_stmt 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 26


 333              		@ link register save eliminated.
 102:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_LOCK;
 334              		.loc 1 102 5 view .LVU71
 102:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_LOCK;
 335              		.loc 1 102 15 is_stmt 0 view .LVU72
 336 0000 024A     		ldr	r2, .L28
 337 0002 1369     		ldr	r3, [r2, #16]
 338 0004 43F00043 		orr	r3, r3, #-2147483648
 339 0008 1361     		str	r3, [r2, #16]
 103:Src/drv/drv_flash.c **** }
 340              		.loc 1 103 1 view .LVU73
 341 000a 7047     		bx	lr
 342              	.L29:
 343              		.align	2
 344              	.L28:
 345 000c 003C0240 		.word	1073888256
 346              		.cfi_endproc
 347              	.LFE190:
 349              		.section	.text.flashEraseSector,"ax",%progbits
 350              		.align	1
 351              		.global	flashEraseSector
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 355              		.fpu fpv5-sp-d16
 357              	flashEraseSector:
 358              	.LVL7:
 359              	.LFB192:
 131:Src/drv/drv_flash.c **** {
 360              		.loc 1 131 1 is_stmt 1 view -0
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 0
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364              		@ link register save eliminated.
 132:Src/drv/drv_flash.c ****     uint32_t tmp_psize = 0;
 365              		.loc 1 132 5 view .LVU75
 134:Src/drv/drv_flash.c ****     if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 366              		.loc 1 134 5 view .LVU76
 134:Src/drv/drv_flash.c ****     if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 367              		.loc 1 134 8 is_stmt 0 view .LVU77
 368 0000 49B1     		cbz	r1, .L32
 136:Src/drv/drv_flash.c ****     else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 369              		.loc 1 136 10 is_stmt 1 view .LVU78
 136:Src/drv/drv_flash.c ****     else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 370              		.loc 1 136 13 is_stmt 0 view .LVU79
 371 0002 0129     		cmp	r1, #1
 372 0004 23D0     		beq	.L33
 138:Src/drv/drv_flash.c ****     else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 373              		.loc 1 138 10 is_stmt 1 view .LVU80
 138:Src/drv/drv_flash.c ****     else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 374              		.loc 1 138 13 is_stmt 0 view .LVU81
 375 0006 0229     		cmp	r1, #2
 376 0008 02D0     		beq	.L35
 141:Src/drv/drv_flash.c ****         tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 377              		.loc 1 141 19 view .LVU82
 378 000a 4FF4407C 		mov	ip, #768
 379 000e 04E0     		b	.L31
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 27


 380              	.L35:
 139:Src/drv/drv_flash.c ****         tmp_psize = FLASH_PSIZE_WORD;
 381              		.loc 1 139 19 view .LVU83
 382 0010 4FF4007C 		mov	ip, #512
 383 0014 01E0     		b	.L31
 384              	.L32:
 135:Src/drv/drv_flash.c ****         tmp_psize = FLASH_PSIZE_BYTE;
 385              		.loc 1 135 19 view .LVU84
 386 0016 4FF0000C 		mov	ip, #0
 387              	.L31:
 388              	.LVL8:
 144:Src/drv/drv_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 389              		.loc 1 144 5 is_stmt 1 view .LVU85
 144:Src/drv/drv_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 390              		.loc 1 144 15 is_stmt 0 view .LVU86
 391 001a 0E4B     		ldr	r3, .L36
 392 001c 1969     		ldr	r1, [r3, #16]
 393              	.LVL9:
 144:Src/drv/drv_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 394              		.loc 1 144 15 view .LVU87
 395 001e 21F44071 		bic	r1, r1, #768
 396 0022 1961     		str	r1, [r3, #16]
 145:Src/drv/drv_flash.c ****     FLASH->CR |= tmp_psize;
 397              		.loc 1 145 5 is_stmt 1 view .LVU88
 145:Src/drv/drv_flash.c ****     FLASH->CR |= tmp_psize;
 398              		.loc 1 145 15 is_stmt 0 view .LVU89
 399 0024 1A69     		ldr	r2, [r3, #16]
 400 0026 42EA0C02 		orr	r2, r2, ip
 401 002a 1A61     		str	r2, [r3, #16]
 146:Src/drv/drv_flash.c ****     FLASH->CR &= SECTOR_MASK;
 402              		.loc 1 146 5 is_stmt 1 view .LVU90
 146:Src/drv/drv_flash.c ****     FLASH->CR &= SECTOR_MASK;
 403              		.loc 1 146 15 is_stmt 0 view .LVU91
 404 002c 1A69     		ldr	r2, [r3, #16]
 405 002e 22F0F802 		bic	r2, r2, #248
 406 0032 1A61     		str	r2, [r3, #16]
 147:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 407              		.loc 1 147 5 is_stmt 1 view .LVU92
 147:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 408              		.loc 1 147 15 is_stmt 0 view .LVU93
 409 0034 1A69     		ldr	r2, [r3, #16]
 410 0036 42EAC000 		orr	r0, r2, r0, lsl #3
 411              	.LVL10:
 147:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 412              		.loc 1 147 15 view .LVU94
 413 003a 40F00200 		orr	r0, r0, #2
 414 003e 1861     		str	r0, [r3, #16]
 148:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_STRT;
 415              		.loc 1 148 5 is_stmt 1 view .LVU95
 148:Src/drv/drv_flash.c ****     FLASH->CR |= FLASH_CR_STRT;
 416              		.loc 1 148 15 is_stmt 0 view .LVU96
 417 0040 1A69     		ldr	r2, [r3, #16]
 418 0042 42F48032 		orr	r2, r2, #65536
 419 0046 1A61     		str	r2, [r3, #16]
 152:Src/drv/drv_flash.c ****     __DSB();
 420              		.loc 1 152 5 is_stmt 1 view .LVU97
 421              	.LBB12:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 28


 422              	.LBI12:
 877:Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cmsis_gcc.h **** {
 423              		.loc 2 877 27 view .LVU98
 424              	.LBB13:
 425              		.loc 2 879 3 view .LVU99
 426              		.syntax unified
 427              	@ 879 "Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/../../../Libraries/CMSIS/Include/cm
 428 0048 BFF34F8F 		dsb 0xF
 429              	@ 0 "" 2
 430              		.thumb
 431              		.syntax unified
 432              	.LBE13:
 433              	.LBE12:
 153:Src/drv/drv_flash.c **** }
 434              		.loc 1 153 1 is_stmt 0 view .LVU100
 435 004c 7047     		bx	lr
 436              	.LVL11:
 437              	.L33:
 137:Src/drv/drv_flash.c ****         tmp_psize = FLASH_PSIZE_HALF_WORD;
 438              		.loc 1 137 19 view .LVU101
 439 004e 4FF4807C 		mov	ip, #256
 440 0052 E2E7     		b	.L31
 441              	.L37:
 442              		.align	2
 443              	.L36:
 444 0054 003C0240 		.word	1073888256
 445              		.cfi_endproc
 446              	.LFE192:
 448              		.section	.text.flashErase,"ax",%progbits
 449              		.align	1
 450              		.global	flashErase
 451              		.syntax unified
 452              		.thumb
 453              		.thumb_func
 454              		.fpu fpv5-sp-d16
 456              	flashErase:
 457              	.LVL12:
 458              	.LFB187:
  20:Src/drv/drv_flash.c **** {
 459              		.loc 1 20 1 is_stmt 1 view -0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 0
 462              		@ frame_needed = 0, uses_anonymous_args = 0
  20:Src/drv/drv_flash.c **** {
 463              		.loc 1 20 1 is_stmt 0 view .LVU103
 464 0000 70B5     		push	{r4, r5, r6, lr}
 465              		.cfi_def_cfa_offset 16
 466              		.cfi_offset 4, -16
 467              		.cfi_offset 5, -12
 468              		.cfi_offset 6, -8
 469              		.cfi_offset 14, -4
 470 0002 0546     		mov	r5, r0
  21:Src/drv/drv_flash.c ****     uint32_t index = 0;
 471              		.loc 1 21 5 is_stmt 1 view .LVU104
 472              	.LVL13:
  23:Src/drv/drv_flash.c ****     if (!flashWaitForLastOperation())
 473              		.loc 1 23 5 view .LVU105
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 29


  23:Src/drv/drv_flash.c ****     if (!flashWaitForLastOperation())
 474              		.loc 1 23 10 is_stmt 0 view .LVU106
 475 0004 FFF7FEFF 		bl	flashWaitForLastOperation
 476              	.LVL14:
  23:Src/drv/drv_flash.c ****     if (!flashWaitForLastOperation())
 477              		.loc 1 23 8 view .LVU107
 478 0008 0646     		mov	r6, r0
 479 000a F0B1     		cbz	r0, .L39
  25:Src/drv/drv_flash.c ****     if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 480              		.loc 1 25 5 is_stmt 1 view .LVU108
  25:Src/drv/drv_flash.c ****     if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 481              		.loc 1 25 19 is_stmt 0 view .LVU109
 482 000c 2B68     		ldr	r3, [r5]
  25:Src/drv/drv_flash.c ****     if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 483              		.loc 1 25 8 view .LVU110
 484 000e 012B     		cmp	r3, #1
 485 0010 13D0     		beq	.L45
  35:Src/drv/drv_flash.c ****         for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); inde
 486              		.loc 1 35 9 is_stmt 1 view .LVU111
  35:Src/drv/drv_flash.c ****         for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); inde
 487              		.loc 1 35 20 is_stmt 0 view .LVU112
 488 0012 6C68     		ldr	r4, [r5, #4]
 489              	.LVL15:
 490              	.L41:
  35:Src/drv/drv_flash.c ****         for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); inde
 491              		.loc 1 35 42 is_stmt 1 discriminator 1 view .LVU113
  35:Src/drv/drv_flash.c ****         for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); inde
 492              		.loc 1 35 61 is_stmt 0 discriminator 1 view .LVU114
 493 0014 AB68     		ldr	r3, [r5, #8]
  35:Src/drv/drv_flash.c ****         for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); inde
 494              		.loc 1 35 85 discriminator 1 view .LVU115
 495 0016 6A68     		ldr	r2, [r5, #4]
  35:Src/drv/drv_flash.c ****         for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); inde
 496              		.loc 1 35 73 discriminator 1 view .LVU116
 497 0018 1344     		add	r3, r3, r2
  35:Src/drv/drv_flash.c ****         for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); inde
 498              		.loc 1 35 9 discriminator 1 view .LVU117
 499 001a A342     		cmp	r3, r4
 500 001c 15D9     		bls	.L39
  37:Src/drv/drv_flash.c ****             flashEraseSector(index, (uint8_t)pEraseInit->VoltageRange);
 501              		.loc 1 37 13 is_stmt 1 view .LVU118
 502 001e 297B     		ldrb	r1, [r5, #12]	@ zero_extendqisi2
 503 0020 2046     		mov	r0, r4
 504 0022 FFF7FEFF 		bl	flashEraseSector
 505              	.LVL16:
  40:Src/drv/drv_flash.c ****             if (!flashWaitForLastOperation())
 506              		.loc 1 40 13 view .LVU119
  40:Src/drv/drv_flash.c ****             if (!flashWaitForLastOperation())
 507              		.loc 1 40 18 is_stmt 0 view .LVU120
 508 0026 FFF7FEFF 		bl	flashWaitForLastOperation
 509              	.LVL17:
  40:Src/drv/drv_flash.c ****             if (!flashWaitForLastOperation())
 510              		.loc 1 40 16 view .LVU121
 511 002a 68B1     		cbz	r0, .L43
  44:Src/drv/drv_flash.c ****             FLASH->CR &= ~(FLASH_CR_SER | FLASH_CR_SNB);
 512              		.loc 1 44 13 is_stmt 1 discriminator 2 view .LVU122
  44:Src/drv/drv_flash.c ****             FLASH->CR &= ~(FLASH_CR_SER | FLASH_CR_SNB);
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 30


 513              		.loc 1 44 23 is_stmt 0 discriminator 2 view .LVU123
 514 002c 084A     		ldr	r2, .L46
 515 002e 1369     		ldr	r3, [r2, #16]
 516 0030 23F07A03 		bic	r3, r3, #122
 517 0034 1361     		str	r3, [r2, #16]
  35:Src/drv/drv_flash.c ****         for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); inde
 518              		.loc 1 35 96 is_stmt 1 discriminator 2 view .LVU124
  35:Src/drv/drv_flash.c ****         for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); inde
 519              		.loc 1 35 101 is_stmt 0 discriminator 2 view .LVU125
 520 0036 0134     		adds	r4, r4, #1
 521              	.LVL18:
  35:Src/drv/drv_flash.c ****         for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); inde
 522              		.loc 1 35 101 discriminator 2 view .LVU126
 523 0038 ECE7     		b	.L41
 524              	.LVL19:
 525              	.L45:
  27:Src/drv/drv_flash.c ****         flashMassErase((uint8_t)pEraseInit->VoltageRange);
 526              		.loc 1 27 9 is_stmt 1 view .LVU127
 527 003a 287B     		ldrb	r0, [r5, #12]	@ zero_extendqisi2
 528 003c FFF7FEFF 		bl	flashMassErase
 529              	.LVL20:
  29:Src/drv/drv_flash.c ****         if (!flashWaitForLastOperation())
 530              		.loc 1 29 9 view .LVU128
  29:Src/drv/drv_flash.c ****         if (!flashWaitForLastOperation())
 531              		.loc 1 29 14 is_stmt 0 view .LVU129
 532 0040 FFF7FEFF 		bl	flashWaitForLastOperation
 533              	.LVL21:
 534 0044 0646     		mov	r6, r0
 535 0046 00E0     		b	.L39
 536              	.LVL22:
 537              	.L43:
  41:Src/drv/drv_flash.c ****                 return false;
 538              		.loc 1 41 24 view .LVU130
 539 0048 0646     		mov	r6, r0
 540              	.LVL23:
 541              	.L39:
  48:Src/drv/drv_flash.c **** }
 542              		.loc 1 48 1 view .LVU131
 543 004a 3046     		mov	r0, r6
 544 004c 70BD     		pop	{r4, r5, r6, pc}
 545              	.LVL24:
 546              	.L47:
  48:Src/drv/drv_flash.c **** }
 547              		.loc 1 48 1 view .LVU132
 548 004e 00BF     		.align	2
 549              	.L46:
 550 0050 003C0240 		.word	1073888256
 551              		.cfi_endproc
 552              	.LFE187:
 554              		.text
 555              	.Letext0:
 556              		.file 3 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/machine/_de
 557              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/sys/_stdint
 558              		.file 5 "Libraries/CMSIS/Device/ST/STM32F7xx/Include/stm32f722xx.h"
 559              		.file 6 "Src/drv/drv_flash.h"
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s 			page 31


DEFINED SYMBOLS
                            *ABS*:0000000000000000 drv_flash.c
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:18     .text.flashMassErase:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:25     .text.flashMassErase:0000000000000000 flashMassErase
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:71     .text.flashMassErase:0000000000000024 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:76     .text.flashWaitForLastOperation:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:82     .text.flashWaitForLastOperation:0000000000000000 flashWaitForLastOperation
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:133    .text.flashWaitForLastOperation:0000000000000034 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:138    .text.flashProgramWord:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:144    .text.flashProgramWord:0000000000000000 flashProgramWord
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:190    .text.flashProgramWord:0000000000000024 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:195    .text.flashProgram:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:202    .text.flashProgram:0000000000000000 flashProgram
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:253    .text.flashProgram:000000000000002c $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:258    .text.flashUnlock:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:265    .text.flashUnlock:0000000000000000 flashUnlock
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:313    .text.flashUnlock:000000000000002c $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:320    .text.flashLock:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:327    .text.flashLock:0000000000000000 flashLock
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:345    .text.flashLock:000000000000000c $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:350    .text.flashEraseSector:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:357    .text.flashEraseSector:0000000000000000 flashEraseSector
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:444    .text.flashEraseSector:0000000000000054 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:449    .text.flashErase:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:456    .text.flashErase:0000000000000000 flashErase
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//cctxTowO.s:550    .text.flashErase:0000000000000050 $d

NO UNDEFINED SYMBOLS
