Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov  6 20:29:10 2022
| Host         : DESKTOP-O778VJE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file T_FLIP_FLOP_BD_timing_summary_routed.rpt -pb T_FLIP_FLOP_BD_timing_summary_routed.pb -rpx T_FLIP_FLOP_BD_timing_summary_routed.rpx -warn_on_violation
| Design       : T_FLIP_FLOP_BD
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: Clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DF/cnt_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   60          inf        0.000                      0                   60           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_TEMP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            NOT_Q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 4.328ns (64.065%)  route 2.428ns (35.935%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDCE                         0.000     0.000 r  Q_TEMP_reg/C
    SLICE_X65Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Q_TEMP_reg/Q
                         net (fo=3, routed)           0.507     0.963    Q_OBUF
    SLICE_X65Y48         LUT1 (Prop_lut1_I0_O)        0.150     1.113 r  NOT_Q_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.920     3.034    NOT_Q_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.722     6.756 r  NOT_Q_OBUF_inst/O
                         net (fo=0)                   0.000     6.756    NOT_Q
    G2                                                                r  NOT_Q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_TEMP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 3.976ns (67.397%)  route 1.923ns (32.603%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDCE                         0.000     0.000 r  Q_TEMP_reg/C
    SLICE_X65Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Q_TEMP_reg/Q
                         net (fo=3, routed)           1.923     2.379    Q_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.520     5.900 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000     5.900    Q
    G1                                                                r  Q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_INPUT
                            (input port)
  Destination:            Q_TEMP_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.589ns  (logic 1.577ns (43.930%)  route 2.012ns (56.070%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  T_INPUT (IN)
                         net (fo=0)                   0.000     0.000    T_INPUT
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  T_INPUT_IBUF_inst/O
                         net (fo=1, routed)           2.012     3.465    T_INPUT_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.589 r  Q_TEMP_i_1/O
                         net (fo=1, routed)           0.000     3.589    Q_TEMP_i_1_n_0
    SLICE_X65Y48         FDCE                                         r  Q_TEMP_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.466ns  (logic 0.704ns (20.313%)  route 2.762ns (79.687%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE                         0.000     0.000 r  DF/cnt_reg[23]/C
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[23]/Q
                         net (fo=2, routed)           0.833     1.289    DF/cnt_reg_n_0_[23]
    SLICE_X64Y47         LUT6 (Prop_lut6_I3_O)        0.124     1.413 r  DF/cnt[0]_i_4/O
                         net (fo=1, routed)           0.939     2.352    DF/cnt[0]_i_4_n_0
    SLICE_X64Y44         LUT5 (Prop_lut5_I1_O)        0.124     2.476 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.990     3.466    DF/clear
    SLICE_X65Y47         FDRE                                         r  DF/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.466ns  (logic 0.704ns (20.313%)  route 2.762ns (79.687%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE                         0.000     0.000 r  DF/cnt_reg[23]/C
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[23]/Q
                         net (fo=2, routed)           0.833     1.289    DF/cnt_reg_n_0_[23]
    SLICE_X64Y47         LUT6 (Prop_lut6_I3_O)        0.124     1.413 r  DF/cnt[0]_i_4/O
                         net (fo=1, routed)           0.939     2.352    DF/cnt[0]_i_4_n_0
    SLICE_X64Y44         LUT5 (Prop_lut5_I1_O)        0.124     2.476 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.990     3.466    DF/clear
    SLICE_X65Y47         FDRE                                         r  DF/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.466ns  (logic 0.704ns (20.313%)  route 2.762ns (79.687%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE                         0.000     0.000 r  DF/cnt_reg[23]/C
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[23]/Q
                         net (fo=2, routed)           0.833     1.289    DF/cnt_reg_n_0_[23]
    SLICE_X64Y47         LUT6 (Prop_lut6_I3_O)        0.124     1.413 r  DF/cnt[0]_i_4/O
                         net (fo=1, routed)           0.939     2.352    DF/cnt[0]_i_4_n_0
    SLICE_X64Y44         LUT5 (Prop_lut5_I1_O)        0.124     2.476 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.990     3.466    DF/clear
    SLICE_X65Y47         FDRE                                         r  DF/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.466ns  (logic 0.704ns (20.313%)  route 2.762ns (79.687%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE                         0.000     0.000 r  DF/cnt_reg[23]/C
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[23]/Q
                         net (fo=2, routed)           0.833     1.289    DF/cnt_reg_n_0_[23]
    SLICE_X64Y47         LUT6 (Prop_lut6_I3_O)        0.124     1.413 r  DF/cnt[0]_i_4/O
                         net (fo=1, routed)           0.939     2.352    DF/cnt[0]_i_4_n_0
    SLICE_X64Y44         LUT5 (Prop_lut5_I1_O)        0.124     2.476 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.990     3.466    DF/clear
    SLICE_X65Y47         FDRE                                         r  DF/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.704ns (21.180%)  route 2.620ns (78.820%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE                         0.000     0.000 r  DF/cnt_reg[23]/C
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[23]/Q
                         net (fo=2, routed)           0.833     1.289    DF/cnt_reg_n_0_[23]
    SLICE_X64Y47         LUT6 (Prop_lut6_I3_O)        0.124     1.413 r  DF/cnt[0]_i_4/O
                         net (fo=1, routed)           0.939     2.352    DF/cnt[0]_i_4_n_0
    SLICE_X64Y44         LUT5 (Prop_lut5_I1_O)        0.124     2.476 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.848     3.324    DF/clear
    SLICE_X65Y46         FDRE                                         r  DF/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.704ns (21.180%)  route 2.620ns (78.820%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE                         0.000     0.000 r  DF/cnt_reg[23]/C
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[23]/Q
                         net (fo=2, routed)           0.833     1.289    DF/cnt_reg_n_0_[23]
    SLICE_X64Y47         LUT6 (Prop_lut6_I3_O)        0.124     1.413 r  DF/cnt[0]_i_4/O
                         net (fo=1, routed)           0.939     2.352    DF/cnt[0]_i_4_n_0
    SLICE_X64Y44         LUT5 (Prop_lut5_I1_O)        0.124     2.476 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.848     3.324    DF/clear
    SLICE_X65Y46         FDRE                                         r  DF/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.704ns (21.180%)  route 2.620ns (78.820%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE                         0.000     0.000 r  DF/cnt_reg[23]/C
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DF/cnt_reg[23]/Q
                         net (fo=2, routed)           0.833     1.289    DF/cnt_reg_n_0_[23]
    SLICE_X64Y47         LUT6 (Prop_lut6_I3_O)        0.124     1.413 r  DF/cnt[0]_i_4/O
                         net (fo=1, routed)           0.939     2.352    DF/cnt[0]_i_4_n_0
    SLICE_X64Y44         LUT5 (Prop_lut5_I1_O)        0.124     2.476 r  DF/cnt[0]_i_1/O
                         net (fo=28, routed)          0.848     3.324    DF/clear
    SLICE_X65Y46         FDRE                                         r  DF/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_TEMP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_TEMP_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDCE                         0.000     0.000 r  Q_TEMP_reg/C
    SLICE_X65Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Q_TEMP_reg/Q
                         net (fo=3, routed)           0.170     0.311    Q_OBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I1_O)        0.045     0.356 r  Q_TEMP_i_1/O
                         net (fo=1, routed)           0.000     0.356    Q_TEMP_i_1_n_0
    SLICE_X65Y48         FDCE                                         r  Q_TEMP_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE                         0.000     0.000 r  DF/cnt_reg[15]/C
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    DF/cnt_reg_n_0_[15]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  DF/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    DF/cnt_reg[12]_i_1_n_4
    SLICE_X65Y44         FDRE                                         r  DF/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE                         0.000     0.000 r  DF/cnt_reg[19]/C
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     0.258    DF/cnt_reg_n_0_[19]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  DF/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    DF/cnt_reg[16]_i_1_n_4
    SLICE_X65Y45         FDRE                                         r  DF/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE                         0.000     0.000 r  DF/cnt_reg[27]/C
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[27]/Q
                         net (fo=2, routed)           0.117     0.258    DF/cnt_reg_n_0_[27]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  DF/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    DF/cnt_reg[24]_i_1_n_4
    SLICE_X65Y47         FDRE                                         r  DF/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE                         0.000     0.000 r  DF/cnt_reg[7]/C
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    DF/cnt_reg_n_0_[7]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  DF/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    DF/cnt_reg[4]_i_1_n_4
    SLICE_X65Y42         FDRE                                         r  DF/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE                         0.000     0.000 r  DF/cnt_reg[3]/C
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    DF/cnt_reg_n_0_[3]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  DF/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    DF/cnt_reg[0]_i_2_n_4
    SLICE_X65Y41         FDRE                                         r  DF/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE                         0.000     0.000 r  DF/cnt_reg[11]/C
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    DF/cnt_reg_n_0_[11]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  DF/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    DF/cnt_reg[8]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  DF/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE                         0.000     0.000 r  DF/cnt_reg[23]/C
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[23]/Q
                         net (fo=2, routed)           0.120     0.261    DF/cnt_reg_n_0_[23]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  DF/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    DF/cnt_reg[20]_i_1_n_4
    SLICE_X65Y46         FDRE                                         r  DF/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE                         0.000     0.000 r  DF/cnt_reg[12]/C
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[12]/Q
                         net (fo=2, routed)           0.116     0.257    DF/cnt_reg_n_0_[12]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  DF/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    DF/cnt_reg[12]_i_1_n_7
    SLICE_X65Y44         FDRE                                         r  DF/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF/cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE                         0.000     0.000 r  DF/cnt_reg[16]/C
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DF/cnt_reg[16]/Q
                         net (fo=2, routed)           0.116     0.257    DF/cnt_reg_n_0_[16]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  DF/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    DF/cnt_reg[16]_i_1_n_7
    SLICE_X65Y45         FDRE                                         r  DF/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------





