{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670876143682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670876143692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 21:15:43 2022 " "Processing started: Mon Dec 12 21:15:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670876143692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876143692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verin_avalon -c verin_avalon " "Command: quartus_map --read_settings_files=on --write_settings_files=off verin_avalon -c verin_avalon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876143692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670876145650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670876145650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/verin_avalon2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin_avalon2/synthesis/verin_avalon2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verin_avalon2-rtl " "Found design unit 1: verin_avalon2-rtl" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171454 ""} { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2 " "Found entity 1: verin_avalon2" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "verin_avalon2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "verin_avalon2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_irq_mapper " "Found entity 1: verin_avalon2_irq_mapper" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_irq_mapper.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0 " "Found entity 1: verin_avalon2_mm_interconnect_0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: verin_avalon2_mm_interconnect_0_avalon_st_adapter" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_rsp_mux " "Found entity 1: verin_avalon2_mm_interconnect_0_rsp_mux" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171624 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_rsp_demux " "Found entity 1: verin_avalon2_mm_interconnect_0_rsp_demux" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_cmd_mux " "Found entity 1: verin_avalon2_mm_interconnect_0_cmd_mux" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_cmd_demux " "Found entity 1: verin_avalon2_mm_interconnect_0_cmd_demux" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel verin_avalon2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at verin_avalon2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670876171680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel verin_avalon2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at verin_avalon2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670876171681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_router_002_default_decode " "Found entity 1: verin_avalon2_mm_interconnect_0_router_002_default_decode" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171684 ""} { "Info" "ISGN_ENTITY_NAME" "2 verin_avalon2_mm_interconnect_0_router_002 " "Found entity 2: verin_avalon2_mm_interconnect_0_router_002" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel verin_avalon2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at verin_avalon2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670876171697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel verin_avalon2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at verin_avalon2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670876171698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_router_default_decode " "Found entity 1: verin_avalon2_mm_interconnect_0_router_default_decode" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171702 ""} { "Info" "ISGN_ENTITY_NAME" "2 verin_avalon2_mm_interconnect_0_router " "Found entity 2: verin_avalon2_mm_interconnect_0_router" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "verin_avalon2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verin_avalon-arch_VerAvalon " "Found design unit 1: verin_avalon-arch_VerAvalon" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171844 ""} { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon " "Found entity 1: verin_avalon" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_onchip_memory2_0 " "Found entity 1: verin_avalon2_onchip_memory2_0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_nios2_gen2_0 " "Found entity 1: verin_avalon2_nios2_gen2_0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "2 verin_avalon2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: verin_avalon2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "3 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "4 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "5 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "6 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "7 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "8 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "9 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "10 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "11 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "12 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "13 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "14 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "15 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "16 verin_avalon2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: verin_avalon2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "17 verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "18 verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "19 verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "20 verin_avalon2_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: verin_avalon2_nios2_gen2_0_cpu_nios2_oci" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""} { "Info" "ISGN_ENTITY_NAME" "21 verin_avalon2_nios2_gen2_0_cpu " "Found entity 21: verin_avalon2_nios2_gen2_0_cpu" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876171986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876171986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_nios2_gen2_0_cpu_test_bench " "Found entity 1: verin_avalon2_nios2_gen2_0_cpu_test_bench" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_led.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_led " "Found entity 1: verin_avalon2_led" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_led.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_jtag_uart_0_sim_scfifo_w " "Found entity 1: verin_avalon2_jtag_uart_0_sim_scfifo_w" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172140 ""} { "Info" "ISGN_ENTITY_NAME" "2 verin_avalon2_jtag_uart_0_scfifo_w " "Found entity 2: verin_avalon2_jtag_uart_0_scfifo_w" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172140 ""} { "Info" "ISGN_ENTITY_NAME" "3 verin_avalon2_jtag_uart_0_sim_scfifo_r " "Found entity 3: verin_avalon2_jtag_uart_0_sim_scfifo_r" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172140 ""} { "Info" "ISGN_ENTITY_NAME" "4 verin_avalon2_jtag_uart_0_scfifo_r " "Found entity 4: verin_avalon2_jtag_uart_0_scfifo_r" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172140 ""} { "Info" "ISGN_ENTITY_NAME" "5 verin_avalon2_jtag_uart_0 " "Found entity 5: verin_avalon2_jtag_uart_0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_bp.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_bp.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_bp " "Found entity 1: verin_avalon2_bp" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_bp.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_bp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verin_avalon-arch_VerAvalon " "Found design unit 1: verin_avalon-arch_VerAvalon" {  } { { "verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172168 ""} { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon " "Found entity 1: verin_avalon" {  } { { "verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decalage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_decalage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_decalage-arch_reg_dec " "Found design unit 1: reg_decalage-arch_reg_dec" {  } { { "reg_decalage.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/reg_decalage.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172178 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_decalage " "Found entity 1: reg_decalage" {  } { { "reg_decalage.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/reg_decalage.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-arch_pwm " "Found design unit 1: pwm-arch_pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/pwm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172187 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/pwm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mcp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcp-bdf_type " "Found design unit 1: mcp-bdf_type" {  } { { "mcp.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/mcp.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172196 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcp " "Found entity 1: mcp" {  } { { "mcp.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/mcp.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div10-arch_div10 " "Found design unit 1: div10-arch_div10" {  } { { "div10.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172205 ""} { "Info" "ISGN_ENTITY_NAME" "1 div10 " "Found entity 1: div10" {  } { { "div10.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div1m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div1m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div1M-arch_div1M " "Found design unit 1: div1M-arch_div1M" {  } { { "div1M.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div1M.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172215 ""} { "Info" "ISGN_ENTITY_NAME" "1 div1M " "Found entity 1: div1M" {  } { { "div1M.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div1M.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_butees.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_butees.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_butees-arch_butees " "Found design unit 1: controle_butees-arch_butees" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172225 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_butees " "Found entity 1: controle_butees" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chip_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chip_select-arch_chipselect " "Found design unit 1: chip_select-arch_chipselect" {  } { { "chip_select.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/chip_select.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172237 ""} { "Info" "ISGN_ENTITY_NAME" "1 chip_select " "Found entity 1: chip_select" {  } { { "chip_select.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/chip_select.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file avalon_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_block " "Found entity 1: avalon_block" {  } { { "avalon_block.bdf" "" { Schematic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/avalon_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876172248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876172248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avalon_block " "Elaborating entity \"avalon_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670876172516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2 verin_avalon2:inst " "Elaborating entity \"verin_avalon2\" for hierarchy \"verin_avalon2:inst\"" {  } { { "avalon_block.bdf" "inst" { Schematic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/avalon_block.bdf" { { 160 544 1200 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876172539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_bp verin_avalon2:inst\|verin_avalon2_bp:bp " "Elaborating entity \"verin_avalon2_bp\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_bp:bp\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "bp" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876172593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_jtag_uart_0 verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"verin_avalon2_jtag_uart_0\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "jtag_uart_0" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876172612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_jtag_uart_0_scfifo_w verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w " "Elaborating entity \"verin_avalon2_jtag_uart_0_scfifo_w\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "the_verin_avalon2_jtag_uart_0_scfifo_w" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876172638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "wfifo" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876173069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876173090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876173090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876173090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876173090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876173090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876173090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876173090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876173090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876173090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876173090 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670876173090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876173210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876173210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876173215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876173268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876173268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876173279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876173335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876173335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876173346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876173464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876173464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876173485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876173628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876173628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876173644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876173764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876173764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876173774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_jtag_uart_0_scfifo_r verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_r:the_verin_avalon2_jtag_uart_0_scfifo_r " "Elaborating entity \"verin_avalon2_jtag_uart_0_scfifo_r\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_r:the_verin_avalon2_jtag_uart_0_scfifo_r\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "the_verin_avalon2_jtag_uart_0_scfifo_r" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876173833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "verin_avalon2_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876174583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876174657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876174657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876174657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876174657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876174657 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670876174657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876174912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876175195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_led verin_avalon2:inst\|verin_avalon2_led:led " "Elaborating entity \"verin_avalon2_led\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_led:led\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "led" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876175288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0 verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"verin_avalon2_nios2_gen2_0\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "nios2_gen2_0" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876175306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0.v" "cpu" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876175340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_test_bench verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_test_bench:the_verin_avalon2_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_test_bench\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_test_bench:the_verin_avalon2_nios2_gen2_0_cpu_test_bench\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876175569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "verin_avalon2_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876175622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876175958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876175990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876175991 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670876175991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876176167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876176167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_register_bank_b_module verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_b_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_b_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "verin_avalon2_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876176619 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670876176619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_td_mode verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_td_mode:verin_avalon2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_td_mode:verin_avalon2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876176995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg:the_verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg:the_verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177283 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670876177283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876177424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876177424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876177818 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670876177818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_onchip_memory2_0 verin_avalon2:inst\|verin_avalon2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"verin_avalon2_onchip_memory2_0\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "onchip_memory2_0" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876177973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram verin_avalon2:inst\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876178001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"verin_avalon2:inst\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876178025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"verin_avalon2:inst\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file verin_avalon2_onchip_memory2_0.hex " "Parameter \"init_file\" = \"verin_avalon2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670876178025 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670876178025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rmh1 " "Found entity 1: altsyncram_rmh1" {  } { { "db/altsyncram_rmh1.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/altsyncram_rmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876178148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876178148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rmh1 verin_avalon2:inst\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rmh1:auto_generated " "Elaborating entity \"altsyncram_rmh1\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rmh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876178155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon verin_avalon2:inst\|verin_avalon:ver_component_0 " "Elaborating entity \"verin_avalon\" for hierarchy \"verin_avalon2:inst\|verin_avalon:ver_component_0\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "ver_component_0" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179132 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fin_course_g verin_avalon.vhd(34) " "Verilog HDL or VHDL warning at verin_avalon.vhd(34): object \"fin_course_g\" assigned a value but never read" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670876179133 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fin_course_d verin_avalon.vhd(35) " "Verilog HDL or VHDL warning at verin_avalon.vhd(35): object \"fin_course_d\" assigned a value but never read" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670876179133 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address verin_avalon.vhd(201) " "VHDL Process Statement warning at verin_avalon.vhd(201): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179138 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config verin_avalon.vhd(206) " "VHDL Process Statement warning at verin_avalon.vhd(206): signal \"config\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179138 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readdata verin_avalon.vhd(198) " "VHDL Process Statement warning at verin_avalon.vhd(198): inferring latch(es) for signal or variable \"readdata\", which holds its previous value in one or more paths through the process" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670876179139 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[12\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179142 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[13\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179142 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[14\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179142 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[15\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179142 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[16\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179142 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[17\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179142 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[18\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179142 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[19\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179142 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[20\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179142 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[21\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179143 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[22\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179143 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[23\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179143 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[24\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179143 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[25\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179143 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[26\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179143 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[27\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179143 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[28\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179144 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[29\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179144 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[30\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179144 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[31\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179144 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip_select verin_avalon2:inst\|verin_avalon:ver_component_0\|chip_select:b2v_inst " "Elaborating entity \"chip_select\" for hierarchy \"verin_avalon2:inst\|verin_avalon:ver_component_0\|chip_select:b2v_inst\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "b2v_inst" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179179 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_c chip_select.vhd(26) " "VHDL Process Statement warning at chip_select.vhd(26): signal \"start_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "chip_select.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/chip_select.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179180 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|chip_select:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop chip_select.vhd(32) " "VHDL Process Statement warning at chip_select.vhd(32): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "chip_select.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/chip_select.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179180 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|chip_select:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_decalage verin_avalon2:inst\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1 " "Elaborating entity \"reg_decalage\" for hierarchy \"verin_avalon2:inst\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "b2v_inst1" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179198 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decalage reg_decalage.vhd(46) " "VHDL Process Statement warning at reg_decalage.vhd(46): signal \"decalage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_decalage.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/reg_decalage.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179200 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|reg_decalage:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div1M verin_avalon2:inst\|verin_avalon:ver_component_0\|div1M:b2v_inst2 " "Elaborating entity \"div1M\" for hierarchy \"verin_avalon2:inst\|verin_avalon:ver_component_0\|div1M:b2v_inst2\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "b2v_inst2" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179223 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n div1M.vhd(24) " "VHDL Process Statement warning at div1M.vhd(24): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div1M.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div1M.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179224 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|div1M:b2v_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div1M.vhd(34) " "VHDL Process Statement warning at div1M.vhd(34): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div1M.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div1M.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179224 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|div1M:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_butees verin_avalon2:inst\|verin_avalon:ver_component_0\|controle_butees:b2v_inst3 " "Elaborating entity \"controle_butees\" for hierarchy \"verin_avalon2:inst\|verin_avalon:ver_component_0\|controle_butees:b2v_inst3\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "b2v_inst3" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179243 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_sens controle_butees.vhd(14) " "VHDL Signal Declaration warning at controle_butees.vhd(14): used implicit default value for signal \"out_sens\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670876179243 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_g controle_butees.vhd(27) " "VHDL Process Statement warning at controle_butees.vhd(27): signal \"butee_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179244 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sens controle_butees.vhd(28) " "VHDL Process Statement warning at controle_butees.vhd(28): signal \"sens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179244 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm controle_butees.vhd(31) " "VHDL Process Statement warning at controle_butees.vhd(31): signal \"pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179244 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_d controle_butees.vhd(33) " "VHDL Process Statement warning at controle_butees.vhd(33): signal \"butee_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179244 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sens controle_butees.vhd(34) " "VHDL Process Statement warning at controle_butees.vhd(34): signal \"sens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179244 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm controle_butees.vhd(37) " "VHDL Process Statement warning at controle_butees.vhd(37): signal \"pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179244 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm controle_butees.vhd(40) " "VHDL Process Statement warning at controle_butees.vhd(40): signal \"pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179244 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fin_course_g controle_butees.vhd(25) " "VHDL Process Statement warning at controle_butees.vhd(25): inferring latch(es) for signal or variable \"fin_course_g\", which holds its previous value in one or more paths through the process" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670876179244 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fin_course_d controle_butees.vhd(25) " "VHDL Process Statement warning at controle_butees.vhd(25): inferring latch(es) for signal or variable \"fin_course_d\", which holds its previous value in one or more paths through the process" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670876179244 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fin_course_d controle_butees.vhd(25) " "Inferred latch for \"fin_course_d\" at controle_butees.vhd(25)" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179245 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fin_course_g controle_butees.vhd(25) " "Inferred latch for \"fin_course_g\" at controle_butees.vhd(25)" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876179245 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10 verin_avalon2:inst\|verin_avalon:ver_component_0\|div10:b2v_inst4 " "Elaborating entity \"div10\" for hierarchy \"verin_avalon2:inst\|verin_avalon:ver_component_0\|div10:b2v_inst4\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "b2v_inst4" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179267 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n div10.vhd(22) " "VHDL Process Statement warning at div10.vhd(22): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div10.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div10.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179267 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|div10:b2v_inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div10.vhd(32) " "VHDL Process Statement warning at div10.vhd(32): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div10.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div10.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670876179268 "|avalon_block|verin_avalon2:inst|verin_avalon:ver_component_0|div10:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm verin_avalon2:inst\|verin_avalon:ver_component_0\|pwm:b2v_inst5 " "Elaborating entity \"pwm\" for hierarchy \"verin_avalon2:inst\|verin_avalon:ver_component_0\|pwm:b2v_inst5\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "b2v_inst5" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0 verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"verin_avalon2_mm_interconnect_0\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "mm_interconnect_0" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ver_component_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ver_component_0_avalon_slave_0_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "ver_component_0_avalon_slave_0_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bp_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bp_s1_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "bp_s1_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876179999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_router verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router:router " "Elaborating entity \"verin_avalon2_mm_interconnect_0_router\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router:router\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "router" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_router_default_decode verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router:router\|verin_avalon2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"verin_avalon2_mm_interconnect_0_router_default_decode\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router:router\|verin_avalon2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_router_002 verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"verin_avalon2_mm_interconnect_0_router_002\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router_002:router_002\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "router_002" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_router_002_default_decode verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router_002:router_002\|verin_avalon2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"verin_avalon2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router_002:router_002\|verin_avalon2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_cmd_demux verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"verin_avalon2_mm_interconnect_0_cmd_demux\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 2120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_cmd_mux verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"verin_avalon2_mm_interconnect_0_cmd_mux\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_rsp_demux verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"verin_avalon2_mm_interconnect_0_rsp_demux\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_rsp_mux verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"verin_avalon2_mm_interconnect_0_rsp_mux\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 2490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_avalon_st_adapter verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"verin_avalon2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876180936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_irq_mapper verin_avalon2:inst\|verin_avalon2_irq_mapper:irq_mapper " "Elaborating entity \"verin_avalon2_irq_mapper\" for hierarchy \"verin_avalon2:inst\|verin_avalon2_irq_mapper:irq_mapper\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "irq_mapper" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876181016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller verin_avalon2:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"verin_avalon2:inst\|altera_reset_controller:rst_controller\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "rst_controller" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876181034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer verin_avalon2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"verin_avalon2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "verin_avalon2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876181057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer verin_avalon2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"verin_avalon2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "verin_avalon2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876181074 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670876182922 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.12.21:16:29 Progress: Loading slde7789132/alt_sld_fab_wrapper_hw.tcl " "2022.12.12.21:16:29 Progress: Loading slde7789132/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876189854 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876193686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876193960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876197807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876197961 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876198129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876198370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876198376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876198378 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670876199131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7789132/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7789132/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde7789132/alt_sld_fab.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876199748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876199748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876199935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876199935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876199992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876199992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876200120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876200120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876200303 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876200303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876200303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670876200448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876200448 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670876207790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[22\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208282 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[23\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208282 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[24\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208282 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[25\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208282 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[26\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208282 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[15\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208282 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[14\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208283 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[13\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208283 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[16\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208283 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[12\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208283 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[21\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208283 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[20\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208283 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[19\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208284 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[18\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208284 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[17\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208284 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[27\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208284 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[28\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208284 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[29\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208284 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[30\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208284 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[31\] " "Latch verin_avalon2:inst\|verin_avalon:ver_component_0\|readdata\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670876208284 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670876208284 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 352 -1 0 } } { "verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 398 -1 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "verin_avalon2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670876208378 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670876208378 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_sens GND " "Pin \"out_sens\" is stuck at GND" {  } { { "avalon_block.bdf" "" { Schematic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/avalon_block.bdf" { { 576 560 736 592 "out_sens" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670876211922 "|avalon_block|out_sens"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670876211922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876212363 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670876216243 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670876216481 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670876216481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876216890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/output_files/verin_avalon.map.smsg " "Generated suppressed messages file C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/output_files/verin_avalon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876218867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670876224293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670876224293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2659 " "Implemented 2659 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670876225010 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670876225010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2502 " "Implemented 2502 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670876225010 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670876225010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670876225010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670876225143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 21:17:05 2022 " "Processing ended: Mon Dec 12 21:17:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670876225143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670876225143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670876225143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670876225143 ""}
