#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* In_1 */
In_1__0__MASK EQU 0x01
In_1__0__PC EQU CYREG_PRT4_PC0
In_1__0__PORT EQU 4
In_1__0__SHIFT EQU 0
In_1__AG EQU CYREG_PRT4_AG
In_1__AMUX EQU CYREG_PRT4_AMUX
In_1__BIE EQU CYREG_PRT4_BIE
In_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
In_1__BYP EQU CYREG_PRT4_BYP
In_1__CTL EQU CYREG_PRT4_CTL
In_1__DM0 EQU CYREG_PRT4_DM0
In_1__DM1 EQU CYREG_PRT4_DM1
In_1__DM2 EQU CYREG_PRT4_DM2
In_1__DR EQU CYREG_PRT4_DR
In_1__INP_DIS EQU CYREG_PRT4_INP_DIS
In_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
In_1__LCD_EN EQU CYREG_PRT4_LCD_EN
In_1__MASK EQU 0x01
In_1__PORT EQU 4
In_1__PRT EQU CYREG_PRT4_PRT
In_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
In_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
In_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
In_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
In_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
In_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
In_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
In_1__PS EQU CYREG_PRT4_PS
In_1__SHIFT EQU 0
In_1__SLW EQU CYREG_PRT4_SLW

/* In_2 */
In_2__0__MASK EQU 0x02
In_2__0__PC EQU CYREG_PRT4_PC1
In_2__0__PORT EQU 4
In_2__0__SHIFT EQU 1
In_2__AG EQU CYREG_PRT4_AG
In_2__AMUX EQU CYREG_PRT4_AMUX
In_2__BIE EQU CYREG_PRT4_BIE
In_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
In_2__BYP EQU CYREG_PRT4_BYP
In_2__CTL EQU CYREG_PRT4_CTL
In_2__DM0 EQU CYREG_PRT4_DM0
In_2__DM1 EQU CYREG_PRT4_DM1
In_2__DM2 EQU CYREG_PRT4_DM2
In_2__DR EQU CYREG_PRT4_DR
In_2__INP_DIS EQU CYREG_PRT4_INP_DIS
In_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
In_2__LCD_EN EQU CYREG_PRT4_LCD_EN
In_2__MASK EQU 0x02
In_2__PORT EQU 4
In_2__PRT EQU CYREG_PRT4_PRT
In_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
In_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
In_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
In_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
In_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
In_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
In_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
In_2__PS EQU CYREG_PRT4_PS
In_2__SHIFT EQU 1
In_2__SLW EQU CYREG_PRT4_SLW

/* In_3 */
In_3__0__MASK EQU 0x04
In_3__0__PC EQU CYREG_PRT4_PC2
In_3__0__PORT EQU 4
In_3__0__SHIFT EQU 2
In_3__AG EQU CYREG_PRT4_AG
In_3__AMUX EQU CYREG_PRT4_AMUX
In_3__BIE EQU CYREG_PRT4_BIE
In_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
In_3__BYP EQU CYREG_PRT4_BYP
In_3__CTL EQU CYREG_PRT4_CTL
In_3__DM0 EQU CYREG_PRT4_DM0
In_3__DM1 EQU CYREG_PRT4_DM1
In_3__DM2 EQU CYREG_PRT4_DM2
In_3__DR EQU CYREG_PRT4_DR
In_3__INP_DIS EQU CYREG_PRT4_INP_DIS
In_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
In_3__LCD_EN EQU CYREG_PRT4_LCD_EN
In_3__MASK EQU 0x04
In_3__PORT EQU 4
In_3__PRT EQU CYREG_PRT4_PRT
In_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
In_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
In_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
In_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
In_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
In_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
In_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
In_3__PS EQU CYREG_PRT4_PS
In_3__SHIFT EQU 2
In_3__SLW EQU CYREG_PRT4_SLW

/* In_4 */
In_4__0__MASK EQU 0x08
In_4__0__PC EQU CYREG_PRT4_PC3
In_4__0__PORT EQU 4
In_4__0__SHIFT EQU 3
In_4__AG EQU CYREG_PRT4_AG
In_4__AMUX EQU CYREG_PRT4_AMUX
In_4__BIE EQU CYREG_PRT4_BIE
In_4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
In_4__BYP EQU CYREG_PRT4_BYP
In_4__CTL EQU CYREG_PRT4_CTL
In_4__DM0 EQU CYREG_PRT4_DM0
In_4__DM1 EQU CYREG_PRT4_DM1
In_4__DM2 EQU CYREG_PRT4_DM2
In_4__DR EQU CYREG_PRT4_DR
In_4__INP_DIS EQU CYREG_PRT4_INP_DIS
In_4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
In_4__LCD_EN EQU CYREG_PRT4_LCD_EN
In_4__MASK EQU 0x08
In_4__PORT EQU 4
In_4__PRT EQU CYREG_PRT4_PRT
In_4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
In_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
In_4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
In_4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
In_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
In_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
In_4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
In_4__PS EQU CYREG_PRT4_PS
In_4__SHIFT EQU 3
In_4__SLW EQU CYREG_PRT4_SLW

/* In_5 */
In_5__0__MASK EQU 0x10
In_5__0__PC EQU CYREG_PRT4_PC4
In_5__0__PORT EQU 4
In_5__0__SHIFT EQU 4
In_5__AG EQU CYREG_PRT4_AG
In_5__AMUX EQU CYREG_PRT4_AMUX
In_5__BIE EQU CYREG_PRT4_BIE
In_5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
In_5__BYP EQU CYREG_PRT4_BYP
In_5__CTL EQU CYREG_PRT4_CTL
In_5__DM0 EQU CYREG_PRT4_DM0
In_5__DM1 EQU CYREG_PRT4_DM1
In_5__DM2 EQU CYREG_PRT4_DM2
In_5__DR EQU CYREG_PRT4_DR
In_5__INP_DIS EQU CYREG_PRT4_INP_DIS
In_5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
In_5__LCD_EN EQU CYREG_PRT4_LCD_EN
In_5__MASK EQU 0x10
In_5__PORT EQU 4
In_5__PRT EQU CYREG_PRT4_PRT
In_5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
In_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
In_5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
In_5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
In_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
In_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
In_5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
In_5__PS EQU CYREG_PRT4_PS
In_5__SHIFT EQU 4
In_5__SLW EQU CYREG_PRT4_SLW

/* In_6 */
In_6__0__MASK EQU 0x20
In_6__0__PC EQU CYREG_PRT4_PC5
In_6__0__PORT EQU 4
In_6__0__SHIFT EQU 5
In_6__AG EQU CYREG_PRT4_AG
In_6__AMUX EQU CYREG_PRT4_AMUX
In_6__BIE EQU CYREG_PRT4_BIE
In_6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
In_6__BYP EQU CYREG_PRT4_BYP
In_6__CTL EQU CYREG_PRT4_CTL
In_6__DM0 EQU CYREG_PRT4_DM0
In_6__DM1 EQU CYREG_PRT4_DM1
In_6__DM2 EQU CYREG_PRT4_DM2
In_6__DR EQU CYREG_PRT4_DR
In_6__INP_DIS EQU CYREG_PRT4_INP_DIS
In_6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
In_6__LCD_EN EQU CYREG_PRT4_LCD_EN
In_6__MASK EQU 0x20
In_6__PORT EQU 4
In_6__PRT EQU CYREG_PRT4_PRT
In_6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
In_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
In_6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
In_6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
In_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
In_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
In_6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
In_6__PS EQU CYREG_PRT4_PS
In_6__SHIFT EQU 5
In_6__SLW EQU CYREG_PRT4_SLW

/* In_7 */
In_7__0__MASK EQU 0x40
In_7__0__PC EQU CYREG_PRT4_PC6
In_7__0__PORT EQU 4
In_7__0__SHIFT EQU 6
In_7__AG EQU CYREG_PRT4_AG
In_7__AMUX EQU CYREG_PRT4_AMUX
In_7__BIE EQU CYREG_PRT4_BIE
In_7__BIT_MASK EQU CYREG_PRT4_BIT_MASK
In_7__BYP EQU CYREG_PRT4_BYP
In_7__CTL EQU CYREG_PRT4_CTL
In_7__DM0 EQU CYREG_PRT4_DM0
In_7__DM1 EQU CYREG_PRT4_DM1
In_7__DM2 EQU CYREG_PRT4_DM2
In_7__DR EQU CYREG_PRT4_DR
In_7__INP_DIS EQU CYREG_PRT4_INP_DIS
In_7__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
In_7__LCD_EN EQU CYREG_PRT4_LCD_EN
In_7__MASK EQU 0x40
In_7__PORT EQU 4
In_7__PRT EQU CYREG_PRT4_PRT
In_7__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
In_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
In_7__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
In_7__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
In_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
In_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
In_7__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
In_7__PS EQU CYREG_PRT4_PS
In_7__SHIFT EQU 6
In_7__SLW EQU CYREG_PRT4_SLW

/* In_8 */
In_8__0__MASK EQU 0x10
In_8__0__PC EQU CYREG_PRT5_PC4
In_8__0__PORT EQU 5
In_8__0__SHIFT EQU 4
In_8__AG EQU CYREG_PRT5_AG
In_8__AMUX EQU CYREG_PRT5_AMUX
In_8__BIE EQU CYREG_PRT5_BIE
In_8__BIT_MASK EQU CYREG_PRT5_BIT_MASK
In_8__BYP EQU CYREG_PRT5_BYP
In_8__CTL EQU CYREG_PRT5_CTL
In_8__DM0 EQU CYREG_PRT5_DM0
In_8__DM1 EQU CYREG_PRT5_DM1
In_8__DM2 EQU CYREG_PRT5_DM2
In_8__DR EQU CYREG_PRT5_DR
In_8__INP_DIS EQU CYREG_PRT5_INP_DIS
In_8__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
In_8__LCD_EN EQU CYREG_PRT5_LCD_EN
In_8__MASK EQU 0x10
In_8__PORT EQU 5
In_8__PRT EQU CYREG_PRT5_PRT
In_8__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
In_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
In_8__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
In_8__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
In_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
In_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
In_8__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
In_8__PS EQU CYREG_PRT5_PS
In_8__SHIFT EQU 4
In_8__SLW EQU CYREG_PRT5_SLW

/* In_9 */
In_9__0__MASK EQU 0x20
In_9__0__PC EQU CYREG_PRT5_PC5
In_9__0__PORT EQU 5
In_9__0__SHIFT EQU 5
In_9__AG EQU CYREG_PRT5_AG
In_9__AMUX EQU CYREG_PRT5_AMUX
In_9__BIE EQU CYREG_PRT5_BIE
In_9__BIT_MASK EQU CYREG_PRT5_BIT_MASK
In_9__BYP EQU CYREG_PRT5_BYP
In_9__CTL EQU CYREG_PRT5_CTL
In_9__DM0 EQU CYREG_PRT5_DM0
In_9__DM1 EQU CYREG_PRT5_DM1
In_9__DM2 EQU CYREG_PRT5_DM2
In_9__DR EQU CYREG_PRT5_DR
In_9__INP_DIS EQU CYREG_PRT5_INP_DIS
In_9__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
In_9__LCD_EN EQU CYREG_PRT5_LCD_EN
In_9__MASK EQU 0x20
In_9__PORT EQU 5
In_9__PRT EQU CYREG_PRT5_PRT
In_9__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
In_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
In_9__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
In_9__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
In_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
In_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
In_9__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
In_9__PS EQU CYREG_PRT5_PS
In_9__SHIFT EQU 5
In_9__SLW EQU CYREG_PRT5_SLW

/* miso */
miso__0__MASK EQU 0x08
miso__0__PC EQU CYREG_PRT1_PC3
miso__0__PORT EQU 1
miso__0__SHIFT EQU 3
miso__AG EQU CYREG_PRT1_AG
miso__AMUX EQU CYREG_PRT1_AMUX
miso__BIE EQU CYREG_PRT1_BIE
miso__BIT_MASK EQU CYREG_PRT1_BIT_MASK
miso__BYP EQU CYREG_PRT1_BYP
miso__CTL EQU CYREG_PRT1_CTL
miso__DM0 EQU CYREG_PRT1_DM0
miso__DM1 EQU CYREG_PRT1_DM1
miso__DM2 EQU CYREG_PRT1_DM2
miso__DR EQU CYREG_PRT1_DR
miso__INP_DIS EQU CYREG_PRT1_INP_DIS
miso__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
miso__LCD_EN EQU CYREG_PRT1_LCD_EN
miso__MASK EQU 0x08
miso__PORT EQU 1
miso__PRT EQU CYREG_PRT1_PRT
miso__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
miso__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
miso__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
miso__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
miso__PS EQU CYREG_PRT1_PS
miso__SHIFT EQU 3
miso__SLW EQU CYREG_PRT1_SLW

/* mosi */
mosi__0__MASK EQU 0x10
mosi__0__PC EQU CYREG_PRT1_PC4
mosi__0__PORT EQU 1
mosi__0__SHIFT EQU 4
mosi__AG EQU CYREG_PRT1_AG
mosi__AMUX EQU CYREG_PRT1_AMUX
mosi__BIE EQU CYREG_PRT1_BIE
mosi__BIT_MASK EQU CYREG_PRT1_BIT_MASK
mosi__BYP EQU CYREG_PRT1_BYP
mosi__CTL EQU CYREG_PRT1_CTL
mosi__DM0 EQU CYREG_PRT1_DM0
mosi__DM1 EQU CYREG_PRT1_DM1
mosi__DM2 EQU CYREG_PRT1_DM2
mosi__DR EQU CYREG_PRT1_DR
mosi__INP_DIS EQU CYREG_PRT1_INP_DIS
mosi__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
mosi__LCD_EN EQU CYREG_PRT1_LCD_EN
mosi__MASK EQU 0x10
mosi__PORT EQU 1
mosi__PRT EQU CYREG_PRT1_PRT
mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
mosi__PS EQU CYREG_PRT1_PS
mosi__SHIFT EQU 4
mosi__SLW EQU CYREG_PRT1_SLW

/* sclk */
sclk__0__MASK EQU 0x02
sclk__0__PC EQU CYREG_PRT1_PC1
sclk__0__PORT EQU 1
sclk__0__SHIFT EQU 1
sclk__AG EQU CYREG_PRT1_AG
sclk__AMUX EQU CYREG_PRT1_AMUX
sclk__BIE EQU CYREG_PRT1_BIE
sclk__BIT_MASK EQU CYREG_PRT1_BIT_MASK
sclk__BYP EQU CYREG_PRT1_BYP
sclk__CTL EQU CYREG_PRT1_CTL
sclk__DM0 EQU CYREG_PRT1_DM0
sclk__DM1 EQU CYREG_PRT1_DM1
sclk__DM2 EQU CYREG_PRT1_DM2
sclk__DR EQU CYREG_PRT1_DR
sclk__INP_DIS EQU CYREG_PRT1_INP_DIS
sclk__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
sclk__LCD_EN EQU CYREG_PRT1_LCD_EN
sclk__MASK EQU 0x02
sclk__PORT EQU 1
sclk__PRT EQU CYREG_PRT1_PRT
sclk__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
sclk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
sclk__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
sclk__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
sclk__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
sclk__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
sclk__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
sclk__PS EQU CYREG_PRT1_PS
sclk__SHIFT EQU 1
sclk__SLW EQU CYREG_PRT1_SLW

/* In_10 */
In_10__0__MASK EQU 0x40
In_10__0__PC EQU CYREG_PRT5_PC6
In_10__0__PORT EQU 5
In_10__0__SHIFT EQU 6
In_10__AG EQU CYREG_PRT5_AG
In_10__AMUX EQU CYREG_PRT5_AMUX
In_10__BIE EQU CYREG_PRT5_BIE
In_10__BIT_MASK EQU CYREG_PRT5_BIT_MASK
In_10__BYP EQU CYREG_PRT5_BYP
In_10__CTL EQU CYREG_PRT5_CTL
In_10__DM0 EQU CYREG_PRT5_DM0
In_10__DM1 EQU CYREG_PRT5_DM1
In_10__DM2 EQU CYREG_PRT5_DM2
In_10__DR EQU CYREG_PRT5_DR
In_10__INP_DIS EQU CYREG_PRT5_INP_DIS
In_10__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
In_10__LCD_EN EQU CYREG_PRT5_LCD_EN
In_10__MASK EQU 0x40
In_10__PORT EQU 5
In_10__PRT EQU CYREG_PRT5_PRT
In_10__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
In_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
In_10__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
In_10__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
In_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
In_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
In_10__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
In_10__PS EQU CYREG_PRT5_PS
In_10__SHIFT EQU 6
In_10__SLW EQU CYREG_PRT5_SLW

/* In_11 */
In_11__0__MASK EQU 0x80
In_11__0__PC EQU CYREG_PRT5_PC7
In_11__0__PORT EQU 5
In_11__0__SHIFT EQU 7
In_11__AG EQU CYREG_PRT5_AG
In_11__AMUX EQU CYREG_PRT5_AMUX
In_11__BIE EQU CYREG_PRT5_BIE
In_11__BIT_MASK EQU CYREG_PRT5_BIT_MASK
In_11__BYP EQU CYREG_PRT5_BYP
In_11__CTL EQU CYREG_PRT5_CTL
In_11__DM0 EQU CYREG_PRT5_DM0
In_11__DM1 EQU CYREG_PRT5_DM1
In_11__DM2 EQU CYREG_PRT5_DM2
In_11__DR EQU CYREG_PRT5_DR
In_11__INP_DIS EQU CYREG_PRT5_INP_DIS
In_11__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
In_11__LCD_EN EQU CYREG_PRT5_LCD_EN
In_11__MASK EQU 0x80
In_11__PORT EQU 5
In_11__PRT EQU CYREG_PRT5_PRT
In_11__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
In_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
In_11__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
In_11__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
In_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
In_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
In_11__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
In_11__PS EQU CYREG_PRT5_PS
In_11__SHIFT EQU 7
In_11__SLW EQU CYREG_PRT5_SLW

/* In_12 */
In_12__0__MASK EQU 0x01
In_12__0__PC EQU CYREG_PRT6_PC0
In_12__0__PORT EQU 6
In_12__0__SHIFT EQU 0
In_12__AG EQU CYREG_PRT6_AG
In_12__AMUX EQU CYREG_PRT6_AMUX
In_12__BIE EQU CYREG_PRT6_BIE
In_12__BIT_MASK EQU CYREG_PRT6_BIT_MASK
In_12__BYP EQU CYREG_PRT6_BYP
In_12__CTL EQU CYREG_PRT6_CTL
In_12__DM0 EQU CYREG_PRT6_DM0
In_12__DM1 EQU CYREG_PRT6_DM1
In_12__DM2 EQU CYREG_PRT6_DM2
In_12__DR EQU CYREG_PRT6_DR
In_12__INP_DIS EQU CYREG_PRT6_INP_DIS
In_12__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
In_12__LCD_EN EQU CYREG_PRT6_LCD_EN
In_12__MASK EQU 0x01
In_12__PORT EQU 6
In_12__PRT EQU CYREG_PRT6_PRT
In_12__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
In_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
In_12__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
In_12__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
In_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
In_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
In_12__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
In_12__PS EQU CYREG_PRT6_PS
In_12__SHIFT EQU 0
In_12__SLW EQU CYREG_PRT6_SLW

/* In_13 */
In_13__0__MASK EQU 0x02
In_13__0__PC EQU CYREG_PRT6_PC1
In_13__0__PORT EQU 6
In_13__0__SHIFT EQU 1
In_13__AG EQU CYREG_PRT6_AG
In_13__AMUX EQU CYREG_PRT6_AMUX
In_13__BIE EQU CYREG_PRT6_BIE
In_13__BIT_MASK EQU CYREG_PRT6_BIT_MASK
In_13__BYP EQU CYREG_PRT6_BYP
In_13__CTL EQU CYREG_PRT6_CTL
In_13__DM0 EQU CYREG_PRT6_DM0
In_13__DM1 EQU CYREG_PRT6_DM1
In_13__DM2 EQU CYREG_PRT6_DM2
In_13__DR EQU CYREG_PRT6_DR
In_13__INP_DIS EQU CYREG_PRT6_INP_DIS
In_13__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
In_13__LCD_EN EQU CYREG_PRT6_LCD_EN
In_13__MASK EQU 0x02
In_13__PORT EQU 6
In_13__PRT EQU CYREG_PRT6_PRT
In_13__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
In_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
In_13__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
In_13__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
In_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
In_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
In_13__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
In_13__PS EQU CYREG_PRT6_PS
In_13__SHIFT EQU 1
In_13__SLW EQU CYREG_PRT6_SLW

/* In_14 */
In_14__0__MASK EQU 0x04
In_14__0__PC EQU CYREG_PRT6_PC2
In_14__0__PORT EQU 6
In_14__0__SHIFT EQU 2
In_14__AG EQU CYREG_PRT6_AG
In_14__AMUX EQU CYREG_PRT6_AMUX
In_14__BIE EQU CYREG_PRT6_BIE
In_14__BIT_MASK EQU CYREG_PRT6_BIT_MASK
In_14__BYP EQU CYREG_PRT6_BYP
In_14__CTL EQU CYREG_PRT6_CTL
In_14__DM0 EQU CYREG_PRT6_DM0
In_14__DM1 EQU CYREG_PRT6_DM1
In_14__DM2 EQU CYREG_PRT6_DM2
In_14__DR EQU CYREG_PRT6_DR
In_14__INP_DIS EQU CYREG_PRT6_INP_DIS
In_14__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
In_14__LCD_EN EQU CYREG_PRT6_LCD_EN
In_14__MASK EQU 0x04
In_14__PORT EQU 6
In_14__PRT EQU CYREG_PRT6_PRT
In_14__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
In_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
In_14__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
In_14__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
In_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
In_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
In_14__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
In_14__PS EQU CYREG_PRT6_PS
In_14__SHIFT EQU 2
In_14__SLW EQU CYREG_PRT6_SLW

/* In_15 */
In_15__0__MASK EQU 0x08
In_15__0__PC EQU CYREG_PRT6_PC3
In_15__0__PORT EQU 6
In_15__0__SHIFT EQU 3
In_15__AG EQU CYREG_PRT6_AG
In_15__AMUX EQU CYREG_PRT6_AMUX
In_15__BIE EQU CYREG_PRT6_BIE
In_15__BIT_MASK EQU CYREG_PRT6_BIT_MASK
In_15__BYP EQU CYREG_PRT6_BYP
In_15__CTL EQU CYREG_PRT6_CTL
In_15__DM0 EQU CYREG_PRT6_DM0
In_15__DM1 EQU CYREG_PRT6_DM1
In_15__DM2 EQU CYREG_PRT6_DM2
In_15__DR EQU CYREG_PRT6_DR
In_15__INP_DIS EQU CYREG_PRT6_INP_DIS
In_15__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
In_15__LCD_EN EQU CYREG_PRT6_LCD_EN
In_15__MASK EQU 0x08
In_15__PORT EQU 6
In_15__PRT EQU CYREG_PRT6_PRT
In_15__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
In_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
In_15__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
In_15__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
In_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
In_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
In_15__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
In_15__PS EQU CYREG_PRT6_PS
In_15__SHIFT EQU 3
In_15__SLW EQU CYREG_PRT6_SLW

/* In_16 */
In_16__0__MASK EQU 0x10
In_16__0__PC EQU CYREG_PRT6_PC4
In_16__0__PORT EQU 6
In_16__0__SHIFT EQU 4
In_16__AG EQU CYREG_PRT6_AG
In_16__AMUX EQU CYREG_PRT6_AMUX
In_16__BIE EQU CYREG_PRT6_BIE
In_16__BIT_MASK EQU CYREG_PRT6_BIT_MASK
In_16__BYP EQU CYREG_PRT6_BYP
In_16__CTL EQU CYREG_PRT6_CTL
In_16__DM0 EQU CYREG_PRT6_DM0
In_16__DM1 EQU CYREG_PRT6_DM1
In_16__DM2 EQU CYREG_PRT6_DM2
In_16__DR EQU CYREG_PRT6_DR
In_16__INP_DIS EQU CYREG_PRT6_INP_DIS
In_16__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
In_16__LCD_EN EQU CYREG_PRT6_LCD_EN
In_16__MASK EQU 0x10
In_16__PORT EQU 6
In_16__PRT EQU CYREG_PRT6_PRT
In_16__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
In_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
In_16__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
In_16__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
In_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
In_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
In_16__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
In_16__PS EQU CYREG_PRT6_PS
In_16__SHIFT EQU 4
In_16__SLW EQU CYREG_PRT6_SLW

/* In_17 */
In_17__0__MASK EQU 0x20
In_17__0__PC EQU CYREG_PRT6_PC5
In_17__0__PORT EQU 6
In_17__0__SHIFT EQU 5
In_17__AG EQU CYREG_PRT6_AG
In_17__AMUX EQU CYREG_PRT6_AMUX
In_17__BIE EQU CYREG_PRT6_BIE
In_17__BIT_MASK EQU CYREG_PRT6_BIT_MASK
In_17__BYP EQU CYREG_PRT6_BYP
In_17__CTL EQU CYREG_PRT6_CTL
In_17__DM0 EQU CYREG_PRT6_DM0
In_17__DM1 EQU CYREG_PRT6_DM1
In_17__DM2 EQU CYREG_PRT6_DM2
In_17__DR EQU CYREG_PRT6_DR
In_17__INP_DIS EQU CYREG_PRT6_INP_DIS
In_17__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
In_17__LCD_EN EQU CYREG_PRT6_LCD_EN
In_17__MASK EQU 0x20
In_17__PORT EQU 6
In_17__PRT EQU CYREG_PRT6_PRT
In_17__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
In_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
In_17__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
In_17__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
In_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
In_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
In_17__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
In_17__PS EQU CYREG_PRT6_PS
In_17__SHIFT EQU 5
In_17__SLW EQU CYREG_PRT6_SLW

/* In_18 */
In_18__0__MASK EQU 0x40
In_18__0__PC EQU CYREG_PRT6_PC6
In_18__0__PORT EQU 6
In_18__0__SHIFT EQU 6
In_18__AG EQU CYREG_PRT6_AG
In_18__AMUX EQU CYREG_PRT6_AMUX
In_18__BIE EQU CYREG_PRT6_BIE
In_18__BIT_MASK EQU CYREG_PRT6_BIT_MASK
In_18__BYP EQU CYREG_PRT6_BYP
In_18__CTL EQU CYREG_PRT6_CTL
In_18__DM0 EQU CYREG_PRT6_DM0
In_18__DM1 EQU CYREG_PRT6_DM1
In_18__DM2 EQU CYREG_PRT6_DM2
In_18__DR EQU CYREG_PRT6_DR
In_18__INP_DIS EQU CYREG_PRT6_INP_DIS
In_18__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
In_18__LCD_EN EQU CYREG_PRT6_LCD_EN
In_18__MASK EQU 0x40
In_18__PORT EQU 6
In_18__PRT EQU CYREG_PRT6_PRT
In_18__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
In_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
In_18__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
In_18__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
In_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
In_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
In_18__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
In_18__PS EQU CYREG_PRT6_PS
In_18__SHIFT EQU 6
In_18__SLW EQU CYREG_PRT6_SLW

/* In_19 */
In_19__0__MASK EQU 0x80
In_19__0__PC EQU CYREG_PRT6_PC7
In_19__0__PORT EQU 6
In_19__0__SHIFT EQU 7
In_19__AG EQU CYREG_PRT6_AG
In_19__AMUX EQU CYREG_PRT6_AMUX
In_19__BIE EQU CYREG_PRT6_BIE
In_19__BIT_MASK EQU CYREG_PRT6_BIT_MASK
In_19__BYP EQU CYREG_PRT6_BYP
In_19__CTL EQU CYREG_PRT6_CTL
In_19__DM0 EQU CYREG_PRT6_DM0
In_19__DM1 EQU CYREG_PRT6_DM1
In_19__DM2 EQU CYREG_PRT6_DM2
In_19__DR EQU CYREG_PRT6_DR
In_19__INP_DIS EQU CYREG_PRT6_INP_DIS
In_19__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
In_19__LCD_EN EQU CYREG_PRT6_LCD_EN
In_19__MASK EQU 0x80
In_19__PORT EQU 6
In_19__PRT EQU CYREG_PRT6_PRT
In_19__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
In_19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
In_19__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
In_19__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
In_19__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
In_19__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
In_19__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
In_19__PS EQU CYREG_PRT6_PS
In_19__SHIFT EQU 7
In_19__SLW EQU CYREG_PRT6_SLW

/* Out_1 */
Out_1__0__MASK EQU 0x01
Out_1__0__PC EQU CYREG_PRT12_PC0
Out_1__0__PORT EQU 12
Out_1__0__SHIFT EQU 0
Out_1__AG EQU CYREG_PRT12_AG
Out_1__BIE EQU CYREG_PRT12_BIE
Out_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_1__BYP EQU CYREG_PRT12_BYP
Out_1__DM0 EQU CYREG_PRT12_DM0
Out_1__DM1 EQU CYREG_PRT12_DM1
Out_1__DM2 EQU CYREG_PRT12_DM2
Out_1__DR EQU CYREG_PRT12_DR
Out_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_1__MASK EQU 0x01
Out_1__PORT EQU 12
Out_1__PRT EQU CYREG_PRT12_PRT
Out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_1__PS EQU CYREG_PRT12_PS
Out_1__SHIFT EQU 0
Out_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_1__SLW EQU CYREG_PRT12_SLW

/* Out_2 */
Out_2__0__MASK EQU 0x02
Out_2__0__PC EQU CYREG_PRT12_PC1
Out_2__0__PORT EQU 12
Out_2__0__SHIFT EQU 1
Out_2__AG EQU CYREG_PRT12_AG
Out_2__BIE EQU CYREG_PRT12_BIE
Out_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_2__BYP EQU CYREG_PRT12_BYP
Out_2__DM0 EQU CYREG_PRT12_DM0
Out_2__DM1 EQU CYREG_PRT12_DM1
Out_2__DM2 EQU CYREG_PRT12_DM2
Out_2__DR EQU CYREG_PRT12_DR
Out_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_2__MASK EQU 0x02
Out_2__PORT EQU 12
Out_2__PRT EQU CYREG_PRT12_PRT
Out_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_2__PS EQU CYREG_PRT12_PS
Out_2__SHIFT EQU 1
Out_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_2__SLW EQU CYREG_PRT12_SLW

/* Out_3 */
Out_3__0__MASK EQU 0x04
Out_3__0__PC EQU CYREG_PRT12_PC2
Out_3__0__PORT EQU 12
Out_3__0__SHIFT EQU 2
Out_3__AG EQU CYREG_PRT12_AG
Out_3__BIE EQU CYREG_PRT12_BIE
Out_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_3__BYP EQU CYREG_PRT12_BYP
Out_3__DM0 EQU CYREG_PRT12_DM0
Out_3__DM1 EQU CYREG_PRT12_DM1
Out_3__DM2 EQU CYREG_PRT12_DM2
Out_3__DR EQU CYREG_PRT12_DR
Out_3__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_3__MASK EQU 0x04
Out_3__PORT EQU 12
Out_3__PRT EQU CYREG_PRT12_PRT
Out_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_3__PS EQU CYREG_PRT12_PS
Out_3__SHIFT EQU 2
Out_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_3__SLW EQU CYREG_PRT12_SLW

/* Out_4 */
Out_4__0__MASK EQU 0x08
Out_4__0__PC EQU CYREG_PRT12_PC3
Out_4__0__PORT EQU 12
Out_4__0__SHIFT EQU 3
Out_4__AG EQU CYREG_PRT12_AG
Out_4__BIE EQU CYREG_PRT12_BIE
Out_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_4__BYP EQU CYREG_PRT12_BYP
Out_4__DM0 EQU CYREG_PRT12_DM0
Out_4__DM1 EQU CYREG_PRT12_DM1
Out_4__DM2 EQU CYREG_PRT12_DM2
Out_4__DR EQU CYREG_PRT12_DR
Out_4__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_4__MASK EQU 0x08
Out_4__PORT EQU 12
Out_4__PRT EQU CYREG_PRT12_PRT
Out_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_4__PS EQU CYREG_PRT12_PS
Out_4__SHIFT EQU 3
Out_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_4__SLW EQU CYREG_PRT12_SLW

/* Out_5 */
Out_5__0__MASK EQU 0x10
Out_5__0__PC EQU CYREG_PRT12_PC4
Out_5__0__PORT EQU 12
Out_5__0__SHIFT EQU 4
Out_5__AG EQU CYREG_PRT12_AG
Out_5__BIE EQU CYREG_PRT12_BIE
Out_5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_5__BYP EQU CYREG_PRT12_BYP
Out_5__DM0 EQU CYREG_PRT12_DM0
Out_5__DM1 EQU CYREG_PRT12_DM1
Out_5__DM2 EQU CYREG_PRT12_DM2
Out_5__DR EQU CYREG_PRT12_DR
Out_5__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_5__MASK EQU 0x10
Out_5__PORT EQU 12
Out_5__PRT EQU CYREG_PRT12_PRT
Out_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_5__PS EQU CYREG_PRT12_PS
Out_5__SHIFT EQU 4
Out_5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_5__SLW EQU CYREG_PRT12_SLW

/* Out_6 */
Out_6__0__MASK EQU 0x20
Out_6__0__PC EQU CYREG_PRT12_PC5
Out_6__0__PORT EQU 12
Out_6__0__SHIFT EQU 5
Out_6__AG EQU CYREG_PRT12_AG
Out_6__BIE EQU CYREG_PRT12_BIE
Out_6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_6__BYP EQU CYREG_PRT12_BYP
Out_6__DM0 EQU CYREG_PRT12_DM0
Out_6__DM1 EQU CYREG_PRT12_DM1
Out_6__DM2 EQU CYREG_PRT12_DM2
Out_6__DR EQU CYREG_PRT12_DR
Out_6__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_6__MASK EQU 0x20
Out_6__PORT EQU 12
Out_6__PRT EQU CYREG_PRT12_PRT
Out_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_6__PS EQU CYREG_PRT12_PS
Out_6__SHIFT EQU 5
Out_6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_6__SLW EQU CYREG_PRT12_SLW

/* Out_7 */
Out_7__0__MASK EQU 0x40
Out_7__0__PC EQU CYREG_PRT12_PC6
Out_7__0__PORT EQU 12
Out_7__0__SHIFT EQU 6
Out_7__AG EQU CYREG_PRT12_AG
Out_7__BIE EQU CYREG_PRT12_BIE
Out_7__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_7__BYP EQU CYREG_PRT12_BYP
Out_7__DM0 EQU CYREG_PRT12_DM0
Out_7__DM1 EQU CYREG_PRT12_DM1
Out_7__DM2 EQU CYREG_PRT12_DM2
Out_7__DR EQU CYREG_PRT12_DR
Out_7__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_7__MASK EQU 0x40
Out_7__PORT EQU 12
Out_7__PRT EQU CYREG_PRT12_PRT
Out_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_7__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_7__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_7__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_7__PS EQU CYREG_PRT12_PS
Out_7__SHIFT EQU 6
Out_7__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_7__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_7__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_7__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_7__SLW EQU CYREG_PRT12_SLW

/* Out_8 */
Out_8__0__MASK EQU 0x80
Out_8__0__PC EQU CYREG_PRT12_PC7
Out_8__0__PORT EQU 12
Out_8__0__SHIFT EQU 7
Out_8__AG EQU CYREG_PRT12_AG
Out_8__BIE EQU CYREG_PRT12_BIE
Out_8__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_8__BYP EQU CYREG_PRT12_BYP
Out_8__DM0 EQU CYREG_PRT12_DM0
Out_8__DM1 EQU CYREG_PRT12_DM1
Out_8__DM2 EQU CYREG_PRT12_DM2
Out_8__DR EQU CYREG_PRT12_DR
Out_8__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_8__MASK EQU 0x80
Out_8__PORT EQU 12
Out_8__PRT EQU CYREG_PRT12_PRT
Out_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_8__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_8__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_8__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_8__PS EQU CYREG_PRT12_PS
Out_8__SHIFT EQU 7
Out_8__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_8__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_8__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_8__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_8__SLW EQU CYREG_PRT12_SLW

/* Out_9 */
Out_9__0__MASK EQU 0x01
Out_9__0__PC EQU CYREG_PRT5_PC0
Out_9__0__PORT EQU 5
Out_9__0__SHIFT EQU 0
Out_9__AG EQU CYREG_PRT5_AG
Out_9__AMUX EQU CYREG_PRT5_AMUX
Out_9__BIE EQU CYREG_PRT5_BIE
Out_9__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Out_9__BYP EQU CYREG_PRT5_BYP
Out_9__CTL EQU CYREG_PRT5_CTL
Out_9__DM0 EQU CYREG_PRT5_DM0
Out_9__DM1 EQU CYREG_PRT5_DM1
Out_9__DM2 EQU CYREG_PRT5_DM2
Out_9__DR EQU CYREG_PRT5_DR
Out_9__INP_DIS EQU CYREG_PRT5_INP_DIS
Out_9__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Out_9__LCD_EN EQU CYREG_PRT5_LCD_EN
Out_9__MASK EQU 0x01
Out_9__PORT EQU 5
Out_9__PRT EQU CYREG_PRT5_PRT
Out_9__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Out_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Out_9__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Out_9__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Out_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Out_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Out_9__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Out_9__PS EQU CYREG_PRT5_PS
Out_9__SHIFT EQU 0
Out_9__SLW EQU CYREG_PRT5_SLW

/* PWM_1_PWMUDB */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

/* PWM_2_PWMUDB */
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_2_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

/* PWM_3_PWMUDB */
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
PWM_3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_3_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_3_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_3_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_3_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_3_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_3_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* PWM_4_PWMUDB */
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_4_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_4_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
PWM_4_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_4_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_4_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_4_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_4_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_4_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_4_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_4_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
PWM_4_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_4_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* PWM_5_PWMUDB */
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_5_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_5_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_5_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_5_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_5_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_5_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_5_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_5_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_5_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_5_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_5_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_5_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_5_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_5_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_5_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_5_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_5_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_5_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_5_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_5_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_5_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_5_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_5_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_5_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_5_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_5_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_5_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_5_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_5_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_5_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_5_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_5_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_5_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_5_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_5_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PWM_5_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* PWM_6_PWMUDB */
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_6_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_6_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_6_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
PWM_6_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_6_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_6_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_6_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_6_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_6_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_6_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_6_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
PWM_6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_6_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_6_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_6_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_6_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_6_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM_6_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
PWM_6_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
PWM_6_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
PWM_6_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1

/* PWM_7_PWMUDB */
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_7_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_7_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
PWM_7_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_7_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
PWM_7_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_7_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_7_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_7_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_7_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_7_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_7_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_7_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
PWM_7_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_7_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_7_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_7_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PWM_7_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PWM_7_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_7_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PWM_7_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PWM_7_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_7_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PWM_7_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
PWM_7_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_7_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_7_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
PWM_7_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
PWM_7_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_7_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
PWM_7_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
PWM_7_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_7_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
PWM_7_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
PWM_7_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

/* PWM_8_PWMUDB */
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_8_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_8_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
PWM_8_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_8_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
PWM_8_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_8_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_8_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_8_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_8_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_8_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_8_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_8_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
PWM_8_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_8_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_8_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_8_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWM_8_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWM_8_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_8_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWM_8_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWM_8_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_8_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWM_8_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
PWM_8_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_8_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_8_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
PWM_8_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
PWM_8_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_8_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
PWM_8_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
PWM_8_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_8_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
PWM_8_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
PWM_8_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* Out_10 */
Out_10__0__MASK EQU 0x02
Out_10__0__PC EQU CYREG_PRT5_PC1
Out_10__0__PORT EQU 5
Out_10__0__SHIFT EQU 1
Out_10__AG EQU CYREG_PRT5_AG
Out_10__AMUX EQU CYREG_PRT5_AMUX
Out_10__BIE EQU CYREG_PRT5_BIE
Out_10__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Out_10__BYP EQU CYREG_PRT5_BYP
Out_10__CTL EQU CYREG_PRT5_CTL
Out_10__DM0 EQU CYREG_PRT5_DM0
Out_10__DM1 EQU CYREG_PRT5_DM1
Out_10__DM2 EQU CYREG_PRT5_DM2
Out_10__DR EQU CYREG_PRT5_DR
Out_10__INP_DIS EQU CYREG_PRT5_INP_DIS
Out_10__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Out_10__LCD_EN EQU CYREG_PRT5_LCD_EN
Out_10__MASK EQU 0x02
Out_10__PORT EQU 5
Out_10__PRT EQU CYREG_PRT5_PRT
Out_10__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Out_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Out_10__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Out_10__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Out_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Out_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Out_10__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Out_10__PS EQU CYREG_PRT5_PS
Out_10__SHIFT EQU 1
Out_10__SLW EQU CYREG_PRT5_SLW

/* Out_11 */
Out_11__0__MASK EQU 0x04
Out_11__0__PC EQU CYREG_PRT5_PC2
Out_11__0__PORT EQU 5
Out_11__0__SHIFT EQU 2
Out_11__AG EQU CYREG_PRT5_AG
Out_11__AMUX EQU CYREG_PRT5_AMUX
Out_11__BIE EQU CYREG_PRT5_BIE
Out_11__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Out_11__BYP EQU CYREG_PRT5_BYP
Out_11__CTL EQU CYREG_PRT5_CTL
Out_11__DM0 EQU CYREG_PRT5_DM0
Out_11__DM1 EQU CYREG_PRT5_DM1
Out_11__DM2 EQU CYREG_PRT5_DM2
Out_11__DR EQU CYREG_PRT5_DR
Out_11__INP_DIS EQU CYREG_PRT5_INP_DIS
Out_11__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Out_11__LCD_EN EQU CYREG_PRT5_LCD_EN
Out_11__MASK EQU 0x04
Out_11__PORT EQU 5
Out_11__PRT EQU CYREG_PRT5_PRT
Out_11__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Out_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Out_11__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Out_11__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Out_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Out_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Out_11__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Out_11__PS EQU CYREG_PRT5_PS
Out_11__SHIFT EQU 2
Out_11__SLW EQU CYREG_PRT5_SLW

/* Out_12 */
Out_12__0__MASK EQU 0x08
Out_12__0__PC EQU CYREG_PRT5_PC3
Out_12__0__PORT EQU 5
Out_12__0__SHIFT EQU 3
Out_12__AG EQU CYREG_PRT5_AG
Out_12__AMUX EQU CYREG_PRT5_AMUX
Out_12__BIE EQU CYREG_PRT5_BIE
Out_12__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Out_12__BYP EQU CYREG_PRT5_BYP
Out_12__CTL EQU CYREG_PRT5_CTL
Out_12__DM0 EQU CYREG_PRT5_DM0
Out_12__DM1 EQU CYREG_PRT5_DM1
Out_12__DM2 EQU CYREG_PRT5_DM2
Out_12__DR EQU CYREG_PRT5_DR
Out_12__INP_DIS EQU CYREG_PRT5_INP_DIS
Out_12__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Out_12__LCD_EN EQU CYREG_PRT5_LCD_EN
Out_12__MASK EQU 0x08
Out_12__PORT EQU 5
Out_12__PRT EQU CYREG_PRT5_PRT
Out_12__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Out_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Out_12__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Out_12__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Out_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Out_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Out_12__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Out_12__PS EQU CYREG_PRT5_PS
Out_12__SHIFT EQU 3
Out_12__SLW EQU CYREG_PRT5_SLW

/* Out_13 */
Out_13__0__MASK EQU 0x01
Out_13__0__PC EQU CYREG_PRT2_PC0
Out_13__0__PORT EQU 2
Out_13__0__SHIFT EQU 0
Out_13__AG EQU CYREG_PRT2_AG
Out_13__AMUX EQU CYREG_PRT2_AMUX
Out_13__BIE EQU CYREG_PRT2_BIE
Out_13__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out_13__BYP EQU CYREG_PRT2_BYP
Out_13__CTL EQU CYREG_PRT2_CTL
Out_13__DM0 EQU CYREG_PRT2_DM0
Out_13__DM1 EQU CYREG_PRT2_DM1
Out_13__DM2 EQU CYREG_PRT2_DM2
Out_13__DR EQU CYREG_PRT2_DR
Out_13__INP_DIS EQU CYREG_PRT2_INP_DIS
Out_13__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out_13__LCD_EN EQU CYREG_PRT2_LCD_EN
Out_13__MASK EQU 0x01
Out_13__PORT EQU 2
Out_13__PRT EQU CYREG_PRT2_PRT
Out_13__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out_13__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out_13__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out_13__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out_13__PS EQU CYREG_PRT2_PS
Out_13__SHIFT EQU 0
Out_13__SLW EQU CYREG_PRT2_SLW

/* Out_14 */
Out_14__0__MASK EQU 0x02
Out_14__0__PC EQU CYREG_PRT2_PC1
Out_14__0__PORT EQU 2
Out_14__0__SHIFT EQU 1
Out_14__AG EQU CYREG_PRT2_AG
Out_14__AMUX EQU CYREG_PRT2_AMUX
Out_14__BIE EQU CYREG_PRT2_BIE
Out_14__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out_14__BYP EQU CYREG_PRT2_BYP
Out_14__CTL EQU CYREG_PRT2_CTL
Out_14__DM0 EQU CYREG_PRT2_DM0
Out_14__DM1 EQU CYREG_PRT2_DM1
Out_14__DM2 EQU CYREG_PRT2_DM2
Out_14__DR EQU CYREG_PRT2_DR
Out_14__INP_DIS EQU CYREG_PRT2_INP_DIS
Out_14__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out_14__LCD_EN EQU CYREG_PRT2_LCD_EN
Out_14__MASK EQU 0x02
Out_14__PORT EQU 2
Out_14__PRT EQU CYREG_PRT2_PRT
Out_14__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out_14__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out_14__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out_14__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out_14__PS EQU CYREG_PRT2_PS
Out_14__SHIFT EQU 1
Out_14__SLW EQU CYREG_PRT2_SLW

/* Out_15 */
Out_15__0__MASK EQU 0x04
Out_15__0__PC EQU CYREG_PRT2_PC2
Out_15__0__PORT EQU 2
Out_15__0__SHIFT EQU 2
Out_15__AG EQU CYREG_PRT2_AG
Out_15__AMUX EQU CYREG_PRT2_AMUX
Out_15__BIE EQU CYREG_PRT2_BIE
Out_15__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out_15__BYP EQU CYREG_PRT2_BYP
Out_15__CTL EQU CYREG_PRT2_CTL
Out_15__DM0 EQU CYREG_PRT2_DM0
Out_15__DM1 EQU CYREG_PRT2_DM1
Out_15__DM2 EQU CYREG_PRT2_DM2
Out_15__DR EQU CYREG_PRT2_DR
Out_15__INP_DIS EQU CYREG_PRT2_INP_DIS
Out_15__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out_15__LCD_EN EQU CYREG_PRT2_LCD_EN
Out_15__MASK EQU 0x04
Out_15__PORT EQU 2
Out_15__PRT EQU CYREG_PRT2_PRT
Out_15__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out_15__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out_15__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out_15__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out_15__PS EQU CYREG_PRT2_PS
Out_15__SHIFT EQU 2
Out_15__SLW EQU CYREG_PRT2_SLW

/* Out_16 */
Out_16__0__MASK EQU 0x08
Out_16__0__PC EQU CYREG_PRT2_PC3
Out_16__0__PORT EQU 2
Out_16__0__SHIFT EQU 3
Out_16__AG EQU CYREG_PRT2_AG
Out_16__AMUX EQU CYREG_PRT2_AMUX
Out_16__BIE EQU CYREG_PRT2_BIE
Out_16__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out_16__BYP EQU CYREG_PRT2_BYP
Out_16__CTL EQU CYREG_PRT2_CTL
Out_16__DM0 EQU CYREG_PRT2_DM0
Out_16__DM1 EQU CYREG_PRT2_DM1
Out_16__DM2 EQU CYREG_PRT2_DM2
Out_16__DR EQU CYREG_PRT2_DR
Out_16__INP_DIS EQU CYREG_PRT2_INP_DIS
Out_16__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out_16__LCD_EN EQU CYREG_PRT2_LCD_EN
Out_16__MASK EQU 0x08
Out_16__PORT EQU 2
Out_16__PRT EQU CYREG_PRT2_PRT
Out_16__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out_16__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out_16__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out_16__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out_16__PS EQU CYREG_PRT2_PS
Out_16__SHIFT EQU 3
Out_16__SLW EQU CYREG_PRT2_SLW

/* Out_17 */
Out_17__0__MASK EQU 0x10
Out_17__0__PC EQU CYREG_PRT2_PC4
Out_17__0__PORT EQU 2
Out_17__0__SHIFT EQU 4
Out_17__AG EQU CYREG_PRT2_AG
Out_17__AMUX EQU CYREG_PRT2_AMUX
Out_17__BIE EQU CYREG_PRT2_BIE
Out_17__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out_17__BYP EQU CYREG_PRT2_BYP
Out_17__CTL EQU CYREG_PRT2_CTL
Out_17__DM0 EQU CYREG_PRT2_DM0
Out_17__DM1 EQU CYREG_PRT2_DM1
Out_17__DM2 EQU CYREG_PRT2_DM2
Out_17__DR EQU CYREG_PRT2_DR
Out_17__INP_DIS EQU CYREG_PRT2_INP_DIS
Out_17__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out_17__LCD_EN EQU CYREG_PRT2_LCD_EN
Out_17__MASK EQU 0x10
Out_17__PORT EQU 2
Out_17__PRT EQU CYREG_PRT2_PRT
Out_17__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out_17__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out_17__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out_17__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out_17__PS EQU CYREG_PRT2_PS
Out_17__SHIFT EQU 4
Out_17__SLW EQU CYREG_PRT2_SLW

/* Out_18 */
Out_18__0__MASK EQU 0x20
Out_18__0__PC EQU CYREG_PRT2_PC5
Out_18__0__PORT EQU 2
Out_18__0__SHIFT EQU 5
Out_18__AG EQU CYREG_PRT2_AG
Out_18__AMUX EQU CYREG_PRT2_AMUX
Out_18__BIE EQU CYREG_PRT2_BIE
Out_18__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out_18__BYP EQU CYREG_PRT2_BYP
Out_18__CTL EQU CYREG_PRT2_CTL
Out_18__DM0 EQU CYREG_PRT2_DM0
Out_18__DM1 EQU CYREG_PRT2_DM1
Out_18__DM2 EQU CYREG_PRT2_DM2
Out_18__DR EQU CYREG_PRT2_DR
Out_18__INP_DIS EQU CYREG_PRT2_INP_DIS
Out_18__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out_18__LCD_EN EQU CYREG_PRT2_LCD_EN
Out_18__MASK EQU 0x20
Out_18__PORT EQU 2
Out_18__PRT EQU CYREG_PRT2_PRT
Out_18__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out_18__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out_18__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out_18__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out_18__PS EQU CYREG_PRT2_PS
Out_18__SHIFT EQU 5
Out_18__SLW EQU CYREG_PRT2_SLW

/* Out_19 */
Out_19__0__MASK EQU 0x40
Out_19__0__PC EQU CYREG_PRT2_PC6
Out_19__0__PORT EQU 2
Out_19__0__SHIFT EQU 6
Out_19__AG EQU CYREG_PRT2_AG
Out_19__AMUX EQU CYREG_PRT2_AMUX
Out_19__BIE EQU CYREG_PRT2_BIE
Out_19__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out_19__BYP EQU CYREG_PRT2_BYP
Out_19__CTL EQU CYREG_PRT2_CTL
Out_19__DM0 EQU CYREG_PRT2_DM0
Out_19__DM1 EQU CYREG_PRT2_DM1
Out_19__DM2 EQU CYREG_PRT2_DM2
Out_19__DR EQU CYREG_PRT2_DR
Out_19__INP_DIS EQU CYREG_PRT2_INP_DIS
Out_19__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out_19__LCD_EN EQU CYREG_PRT2_LCD_EN
Out_19__MASK EQU 0x40
Out_19__PORT EQU 2
Out_19__PRT EQU CYREG_PRT2_PRT
Out_19__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out_19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out_19__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out_19__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out_19__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out_19__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out_19__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out_19__PS EQU CYREG_PRT2_PS
Out_19__SHIFT EQU 6
Out_19__SLW EQU CYREG_PRT2_SLW

/* Out_20 */
Out_20__0__MASK EQU 0x80
Out_20__0__PC EQU CYREG_PRT2_PC7
Out_20__0__PORT EQU 2
Out_20__0__SHIFT EQU 7
Out_20__AG EQU CYREG_PRT2_AG
Out_20__AMUX EQU CYREG_PRT2_AMUX
Out_20__BIE EQU CYREG_PRT2_BIE
Out_20__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out_20__BYP EQU CYREG_PRT2_BYP
Out_20__CTL EQU CYREG_PRT2_CTL
Out_20__DM0 EQU CYREG_PRT2_DM0
Out_20__DM1 EQU CYREG_PRT2_DM1
Out_20__DM2 EQU CYREG_PRT2_DM2
Out_20__DR EQU CYREG_PRT2_DR
Out_20__INP_DIS EQU CYREG_PRT2_INP_DIS
Out_20__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out_20__LCD_EN EQU CYREG_PRT2_LCD_EN
Out_20__MASK EQU 0x80
Out_20__PORT EQU 2
Out_20__PRT EQU CYREG_PRT2_PRT
Out_20__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out_20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out_20__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out_20__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out_20__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out_20__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out_20__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out_20__PS EQU CYREG_PRT2_PS
Out_20__SHIFT EQU 7
Out_20__SLW EQU CYREG_PRT2_SLW

/* SPIS_1_BSPIS */
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__MASK EQU 0x08
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__POS EQU 3
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__MASK EQU 0x10
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__POS EQU 4
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__MASK EQU 0x20
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__POS EQU 5
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__POS EQU 6
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK EQU 0x78
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB10_A0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB10_A1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB10_D0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB10_D1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB10_F0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB10_F1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__MASK EQU 0x01
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__POS EQU 0
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__MASK EQU 0x02
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__POS EQU 1
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__MASK EQU 0x04
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__POS EQU 2
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__POS EQU 6
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK EQU 0x47
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG EQU CYREG_B1_UDB11_ST

/* SPIS_1_IntClock */
SPIS_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SPIS_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SPIS_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SPIS_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_1_IntClock__INDEX EQU 0x03
SPIS_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_1_IntClock__PM_ACT_MSK EQU 0x08
SPIS_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_1_IntClock__PM_STBY_MSK EQU 0x08

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x04
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x10
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x10

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x02
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x04
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x04

/* IDAC8_1_viDAC8 */
IDAC8_1_viDAC8__CR0 EQU CYREG_DAC0_CR0
IDAC8_1_viDAC8__CR1 EQU CYREG_DAC0_CR1
IDAC8_1_viDAC8__D EQU CYREG_DAC0_D
IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x01
IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x01
IDAC8_1_viDAC8__STROBE EQU CYREG_DAC0_STROBE
IDAC8_1_viDAC8__SW0 EQU CYREG_DAC0_SW0
IDAC8_1_viDAC8__SW2 EQU CYREG_DAC0_SW2
IDAC8_1_viDAC8__SW3 EQU CYREG_DAC0_SW3
IDAC8_1_viDAC8__SW4 EQU CYREG_DAC0_SW4
IDAC8_1_viDAC8__TR EQU CYREG_DAC0_TR
IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
IDAC8_1_viDAC8__TST EQU CYREG_DAC0_TST

/* VDAC8_1_viDAC8 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

/* VDAC8_2_viDAC8 */
VDAC8_2_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC8_2_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC8_2_viDAC8__D EQU CYREG_DAC1_D
VDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_2_viDAC8__PM_ACT_MSK EQU 0x02
VDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_2_viDAC8__PM_STBY_MSK EQU 0x02
VDAC8_2_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC8_2_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC8_2_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC8_2_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC8_2_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC8_2_viDAC8__TR EQU CYREG_DAC1_TR
VDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC8_2_viDAC8__TST EQU CYREG_DAC1_TST

/* SAR_in_1 */
SAR_in_1__0__MASK EQU 0x10
SAR_in_1__0__PC EQU CYREG_IO_PC_PRT15_PC4
SAR_in_1__0__PORT EQU 15
SAR_in_1__0__SHIFT EQU 4
SAR_in_1__AG EQU CYREG_PRT15_AG
SAR_in_1__AMUX EQU CYREG_PRT15_AMUX
SAR_in_1__BIE EQU CYREG_PRT15_BIE
SAR_in_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SAR_in_1__BYP EQU CYREG_PRT15_BYP
SAR_in_1__CTL EQU CYREG_PRT15_CTL
SAR_in_1__DM0 EQU CYREG_PRT15_DM0
SAR_in_1__DM1 EQU CYREG_PRT15_DM1
SAR_in_1__DM2 EQU CYREG_PRT15_DM2
SAR_in_1__DR EQU CYREG_PRT15_DR
SAR_in_1__INP_DIS EQU CYREG_PRT15_INP_DIS
SAR_in_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SAR_in_1__LCD_EN EQU CYREG_PRT15_LCD_EN
SAR_in_1__MASK EQU 0x10
SAR_in_1__PORT EQU 15
SAR_in_1__PRT EQU CYREG_PRT15_PRT
SAR_in_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SAR_in_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SAR_in_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SAR_in_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SAR_in_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SAR_in_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SAR_in_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SAR_in_1__PS EQU CYREG_PRT15_PS
SAR_in_1__SHIFT EQU 4
SAR_in_1__SLW EQU CYREG_PRT15_SLW

/* SAR_in_2 */
SAR_in_2__0__MASK EQU 0x08
SAR_in_2__0__PC EQU CYREG_PRT0_PC3
SAR_in_2__0__PORT EQU 0
SAR_in_2__0__SHIFT EQU 3
SAR_in_2__AG EQU CYREG_PRT0_AG
SAR_in_2__AMUX EQU CYREG_PRT0_AMUX
SAR_in_2__BIE EQU CYREG_PRT0_BIE
SAR_in_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SAR_in_2__BYP EQU CYREG_PRT0_BYP
SAR_in_2__CTL EQU CYREG_PRT0_CTL
SAR_in_2__DM0 EQU CYREG_PRT0_DM0
SAR_in_2__DM1 EQU CYREG_PRT0_DM1
SAR_in_2__DM2 EQU CYREG_PRT0_DM2
SAR_in_2__DR EQU CYREG_PRT0_DR
SAR_in_2__INP_DIS EQU CYREG_PRT0_INP_DIS
SAR_in_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SAR_in_2__LCD_EN EQU CYREG_PRT0_LCD_EN
SAR_in_2__MASK EQU 0x08
SAR_in_2__PORT EQU 0
SAR_in_2__PRT EQU CYREG_PRT0_PRT
SAR_in_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SAR_in_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SAR_in_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SAR_in_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SAR_in_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SAR_in_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SAR_in_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SAR_in_2__PS EQU CYREG_PRT0_PS
SAR_in_2__SHIFT EQU 3
SAR_in_2__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_1_Bypass */
ADC_SAR_1_Bypass__0__MASK EQU 0x04
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 2
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x04
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 2
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x01
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x02

/* ADC_SAR_2_ADC_SAR */
ADC_SAR_2_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_2_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_2_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_2_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_2_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_2_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_2_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_2_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_2_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_2_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_2_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_2_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_2_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_2_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_2_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_2_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_2_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_2_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_2_Bypass */
ADC_SAR_2_Bypass__0__MASK EQU 0x10
ADC_SAR_2_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_2_Bypass__0__PORT EQU 0
ADC_SAR_2_Bypass__0__SHIFT EQU 4
ADC_SAR_2_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_2_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_2_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_2_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_2_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_2_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_2_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_2_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_2_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_2_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_2_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_2_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_2_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_2_Bypass__MASK EQU 0x10
ADC_SAR_2_Bypass__PORT EQU 0
ADC_SAR_2_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_2_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_2_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_2_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_2_Bypass__SHIFT EQU 4
ADC_SAR_2_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_2_IRQ */
ADC_SAR_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_2_IRQ__INTC_MASK EQU 0x02
ADC_SAR_2_IRQ__INTC_NUMBER EQU 1
ADC_SAR_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_2_theACLK */
ADC_SAR_2_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_2_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_2_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_2_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_2_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_2_theACLK__INDEX EQU 0x00
ADC_SAR_2_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_2_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_2_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_2_theACLK__PM_STBY_MSK EQU 0x01

/* DELSIG_in */
DELSIG_in__0__MASK EQU 0x20
DELSIG_in__0__PC EQU CYREG_IO_PC_PRT15_PC5
DELSIG_in__0__PORT EQU 15
DELSIG_in__0__SHIFT EQU 5
DELSIG_in__AG EQU CYREG_PRT15_AG
DELSIG_in__AMUX EQU CYREG_PRT15_AMUX
DELSIG_in__BIE EQU CYREG_PRT15_BIE
DELSIG_in__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DELSIG_in__BYP EQU CYREG_PRT15_BYP
DELSIG_in__CTL EQU CYREG_PRT15_CTL
DELSIG_in__DM0 EQU CYREG_PRT15_DM0
DELSIG_in__DM1 EQU CYREG_PRT15_DM1
DELSIG_in__DM2 EQU CYREG_PRT15_DM2
DELSIG_in__DR EQU CYREG_PRT15_DR
DELSIG_in__INP_DIS EQU CYREG_PRT15_INP_DIS
DELSIG_in__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DELSIG_in__LCD_EN EQU CYREG_PRT15_LCD_EN
DELSIG_in__MASK EQU 0x20
DELSIG_in__PORT EQU 15
DELSIG_in__PRT EQU CYREG_PRT15_PRT
DELSIG_in__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DELSIG_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DELSIG_in__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DELSIG_in__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DELSIG_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DELSIG_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DELSIG_in__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DELSIG_in__PS EQU CYREG_PRT15_PS
DELSIG_in__SHIFT EQU 5
DELSIG_in__SLW EQU CYREG_PRT15_SLW

/* PWM_out_1 */
PWM_out_1__0__MASK EQU 0x01
PWM_out_1__0__PC EQU CYREG_PRT3_PC0
PWM_out_1__0__PORT EQU 3
PWM_out_1__0__SHIFT EQU 0
PWM_out_1__AG EQU CYREG_PRT3_AG
PWM_out_1__AMUX EQU CYREG_PRT3_AMUX
PWM_out_1__BIE EQU CYREG_PRT3_BIE
PWM_out_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PWM_out_1__BYP EQU CYREG_PRT3_BYP
PWM_out_1__CTL EQU CYREG_PRT3_CTL
PWM_out_1__DM0 EQU CYREG_PRT3_DM0
PWM_out_1__DM1 EQU CYREG_PRT3_DM1
PWM_out_1__DM2 EQU CYREG_PRT3_DM2
PWM_out_1__DR EQU CYREG_PRT3_DR
PWM_out_1__INP_DIS EQU CYREG_PRT3_INP_DIS
PWM_out_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PWM_out_1__LCD_EN EQU CYREG_PRT3_LCD_EN
PWM_out_1__MASK EQU 0x01
PWM_out_1__PORT EQU 3
PWM_out_1__PRT EQU CYREG_PRT3_PRT
PWM_out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PWM_out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PWM_out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PWM_out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PWM_out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PWM_out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PWM_out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PWM_out_1__PS EQU CYREG_PRT3_PS
PWM_out_1__SHIFT EQU 0
PWM_out_1__SLW EQU CYREG_PRT3_SLW

/* PWM_out_2 */
PWM_out_2__0__MASK EQU 0x02
PWM_out_2__0__PC EQU CYREG_PRT3_PC1
PWM_out_2__0__PORT EQU 3
PWM_out_2__0__SHIFT EQU 1
PWM_out_2__AG EQU CYREG_PRT3_AG
PWM_out_2__AMUX EQU CYREG_PRT3_AMUX
PWM_out_2__BIE EQU CYREG_PRT3_BIE
PWM_out_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PWM_out_2__BYP EQU CYREG_PRT3_BYP
PWM_out_2__CTL EQU CYREG_PRT3_CTL
PWM_out_2__DM0 EQU CYREG_PRT3_DM0
PWM_out_2__DM1 EQU CYREG_PRT3_DM1
PWM_out_2__DM2 EQU CYREG_PRT3_DM2
PWM_out_2__DR EQU CYREG_PRT3_DR
PWM_out_2__INP_DIS EQU CYREG_PRT3_INP_DIS
PWM_out_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PWM_out_2__LCD_EN EQU CYREG_PRT3_LCD_EN
PWM_out_2__MASK EQU 0x02
PWM_out_2__PORT EQU 3
PWM_out_2__PRT EQU CYREG_PRT3_PRT
PWM_out_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PWM_out_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PWM_out_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PWM_out_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PWM_out_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PWM_out_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PWM_out_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PWM_out_2__PS EQU CYREG_PRT3_PS
PWM_out_2__SHIFT EQU 1
PWM_out_2__SLW EQU CYREG_PRT3_SLW

/* PWM_out_3 */
PWM_out_3__0__MASK EQU 0x04
PWM_out_3__0__PC EQU CYREG_PRT3_PC2
PWM_out_3__0__PORT EQU 3
PWM_out_3__0__SHIFT EQU 2
PWM_out_3__AG EQU CYREG_PRT3_AG
PWM_out_3__AMUX EQU CYREG_PRT3_AMUX
PWM_out_3__BIE EQU CYREG_PRT3_BIE
PWM_out_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PWM_out_3__BYP EQU CYREG_PRT3_BYP
PWM_out_3__CTL EQU CYREG_PRT3_CTL
PWM_out_3__DM0 EQU CYREG_PRT3_DM0
PWM_out_3__DM1 EQU CYREG_PRT3_DM1
PWM_out_3__DM2 EQU CYREG_PRT3_DM2
PWM_out_3__DR EQU CYREG_PRT3_DR
PWM_out_3__INP_DIS EQU CYREG_PRT3_INP_DIS
PWM_out_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PWM_out_3__LCD_EN EQU CYREG_PRT3_LCD_EN
PWM_out_3__MASK EQU 0x04
PWM_out_3__PORT EQU 3
PWM_out_3__PRT EQU CYREG_PRT3_PRT
PWM_out_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PWM_out_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PWM_out_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PWM_out_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PWM_out_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PWM_out_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PWM_out_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PWM_out_3__PS EQU CYREG_PRT3_PS
PWM_out_3__SHIFT EQU 2
PWM_out_3__SLW EQU CYREG_PRT3_SLW

/* PWM_out_4 */
PWM_out_4__0__MASK EQU 0x08
PWM_out_4__0__PC EQU CYREG_PRT3_PC3
PWM_out_4__0__PORT EQU 3
PWM_out_4__0__SHIFT EQU 3
PWM_out_4__AG EQU CYREG_PRT3_AG
PWM_out_4__AMUX EQU CYREG_PRT3_AMUX
PWM_out_4__BIE EQU CYREG_PRT3_BIE
PWM_out_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PWM_out_4__BYP EQU CYREG_PRT3_BYP
PWM_out_4__CTL EQU CYREG_PRT3_CTL
PWM_out_4__DM0 EQU CYREG_PRT3_DM0
PWM_out_4__DM1 EQU CYREG_PRT3_DM1
PWM_out_4__DM2 EQU CYREG_PRT3_DM2
PWM_out_4__DR EQU CYREG_PRT3_DR
PWM_out_4__INP_DIS EQU CYREG_PRT3_INP_DIS
PWM_out_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PWM_out_4__LCD_EN EQU CYREG_PRT3_LCD_EN
PWM_out_4__MASK EQU 0x08
PWM_out_4__PORT EQU 3
PWM_out_4__PRT EQU CYREG_PRT3_PRT
PWM_out_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PWM_out_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PWM_out_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PWM_out_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PWM_out_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PWM_out_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PWM_out_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PWM_out_4__PS EQU CYREG_PRT3_PS
PWM_out_4__SHIFT EQU 3
PWM_out_4__SLW EQU CYREG_PRT3_SLW

/* PWM_out_5 */
PWM_out_5__0__MASK EQU 0x10
PWM_out_5__0__PC EQU CYREG_PRT3_PC4
PWM_out_5__0__PORT EQU 3
PWM_out_5__0__SHIFT EQU 4
PWM_out_5__AG EQU CYREG_PRT3_AG
PWM_out_5__AMUX EQU CYREG_PRT3_AMUX
PWM_out_5__BIE EQU CYREG_PRT3_BIE
PWM_out_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PWM_out_5__BYP EQU CYREG_PRT3_BYP
PWM_out_5__CTL EQU CYREG_PRT3_CTL
PWM_out_5__DM0 EQU CYREG_PRT3_DM0
PWM_out_5__DM1 EQU CYREG_PRT3_DM1
PWM_out_5__DM2 EQU CYREG_PRT3_DM2
PWM_out_5__DR EQU CYREG_PRT3_DR
PWM_out_5__INP_DIS EQU CYREG_PRT3_INP_DIS
PWM_out_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PWM_out_5__LCD_EN EQU CYREG_PRT3_LCD_EN
PWM_out_5__MASK EQU 0x10
PWM_out_5__PORT EQU 3
PWM_out_5__PRT EQU CYREG_PRT3_PRT
PWM_out_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PWM_out_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PWM_out_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PWM_out_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PWM_out_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PWM_out_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PWM_out_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PWM_out_5__PS EQU CYREG_PRT3_PS
PWM_out_5__SHIFT EQU 4
PWM_out_5__SLW EQU CYREG_PRT3_SLW

/* PWM_out_6 */
PWM_out_6__0__MASK EQU 0x20
PWM_out_6__0__PC EQU CYREG_PRT3_PC5
PWM_out_6__0__PORT EQU 3
PWM_out_6__0__SHIFT EQU 5
PWM_out_6__AG EQU CYREG_PRT3_AG
PWM_out_6__AMUX EQU CYREG_PRT3_AMUX
PWM_out_6__BIE EQU CYREG_PRT3_BIE
PWM_out_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PWM_out_6__BYP EQU CYREG_PRT3_BYP
PWM_out_6__CTL EQU CYREG_PRT3_CTL
PWM_out_6__DM0 EQU CYREG_PRT3_DM0
PWM_out_6__DM1 EQU CYREG_PRT3_DM1
PWM_out_6__DM2 EQU CYREG_PRT3_DM2
PWM_out_6__DR EQU CYREG_PRT3_DR
PWM_out_6__INP_DIS EQU CYREG_PRT3_INP_DIS
PWM_out_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PWM_out_6__LCD_EN EQU CYREG_PRT3_LCD_EN
PWM_out_6__MASK EQU 0x20
PWM_out_6__PORT EQU 3
PWM_out_6__PRT EQU CYREG_PRT3_PRT
PWM_out_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PWM_out_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PWM_out_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PWM_out_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PWM_out_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PWM_out_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PWM_out_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PWM_out_6__PS EQU CYREG_PRT3_PS
PWM_out_6__SHIFT EQU 5
PWM_out_6__SLW EQU CYREG_PRT3_SLW

/* PWM_out_7 */
PWM_out_7__0__MASK EQU 0x40
PWM_out_7__0__PC EQU CYREG_PRT3_PC6
PWM_out_7__0__PORT EQU 3
PWM_out_7__0__SHIFT EQU 6
PWM_out_7__AG EQU CYREG_PRT3_AG
PWM_out_7__AMUX EQU CYREG_PRT3_AMUX
PWM_out_7__BIE EQU CYREG_PRT3_BIE
PWM_out_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PWM_out_7__BYP EQU CYREG_PRT3_BYP
PWM_out_7__CTL EQU CYREG_PRT3_CTL
PWM_out_7__DM0 EQU CYREG_PRT3_DM0
PWM_out_7__DM1 EQU CYREG_PRT3_DM1
PWM_out_7__DM2 EQU CYREG_PRT3_DM2
PWM_out_7__DR EQU CYREG_PRT3_DR
PWM_out_7__INP_DIS EQU CYREG_PRT3_INP_DIS
PWM_out_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PWM_out_7__LCD_EN EQU CYREG_PRT3_LCD_EN
PWM_out_7__MASK EQU 0x40
PWM_out_7__PORT EQU 3
PWM_out_7__PRT EQU CYREG_PRT3_PRT
PWM_out_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PWM_out_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PWM_out_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PWM_out_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PWM_out_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PWM_out_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PWM_out_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PWM_out_7__PS EQU CYREG_PRT3_PS
PWM_out_7__SHIFT EQU 6
PWM_out_7__SLW EQU CYREG_PRT3_SLW

/* PWM_out_8 */
PWM_out_8__0__MASK EQU 0x80
PWM_out_8__0__PC EQU CYREG_PRT3_PC7
PWM_out_8__0__PORT EQU 3
PWM_out_8__0__SHIFT EQU 7
PWM_out_8__AG EQU CYREG_PRT3_AG
PWM_out_8__AMUX EQU CYREG_PRT3_AMUX
PWM_out_8__BIE EQU CYREG_PRT3_BIE
PWM_out_8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PWM_out_8__BYP EQU CYREG_PRT3_BYP
PWM_out_8__CTL EQU CYREG_PRT3_CTL
PWM_out_8__DM0 EQU CYREG_PRT3_DM0
PWM_out_8__DM1 EQU CYREG_PRT3_DM1
PWM_out_8__DM2 EQU CYREG_PRT3_DM2
PWM_out_8__DR EQU CYREG_PRT3_DR
PWM_out_8__INP_DIS EQU CYREG_PRT3_INP_DIS
PWM_out_8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PWM_out_8__LCD_EN EQU CYREG_PRT3_LCD_EN
PWM_out_8__MASK EQU 0x80
PWM_out_8__PORT EQU 3
PWM_out_8__PRT EQU CYREG_PRT3_PRT
PWM_out_8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PWM_out_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PWM_out_8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PWM_out_8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PWM_out_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PWM_out_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PWM_out_8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PWM_out_8__PS EQU CYREG_PRT3_PS
PWM_out_8__SHIFT EQU 7
PWM_out_8__SLW EQU CYREG_PRT3_SLW

/* IDAC_out_1 */
IDAC_out_1__0__MASK EQU 0x40
IDAC_out_1__0__PC EQU CYREG_PRT0_PC6
IDAC_out_1__0__PORT EQU 0
IDAC_out_1__0__SHIFT EQU 6
IDAC_out_1__AG EQU CYREG_PRT0_AG
IDAC_out_1__AMUX EQU CYREG_PRT0_AMUX
IDAC_out_1__BIE EQU CYREG_PRT0_BIE
IDAC_out_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IDAC_out_1__BYP EQU CYREG_PRT0_BYP
IDAC_out_1__CTL EQU CYREG_PRT0_CTL
IDAC_out_1__DM0 EQU CYREG_PRT0_DM0
IDAC_out_1__DM1 EQU CYREG_PRT0_DM1
IDAC_out_1__DM2 EQU CYREG_PRT0_DM2
IDAC_out_1__DR EQU CYREG_PRT0_DR
IDAC_out_1__INP_DIS EQU CYREG_PRT0_INP_DIS
IDAC_out_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IDAC_out_1__LCD_EN EQU CYREG_PRT0_LCD_EN
IDAC_out_1__MASK EQU 0x40
IDAC_out_1__PORT EQU 0
IDAC_out_1__PRT EQU CYREG_PRT0_PRT
IDAC_out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IDAC_out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IDAC_out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IDAC_out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IDAC_out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IDAC_out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IDAC_out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IDAC_out_1__PS EQU CYREG_PRT0_PS
IDAC_out_1__SHIFT EQU 6
IDAC_out_1__SLW EQU CYREG_PRT0_SLW

/* VDAC_out_1 */
VDAC_out_1__0__MASK EQU 0x02
VDAC_out_1__0__PC EQU CYREG_PRT0_PC1
VDAC_out_1__0__PORT EQU 0
VDAC_out_1__0__SHIFT EQU 1
VDAC_out_1__AG EQU CYREG_PRT0_AG
VDAC_out_1__AMUX EQU CYREG_PRT0_AMUX
VDAC_out_1__BIE EQU CYREG_PRT0_BIE
VDAC_out_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VDAC_out_1__BYP EQU CYREG_PRT0_BYP
VDAC_out_1__CTL EQU CYREG_PRT0_CTL
VDAC_out_1__DM0 EQU CYREG_PRT0_DM0
VDAC_out_1__DM1 EQU CYREG_PRT0_DM1
VDAC_out_1__DM2 EQU CYREG_PRT0_DM2
VDAC_out_1__DR EQU CYREG_PRT0_DR
VDAC_out_1__INP_DIS EQU CYREG_PRT0_INP_DIS
VDAC_out_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VDAC_out_1__LCD_EN EQU CYREG_PRT0_LCD_EN
VDAC_out_1__MASK EQU 0x02
VDAC_out_1__PORT EQU 0
VDAC_out_1__PRT EQU CYREG_PRT0_PRT
VDAC_out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VDAC_out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VDAC_out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VDAC_out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VDAC_out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VDAC_out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VDAC_out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VDAC_out_1__PS EQU CYREG_PRT0_PS
VDAC_out_1__SHIFT EQU 1
VDAC_out_1__SLW EQU CYREG_PRT0_SLW

/* VDAC_out_2 */
VDAC_out_2__0__MASK EQU 0x20
VDAC_out_2__0__PC EQU CYREG_PRT0_PC5
VDAC_out_2__0__PORT EQU 0
VDAC_out_2__0__SHIFT EQU 5
VDAC_out_2__AG EQU CYREG_PRT0_AG
VDAC_out_2__AMUX EQU CYREG_PRT0_AMUX
VDAC_out_2__BIE EQU CYREG_PRT0_BIE
VDAC_out_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VDAC_out_2__BYP EQU CYREG_PRT0_BYP
VDAC_out_2__CTL EQU CYREG_PRT0_CTL
VDAC_out_2__DM0 EQU CYREG_PRT0_DM0
VDAC_out_2__DM1 EQU CYREG_PRT0_DM1
VDAC_out_2__DM2 EQU CYREG_PRT0_DM2
VDAC_out_2__DR EQU CYREG_PRT0_DR
VDAC_out_2__INP_DIS EQU CYREG_PRT0_INP_DIS
VDAC_out_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VDAC_out_2__LCD_EN EQU CYREG_PRT0_LCD_EN
VDAC_out_2__MASK EQU 0x20
VDAC_out_2__PORT EQU 0
VDAC_out_2__PRT EQU CYREG_PRT0_PRT
VDAC_out_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VDAC_out_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VDAC_out_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VDAC_out_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VDAC_out_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VDAC_out_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VDAC_out_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VDAC_out_2__PS EQU CYREG_PRT0_PS
VDAC_out_2__SHIFT EQU 5
VDAC_out_2__SLW EQU CYREG_PRT0_SLW

/* WaveDAC8_1_BuffAmp_ABuf */
WaveDAC8_1_BuffAmp_ABuf__CR EQU CYREG_OPAMP2_CR
WaveDAC8_1_BuffAmp_ABuf__MX EQU CYREG_OPAMP2_MX
WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK EQU 0x04
WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK EQU 0x04
WaveDAC8_1_BuffAmp_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
WaveDAC8_1_BuffAmp_ABuf__SW EQU CYREG_OPAMP2_SW
WaveDAC8_1_BuffAmp_ABuf__TR0 EQU CYREG_OPAMP2_TR0
WaveDAC8_1_BuffAmp_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
WaveDAC8_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
WaveDAC8_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
WaveDAC8_1_VDAC8_viDAC8__D EQU CYREG_DAC2_D
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
WaveDAC8_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
WaveDAC8_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
WaveDAC8_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
WaveDAC8_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
WaveDAC8_1_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
WaveDAC8_1_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

/* WaveDAC8_1_Wave1_DMA */
WaveDAC8_1_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave1_DMA__DRQ_NUMBER EQU 0
WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL EQU 0

/* WaveDAC8_1_Wave2_DMA */
WaveDAC8_1_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave2_DMA__DRQ_NUMBER EQU 1
WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL EQU 0

/* WaveDAC_clk */
WaveDAC_clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
WaveDAC_clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
WaveDAC_clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
WaveDAC_clk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC_clk__INDEX EQU 0x00
WaveDAC_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC_clk__PM_ACT_MSK EQU 0x01
WaveDAC_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC_clk__PM_STBY_MSK EQU 0x01

/* WaveDAC_out */
WaveDAC_out__0__MASK EQU 0x01
WaveDAC_out__0__PC EQU CYREG_PRT0_PC0
WaveDAC_out__0__PORT EQU 0
WaveDAC_out__0__SHIFT EQU 0
WaveDAC_out__AG EQU CYREG_PRT0_AG
WaveDAC_out__AMUX EQU CYREG_PRT0_AMUX
WaveDAC_out__BIE EQU CYREG_PRT0_BIE
WaveDAC_out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
WaveDAC_out__BYP EQU CYREG_PRT0_BYP
WaveDAC_out__CTL EQU CYREG_PRT0_CTL
WaveDAC_out__DM0 EQU CYREG_PRT0_DM0
WaveDAC_out__DM1 EQU CYREG_PRT0_DM1
WaveDAC_out__DM2 EQU CYREG_PRT0_DM2
WaveDAC_out__DR EQU CYREG_PRT0_DR
WaveDAC_out__INP_DIS EQU CYREG_PRT0_INP_DIS
WaveDAC_out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
WaveDAC_out__LCD_EN EQU CYREG_PRT0_LCD_EN
WaveDAC_out__MASK EQU 0x01
WaveDAC_out__PORT EQU 0
WaveDAC_out__PRT EQU CYREG_PRT0_PRT
WaveDAC_out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
WaveDAC_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
WaveDAC_out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
WaveDAC_out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
WaveDAC_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
WaveDAC_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
WaveDAC_out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
WaveDAC_out__PS EQU CYREG_PRT0_PS
WaveDAC_out__SHIFT EQU 0
WaveDAC_out__SLW EQU CYREG_PRT0_SLW

/* ADC_DelSig_1_DEC */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x02

/* ADC_DelSig_1_IRQ */
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG2_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG2_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG2_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG2_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x02
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x04
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x04

/* Status_Reg_1 */
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_1_sts_sts_reg__1__POS EQU 1
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Status_Reg_1_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_1_sts_sts_reg__2__POS EQU 2
Status_Reg_1_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_1_sts_sts_reg__3__POS EQU 3
Status_Reg_1_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_1_sts_sts_reg__4__POS EQU 4
Status_Reg_1_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_1_sts_sts_reg__5__POS EQU 5
Status_Reg_1_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_1_sts_sts_reg__6__POS EQU 6
Status_Reg_1_sts_sts_reg__MASK EQU 0x7F
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB05_MSK
Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Status_Reg_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* Status_Reg_2 */
Status_Reg_2_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_2_sts_sts_reg__0__POS EQU 0
Status_Reg_2_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_2_sts_sts_reg__1__POS EQU 1
Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Status_Reg_2_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_2_sts_sts_reg__2__POS EQU 2
Status_Reg_2_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_2_sts_sts_reg__3__POS EQU 3
Status_Reg_2_sts_sts_reg__MASK EQU 0x0F
Status_Reg_2_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB09_MSK
Status_Reg_2_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Status_Reg_2_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Status_Reg_2_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
Status_Reg_2_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
Status_Reg_2_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB09_ST

/* Status_Reg_3 */
Status_Reg_3_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_3_sts_sts_reg__0__POS EQU 0
Status_Reg_3_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_3_sts_sts_reg__1__POS EQU 1
Status_Reg_3_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Status_Reg_3_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Status_Reg_3_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_3_sts_sts_reg__2__POS EQU 2
Status_Reg_3_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_3_sts_sts_reg__3__POS EQU 3
Status_Reg_3_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_3_sts_sts_reg__4__POS EQU 4
Status_Reg_3_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_3_sts_sts_reg__5__POS EQU 5
Status_Reg_3_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_3_sts_sts_reg__6__POS EQU 6
Status_Reg_3_sts_sts_reg__7__MASK EQU 0x80
Status_Reg_3_sts_sts_reg__7__POS EQU 7
Status_Reg_3_sts_sts_reg__MASK EQU 0xFF
Status_Reg_3_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB13_MSK
Status_Reg_3_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Status_Reg_3_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Status_Reg_3_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Status_Reg_3_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Status_Reg_3_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Status_Reg_3_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB13_ST

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_1_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_1_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_1_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_1_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_1_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_1_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_1_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_1_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* Control_Reg_2 */
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_2_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Control_Reg_2_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_2_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_2_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_2_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x0F
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

/* Control_Reg_3 */
Control_Reg_3_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_3_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_3_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_3_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Control_Reg_3_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_3_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_3_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_3_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_3_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_3_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_3_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_3_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_3_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_3_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_3_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_3_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Control_Reg_3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Control_Reg_3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Control_Reg_3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Control_Reg_3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Control_Reg_3_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Control_Reg_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Control_Reg_3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 1
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
