

================================================================
== Vivado HLS Report for 'dense_out'
================================================================
* Date:           Sat Aug 10 20:51:43 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d3_S1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.990|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  646|  646|  646|  646|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_180  |soft_max  |  343|  343|  343|  343|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Dense_Loop_Flat_Loop  |  300|  300|         2|          1|          1|   300|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    140|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      3|     535|    871|    -|
|Memory           |        1|      -|      36|      5|    0|
|Multiplexer      |        -|      -|       -|    156|    -|
|Register         |        -|      -|      55|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      4|     626|   1172|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-----+-----+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------+----------+---------+-------+-----+-----+-----+
    |grp_soft_max_fu_180  |soft_max  |        0|      3|  535|  871|    0|
    +---------------------+----------+---------+-------+-----+-----+-----+
    |Total                |          |        0|      3|  535|  871|    0|
    +---------------------+----------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_13vdy_U42  |cnn_mac_muladd_13vdy  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_array_V_U        |dense_out_dense_audo  |        0|  28|   3|    0|    10|   14|     1|          140|
    |dense_out_bias_V_U     |dense_out_dense_osc4  |        0|   8|   2|    0|    10|    8|     1|           80|
    |dense_out_weights_V_U  |dense_out_dense_otde  |        1|   0|   0|    0|   300|    9|     1|         2700|
    +-----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                      |        1|  36|   5|    0|   320|   31|     3|         2920|
    +-----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln1116_1_fu_277_p2   |     +    |      0|  0|   8|           9|           9|
    |add_ln1116_fu_271_p2     |     +    |      0|  0|   8|           9|           9|
    |add_ln41_fu_199_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln703_fu_336_p2      |     +    |      0|  0|  19|          14|          14|
    |d_fu_205_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_288_p2              |     +    |      0|  0|  15|           5|           1|
    |icmp_ln41_fu_193_p2      |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln46_1_fu_294_p2    |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln46_fu_211_p2      |   icmp   |      0|  0|  11|           5|           3|
    |select_ln48_1_fu_225_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln48_2_fu_308_p3  |  select  |      0|  0|  14|           1|           1|
    |select_ln48_fu_217_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 140|          75|          59|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_d_0_phi_fu_150_p4  |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_173_p4  |   9|          2|    5|         10|
    |d_0_reg_146                   |   9|          2|    4|          8|
    |dense_array_V_address0        |  15|          3|    4|         12|
    |dense_array_V_ce0             |  15|          3|    1|          3|
    |dense_array_V_d0              |  15|          3|   14|         42|
    |dense_array_V_we0             |  15|          3|    1|          3|
    |f_0_reg_169                   |   9|          2|    5|         10|
    |indvar_flatten_reg_135        |   9|          2|    9|         18|
    |p_Val2_s_reg_157              |   9|          2|   14|         28|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 156|         32|   63|        150|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |d_0_reg_146                       |   4|   0|    4|          0|
    |f_0_reg_169                       |   5|   0|    5|          0|
    |f_reg_386                         |   5|   0|    5|          0|
    |grp_soft_max_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln41_reg_352                 |   1|   0|    1|          0|
    |icmp_ln46_1_reg_391               |   1|   0|    1|          0|
    |icmp_ln46_reg_361                 |   1|   0|    1|          0|
    |indvar_flatten_reg_135            |   9|   0|    9|          0|
    |p_Val2_s_reg_157                  |  14|   0|   14|          0|
    |select_ln48_1_reg_366             |   4|   0|    4|          0|
    |zext_ln48_reg_371                 |   4|   0|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  55|   0|  115|         60|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   dense_out   | return value |
|dense_2_out_V_address0  | out |    5|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_ce0       | out |    1|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_q0        |  in |   13|  ap_memory | dense_2_out_V |     array    |
|prediction_V_address0   | out |    4|  ap_memory |  prediction_V |     array    |
|prediction_V_ce0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_we0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_d0         | out |   14|  ap_memory |  prediction_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

