# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../Sources/ALU.sv" \
"../../../../project_6.2.5.srcs/sources_1/new/basic_calc_FSM.sv" \
"../../../../../Sources/reg_bank.sv" \
"../../../../project_6.2.5.srcs/sim_1/new/basic_calc_FSM_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
