0.6
2019.1
May 24 2019
15:06:07
C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.sim/sim_1/behav/xsim/glbl.v,1575295470,verilog,,,,glbl,,,,,,,,
C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v,1575340314,verilog,,,,sim_MULTIPLIER_16,,,,,,,,
C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v,1575301122,verilog,,C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v,,COUNTER_17,,,,,,,,
C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v,1575300242,verilog,,C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v,,MULTIPLIER_16,,,,,,,,
C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v,1575295470,verilog,,C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v,,MUX_16_8,,,,,,,,
C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v,1575295470,verilog,,C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v,,MUX_2_1,,,,,,,,
C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v,1575302250,verilog,,C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v,,SHIFTREGISTER_17,,,,,,,,
C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v,1575299108,verilog,,C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v,,SHIFTREGISTER_8,,,,,,,,
C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v,1575295470,verilog,,C:/Users/Admin/Desktop/Working/EE2301-Intro-to-Logic-Desgins/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sim_1/new/sim_MULTIPLIER_16.v,,SUMMER_8,,,,,,,,
