// Seed: 33152894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_9;
  assign id_9 = id_2;
  always @(id_2) id_6 <= id_1 - 1;
  assign id_3 = 1'b0;
  assign id_3 = id_6;
  wire id_10;
  wire id_11;
  assign id_6 = 1'h0 ? 1 : id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_26;
  module_0(
      id_25, id_26, id_26, id_9, id_8, id_26, id_21, id_8
  );
  wire id_27;
  assign id_16 = 1;
  assign id_22 = id_7 && id_17;
  final begin
    if (id_2) id_19 <= 1;
    else begin
      id_13 <= #1 id_26;
      id_26 <= 1;
      id_13 <= 1'h0;
    end
    id_5 = "" & 1;
  end
  wire id_28;
endmodule
