// Seed: 3785305631
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    output id_3,
    input id_4,
    input logic id_5
);
  assign id_2 = 1'd0;
  initial begin
    SystemTFIdentifier(1'b0, id_4);
  end
  reg id_6;
  assign id_2 = 1;
  type_9(
      id_1, id_2
  );
  always @(posedge 1'b0 ^ id_4 or 1'b0 !== id_1) id_6 <= id_1;
  assign id_3 = id_1;
endmodule
