Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 2620h    | Memory Region Descriptor Word 0 (MRGD_W0_49) |                32 | RW       | 0000_0001h    |
| 2624h    | Memory Region Descriptor Word 1 (MRGD_W1_49) |                32 | RW       | 0000_0001h    |
| 2628h    | Memory Region Descriptor Word 2 (MRGD_W2_49) |                32 | RW       | 0000_0000h    |
| 262Ch    | Memory Region Descriptor Word 3 (MRGD_W3_49) |                32 | RW       | 0000_0000h    |
| 2640h    | Memory Region Descriptor Word 0 (MRGD_W0_50) |                32 | RW       | 0000_0001h    |
| 2644h    | Memory Region Descriptor Word 1 (MRGD_W1_50) |                32 | RW       | 0000_0001h    |
| 2648h    | Memory Region Descriptor Word 2 (MRGD_W2_50) |                32 | RW       | 0000_0000h    |
| 264Ch    | Memory Region Descriptor Word 3 (MRGD_W3_50) |                32 | RW       | 0000_0000h    |
| 2660h    | Memory Region Descriptor Word 0 (MRGD_W0_51) |                32 | RW       | 0000_0001h    |
| 2664h    | Memory Region Descriptor Word 1 (MRGD_W1_51) |                32 | RW       | 0000_0001h    |
| 2668h    | Memory Region Descriptor Word 2 (MRGD_W2_51) |                32 | RW       | 0000_0000h    |
| 266Ch    | Memory Region Descriptor Word 3 (MRGD_W3_51) |                32 | RW       | 0000_0000h    |
| 2800h    | Memory Region Descriptor Word 0 (MRGD_W0_64) |                32 | RW       | 0000_0001h    |
| 2804h    | Memory Region Descriptor Word 1 (MRGD_W1_64) |                32 | RW       | 0000_0001h    |
| 2808h    | Memory Region Descriptor Word 2 (MRGD_W2_64) |                32 | RW       | 0000_0000h    |
| 280Ch    | Memory Region Descriptor Word 3 (MRGD_W3_64) |                32 | RW       | 0000_0000h    |
| 2820h    | Memory Region Descriptor Word 0 (MRGD_W0_65) |                32 | RW       | 0000_0001h    |
| 2824h    | Memory Region Descriptor Word 1 (MRGD_W1_65) |                32 | RW       | 0000_0001h    |
| 2828h    | Memory Region Descriptor Word 2 (MRGD_W2_65) |                32 | RW       | 0000_0000h    |
| 282Ch    | Memory Region Descriptor Word 3 (MRGD_W3_65) |                32 | RW       | 0000_0000h    |
| 2840h    | Memory Region Descriptor Word 0 (MRGD_W0_66) |                32 | RW       | 0000_0001h    |
| 2844h    | Memory Region Descriptor Word 1 (MRGD_W1_66) |                32 | RW       | 0000_0001h    |
| 2848h    | Memory Region Descriptor Word 2 (MRGD_W2_66) |                32 | RW       | 0000_0000h    |
| 284Ch    | Memory Region Descriptor Word 3 (MRGD_W3_66) |                32 | RW       | 0000_0000h    |
| 2860h    | Memory Region Descriptor Word 0 (MRGD_W0_67) |                32 | RW       | 0000_0001h    |
| 2864h    | Memory Region Descriptor Word 1 (MRGD_W1_67) |                32 | RW       | 0000_0001h    |
| 2868h    | Memory Region Descriptor Word 2 (MRGD_W2_67) |                32 | RW       | 0000_0000h    |
| 286Ch    | Memory Region Descriptor Word 3 (MRGD_W3_67) |                32 | RW       | 0000_0000h    |
| 2A00h    | Memory Region Descriptor Word 0 (MRGD_W0_80) |                32 | RW       | 0000_0001h    |
| 2A04h    | Memory Region Descriptor Word 1 (MRGD_W1_80) |                32 | RW       | 0000_0001h    |
| 2A08h    | Memory Region Descriptor Word 2 (MRGD_W2_80) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 2A0Ch    | Memory Region Descriptor Word 3 (MRGD_W3_80) |                32 | RW       | 0000_0000h    |
| 2A20h    | Memory Region Descriptor Word 0 (MRGD_W0_81) |                32 | RW       | 0000_0001h    |
| 2A24h    | Memory Region Descriptor Word 1 (MRGD_W1_81) |                32 | RW       | 0000_0001h    |
| 2A28h    | Memory Region Descriptor Word 2 (MRGD_W2_81) |                32 | RW       | 0000_0000h    |
| 2A2Ch    | Memory Region Descriptor Word 3 (MRGD_W3_81) |                32 | RW       | 0000_0000h    |
| 2A40h    | Memory Region Descriptor Word 0 (MRGD_W0_82) |                32 | RW       | 0000_0001h    |
| 2A44h    | Memory Region Descriptor Word 1 (MRGD_W1_82) |                32 | RW       | 0000_0001h    |
| 2A48h    | Memory Region Descriptor Word 2 (MRGD_W2_82) |                32 | RW       | 0000_0000h    |
| 2A4Ch    | Memory Region Descriptor Word 3 (MRGD_W3_82) |                32 | RW       | 0000_0000h    |
| 2A60h    | Memory Region Descriptor Word 0 (MRGD_W0_83) |                32 | RW       | 0000_0001h    |
| 2A64h    | Memory Region Descriptor Word 1 (MRGD_W1_83) |                32 | RW       | 0000_0001h    |
| 2A68h    | Memory Region Descriptor Word 2 (MRGD_W2_83) |                32 | RW       | 0000_0000h    |
| 2A6Ch    | Memory Region Descriptor Word 3 (MRGD_W3_83) |                32 | RW       | 0000_0000h    |

## 15.7.4.2 Control (CR)

## Offset

| Register   | Offset   |
|------------|----------|
| CR         | 0h       |

## Function

Provides XRDC status and enables XRDC operation.

Access: Secure privileged read/write

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                           |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -    | Reserved                                                                                                                                                                                                                                                                                                                                           |
| 30 LK1  | Lock Prohibits writes to this register. • If unlocked, this register accepts any secure privileged write. • If locked, you cannot write to this register and it remains read-only until after the next reset. This field behaves differently for register reads and writes. NOTE When reading 0b - Unlocked 1b - Locks When writing 0b - No effect |
| 29-9 -  | Reserved                                                                                                                                                                                                                                                                                                                                           |
| 8 VAW   | Virtualization Aware Indicates whether domain assignments support the optional inclusion of a logical partition identifier, which is also known as an operating system number or ARM virtual machine identifier (VMID). 0b - Not virtualization-aware 1b - Virtualization-aware                                                                    |
| 7 MRF   | Memory Region Format Indicates the format of memory region descriptors. 0b - Reserved 1b - SMPU family format                                                                                                                                                                                                                                      |
| 6-5 -   | Reserved                                                                                                                                                                                                                                                                                                                                           |
| 4-1 HRL | Hardware Revision Level Indicates the XRDC hardware revision level, which is associated with a set of functional characteristics of the module.                                                                                                                                                                                                    |
| 0 GVLD  | Global Valid (XRDC Global Enable/Disable) Enables XRDC. When XRDC is disabled, all bus masters can access all targets.                                                                                                                                                                                                                             |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                   |
|---------|----------------------------|
|         | 0b - Disables 1b - Enables |

## 15.7.4.3 Hardware Configuration 0 (HWCFG0)

## Offset

| Register   | Offset   |
|------------|----------|
| HWCFG0     | F0h      |

## Function

Indicates XRDC configuration details, including:

- XRDC module ID
- Number of implemented domains
- Number of bus masters
- Number of MRCs
- Number of PACs

Attempting to write to this register causes an error.

Access: Secure privileged read

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29    | 28    | 27    | 26    | 25    | 24    | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|
| R      | MID   | MID   | MID   | MID   | NPAC  | NPAC  | NPAC  | NPAC  | NMRC | NMRC | NMRC | NMRC | NMRC | NMRC | NMRC | NMRC |
| W      |       |       |       |       |       |       |       |       |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1    |
| Bits   | 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | NMSTR | NMSTR | NMSTR | NMSTR | NMSTR | NMSTR | NMSTR | NMSTR | NDID | NDID | NDID | NDID | NDID | NDID | NDID | NDID |
| W      |       |       |       |       |       |       |       |       |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1     | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function   |
|---------|------------|
| 31-28   | Module ID  |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                    |
|---------|-------------------------------------------------------------------------------------------------------------|
| MID     |                                                                                                             |
| 27-24   | Number Of PACs                                                                                              |
| NPAC    | Indicates the number of PACs minus 1. In other words, the actual number of PACs is NPAC + 1.                |
| 23-16   | Number of MRCs                                                                                              |
| NMRC    | Indicates the number of MRCs minus 1. In other words, the actual number of MRCs is NMRC + 1.                |
| 15-8    | Number Of Bus Masters                                                                                       |
| NMSTR   | Indicates the number of bus masters minus 1. In other words, the actual number of bus masters is NMSTR + 1. |
| 7-0     | Number Of DIDs                                                                                              |
| NDID    | Indicates the number of domains (DIDs) minus 1. In other words, the actual number of DIDs is NDID + 1.      |

## 15.7.4.4 Hardware Configuration 1 (HWCFG1)

## Offset

| Register   | Offset   |
|------------|----------|
| HWCFG1     | F4h      |

## Function

Indicates the DID of the bus master making the current transaction request. See Domain error capture management for information about typical usage.

Attempting to write to this register causes an error.

Access: Secure privileged read

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      | DID  | DID  | DID  | DID  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | u 1  | u    | u    | u    |

1. The reset value is determined by the current configuration of the accessing master.

## Fields

| Field   | Function                                        |
|---------|-------------------------------------------------|
| 31-4    | Reserved                                        |
| 3-0     |                                                 |
|         | Domain Identifier                               |
| DID     | Indicates the DID of the requesting bus master. |

## 15.7.4.5 Hardware Configuration 2 (HWCFG2)

## Offset

| Register   | Offset   |
|------------|----------|
| HWCFG2     | F8h      |

## Function

For masters 0-31, indicates whether a given master has a built-in PID register as part of its programming model. If not, you must use the corresponding PIDm register to mimic the functionality of a built-in PID register.

Each bit corresponds to the same numbered master. For example, if PIDP18 is 1, bus master 18 has its own PID register. If PIDP18 is 0, then master 18 does not have its own PID register and you must use PID18.

Attempting to write to this register causes an error.

Access: Secure privileged read

## Diagram

<!-- image -->

| Bits   | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R      | PIDP3 1 | PIDP3 0 | PIDP2 9 | PIDP2 8 | PIDP2 7 | PIDP2 6 | PIDP2 5 | PIDP2 4 | PIDP2 3 | PIDP2 2 | PIDP2 1 | PIDP2 0 | PIDP1 9 | PIDP1 8 | PIDP1 7 | PIDP1 6 |
| W      |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R      | PIDP1 5 | PIDP1 4 | PIDP1 3 | PIDP1 2 | PIDP1 1 | PIDP1 0 | PIDP9   | PIDP8   | PIDP7   | PIDP6   | PIDP5   | PIDP4   | PIDP3   | PIDP2   | PIDP1   | PIDP0   |
| W      |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

## Fields

| Field   | Function                   |
|---------|----------------------------|
| 31-0    | Process Identifier Present |

Table continues on the next page...

| Field   | Function                                              |
|---------|-------------------------------------------------------|
| PIDPn   | 0b - Does not have PID register 1b - Has PID register |

## 15.7.4.6 Master Domain Assignment Configuration (MDACFG0 - MDACFG7)

## Offset

For m = 0 to 7:

| Register   | Offset          |
|------------|-----------------|
| MDACFGm    | 100h + (m × 1h) |

## Function

Indicates the number of implemented master domain assignment registers (MDA\_Ww\_m\_DFMT0 or MDA\_Ww\_m\_DFMT1) for master m, where m ranges from 0 to 63. You can read these registers using 8-, 16-, or 32-bit accesses.

If NMDAR is 0, the associated master does not exist.

Attempting to write to this register causes an error.

Access: Secure privileged read

## Diagram

<!-- image -->

| Bits   | 7   | 6   | 5   | 4   | 3     | 2   | 1   | 0   |
|--------|-----|-----|-----|-----|-------|-----|-----|-----|
| R      | NCM | 0   |     |     | NMDAR |     |     |     |
| W      |     |     |     |     |       |     |     |     |
| Reset  | 1   | 0   | 0   | 0   | 0     | 0   | 0   | 1   |

## Fields

| Field   | Function                                                                                                                                                                                                                                    |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7 NCM   | Noncore Master If NMDAR is greater than zero, indicates whether master m uses MDA_W w _ m _DFMT0 or MDA_W w _ m _DFMT1 to configure domain assignment. This field is 0 for a non-existent master. 0b - Core master or master does not exist |
| 6-4     | 1b - Noncore master Reserved                                                                                                                                                                                                                |
| -       |                                                                                                                                                                                                                                             |
| 3-0     | Number Of Master Domain Assignment Registers                                                                                                                                                                                                |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                        |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NMDAR   | Indicates the number of master domain assignment registers (MDA_W w _ m _DFMT0 or MDA_W w _ m _DFMT1) associated with master m . 0000b - Master does not exist 0001b-1000b - Number of registers All other values are reserved. |

## 15.7.4.7 Memory Region Configuration (MRCFG0 - MRCFG5)

## Offset

| Register   | Offset   |
|------------|----------|
| MRCFG0     | 140h     |
| MRCFG1     | 141h     |
| MRCFG2     | 142h     |
| MRCFG3     | 143h     |
| MRCFG4     | 144h     |
| MRCFG5     | 145h     |

## Function

Indicates the number of memory region descriptors (r) for MRCc, from 4 to 16 in increments of four, with 0 indicating a non-existent MRC. These registers are organized as byte-sized data arrays and can be read using 8-, 16-, or 32-bit accesses.

Attempting to write to this register causes an error.

Access: Secure Privileged Read

## Diagram

Bits

7

6

5

4

3

2

1

0

R

0

NMRGD

W

<!-- image -->

Reset

## Register reset values

| Register      | Reset value   |
|---------------|---------------|
| MRCFG0-MRCFG1 | 04h           |
| MRCFG2        | 10h           |
| MRCFG3-MRCFG5 | 04h           |

See Register reset values.

## Fields

| Field     | Function                                                                                                                                                                                                                     |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-5 -     | Reserved                                                                                                                                                                                                                     |
| 4-0 NMRGD | Number Of Memory Region Descriptors Indicates the number of memory region descriptors associated with the MRC. 0_0000b - MRC does not exist 0_0100b - 4 0_1000b - 8 0_1100b - 12 1_0000b - 16 All other values are reserved. |

## 15.7.4.8 Domain Error Location (DERRLOC0 - DERRLOC7)

## Offset

For d = 0 to 7:

| Register   | Offset          |
|------------|-----------------|
| DERRLOCd   | 200h + (d × 4h) |

## Function

Indicates the MRC or PAC instance in domain d where an access violation has occurred. Each bit corresponds to the like-numbered instance. For more information, see Domain error capture management.

Attempting to write to this register causes an error.

Access: Secure privileged read

## Diagram

<!-- image -->

| Bits   | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R      |         |         |         |         |         |         |         |         |         |         |         |         | PACINST | PACINST | PACINST | PACINST |
| W      |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R      | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST |
| W      |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-20 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 19-16 PACINST | PAC Instance Indicates the presence of a detected access violation for domain d in a PACinstance. Each bit corresponds to the instance index for theDERR_W w _ i registers: bit 16 of the register corresponds to theDERR_W w _ 16 registers, which show error information for PAC 0, and so on. Multiple bits can be 1 at any time, indicating access violations have been detected across multiple PACs. For each bit in this field: 0b - No access violation error or the PAC instance is not physically present 1b - Access violation detected |
| 15-0 MRCINST  | MRC Instance Indicates the presence of a detected access violation for domain d in an MRC instance. Each bit corresponds to the like-numbered MRC instance: bit 0 (bit 0 of the register) corresponds to MRC instance 0, and so on. Multiple bits can be 1 at any time, indicating access violations have been detected across multiple MRCs. For each bit in this field: 0b - No access violation error or the MRC instance is not physically present 1b - Access violation detected                                                              |

## 15.7.4.9 Domain Error Word 0 (DERR\_W0\_0 - DERR\_W0\_16)

## Offset

| Register   | Offset   |
|------------|----------|
| DERR_W0_0  | 400h     |
| DERR_W0_1  | 410h     |
| DERR_W0_2  | 420h     |
| DERR_W0_3  | 430h     |
| DERR_W0_4  | 440h     |
| DERR_W0_5  | 450h     |
| DERR_W0_16 | 500h     |

## Function

Indicates the address of an access violation detected by an MRC or a PAC, indexed by the MRC or PAC instance (i) that detected the violation, as indicated in DERRLOCd. This register is part of a 16-byte set:

- DERR\_W0\_i: Word 0, the first 4 bytes
- DERR\_W1\_i: Word 1, the second 4 bytes

- DERR\_W2\_i: Word 2, the third 4 bytes
- DERR\_W3\_i: Word 3, the fourth 4 bytes

The first 16 sets (i from 0 to 15) are associated with MRCs and the rest (starting with i = 16) are associated with PACs. For more information, see Domain error capture management.

The access violation exception handler for each domain has visibility only into the captured error information for that domain.

When XRDC detects an access violation, it captures the error information and disables subsequent updates to the error capture registers until you write to DERR\_W3\_i.

## NOTE

If masters with the same DID cause simultaneous error accesses, the error capture registers record only the error of the lowest target index.

Attempting to write to this register causes an error. Attempting to read the error registers for a non-existent MRC or PAC instance causes an error.

Access: Secure privileged read

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29    | 28    | 27    | 26    | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR |
| W      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R      | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR |
| W      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0     | 0     | 0     | 0 0   |       | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field   | Function                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Error Address                                                                                                                      |
| EADDR   | Indicates the target address of the first transaction that causes an access violation after reset or after rearming error capture. |

## 15.7.4.10 Domain Error Word 1 (DERR\_W1\_0 - DERR\_W1\_16)

## Offset

| Register   | Offset   |
|------------|----------|
| DERR_W1_0  | 404h     |
| DERR_W1_1  | 414h     |
| DERR_W1_2  | 424h     |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| DERR_W1_3  | 434h     |
| DERR_W1_4  | 444h     |
| DERR_W1_5  | 454h     |
| DERR_W1_16 | 504h     |

## Function

Indicates the attributes of an access violation detected by an MRC or a PAC, indexed by the MRC or PAC instance (i) that detected the access violation, as indicated in DERRLOCd. For more information, see DERR\_W0\_i and Domain error capture management.

## NOTE

If masters with the same DID cause simultaneous error accesses, the error capture registers record only the error of the lowest target index.

Attempting to write to this register causes an error. Attempting to read the error registers for a non-existent MRC or PAC instance causes an error.

Access: Secure privileged read

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27   | 26    | 25    | 24    | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16       |
|--------|------|------|------|------|------|-------|-------|-------|------|------|------|------|------|------|------|----------|
| R      | EST  | EST  | 0    | 0    | 0    | EPORT | EPORT | EPORT | 0    | 0    | 0    | 0    | 0    | 0    | 0    | EA40F MT |
| W      |      |      |      |      |      |       |       |       |      |      |      |      |      |      |      |          |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10    | 9     | 8     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0        |
| R      | 0    | 0    | 0    | 0    | ERW  | EATR  | EATR  | EATR  | 0    | 0    | 0    | 0    | EDID | EDID | EDID | EDID     |
| W      |      |      |      |      |      |       |       |       |      |      |      |      |      |      |      |          |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30   | Error State                                                                                                                                                                                                                                                                                                                                                                                                      |
| EST     | Indicates the state of access violations for this domain in this instance of the MRC or PAC. After the first access violation to occur after reset or rearming of error capture, XRDC records subsequent errors as an overrun condition without any data captured. 00b-01b - No access violations detected 10b - A single access violation has been detected 11b - Multiple access violations have been detected |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-27 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 26-24 EPORT | Error Port Identifies the encoded port number of the MRC that detected the access violation. See the chip-specific configuration details for the MRC port connections. For access violations detected by a PAC, this field is zero.                                                                                                                                                                                                                            |
| 23-17 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 16 EA40FMT  | Error Address 40-bit Format Indicates the error address is 40 bits, and DERR_W2_ i [EADDR39_32] contains bits 39-32. 0b - 32-bit format 1b - 40-bit format                                                                                                                                                                                                                                                                                                     |
| 15-12 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11 ERW      | Error Read Or Write Indicates whether the captured access violation occurred on a read or write access. 0b - Read access 1b - Write access                                                                                                                                                                                                                                                                                                                     |
| 10-8 EATR   | Error Attributes Indicates attributes of the access violation. 000b - Secure user mode, instruction fetch access 001b - Secure user mode, data access 010b - Secure privileged mode, instruction fetch access 011b - Secure privileged mode, data access 100b - Nonsecure user mode, instruction fetch access 101b - Nonsecure user mode, data access 110b - Nonsecure privileged mode, instruction fetch access 111b - Nonsecure privileged mode, data access |
| 7-4 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 3-0 EDID    | Error Domain Identifier Indicates the DID of the access violation.                                                                                                                                                                                                                                                                                                                                                                                             |

## 15.7.4.11 Domain Error Word 2 (DERR\_W2\_0 - DERR\_W2\_16)

## Offset

| Register   | Offset   |
|------------|----------|
| DERR_W2_0  | 408h     |
| DERR_W2_1  | 418h     |
| DERR_W2_2  | 428h     |
| DERR_W2_3  | 438h     |
| DERR_W2_4  | 448h     |
| DERR_W2_5  | 458h     |
| DERR_W2_16 | 508h     |

## Function

If the error address is 40-bit format (DERR\_W1\_i  = 1), indicates bits 39-32 of the error address. For more information, see DERR\_W0\_i and Domain error capture management.

Attempting to write to this register causes an error. Attempting to read the error registers for a non-existent MRC or PAC instance causes an error.

Access: Secure Privileged Read

## Diagram

<!-- image -->

## Fields

| Field      | Function         |
|------------|------------------|
| 31-8       | Reserved         |
| 7-0        | EADDR Bits 39-32 |
| EADDR39_32 |                  |

## 15.7.4.12 Domain Error Word 3 (DERR\_W3\_0 - DERR\_W3\_16)

## Offset

| Register   | Offset   |
|------------|----------|
| DERR_W3_0  | 40Ch     |
| DERR_W3_1  | 41Ch     |
| DERR_W3_2  | 42Ch     |
| DERR_W3_3  | 43Ch     |
| DERR_W3_4  | 44Ch     |
| DERR_W3_5  | 45Ch     |
| DERR_W3_16 | 50Ch     |

## Function

Rearms instance error capture, resets the error capture registers (DERR\_W0\_d, DERR\_W1\_d , DERR\_W2\_d), and deasserts the instance bit in DERRLOCd. After reading the access violation error information, an error handler must write 1 to RECR.

This register returns 0000h when read. Attempted reads of an MRC or PAC instance that is not physically present cause an error.

For more information, see Domain error capture management.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                                                                                 |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30   | Rearm Error Capture Registers                                                                                                                                                                                                                            |
| RECR    | Resets and rearms the domain error capture registers for this instance, including deasserting the instance bit in DERRLOC d . 00b,10b,11b - No effect 01b - Rearms error capture, resets error capture registers, and deasserts instance bit in DERRLOCd |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 29-0    | Reserved   |

## 15.7.4.13 Master Domain Assignment (MDA\_W0\_0\_DFMT1 - MDA\_W0\_7\_DFMT1)

## Offset

For m = 0 to 7:

| Register       | Offset           |
|----------------|------------------|
| MDA_W0_m_DFMT1 | 800h + (m × 20h) |

## Function

Specifies the information used by the MDAC to assign a bus master to a specific domain (DID). For more information, see Master domain assignment controller (MDAC).

Access: Secure privileged read/write

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                              |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31      | Valid                                                                                                                                                                                                                                                                                                                                                                                 |
| VLD     | Specifies whether this domain assignment is valid. In other words, if VLD and CR[GVLD] are both asserted, XRDCuses the configuration in this register in the domain assignment process. If CR[GVLD] is set to 1 and VLD is set to 0 then every transaction from this master will be assigned a DID of 0. This field has no effect unless XRDC is enabled (CR[GVLD] = 1). 0b - Invalid |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                           |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30 LK1  | Lock Prohibits writes to this register. • If unlocked, this register accepts any secure privileged write. • If locked, you cannot write to this register and it remains read-only until after the next reset. This field behaves differently for register reads and writes. NOTE When reading 0b - Unlocked 1b - Locks When writing 0b - No effect |
| 29 DFMT | Domain Format Indicates the domain assignment format. 1b - Bus master domain assignment (DFMT1)                                                                                                                                                                                                                                                    |
| 28 -    | Reserved                                                                                                                                                                                                                                                                                                                                           |
| 27-24 - | Reserved                                                                                                                                                                                                                                                                                                                                           |
| 23-9 -  | Reserved                                                                                                                                                                                                                                                                                                                                           |
| 8 DIDB  | DID Bypass Enables bypassing of an input DID as the domain identifier for this master. This capability allows noncore masters (for example, a DMA) to appear as a core. After this field is set to 1, it remains at that value until the next reset. 0b - Bypass DID input. Use DID 1b - Use DID input                                             |
| 7-6 SA  | Secure Attribute Specifies the secure attribute.                                                                                                                                                                                                                                                                                                   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | If SA = 1X or VLD = 0, use the secure attribute input from the master. NOTE 00b - Force to secure 01b - Force to nonsecure 1xb - Use secure attribute from the master                                                                                   |
| 5-4 PA  | Privileged Attribute Specifies the privileged (supervisor/user) attribute. If PA = 1X or VLD = 0, use the privileged attribute input from the master. NOTE 00b - Force to user 01b - Force to privileged 1xb - Use privileged attribute from the master |
| 3 -     | Reserved                                                                                                                                                                                                                                                |
| 2-0 DID | Domain Identifier Specifies the DID.                                                                                                                                                                                                                    |

## 15.7.4.14 Peripheral Domain Access Control Word 0 (PDAC\_W0\_0 - PDAC\_W0\_15)

## Offset

For s = 0 to 15:

| Register                | Offset           |
|-------------------------|------------------|
| PDAC_W0_((0 * 128) + s) | 1000h + (s × 8h) |

## Function

In conjunction with PDAC\_W1\_s, specifies the ACP configuration for peripheral slot s. The ACP controls access to the peripheral by all masters within the domain. For the available ACPs, see Domain ACP specification. For more information, see Peripheral access controller (PAC).

Access: Secure privileged read/write

## Diagram

<!-- image -->

| Bits   | 31     | 30    | 29    | 28    | 27   | 26    | 25   | 24   | 23    | 22   | 21   | 20    | 19    | 18    | 17    | 16    |
|--------|--------|-------|-------|-------|------|-------|------|------|-------|------|------|-------|-------|-------|-------|-------|
| R W    | 0      | SE    | 0     | 0     |      | SNUM  |      |      | D7ACP |      |      | D6ACP | D6ACP | D6ACP | D5ACP | D5ACP |
| Reset  | 0      | 0     | 0     | 0     | 0    | 0     | 0    | 0    | 0     | 0    | 0    | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15     | 14    | 13    | 12    | 11   | 10    | 9    | 8    | 7     | 6    | 5    | 4     | 3     | 2     | 1     | 0     |
| R W    | D5AC P | D4ACP | D4ACP | D4ACP |      | D3ACP |      |      | D2ACP |      |      | D1ACP |       |       | D0ACP |       |
| Reset  | 0      | 0     | 0     | 0     | 0    | 0     | 0    | 0    | 0     | 0    | 0    | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field                                                                                            | Function                                                                                                                                                                                                                                              |
|--------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -                                                                                             | Reserved                                                                                                                                                                                                                                              |
| 30 SE                                                                                            | Semaphore Enable Enables the inclusion of the semaphore specified in SNUM in the D d ACP evaluation. 0b - Disables 1b - Enables                                                                                                                       |
| 29-28 -                                                                                          | Reserved                                                                                                                                                                                                                                              |
| 27-24 SNUM                                                                                       | Semaphore Number Specifies the hardware semaphore to include in the D d ACP access evaluation. This field applies only if you enable semaphore (write 1 to SE).                                                                                       |
| 23-21: D7ACP 20-18: D6ACP 17-15: D5ACP 14-12: D4ACP 11-9: D3ACP 8-6: D2ACP 5-3: D1ACP 2-0: D0ACP | Domain Access Control Policy Specifies the ACP for the associated domain. This field applies only for a supported DID; if the DID is not implemented, the field is read-only zero (no access rights). For field values, see Domain ACP specification. |

## 15.7.4.15 Peripheral Domain Access Control Word 1 (PDAC\_W1\_0 - PDAC\_W1\_15)

## Offset

For s = 0 to 15:

Extended Resource Domain Controller (XRDC)

| Register                | Offset           |
|-------------------------|------------------|
| PDAC_W1_((0 * 128) + s) | 1004h + (s × 8h) |

## Function

In conjunction with PDAC\_W0\_s, specifies the ACP configuration for peripheral slot s.

Access: Secure privileged read/write

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 VLD    | Valid Specifies whether this domain assignment is valid. In other words, if VLD and CR[GVLD] are both asserted, XRDC uses the configuration in this pair of registers. If either CR[GVLD] or this field is 0, all accesses to the peripheral are allowed. To support a coherent register state, any write to PDAC_W0_ s forces this field to zero. This field has no effect unless XRDC is enabled (CR[GVLD] = 1). 0b - Invalid 1b - Valid |
| 30-29 LK2 | Lock Limits or prohibits writes to the set of PDAC words (PDAC_W0_ s and PDAC_W1_ s ) for this peripheral slot. When you assert a bit in this field, it remains asserted until the next module reset. 00b-01b - Both words can be written to 10b - Domain d can update only its associated DdACP field-all other fields are read-only 11b - Locks (both words are read-only)                                                               |
| 28-24 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 23-0    | Reserved   |

## 15.7.4.16 Memory Region Descriptor Word 0 (MRGD\_W0\_0 - MRGD\_W0\_83)

## Offset

Registers in this array exist only for the following combinations of index values.

| Index n   | Index m   |
|-----------|-----------|
| 0-1, 3-5  | 0-3       |
| 2         | 0-15      |

| Register             | Offset                         |
|----------------------|--------------------------------|
| MRGD_W0_(n * 16 + m) | 2000h + (n × 200h) + (m × 20h) |

## Function

Specifies the starting address of memory region r.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                             |
|---------|----------------------------------------------------------------------------------------------------------------------|
| 31-1    | Start Address                                                                                                        |
| SRTADDR | Specifies bits 35-5 of the 0-modulo 32-byte start address of the memory region. The minimum region size is 32 bytes. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                          |
|---------|-------------------------------------------------------------------|
|         | This field expects the address to be shifted 4 bits to the right. |
| 0       | Reserved                                                          |
| -       |                                                                   |

## 15.7.4.17 Memory Region Descriptor Word 1 (MRGD\_W1\_0 - MRGD\_W1\_83)

## Offset

Registers in this array exist only for the following combinations of index values.

| Index n   | Index m   |
|-----------|-----------|
| 0-1, 3-5  | 0-3       |
| 2         | 0-15      |

| Register             | Offset                         |
|----------------------|--------------------------------|
| MRGD_W1_(n * 16 + m) | 2004h + (n × 200h) + (m × 20h) |

## Function

Specifies the ending address of memory region r.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                      |
|---------|-------------------------------------------------------------------------------|
| 31-1    | End Address                                                                   |
| ENDADDR | Specifies bits 35-5 of the 31-modulo 32-byte end address of memory region r . |

Table continues on the next page...

Table continued from the previous page...

|   Field | Function   |
|---------|------------|
|       0 | Reserved   |

## 15.7.4.18 Memory Region Descriptor Word 2 (MRGD\_W2\_0 - MRGD\_W2\_83)

## Offset

Registers in this array exist only for the following combinations of index values.

| Index n   | Index m   |
|-----------|-----------|
| 0-1, 3-5  | 0-3       |
| 2         | 0-15      |

| Register             | Offset                         |
|----------------------|--------------------------------|
| MRGD_W2_(n * 16 + m) | 2008h + (n × 200h) + (m × 20h) |

## Function

Specifies the ACP for the associated domain. The encodings specify read and write access capabilities based on the four operating states. This field applies only for a supported DID; if the DID is not implemented, the field is read-only zero (no access rights).

For field values, see Domain ACP specification.

## Diagram

<!-- image -->

| Bits   | 31     | 30    | 29    | 28    | 27   | 26    | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|--------|-------|-------|-------|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R W    | 0      | SE    | 0     | 0     |      | SNUM  | SNUM  | SNUM  | D7ACP | D7ACP | D7ACP | D6ACP | D6ACP | D6ACP |       | D5ACP |
| Reset  | 0      | 0     | 0     | 0     | 0    | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15     | 14    | 13    | 12    | 11   | 10    | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R W    | D5AC P | D4ACP | D4ACP | D4ACP |      | D3ACP | D3ACP | D3ACP | D2ACP | D2ACP |       | D1ACP | D1ACP | D1ACP | D0ACP |       |
| Reset  | 0      | 0     | 0     | 0     | 0    | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

|   Field | Function   |
|---------|------------|
|      31 | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field                                                                                            | Function                                                                                                                                                                                                                                              |
|--------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -                                                                                                |                                                                                                                                                                                                                                                       |
| 30 SE                                                                                            | Semaphore Enable Enables the inclusion of the semaphore specified in SNUM in the D d ACP evaluation. 0b - Disables 1b - Enables                                                                                                                       |
| 29-28 -                                                                                          | Reserved                                                                                                                                                                                                                                              |
| 27-24 SNUM                                                                                       | Semaphore Number Specifies the hardware semaphore to include in the D d ACP access evaluation. This field applies only if you enable semaphore (write 1 to SE).                                                                                       |
| 23-21: D7ACP 20-18: D6ACP 17-15: D5ACP 14-12: D4ACP 11-9: D3ACP 8-6: D2ACP 5-3: D1ACP 2-0: D0ACP | Domain Access Control Policy Specifies the ACP for the associated domain. This field applies only for a supported DID; if the DID is not implemented, the field is read-only zero (no access rights). For field values, see Domain ACP specification. |

## 15.7.4.19 Memory Region Descriptor Word 3 (MRGD\_W3\_0 - MRGD\_W3\_83)

## Offset

Registers in this array exist only for the following combinations of index values.

| Index n   | Index m   |
|-----------|-----------|
| 0-1, 3-5  | 0-3       |
| 2         | 0-15      |

| Register             | Offset                         |
|----------------------|--------------------------------|
| MRGD_W3_(n * 16 + m) | 200Ch + (n × 200h) + (m × 20h) |

## Function

Specifies whether this memory region descriptor is enabled and limits or prohibits writes to it.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | VLD  | LK2  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | VLD  | LK2  |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 VLD    | Valid Specifies whether this domain assignment is valid. In other words, if VLD and CR[GVLD] are both asserted, XRDC uses the configuration in this set of registers. If CR[GVLD] is 0, all accesses to the memory are allowed. If CR[GVLD] is 1 and VLD is 0, all accesses are blocked. To support a coherent register state, a write to any of the MRGD W0-W2 registers forces this field to zero. This field has no effect unless XRDC is enabled (CR[GVLD] = 1). 0b - Invalid 1b - Valid |
| 30-29 LK2 | Lock Limits or prohibits writes to the set of MRGD words (MRGD_W w _ r ) for this memory region. When you assert a bit in this field, it remains asserted until the next module reset. 00b - All words in the set can be written to 01b - Reserved 10b - Domain d can update only its associated DdACP field; all other fields are read-only 11b - Locks (all words are read-only)                                                                                                           |
| 28-24 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 23-0 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |

## 15.8 Functional description

## 15.8.1 Introduction to domains

A domain typically consists of one or more master, along with the memories and peripherals those masters are allowed to access. Because it is access-controlled, a domain acts as an independent computing environment.

Extended Resource Domain Controller (XRDC)

Extended Resource Domain Controller (XRDC)

Domains enable applications to coexist on the same silicon with a firewall between them, enforcing absolute interference protection.

Generally, you create each domain to meet a specific need. Examples of XRDC domain usage include:

- Isolation of real-time from non-real-time applications to ensure resource availability
- Isolation of safety-critical code from non-safety-critical code
- Isolation of third-party untrusted applications from trusted software
- Isolation of memory regions to ensure data security or to prevent accidental overwrites
- Limiting write access for a specific area of system memory to a single DMA module instance
- Limiting read access for a specific area of system memory to a specific processor core

You can assign a core to multiple domains but only one of those domains can be active at a given time.

Within each XRDC instance, each domain has a unique identifier, known as its DID. If an XRDC instance has 16 DIDs, that means the instance has 16 available domains.

You control which masters can access a peripheral by configuring the domain ACP for each peripheral. Similarly, you control which masters can access a memory region by configuring the ACP for each memory region.

## 15.8.2 Submodules

XRDC implements its functionality through its hardware submodules:

- Master domain assignment controller (MDAC)
- Memory region controller (MRC)
- Peripheral access controller (PAC)

## 15.8.2.1 Master domain assignment controller (MDAC)

The MDAC submodule performs domain assignment logic. XRDC contains an MDAC submodule for each XRDC-protected master. Each MDAC assigns a DID to every transaction from its associated master. You configure the domain assignment activity for each MDAC through a set of registers, in one of two formats:

- DFMT0 core domain assignment registers
- DFMT1 noncore domain assignment registers

To understand the role of domains in XRDC protection, see Introduction to domains.

For a full explanation of the domain assignment process, see Domain assignment.

## 15.8.2.2 Memory region controller (MRC)

The MRC submodule performs memory region access control. Each XRDC instance contains the number of MRCs indicated in HWCFG0[NMRC]. Each MRC is associated with one or more memories (see the chip-specific XRDC information for details). The MRC controls memory access using memory region descriptors. MRCFGc[NMRGD] indicates the number of region descriptors available for MRC c.

Each memory region descriptor defines a memory address range and a configurable access control policy for each domain using a set of four or five 32-bit registers (see Memory ACP evaluation registers).

Memory region descriptors also support including an optional hardware semaphore in the ACP evaluation for memory regions shared by multiple domains (see Hardware semaphores and dynamic access rights).

For a full explanation of the memory region ACP evaluation process, see Memory region ACP evaluation.

## 15.8.2.3 Peripheral access controller (PAC)

The PAC submodule provides domain access control for all peripherals connected to a single peripheral bus. Each XRDC contains the number of PACs indicated in HWCFG0[NPAC]. Each PAC supports up to 128 peripheral slots (see Finding the PDAC slot number for a peripheral). You configure the ACP for each peripheral using a set of PDAC\_Ww\_s registers (see Peripheral ACP evaluation registers).

Peripheral access control also enable a hardware semaphore to be included in the access control policy evaluation for peripherals shared by multiple domains. See Hardware semaphores and dynamic access rights for more details.

For a full explanation of the peripheral ACP evaluation process, see Peripheral ACP evaluation process.

## 15.8.3 Transaction protection

During application execution, high-level chip modules such as cores or DMA, Ethernet, Zipwire, or FlexRay, known as masters, initiate transaction requests to memory and peripheral resources. XRDC adds protection capabilities to ensure the requesting master accesses only the resources that it is authorized to access. These capabilities support security and safety requirements.

XRDC provides this protection by adding two steps to the unprotected transaction flow, as shown in XRDC transaction flow.

XRDC transaction processing differs depending on:

- The type of master making the request (see Transaction request sources).
- The type of target receiving the request (see Transaction targets).

## 15.8.4 XRDC transaction flow

Table 36. XRDC transaction flow

|   Step | Operation            | Performed by    | Description                                                                                                                                                                                                                                                                                                                                                                                 |
|--------|----------------------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|      1 | Transaction request  | Master          | A master requests a read or write transaction targeting memory or a peripheral.                                                                                                                                                                                                                                                                                                             |
|      2 | Domain assignment    | XRDC            | XRDC MDAC submodule intercepts the request and performs domain assignment, which adds this metadata to the transaction: • DID • Privileged attribute • Secure attribute                                                                                                                                                                                                                     |
|      3 | Interconnect         | Chip            | The chip transmits the domain-assigned transaction request across the interconnect (switch fabric).                                                                                                                                                                                                                                                                                         |
|      4 | ACP evaluation       | XRDC            | XRDC MRC or PAC submodule intercepts the transaction request and evaluates it against the target's ACP to determine whether the requesting master has sufficient access rights to the target. If it does, the transaction continues. Otherwise, XRDC generates an access violation error and the transaction terminates.                                                                    |
|      5 | Transaction response | Target resource | If the previous step does not generate an access violation error, the target resource processes the transaction request and transmits data (for read transactions) and transaction status information (for all transactions) back across the interconnect to the requesting master. XRDC is not involved in the flow of information from the target resource back to the requesting master. |

## 15.8.5 Domain assignment

Extended Resource Domain Controller (XRDC)

## 15.8.5.1 Overview

Domain assignment associates a DID with each transaction request from a master. To determine the DID for a transaction, XRDC evaluates the domain-specific configuration data in the set of MDAC registers (MDA\_Wn\_m\_DFMT0 or MDA\_Wn\_m\_DFMT1) associated with the requesting master. The exact process depends on the source of the request (see Transaction request sources).

If the value of MDACFGm[NMDAR] is 1, which means a single Ww register for a given master, the specified domain identifier is used directly. In case this value is more than 1, which means there are multiple Ww registers for a given master, MDAC evaluates the conditional terms to determine a "hit". For all Ww hits, their corresponding domain identifiers are logically summed together (boolean OR). Use cases are typically expected to hit in a single Ww. Special care is needed if none of the conditional terms hit in any Wn evaluation; in this case, the generated DID = 0 and you must be aware of any potential access rights granted for this DID.

The number of MDAC registers can vary for each master. See the chip-specific information. MDACFGm[NMDAR] indicates the number of MDA registers, where  m is the master number. You need  m to locate the registers relevant for domain assignment. See the chip-specific XRDC information for more on master numbers. See:

- Register settings for DFMT0 direct domain assignment transactions
- Register settings for DFMT0 PID-based transactions
- Register settings for DFMT1 direct domain assignment transactions

Domain assignment also assigns the secure and privileged attributes to the transaction.

## 15.8.5.2 PID-based domain assignment

To provide more flexibility in routing core tasks to chip resources in different access-controlled domains, XRDC supports the use of a PID. If the core master contains a built-in PID register, indicated by HWCFG2[PIDPm] = 1 , XRDC reflects the core PID value in PIDm[PID], and bit 5 of that field indicates the secure attribute for the transaction request. Otherwise, an application can mimic PID-based domain assignment by writing a value to that field.

Depending on the operating clock domain of an MDAC instance, the corresponding PIDm register may contain additional fields to implement LK2 = 2 functionality. Specifically, if PIDm[ELK22H] = 10b, then the MDAC loads PIDm[LMNUM] with the master number of the processor that set PIDm[LK2] = 2, and XRDC uses LMNUM to qualify attempted writes to PIDm. XRDC clears LMNUM when LK2 = 00b, 01b, or 11b.

## 15.8.5.3 Transaction request sources

The domain assignment process for an XRDC-protected transaction request depends on the source of the request.

Table 37. Transaction request sources

| Request source   | Topic                                             | Brief description                                                                         |
|------------------|---------------------------------------------------|-------------------------------------------------------------------------------------------|
| Core master      | DFMT0 direct domain assignment example            | Direct domain assignment using a DFMT0 master domain assignment register.                 |
| Core master      | DFMT0 PID-based domain assignment example         | PID-based domain assignment using a DFMT0 master domain assignment register.              |
| Core master      | DFMT0 LPID-based domain assignment example        | LPID-based domain assignment using a DFMT0 master domain assignment register.             |
| Core master      | DFMT1 direct domain assignment example-single MDA | Direct domain assignment using a DFMT1 master domain assignment register with single MDA. |

Extended Resource Domain Controller (XRDC)

## 15.8.5.4 DFMT0 core domain assignment registers

Table 38. DFMT0 core domain assignment registers

| Register             | Index                                                                                                                                |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| MDACFG m             | m = master number. See the chip-specific XRDC information for the available list of masters with their IDs.                          |
| MDA_W w _ m _DFMT0 1 | m = master number. w = word (see MDA register structure). MDACFG m [NMDAR] indicates the number of MDA registers (words) per master. |
| PID m                | m = master number.                                                                                                                   |

1. See MDA register structure.

## 15.8.5.5 DFMT1 noncore domain assignment registers

Table 39. DFMT1 noncore domain assignment registers

| Register             | Index                                                                                                      |
|----------------------|------------------------------------------------------------------------------------------------------------|
| MDACFG m             | m = master number. See the chip-specific XRDC information for the available list of masters and their IDs. |
| MDA_W w _ m _DFMT1 1 | m = master number. w = word. MDACFG m [NMDAR] indicates the number of MDA registers (words) per master.    |

1. See MDA register structure.

## 15.8.5.6 MDA register structure

<!-- image -->

## 15.8.6 ACP evaluation

## 15.8.6.1 Overview

When XRDC is not enabled, all peripherals and memories allow unrestricted access. XRDC allows you to limit that access to requests from a particular domain or domains with an application-specified ACP. XRDC intercepts the transaction request and evaluates it against the target's ACP to determine whether the requesting master has sufficient access rights to the target, based on the:

- Domain ID assignment (DID)
- Privileged attribute
- Secured attribute

XRDC obtains the target resource's domain ACP from the associated Domain Access Control Policy (DdACP) field (see Domain ACP specification) in the appropriate register set:

- Peripheral ACP evaluation registers
- Memory ACP evaluation registers

If ACP evaluation determines that the transaction request has sufficient access rights to the target resource, XRDC allows the transaction to continue. Otherwise, it terminates the request with an error and captures the address and attribute information in the appropriate error registers.

The exact process depends on the target of the request (see Transaction targets).

XRDC optionally supports the inclusion of a hardware semaphore to dynamically alter the ACP of a memory region or peripheral (see Hardware semaphores and dynamic access rights).

## 15.8.6.2 Transaction targets

The ACP evaluation for an XRDC-protected transaction request depends on the target of the request.

Table 40. Transaction targets

| Request target   | Topic                             | Brief description                                                                                                                               |
|------------------|-----------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| Peripheral       | Peripheral ACP evaluation example | Process for a transaction request to a target peripheral that is within a protected domain, with ACP evaluation configured by PDAC_W w _ s .    |
| Memory           | Memory ACP evaluation example     | Process for a transaction request to a target memory region that is within a protected domain, with ACP evaluation configured by MRGD_W w _ r . |

## 15.8.6.3 Peripheral ACP evaluation registers

Table 41. Peripheral ACP evaluation registers

| Register     | Index               | Brief description                                                                                                                                                                                                                                                                       |
|--------------|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PDAC_W0_ s 1 | s = peripheral slot | Specifies the ACP for an XRDC-protected peripheral, and an optional hardware semaphore.                                                                                                                                                                                                 |
| PDAC_W1_ s 1 | s = peripheral slot | Enables the set of PDAC registers for the associated peripheral and locks the set. Typically, you configure the peripheral by writing to the PDAC registers and then limiting their respective domains from making updates to the D d ACP fields or by locking the set for all updates. |

1. See PDAC register structure.

Extended Resource Domain Controller (XRDC)

## 15.8.6.4 PDAC register structure

<!-- image -->

## 15.8.6.5 Memory ACP evaluation registers

When XRDC is enabled (CR[GVLD] = 1), you cannot access any XRDC-protected memory unless you configure at least one set of memory region descriptors (see MRGD\_Ww\_r) that includes the targeted memory.

Table 42. Memory ACP evaluation registers

| Register     | Index                          | Brief description                                                                                                                                                                                                                                                          |
|--------------|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MRCFG c      | c = memory controller instance | Indicates the number of memory regions per memory controller (NMRGD). Each memory region is configured by a set of memory region descriptor registers (MRGD_W w _ r ) described below.                                                                                     |
| MRGD_W0_ r 1 | r = memory region              | Specifies starting address for the memory region.                                                                                                                                                                                                                          |
| MRGD_W1_ r 1 | r = memory region              | Specifies ending address for the memory region.                                                                                                                                                                                                                            |
| MRGD_W2_ r 1 | r = memory region              | Specifies the ACP for each supported domain, and an optional hardware semaphore.                                                                                                                                                                                           |
| MRGD_W3_ r 1 | r = memory region              | Enables the set of MRGD registers for the associated region and locks the set. Typically, you define the memory region by writing to the MRGD registers and then limiting their respective domains from updating the D d ACP fields or by locking the set for all updates. |

1. See MRGD register structure.

## 15.8.6.6 MRGD register structure

<!-- image -->

## 15.8.6.7 Access control model

XRDC supports a four-level hierarchical access control model. This model combines the traditional privileged (also known as supervisor) and user access levels with an additional signal for the secure attribute of each memory reference, as shown in Access control model levels.

Each level has different access control policies that specify the read and write accessibility for a target. XRDC combines the privileged and secure attributes with the DID assigned to each system bus transaction to form the hardware basis for the access control mechanism. You specify the ACP for target resources using the DdACP fields (see Domain ACP specification) found in the configuration registers shown in Peripheral ACP evaluation registers and Memory ACP evaluation registers.

Extended Resource Domain Controller (XRDC)

Extended Resource Domain Controller (XRDC)

You can dynamically control access to shared memory regions and target peripherals with the optional inclusion of a hardware semaphore (see Hardware semaphores and dynamic access rights). If you enable this semaphore for a given address space or peripheral, XRDC allows writes to the target resource only if the requesting domain owns the semaphore.

For cores that support only the three-state access control model (Secure Privileged, Secure User, Nonsecure User), XRDC forces the nonsecure output signal from the MDAC submodule to 0 in privileged mode. This change enables precise state transitions between user and privileged modes. Specifically, the MDAC logic for master m generates the nonsecure attribute output signal as a function of the Three-State Model (PIDm[TSM]) and PID Present (HWCFG2[PIDPm]) fields, as shown in Generation of secure attribute).

## 15.8.6.7.1 Access control model levels

Table 43. Access control model levels

| Secure         | Nonsecure      | Privileged (supervisor)   | Not privileged (user)   | Level            |
|----------------|----------------|---------------------------|-------------------------|------------------|
| Yes            | Not applicable | Yes                       | Not applicable          | Most restricted  |
| Yes            | Not applicable | Not applicable            | Yes                     | More restricted  |
| Not applicable | Yes            | Yes                       | Not applicable          | Less restricted  |
| Not applicable | Yes            | Not applicable            | Yes                     | Least restricted |

## 15.8.6.7.2 Generation of secure attribute

This table shows how XRDC generates the secure attribute for a transaction.

Table 44. Generation of secure attribute

|   Access levels 1 |   PID m [TSM] (b) | PID present 2   | Secure attribute determined by                          |
|-------------------|-------------------|-----------------|---------------------------------------------------------|
|                 4 |                 0 | No              | Master secure attribute                                 |
|                 4 |                 0 | Yes             | Master secure attribute && ~master privileged attribute |
|                 3 |                 1 | No              | PID m [5] && ~master privileged attribute               |
|                 3 |                 1 | Yes             | Local secure attribute && ~master privileged attribute  |

2. Indicated in HWCFG2-3[PIDPm].

## 15.8.6.8 Domain ACP specification

Table 45. Domain ACP specification

|         | Allowable accesses   | Allowable accesses   | Allowable accesses   | Allowable accesses   |
|---------|----------------------|----------------------|----------------------|----------------------|
| D d ACP | Secure Privileged    | Secure User          | Nonsecure Privileged | Nonsecure User       |
| 111b    | R,W                  | R,W                  | R,W                  | R,W                  |
| 110b    | R,W                  | R,W                  | R,W                  | None                 |
| 101b    | R,W                  | R,W                  | R                    | R                    |

Table continues on the next page...

Table 45. Domain ACP specification (continued)

|         | Allowable accesses   | Allowable accesses   | Allowable accesses   | Allowable accesses   |
|---------|----------------------|----------------------|----------------------|----------------------|
| D d ACP | Secure Privileged    | Secure User          | Nonsecure Privileged | Nonsecure User       |
| 100b    | R,W                  | R,W                  | R                    | None                 |
| 011b    | R,W                  | R,W                  | None                 | None                 |
| 010b    | R,W                  | None                 | None                 | None                 |
| 001b    | R                    | R                    | None                 | None                 |
| 000b    | None                 | None                 | None                 | None                 |

## 15.8.6.9 Memory region ACP evaluation

During ACP evaluation of a memory transaction request, if the target memory location falls within the address range specified by any XRDC memory region descriptor, then XRDC identifies the request as a memory region hit. For each memory region hit, XRDC compares the DID, privileged attribute, and secured attribute of the transaction to the associated domain ACP (MRGD\_W{2,3}\_r[DdACP]) in the memory region descriptor. See ACP evaluation for additional details on this function.

The following conditions cause XRDC to report an access error:

- The target memory location does not fall within any defined memory regions; in other words, the transaction request is not a hit.
- The transaction request does not have the appropriate access permissions for the region, which triggers a domain violation.
- The transaction request hits multiple (overlapping) regions, and all of those regions signal access violations.

Unimplemented domain identifiers default to no access privileges, and therefore the access type of a DdACP field for an unimplemented domain is read-as-zero/writes-ignored (RAZ/WI).

## 15.8.6.10 Hardware semaphores and dynamic access rights

XRDC memory region descriptors and peripheral access control support an optional hardware semaphore in their access evaluations. This hardware semaphore allows hardware enforcement of dynamic access rights, based on the state of the semaphore for shared memory regions or shared peripherals.

If enabled, the state of the semaphore dynamically modifies the access control policies so that only the domain owning it has write access to the resource. The write permissions for all other domains are revoked based on the semaphore state. If no domain owns the semaphore, the PAC and MRC submodules evaluate DdACP normally.

If you enable a hardware semaphore (by writing 1 to MRGD\_W2\_r[SE] or PDAC\_W0\_r[SE]) then, before the normal DdACP evaluation, XRDC checks the state of the hardware semaphore specified in MRGD\_W2\_r[SNUM] or PDAC\_W0\_r[SNUM].

On a write transaction, if the semaphore is not idle (the semaphore state is non-zero) and the requesting domain does not own the semaphore, the memory or peripheral access terminates with an error. In other words, writes into a semaphore-enabled address space or peripheral are allowed only if the semaphore is idle or the requesting domain owns the semaphore.

## 15.8.7 XRDC transaction examples

To see the complete transaction process for an XRDC-protected transaction request from a master to target:

1. Follow one of these examples of domain assignment:
- DFMT0 direct domain assignment example

- DFMT0 PID-based domain assignment example
- DFMT0 LPID-based domain assignment example
- DFMT1 direct domain assignment example-single MDA
2. Then follow one of these examples of ACP evaluation:
- Peripheral ACP evaluation example
- Memory ACP evaluation example

## 15.8.7.1 DFMT0 direct domain assignment example

This configuration assigns a specific domain to all incoming transactions.

- A core master has master number = 6.
- The core has one MDAC register (MDACFG6[NMDAR] = 1), configured as shown in Register settings for DFMT0 direct domain assignment transactions.

MDAC\_Ww\_m\_DFMT0 registers do not include fields for secure and privileged attributes. Those attributes are part of the transaction data from core masters and are forwarded with the transaction after domain assignment.

## 15.8.7.1.1 Register settings for DFMT0 direct domain assignment transactions

Table 46. Register settings for DFMT0 direct domain assignment transactions

| Field   | MDA_W0_6_DFMT0   | Comments                                                                                      |
|---------|------------------|-----------------------------------------------------------------------------------------------|
| VLD     | 1                | Enables this register for use in domain assignment.                                           |
| LK1     | 1                | Locks the settings in this register until the next module reset.                              |
| DFMT    | 0                | Indicates that this is a DFMT0 register.                                                      |
| LPE     | 0                | Disables LPID-based filtering.                                                                |
| LPID    | (don't care)     | Not used because LPE = 0.                                                                     |
| PID     | 00_0000b         | Not used because PE = 00b.                                                                    |
| PIDM    | 00_0000b         | Not used because PE = 00b.                                                                    |
| PE      | 00b              | Disables PID-based filtering.                                                                 |
| DIDS    | 00b              | All incoming transactions are to be assigned to the domain specified by the DID field.        |
| DID     | 001b             | Because PE = 00b and DIDS = 00b, all incoming transactions are to be assigned DID value 001b. |

## 15.8.7.1.2 DFMT0 direct domain assignment process

The application configures XRDC as it boots. After application boot completes, a core issues a read request to a target peripheral.

1. XRDC intercepts the request and performs domain assignment using the configuration in MDA\_W0\_6\_DFMT0. In this example, XRDC assigns DID = 001b to all incoming transactions.
2. The transaction proceeds with DID = 001b and the privileged and secure attributes provided by the core.

## 15.8.7.2 DFMT0 PID-based domain assignment example

This example configuration demonstrates PID-based domain assignment:

- A core master with master number = 4 processes both safety-critical tasks and routine tasks, using two domains:

Extended Resource Domain Controller (XRDC)

- Domain 0 is reserved for safety-critical tasks (PID = 0-15).
- Domain 1 is reserved for routine tasks (PID &gt; 15).
- The core has eight MDAC registers (MDACFG4[NMDAR] = 8), configured as follows (see Register settings for DFMT0 PID-based transactions):
- MDA\_W0\_4\_DFMT0 assigns safety-critical tasks (PID = 0-15) to domain 0.
- MDA\_W1\_4\_DFMT0 assigns routine tasks (PID = 16-31) to domain 1.
- MDA\_W2\_4\_DFMT0 assigns routine tasks (PID = 32-63) to domain 1.
- MDA\_W3\_4\_DFMT0 through MDA\_W7\_4\_DFMT0 are not used.

MDAC\_Ww\_m\_DFMT0 registers do not include fields for secure and privileged attributes. Those attributes are part of the transaction data from core masters and are forwarded with the transaction after domain assignment.

## 15.8.7.2.1 Register settings for DFMT0 PID-based transactions

Table 47. Register settings for PID-based transactions

| Field   | Registers       | Registers       | Registers       | Registers           | Registers                                                                                                             |
|---------|-----------------|-----------------|-----------------|---------------------|-----------------------------------------------------------------------------------------------------------------------|
| Field   | MDA_W0_4_D FMT0 | MDA_W1_4_D FMT0 | MDA_W2_4_D FMT0 | MDA_W[3- 7]_4_DFMT0 | Comments                                                                                                              |
| VLD     | 1               | 1               | 1               | 0                   | Enables this register for use when assigning domains.                                                                 |
| LK1     | 1               | 1               | 1               | 1                   | Locks the settings in each register until the next device reset.                                                      |
| DFMT    | 0               | 0               | 0               | 0                   | Indicates that these registers apply to domain assignment for core masters.                                           |
| LPE     | 0               | 0               | 0               | -                   | LPID-based filtering is disabled.                                                                                     |
| LPID    | (don't care)    | (don't care)    | (don't care)    | -                   | Not used because LPE = 0.                                                                                             |
| PID     | 00_0000b        | 01_0000b        | 10_0000b        | -                   | Constant match value to be used for PID-based filtering.                                                              |
| PIDM    | 00_1111b        | 10_1111b        | 01_1111b        | -                   | Each 0 bit causes the corresponding PID bit to be considered in domain assignment.                                    |
| PE      | 10b             | 10b             | 10b             | -                   | Specifies the type of pattern matching used for PID evaluation.                                                       |
| DIDS    | 00b             | 00b             | 00b             | -                   | Assign all incoming transactions with PIDs that pass the filtering criteria to the domain specified by the DID field. |
| DID     | 000b            | 001b            | 001b            | -                   | This DID value is assigned to incoming transactions with PIDs that pass the filtering criteria.                       |

## 15.8.7.2.2 DFMT0 PID-based domain assignment process

The application configures XRDC as it boots. After booting completes, a core issues a read request to a target peripheral. The task making the request has PID = 6, indicating that it is a safety-critical task.

1. XRDC intercepts the request and performs domain assignment using each enabled MDA\_Wn\_4\_DFMT0 register, regardless of whether it has already found a match. In this example, XRDC performs the domain assignments as shown in DFMT0 PID-based domain assignment evaluation.

Extended Resource Domain Controller (XRDC)

2. After XRDC completes all domain assignment evaluations, it logically ORs the assigned DIDs to determine the final DID assigned to the transaction. In this example, only one evaluation results in a DID assignment, so there is no OR operation.
3. The transaction proceeds with DID 000b and the privilege and secure attributes provided by the core.

## 15.8.7.2.3 DFMT0 PID-based domain assignment evaluation

## Table 48. DFMT0 PID-based domain assignment evaluation

| Register       | Evaluation steps                                                  | Boolean math          | Result                   |
|----------------|-------------------------------------------------------------------|-----------------------|--------------------------|
| MDA_W0_4_DFMT0 | 1. Bitwise AND of PID with inverted PIDM.                         | 00_0000b & 11_0000b   | 00_0000b                 |
| MDA_W0_4_DFMT0 | 2. Bitwise AND of transaction PID (PID4[PID]) with inverted PIDM. | 000110b & 11_0000b    | 00_0000b                 |
| MDA_W0_4_DFMT0 | 3. Compare the results of steps 1 and 2.                          | 00_0000b == 000000b   | True: Assign DID 0       |
| MDA_W1_4_DFMT0 | 1. Bitwise AND of PID with inverted PIDM.                         | 01_0000b & 01_0000b   | 01_0000b                 |
| MDA_W1_4_DFMT0 | 2. Bitwise AND of transaction PID (PID4[PID]) with inverted PIDM. | 00_0110b & 01_0000b   | 00_0000b                 |
| MDA_W1_4_DFMT0 | 3. Compare the results of steps 1 and 2.                          | 01_0000b == 00_0000 b | False: No DID assignment |
| MDA_W2_4_DFMT0 | 1. Bitwise AND of PID with inverted PIDM.                         | 10_0000b & 10_0000b   | 10_0000b                 |
| MDA_W2_4_DFMT0 | 2. Bitwise AND of transaction PID (PID4[PID]) with inverted PIDM. | 00_0110b & 10_0000b   | 00_0000b                 |
| MDA_W2_4_DFMT0 | 3. Compare the results of steps 1 and 2.                          | 10_0000b == 00_0000 b | False: No DID assignment |

## 15.8.7.3 DFMT0 LPID-based domain assignment example

This configuration assigns a specific domain to all incoming transactions associated with a specified LPID . In this example:

- CR[VAW] = 1.
- A core master has master number 6.
- The core has one MDAC register (MDACFG6[NMDAR] = 1), configured as shown in Register settings for DFMT0 LPID-based domain assignment example.
- A virtual core running on the core master has LPID = 0010b.

For this example to work, the core master must be virtualization aware (CR[VAW] = 1).

MDAC\_Ww\_m\_DFMT0 registers do not include fields for secure and privileged attributes. Those attributes are part of the transaction data from core masters and are forwarded with the transaction after domain assignment.

## 15.8.7.3.1 Register settings for DFMT0 LPID-based domain assignment example

## Table 49. Register settings for DFMT0 LPID-based domain assignment example

| Field   |   MDA_W0_6_DFMT0 | Comments                                                         |
|---------|------------------|------------------------------------------------------------------|
| VLD     |                1 | Enables this register for use in domain assignment.              |
| LK1     |                1 | Locks the settings in this register until the next module reset. |
| DFMT    |                0 | Indicates that this is a DFMT0 register.                         |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table 49. Register settings for DFMT0 LPID-based domain assignment example (continued)

| Field   | MDA_W0_6_DFMT0   | Comments                                                                                                                          |
|---------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| LPE     | 1                | Enables LPID-based domain assignment.                                                                                             |
| LPID    | 0010b            | A constant value compared against the incoming transaction's LPID value when LPE = 1.                                             |
| PID     | 00_0000b         | Not used because PE = 00b.                                                                                                        |
| PIDM    | 00_0000b         | Not used because PE = 00b.                                                                                                        |
| PE      | 00b              | Disables PID-based filtering.                                                                                                     |
| DIDS    | 00b              | All incoming transactions with an LPID value equal to the LPID field are to be assigned to the domain specified by the DID field. |
| DID     | 001b             | All incoming transactions with an LPID value of 0010b are assigned DID value 001b.                                                |

## 15.8.7.3.2 DFMT0 LPID-based domain assignment process

The application configures XRDC as it boots. After application boot completes, a virtual core (VMID =0010b) running on the core with master number 6 issues a read request to a target peripheral.

1. XRDC intercepts the request and performs domain assignment using the configuration in MDA\_W0\_6\_DFMT0. In this example, XRDC assigns DID = 001b to all incoming transactions.
2. The transaction proceeds with DID = 001b and the privileged and secure attributes provided by the virtual core.

## 15.8.7.4 DFMT1 direct domain assignment example-single MDA

This configuration assigns a specific domain to all incoming transactions.

- A master has master number = 6.
- The master has one MDAC register (MDACFG6[NMDAR] = 1) as shown in Register settings for DFMT1 direct domain assignment transactions.

## 15.8.7.4.1 Register settings for DFMT1 direct domain assignment transactions

Table 50. Register settings for DFMT1 direct domain assignment transactions

| Field   | MDA_W0_6_DFMT1   | Comments                                                                                 |
|---------|------------------|------------------------------------------------------------------------------------------|
| VLD     | 1                | Enables this register for use in domain assignment.                                      |
| LK1     | 1                | Locks the settings in this register until the next chip reset.                           |
| DFMT    | 1                | Indicates that this is a DFMT1 register.                                                 |
| DIDB    | 0b               | All incoming transactions are to be assigned to the domain that the DID field specifies. |
| SA      | 10b              | All incoming transactions retain their Secure attribute value.                           |
| PA      | 10b              | All incoming transactions retain their Privileged attribute value.                       |
| DID     | 001b             | Because DIDB = 0b, all incoming transactions are to be assigned DID value 001b.          |

## 15.8.7.4.2 DFMT1 direct domain assignment process

The application configures XRDC as it boots. After application boot completes, a master issues a read request to a target peripheral.

1. XRDC intercepts the request and assigns a domain using the configuration in MDA\_W0\_6\_DFMT1. In this example, XRDC assigns DID = 001b to all incoming transactions.
2. The transaction proceeds with DID = 001b and the privileged and secure attributes provided by the master.

## 15.8.7.5 Peripheral ACP evaluation example

This example configuration demonstrates ACP evaluation for a target peripheral.

- The core master must have highly available, exclusive access to the ADC0 peripheral for safety-critical tasks in domain 0.
- The core master supports 8 domains (HWCFG0[NDID] = 111b).
- ADC occupies PDAC slot 40 in the chip, as defined in the memory map file attached to this document (see Finding the PDAC slot number for a peripheral).
- Given 8 domains and PDAC slot 40, the PDAC registers associated with ADC0 are PDAC\_W0\_40 and PDAC\_W1\_40.

The following sections describe the register configurations for this example.

## 15.8.7.5.1 Finding the PDAC slot number for a peripheral

This topic shows how to find the PDAC slot number for a peripheral, but it is a generic example. Memory map file organization and appearance can vary.

To find the PDAC slot number for a peripheral:

1. Open the memory map file attached to this document and view the peripherals page.
2. Locate the peripheral in the "Instance" column.
3. The PDAC slot number for the peripheral is at the intersection of the "PDAC slot number" column and the peripheral row.

In this figure, for peripheral ADC\_0, the PDAC slot number is 40. Therefore, the PDAC registers for ADC0 are PDAC\_Ww\_40.

Figure 32. Finding the PDAC slot number for a peripheral

<!-- image -->

## 15.8.7.5.2 Register settings for peripheral ACP evaluation

This table shows the PDAC\_Ww\_40 settings for a safety-critical task assigned to domain 0.

Extended Resource Domain Controller (XRDC)

Table 51. Register settings for peripheral ACP evaluation

| Register   | Field   | Value (b)    | Comments                                                        |
|------------|---------|--------------|-----------------------------------------------------------------|
| PDAC_W0_40 | SE      | 0            | The hardware semaphore (see the SEMA42 chapter) is disabled.    |
| PDAC_W0_40 | SNUM    | (don't care) | The hardware semaphore is not used in this example.             |
| PDAC_W0_40 | D7ACP   | 000          | Domain 7 has no access to the peripheral.                       |
| PDAC_W0_40 | D6ACP   | 000          | Domain 6 has no access to the peripheral.                       |
| PDAC_W0_40 | D5ACP   | 000          | Domain 5 has no access to the peripheral.                       |
| PDAC_W0_40 | D4ACP   | 000          | Domain 4 has no access to the peripheral.                       |
| PDAC_W0_40 | D3ACP   | 000          | Domain 3 has no access to the peripheral.                       |
| PDAC_W0_40 | D2ACP   | 000          | Domain 2 has no access to the peripheral.                       |
| PDAC_W0_40 | D1ACP   | 000          | Domain 1 has no access to the peripheral.                       |
| PDAC_W0_40 | D0ACP   | 010          | Only privileged, secure transactions from domain 0 have access. |
| PDAC_W1_40 | VLD     | 1            | Use this register set in domain ACP evaluations.                |
| PDAC_W1_40 | LK2     | 11           | Lock the settings in this register until the next device reset. |

## 15.8.7.5.3 Peripheral ACP evaluation process

XRDC performs the following process for ACP evaluation:

1. When the application is running, the core issues a read request to a target peripheral. The task making the request has PID = 0, indicating that it is a safety-critical task. The transaction request is privileged and secured.
2. Between the chip interconnect and ADC0, XRDC intercepts the request and compares its DID, privileged attribute, and secured attribute to the configuration in PDAC\_W0\_40 and PDAC\_W1\_40.
3. Because the ADC0 D0ACP field is 010b for privileged, secured access, XRDC grants access to the transaction.
4. The transaction proceeds normally without any further intervention from XRDC.

## 15.8.7.6 Memory ACP evaluation example

This example configuration demonstrates ACP evaluation for a target memory. Following are the desired features:

- The core master must have highly available, exclusive access to the memory region for safety-critical tasks in domain 0.
- The target memory is the address range 1B00\_0000h-1B00\_1FFFh, protected by memory controller 0 (MRC0).
- Access to the entire memory range will be controlled by the memory region descriptor defined by MRGD\_Ww\_0.
- The requested transaction is secure privileged.

With the configuration settings shown in Register settings for memory ACP evaluation, XRDC grants access and the transaction proceeds normally. There is no further XRDC intervention.

## 15.8.7.6.1 Register settings for memory ACP evaluation

Table 52. Register settings for memory ACP evaluation

| Register   | Field   | Value      | Comments                               |
|------------|---------|------------|----------------------------------------|
| MRGD_W0_0  | SRTADDR | 1B00_0000h | Starting address of the memory region. |
| MRGD_W1_0  | ENDADDR | 1B00_1FFFh | Ending address of the memory region.   |

Table continues on the next page...

Table 52. Register settings for memory ACP evaluation (continued)

| Register   | Field   | Value        | Comments                                                        |
|------------|---------|--------------|-----------------------------------------------------------------|
| MRGD_W2_0  | SE      | 0            | The hardware semaphore (see the SEMA42 chapter) is disabled.    |
| MRGD_W2_0  | SNUM    | (don't care) | The hardware semaphore is not used in this example.             |
| MRGD_W2_0  | D7ACP   | 000b         | Domain 7 has no access to the peripheral.                       |
| MRGD_W2_0  | D6ACP   | 000b         | Domain 6 has no access to the peripheral.                       |
| MRGD_W2_0  | D5ACP   | 000b         | Domain 5 has no access to the peripheral.                       |
| MRGD_W2_0  | D4ACP   | 000b         | Domain 4 has no access to the peripheral.                       |
| MRGD_W2_0  | D3ACP   | 000b         | Domain 3 has no access to the peripheral.                       |
| MRGD_W2_0  | D2ACP   | 000b         | Domain 2 has no access to the peripheral.                       |
| MRGD_W2_0  | D1ACP   | 000b         | Domain 1 has no access to the peripheral.                       |
| MRGD_W2_0  | D0ACP   | 010b         | Only privileged, secure transactions from domain 0 have access. |
| MRGD_W3_0  | VLD     | 1            | Use this register set in domain ACP evaluations.                |
| MRGD_W3_0  | LK2     | 11b          | Lock the settings in this register until the next device reset. |

## 15.8.7.6.2 Memory ACP evaluation process

In this example, XRDC performs the following process for ACP evaluation:

1. When the application is running, the core issues a read request to address 1B00\_0100h. The transaction request is secure privileged.
2. Between the chip interconnect and the memory, XRDC intercepts the request and compares its DID, memory location of the address, privileged attribute, and secured attribute to the configuration in MRGD\_W0\_0, MRGD\_W1\_0, MRGD\_W2\_0 and MRGD\_W3\_0.
3. Because the address 1B00\_0100h is in the memory range 1B00\_0000h-1B00\_1FFFh and its D0ACP field is 010b for privileged, secured access, XRDC grants access to the transaction.
4. The transaction proceeds normally without any no further intervention from XRDC.

## 15.8.8 Clocking

This module has no clocking considerations.

## 15.8.9 Interrupts

This module outputs an interrupt signal which can be connected to interrupt controller. Check chip-specific interrupt assignment for details. Interrupt is asserted on detection of access violation by any checker, and it remains asserted until DERRLOC registers are cleared.

## 15.9 Initialization information

Out of reset, XRDC is disabled (CR[GVLD] = 0), which allows secure privileged startup code to configure the entire programming model.

## 15.9.1 Initialization procedure

1. Read the hardware configuration registers to obtain the implemented XRDC hardware capabilities for the chip:
- HWCFG0

- HWCFG1
- HWCFG2
- MDACFGm (one for each supported bus master-number indicated in HWCFG0[NMSTR])
- MRCFGc (one for each supported memory controller-number indicated in HWCFG0[NMRC])
2. Use the information retrieved in step 1 and the desired domain architecture to configure:
- Domain assignments (MDA\_Ww\_m\_DFMT0 and MDA\_Ww\_m\_DFMT1)
- Memory region descriptors (MRGD\_Ww\_n)
- Peripheral access control (PDAC\_Ww\_s)

Ensure that you enable the necessary registers and register sets using the appropriate VLD fields. Also, you can limit access to these registers or lock them after you configure them, by using the appropriate LK1 fields.

3. Enable XRDC (write 1 to CR[GVLD]).

XRDC is now fully operational.

## 15.9.2 Minimize access errors

When you configure and enable XRDC, it begins generating DIDs for transaction requests and evaluating access rights at the target memory and peripheral resources. Because of the distributed design hierarchy and the pipelined nature of the hardware system bus fabric, it can take multiple cycles for a generated DID to propagate. Until that happens, XRDC uses the master's default DID. Depending on the programmed ACPs, the default DID might generate an access error response.

If XRDC generates incorrect error responses, you can use the following approaches to minimize or eliminate these extraneous access errors:

- Minimize the amount of system bus traffic when XRDC is enabled (CR[GVLD] = 1).
- Ensure that all target memory addresses provide sufficient access rights for any default DIDs and for the newly programmed DIDs. After XRDC is fully operational, as confirmed by a read of HWCFG1, you can remove the permissions for the default DIDs.
- Try to have the bus master that programs and configures XRDC use the same DID, that is, its default DID, for both initialization and configuration, besides normal system operation. You do this when you define the DID assignments for the system.

## 15.10 Application information

## 15.10.1 Master domain assignments

The typical use case for master domain assignments is to include one or more core bus masters in a single domain, possibly combined with other noncore bus master modules such as DMA. This configuration may be static or may be changed dynamically to select between a small number of domains. HWCFG0[NDID] indicates the maximum number of supported domains. XRDC also supports the optional use of PIDs to create multiple classes of cores, each in different domains.

For example, you can group critical tasks-safety-critical, performance-critical, and so on-into one domain and all other tasks into a second domain. Typically, you assign the DID at initialization, but you can also reconfigure domain assignment while the application is running.

A core bus master typically has multiple MDA\_Ww\_m\_DFMT0 registers associated with it.

A noncore bus master typically has a single MDA\_Ww\_m\_DFMT1 register associated with it.

The master domain assignment, memory region descriptor, and peripheral domain access control registers have lock fields that enable you to limit access to, or to lock, the registers. These actions protect the configuration.

Extended Resource Domain Controller (XRDC)

## 15.10.2 Cache coherency interconnect (CCI)

For multicore clusters built with Cortex-A cores, the cluster and CCI logic tags each system bus transaction with a read identifier (RID) or write identifier (WID), depending on the transaction type. In such an environment, the cores in the cluster share a write buffer, and the snoop control unit (SCU) in the cluster can also generate transactions. Therefore, you cannot precisely associate certain write operations with a specific core. You can only determine that the write transaction comes from a specific cluster or the SCU.

XRDC master domain assignment uses the RID and WID to dynamically assign a DID using the PID and PID mask functions configured in MDA\_Ww\_m\_DFMT1.

This chip maps the core RID and WID outputs into a 2-bit encoded ID that XRDC uses to support the assignment of a DID to a transaction request.

The following steps detail the hardware operation of using the core RID and WID and the required software configuration to dynamically generate the DID in MDAC logic for the two dual-core Cortex-A53 clusters, cluster0 and cluster1:

1. The chip maps the core RID and WID to the values shown in RID and WID remapping.
2. Configure the MDAC instances associated with the core cluster to enable a PID input value (write to MDA\_Ww\_mDFMT0[PE]). The RID and WID appear on the PID\_IN input as follows:
- PID\_IN[3:2] = RID
- PID\_IN[1:0] = WID

In addition, PID\_IN[4] is used to signal a read (PID\_IN[4] = 0) or a write (PID\_IN[4] = 1).

Each MDA\_Wm\_n register associated with this system bus master port then calculates, on a cycle-by-cycle basis, a dynamic 6-bit PID (PID\_dyn) value defined as follows:

```
PID_dyn[5:0] = {PID_REG[5], write, remapped_wid[1:0], remapped_rid[1:0]}
```

Here, PID\_REG[5] is the register bit from the associated PIDn register, and the low-order 5 bits are the concatenation of the write indicator and the remapped write and read identifiers, which are read-only-zero.

3. The dynamic PID\_dyn[5:0] value is compared against the MDA\_Wm\_n[PIDMDIDB] field, which provides a static PID and PID mask for the comparison. If the combined dynamic PID input matches the MDA\_Wm\_n[PIDMDIDB] field, there is a register "hit" and the DID is generated based on the remaining fields in the MDA\_Wm\_n register.
4. From a software configuration perspective, six MDA\_Wm\_n registers can be used to generate the required DIDs: three registers define the DIDs for reads and three for the ccwrite DID. For an example configuration, see Example MDA configuration for three domains.

In the example, MDA\_Wm\_n register definitions can be further refined to utilize the DIDSPA = 2 (DFMT = 0) setting to include the processor number (where possible) as the low-order 2 bits of the DID. The lower-order two bits of the input DID to the MDAC instance are configured to generate the value "2" to indicate cp0, and the value "3" to indicate cp1. Then the following DIDs are generated:

|   DID[3:0] | Description      |
|------------|------------------|
|          2 | cluster0, cp0    |
|          3 | cluster0, cp1    |
|          6 | cluster1, cp0    |
|          7 | cluster1, cp1    |
|          5 | SCU transactions |

In this case, domains {w, y, z} = {2, 6, 5}. These values are selected as they align with the default DIDs.

The corresponding MDA\_Wm\_n register values are specified in the following table:

Extended Resource Domain Controller (XRDC)

Extended Resource Domain Controller (XRDC)

| MDA_W0_ n = c000_2ca0h   | Domains 2/3 for cluster0 {cp0, cp1} read   |
|--------------------------|--------------------------------------------|
| MDA_W1_ n = c001_2ca4h   | Domains 6/7 for cluster1 {cp0, cp1} read   |
| MDA_W2_ n = c002_2d85h   | Domain 5 for SCU read                      |
| MDA_W3_ n = c010_23a0h   | Domains 2/3 for cluster0 cp x write        |
| MDA_W4_ n = c014_23a4h   | Domains 6/7 for cluster1 cp x write        |
| MDA_W5_ n = c018_2785h   | Domain 5 for SCU write                     |

Finally, it should be noted that the cluster specifically identifies cp0 or cp1 on certain classes of transactions: writes to non-reorderable device memory, store exclusives, and barrier operations have the correct processor identifier. However, the most common processor system bus writes to normal memory or reorderable device memory do not precisely identify the source processor because of the presence of write buffers within the cluster.

## 15.10.2.1 RID and WID remapping

Table 53. RID and WID remapping

| Remapped RID or WID   | Description      |
|-----------------------|------------------|
| 00b                   | Cluster 0 access |
| 01b                   | Cluster 1 access |
| 10b                   | SCU access       |

## 15.10.2.2 Example MDA configuration for three domains

This table shows an example of using six MDA\_Wm\_n registers to generate the required DIDs for three domains, three to define DIDs for reads and three for writes.

Table 54. Example MDA configuration for three domains

| Register         | Hex       |   VLD (b) |   LK1 (b) |   PID (b) |   PIDM (b) | DID   | Description                                        |
|------------------|-----------|-----------|-----------|-----------|------------|-------|----------------------------------------------------|
| MDA_W0_ m _DFMT0 | C000_2C8w |         1 |         1 |    000000 |     101100 | w     | Domain w for cluster0 reads; Valid; Locked locked) |
| MDA_W1_ m _DFMT0 | C001_2C8y |         1 |         1 |    000001 |     101100 | y     | Domain y for cluster1 reads (valid, locked)        |
| MDA_W2_ m _DFMT0 | C002_2C8z |         1 |         1 |    000010 |     101100 | z     | Domain z for SCU reads (valid, locked)             |
| MDA_W3_ m _DFMT0 | C010_238w |         1 |         1 |    010000 |     100011 | w     | Domain w for cluster0 writes (valid, locked)       |
| MDA_W4_ m _DFMT0 | C014_238y |         1 |         1 |    010100 |     100011 | y     | Domain y for cluster1 writes (valid, locked)       |
| MDA_W5_ m _DFMT0 | C018_278z |         1 |         1 |    011000 |     100111 | z     | Domain z for SCU writes (valid, locked)            |

In this case, the three DIDs (w,y,z) are arbitrary within the supported [0-7] set.

## 15.10.3 Memory region descriptor management

There are two important concepts to consider for managing the memory region descriptors.

Each MRCc configuration is chip-specific. See the chip-specific XRDC information for the number of implemented memory region descriptors (MRGD\_Ww\_n) in a given MRCc instance, and the specific port numbers associated with the target memories being monitored.

Second, as detailed in Memory region ACP evaluation, after you enable the XRDC, a memory reference must hit one or more of the configured regions. Otherwise, the transaction results in an access violation. Two other conditions also result in access errors:

- The access hits a single region descriptor and that region signals a domain violation.
- The access hits multiple (overlapping) regions and all regions signal violations.

The second condition reflects that XRDC gives priority to permission granting over access denying for overlapping regions. This approach provides more flexibility to system software in memory region descriptor assignments.

## 15.10.4 Domain error capture management

## 15.10.4.1 Domain error capture registers

When an MRC or PAC detects a domain access violation, XRDC captures information about the transaction in the following registers:

Table 55. Domain error capture registers

| Register[field]         | Index               | Information                                                                                                              |
|-------------------------|---------------------|--------------------------------------------------------------------------------------------------------------------------|
| DERRLOC d [MRCINST]     | d = DID             | Domain error location for MRC instances, with asserted bits indicating which MRC instance numbers are reporting an error |
| DERRLOC d [PACINST]     | d = DID             | Domain error location for PAC instances, with asserted bits indicating which PAC instance numbers are reporting an error |
| DERR_W0_ i , DERR_W2_ i | i = instance number | Transaction target address                                                                                               |
| DERR_W1_ i              | i = instance number | Additional information about the transaction                                                                             |
| DERR_W3_ i              | i = instance number | Reset and rearm domain error capture for the instance                                                                    |

## 15.10.4.2 Handling domain access violation errors

When an MRC or PAC instance detects a domain access violation, it reports the error by asserting the associated bit in DERRLOCd[MRCINST] or [PACINST], and XRDC signals the error back to the master on the memory or peripheral bus. To retrieve information about the error, the error handler must:

1. Read each DERRLOCd register until it finds a non-zero MRCINST or PACINST value.

The index of the DERRLOCd register is the DID for the domain in which the error occurred.

2. Configure the domain assignment for the master executing the exception handler (MDA\_Ww\_m\_DFMTf[DID]) to assign the DID that corresponds to the DERRLOCd register index.
3. Read HWCFG1[DID] to be sure the error handler is now operating in the correct domain. In other words, make sure HWCFG1[DID] equals the value written to MDA\_Ww\_m\_DFMTf[DID].
4. Find the number of an MRC or PAC instance reporting an error by parsing DERRLOCd[MRCINST] and DERRLOCd[PACINST] for an asserted bit.

There may be multiple access violations, across multiple MRC or PAC instances, pending for a given domain. To quickly find the lowest numbered instance reporting an access violation, execute a "find first one bit" instruction (alternatively known as "count leading zeroes") on the MRCINST and PACINST fields.

Extended Resource Domain Controller (XRDC)

5. Retrieve the error address (DERR\_W0\_i[EADDR]).

6. Retrieve the error information (DERR\_W1\_i). More than one error may have occurred in the MRC or PAC instance, as indicated by the error status (DERR\_W1\_i[EST] = 11b). If more than one error has occurred in the instance, XRDC captures data only for the first error.

7. Use the error address and information to handle the error (whatever that may require).
8. Reset the DERR\_Ww\_i registers and rearm error capture (write 1b to DERR\_W3\_i[RECR]). Rearming error capture deasserts the instance bit in DERRLOCd.
9. Repeat steps 1 and 8 for each asserted bit in PACINST and MRCINST until there are no more asserted bits.

Domain error retrieval illustrates an example error retrieval.

## 15.10.4.3 Domain error retrieval

<!-- image -->

## 15.11 Glossary

- ACP access control policy. The access limitations specified for memory and peripheral resources.
- DID domain identifier. A numeric value that identifies a specific domain.

Extended Resource Domain Controller (XRDC)

Extended Resource Domain Controller (XRDC)

|             | An access-controlled virtual group of on-chip masters (cores and noncore masters) and targets (memories and peripherals) that comprise an isolated computing environment. All masters in a domain have the same access to chip resources within that domain.   |
|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| LPID        | logical partition identifier. Also called an operating system ID or VMID, the LPID identifies a virtual master (either core or noncore) that runs on a hypervisor.                                                                                             |
| master      | A processor core or non-processor module, such as DMA or a communications channel, that can initiate transactions with memory and peripheral resources.                                                                                                        |
| MDAC        | Master Domain Assignment Controller. Manages resource assignments and DIDs.                                                                                                                                                                                    |
| MGR         | Manager. Manages accesses through the XRDC programming model.                                                                                                                                                                                                  |
| MRC         | Memory Region Controller. Controls access to memories based on memory region descriptors.                                                                                                                                                                      |
| PAC         | Peripheral Access Controller (also sometimes called PDAC). Controls access to peripherals.                                                                                                                                                                     |
| PDAC        | See PAC.                                                                                                                                                                                                                                                       |
| PID         | process identifier. A numeric value provided by some core processors to identify the currently active process.                                                                                                                                                 |
| SDAC        | Deprecated. See MRC.                                                                                                                                                                                                                                           |
| target      | A peripheral or memory resource that one or more masters can access. This term replaces "slave."                                                                                                                                                               |
| transaction | A read or write request made by a master to a target peripheral or memory.                                                                                                                                                                                     |
| VMID        | virtual machine identifier. See LPID.                                                                                                                                                                                                                          |

## Chapter 16 System Integration Unit Lite2 (SIUL2)

## 16.1 Chip-specific SIUL2 information

## 16.1.1 SIUL2 memory map

The SIUL2 memory map is split into two regions, one for SIUL2\_0 and one for SIUL2\_1. The global memory map space for the SIUL2 modules is specified in the attached IOMUX spreadsheet. That spreadsheet refers to SIUL2\_0 and SIUL2\_1 as SIUL\_CC and SIUL\_OFFCC, respectively.

## 16.1.2 Register configuration

SIUL2\_0 is mapped to MSCRs 0-101 and 512-595. SIUL2\_1 is mapped to MSCRs 112-190 and 631-1023. This means, for example, that the first SIUL2\_1 MSCR register is MSCR112, and that has an offset of 1C0h (112d×4) relative to the MSCR0 address of SIUL2\_1. Thus the MSCR112 address is at 400h (1C0h+240h) relative to the SIUL2\_1 base address. The attached IOMUX spreadsheet defines the mapping of MSCRs to port pins. This spreadsheet also shows that the MSCR[SRE], MSCR[ODE], and MSCR[OBE] fields are reserved for all GPI pads. These fields on PAD\_010, PAD\_036, PAD\_038, and PAD\_043 are writable, but writing any value to those fields has no impact on pad function.

## NOTE

PAD 10, 36, 38, 43, 146, 148, 150, 152, 154, 156, 158, 160, 162, 164, 166, 168, 170, 172, 174, 176, 179, 182, and 183 on this chip are implemented as GPIs. To know the exact implementation, see the IO Signal Table tab in the attached IOMUX spreadsheet.

## NOTE

CR values above 511 in IOMUX spreadsheet refer to IMCR registers. The equivalent IMCR number is CR number minus 512.

## 16.1.3 Interrupts and DMA requests

SIUL2\_0 has no interrupt or DMA requests. SIUL2\_1 has a single interrupt that is an OR of all EIRQ fields. After the interrupt has been triggered, the ISR can check the interrupt status flag to find which particular EIRQ pin triggered the interrupt. SIUL2\_1 also has eight DMA requests that are mapped to EIRQ[0:7]. The SIUL2\_1 DIRSR0 implements only fields EIRE0-EIRE7. Bits 8:31 are reserved and do not correspond to any valid DMA request.

## 16.1.4 MIDR1 and MIDR2 Reset Values

The reset values for the SIUL2 MCU ID registers (MIDR) will change with the product variant. The following table contains the reset values for each product varient.

Table 56. MIDR reset values for S32G product family

| Product Variant   | SIUL2_0_MIDR1     | SIUL2_0_MIDR2   | SIUL2_1_MIDR1   | SIUL2_1_MIDR2   |
|-------------------|-------------------|-----------------|-----------------|-----------------|
| S32G274A          | 0x1D12_00XX 1 2 3 | 0x48BB_0000     | 0x4C20_0412     | 0x0X12_C000 4   |
| S32G254A          | 0x1CFE_00XX 1 2 3 | 0x48BB_0000     | 0x4C20_0412     | 0x0XFE_C000 5   |
| S32G233A          | 0x1CE9_00XX 1 2 3 | 0x48BB_0000     | 0x4C20_0411     | 0x0XE9_C000 5   |
| S32G234M          | 0x1CEA_00XX 1 2 3 | 0x48B8_0000     | 0x4C20_3412     | 0x0XEA_C000 5   |

1. X= 4-bit MAJOR\_MASK bit field and 4-bit MINOR\_MASK bit field which will change depending upon part revision.
3. For Mask set 1P77B (Cut 2.1) the Major ID and Minor ID values are 4'b0001 and 4'b0010.
2. For Mask set 00P77B (Cut 2.0) the Major ID and Minor ID values are 4'b0001 and 4'b0001.
4. X=4'bnn01, where n is the 2-bit SUBMINOR\_MASK field which will change depending upon part revision.

## 16.2 Overview

SIUL2 provides control over all electrical pin controls and ports with 16 bits of bidirectional, general-purpose input and output signals. SIUL2 enables you to select the functions and electrical characteristics that appear on external chip pins. It also controls the multiplexing of internal signals from one module to another and controls chip I/O. It supports as many as 32 external interrupts with trigger event configuration.

## 16.2.1 Block diagram

The following diagram shows the functional blocks of the module and its interfaces to other system components.

<!-- image -->

SIUL2 provides dedicated pad control to general-purpose pads that can be configured as either inputs or outputs. It provides registers for you to read values from GPIO pads configured as inputs and to write values to GPIO pads configured as outputs:

System Integration Unit Lite2 (SIUL2)

5. X=4'bnn00, where n is the 2-bit SUBMINOR\_MASK field which will change depending upon part revision.

## NOTE

The part revision information is contained in the following bit fields:

- SIUL2\_0\_MIDR1[MAJOR\_MASK]
- SIUL2\_0\_MIDR1[MINOR\_MASK]
- SIUL2\_1\_MIDR2[SUBMINOR\_MASK]

The revision information follows the order: Revision MAJOR.MINOR.SUBMINOR

## NOTE

- Undocumented register spaces in the SIUL2 memory map, including addresses shown as blanks, are Reserved.
- Reserved registers or spaces are read as 0.
- Writes to Reserved registers or spaces generate a transfer error.
- Writes to read-only registers generate a transfer error.

System Integration Unit Lite2 (SIUL2)

- When configured as output, you can write to an internal register to control the state driven on the associated output pad.
- When configured as input, you can detect the state of the associated pad by reading the value from an internal register.
- When configured as input and output, the pad value can be read back to check if the written value appeared on the pad.

You can access GPIO data registers in various ways to allow port access and bit manipulation without read-modifywrite operations:

- Access to two 16-bit ports in one access
- Read/write access to a single bit
- A 16-bit port write with a bit mask using single 32-bit access

You can configure external interrupt sources at the chip level to be used with any chip pad. You can configure interrupt sources to have a digital filter to reject short glitches on the inputs. The external interrupt/DMA requests map to the REQ pins in the chip packages.

## 16.2.2 Features

SIUL2 supports:

- One to 32 GPIO ports with data control
- Drives data to as many as 16 independent I/O channels
- Samples data from as many as 16 independent I/O channels
- Read or write of two 16-bit registers with one access for a 32-bit port
- External interrupt/DMA requests:
- One to 12 programmable digital glitch filters, one for each interrupt REQ pin
- Edge detection
- Multiplexed Signal Configuration Registers (MSCR) to configure the electrical parameters and settings for as many as 512 functional pads.

See the interrupt map file and the DMAMUX map file attached to this document for mapping of interrupt and DMA sources to interrupt vectors and DMA channels.

## 16.3 SIUL2\_0 register descriptions

This section describes the SIUL2 registers.

## NOTE

- For the array of 8-bit registers GPDOn and GPDIn:
- An 8-bit access to an unimplemented address (a "hole") within the array region will generate a transfer error.
- However, if you do a 16-bit or a 32-bit access and if any register instance is implemented within the accessed range, a transfer error will not be generated even if the range includes a hole.
- For the array of 16-bit registers PGPDOn and PGPDIn:
- A 16-bit access to an unimplemented address (a "hole") within the array region will generate a transfer error.
- However, a 32-bit access does not generate a transfer error for a hole irrespective of whether or not the other 16-bit range includes a register instance.

## 16.3.1 SIUL2\_0 memory map

SIUL2\_0 base address: 4009\_C000h

| Offset      | Register                                                          |   Width (In bits) | Access   | Reset value   |
|-------------|-------------------------------------------------------------------|-------------------|----------|---------------|
| 4h          | SIUL2 MCU ID Register #1 (MIDR1)                                  |                32 | R        | 49CA_0010h    |
| 8h          | SIUL2 MCU ID Register #2 (MIDR2)                                  |                32 | R        | 514A_0000h    |
| 10h         | SIUL2 DMA/Interrupt Status Flag 0 (DISR0)                         |                32 | RW       | 0000_0000h    |
| 18h         | SIUL2 DMA/Interrupt Request Enable 0 (DIRER0)                     |                32 | RW       | 0000_0000h    |
| 20h         | SIUL2 DMA/Interrupt Request Select 0 (DIRSR0)                     |                32 | RW       | 0000_0000h    |
| 28h         | SIUL2 Interrupt Rising-Edge Event Enable 0 (IREER0)               |                32 | RW       | 0000_0000h    |
| 30h         | SIUL2 Interrupt Falling-Edge Event Enable 0 (IFEER0)              |                32 | RW       | 0000_0000h    |
| 38h         | SIUL2 Interrupt Filter Enable 0 (IFER0)                           |                32 | RW       | 0000_0000h    |
| 40h - 6Ch   | SIUL2 Interrupt Filter Maximum Counter (IFMCR0 - IFMCR11)         |                32 | RW       | 0000_0000h    |
| C0h         | SIUL2 Interrupt Filter Clock Prescaler (IFCPR)                    |                32 | RW       | 0000_0000h    |
| 240h - 3D4h | SIUL2 Multiplexed Signal Configuration Register (MSCR0 - MSCR101) |                32 | RW       | See section   |
| A40h        | SIUL2 Input Multiplexed Signal Configuration (IMCR0)              |                32 | RW       | 0000_0000h    |
| A44h        | SIUL2 Input Multiplexed Signal Configuration (IMCR1)              |                32 | RW       | 0000_0000h    |
| A4Ch        | SIUL2 Input Multiplexed Signal Configuration (IMCR3)              |                32 | RW       | 0000_0000h    |
| A50h        | SIUL2 Input Multiplexed Signal Configuration (IMCR4)              |                32 | RW       | 0000_0000h    |
| A54h        | SIUL2 Input Multiplexed Signal Configuration (IMCR5)              |                32 | RW       | 0000_0000h    |
| A58h        | SIUL2 Input Multiplexed Signal Configuration (IMCR6)              |                32 | RW       | 0000_0000h    |
| A5Ch        | SIUL2 Input Multiplexed Signal Configuration (IMCR7)              |                32 | RW       | 0000_0000h    |
| A60h        | SIUL2 Input Multiplexed Signal Configuration (IMCR8)              |                32 | RW       | 0000_0000h    |
| A64h        | SIUL2 Input Multiplexed Signal Configuration (IMCR9)              |                32 | RW       | 0000_0000h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| A68h     | SIUL2 Input Multiplexed Signal Configuration (IMCR10) |                32 | RW       | 0000_0000h    |
| A6Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR11) |                32 | RW       | 0000_0000h    |
| A70h     | SIUL2 Input Multiplexed Signal Configuration (IMCR12) |                32 | RW       | 0000_0000h    |
| A74h     | SIUL2 Input Multiplexed Signal Configuration (IMCR13) |                32 | RW       | 0000_0000h    |
| A78h     | SIUL2 Input Multiplexed Signal Configuration (IMCR14) |                32 | RW       | 0000_0000h    |
| A7Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR15) |                32 | RW       | 0000_0000h    |
| A80h     | SIUL2 Input Multiplexed Signal Configuration (IMCR16) |                32 | RW       | 0000_0000h    |
| A84h     | SIUL2 Input Multiplexed Signal Configuration (IMCR17) |                32 | RW       | 0000_0000h    |
| A88h     | SIUL2 Input Multiplexed Signal Configuration (IMCR18) |                32 | RW       | 0000_0000h    |
| A8Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR19) |                32 | RW       | 0000_0000h    |
| A90h     | SIUL2 Input Multiplexed Signal Configuration (IMCR20) |                32 | RW       | 0000_0000h    |
| A94h     | SIUL2 Input Multiplexed Signal Configuration (IMCR21) |                32 | RW       | 0000_0000h    |
| A98h     | SIUL2 Input Multiplexed Signal Configuration (IMCR22) |                32 | RW       | 0000_0000h    |
| A9Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR23) |                32 | RW       | 0000_0000h    |
| AA0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR24) |                32 | RW       | 0000_0000h    |
| AA4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR25) |                32 | RW       | 0000_0000h    |
| AA8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR26) |                32 | RW       | 0000_0000h    |
| AACh     | SIUL2 Input Multiplexed Signal Configuration (IMCR27) |                32 | RW       | 0000_0000h    |
| AB0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR28) |                32 | RW       | 0000_0000h    |
| AB4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR29) |                32 | RW       | 0000_0000h    |
| AB8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR30) |                32 | RW       | 0000_0000h    |
| ABCh     | SIUL2 Input Multiplexed Signal Configuration (IMCR31) |                32 | RW       | 0000_0000h    |
| AC0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR32) |                32 | RW       | 0000_0000h    |
| AC4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR33) |                32 | RW       | 0000_0000h    |
| AC8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR34) |                32 | RW       | 0000_0000h    |
| ACCh     | SIUL2 Input Multiplexed Signal Configuration (IMCR35) |                32 | RW       | 0000_0000h    |
| AD0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR36) |                32 | RW       | 0000_0000h    |
| AD4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR37) |                32 | RW       | 0000_0000h    |
| AD8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR38) |                32 | RW       | 0000_0000h    |
| ADCh     | SIUL2 Input Multiplexed Signal Configuration (IMCR39) |                32 | RW       | 0000_0000h    |
| AE0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR40) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| AE4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR41) |                32 | RW       | 0000_0000h    |
| AE8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR42) |                32 | RW       | 0000_0000h    |
| AECh     | SIUL2 Input Multiplexed Signal Configuration (IMCR43) |                32 | RW       | 0000_0000h    |
| AF0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR44) |                32 | RW       | 0000_0000h    |
| AF4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR45) |                32 | RW       | 0000_0000h    |
| AF8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR46) |                32 | RW       | 0000_0000h    |
| AFCh     | SIUL2 Input Multiplexed Signal Configuration (IMCR47) |                32 | RW       | 0000_0000h    |
| B00h     | SIUL2 Input Multiplexed Signal Configuration (IMCR48) |                32 | RW       | 0000_0000h    |
| B04h     | SIUL2 Input Multiplexed Signal Configuration (IMCR49) |                32 | RW       | 0000_0000h    |
| B08h     | SIUL2 Input Multiplexed Signal Configuration (IMCR50) |                32 | RW       | 0000_0000h    |
| B0Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR51) |                32 | RW       | 0000_0000h    |
| B10h     | SIUL2 Input Multiplexed Signal Configuration (IMCR52) |                32 | RW       | 0000_0000h    |
| B14h     | SIUL2 Input Multiplexed Signal Configuration (IMCR53) |                32 | RW       | 0000_0000h    |
| B18h     | SIUL2 Input Multiplexed Signal Configuration (IMCR54) |                32 | RW       | 0000_0000h    |
| B1Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR55) |                32 | RW       | 0000_0000h    |
| B20h     | SIUL2 Input Multiplexed Signal Configuration (IMCR56) |                32 | RW       | 0000_0000h    |
| B24h     | SIUL2 Input Multiplexed Signal Configuration (IMCR57) |                32 | RW       | 0000_0000h    |
| B28h     | SIUL2 Input Multiplexed Signal Configuration (IMCR58) |                32 | RW       | 0000_0000h    |
| B2Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR59) |                32 | RW       | 0000_0000h    |
| B30h     | SIUL2 Input Multiplexed Signal Configuration (IMCR60) |                32 | RW       | 0000_0000h    |
| B34h     | SIUL2 Input Multiplexed Signal Configuration (IMCR61) |                32 | RW       | 0000_0000h    |
| B50h     | SIUL2 Input Multiplexed Signal Configuration (IMCR68) |                32 | RW       | 0000_0000h    |
| B54h     | SIUL2 Input Multiplexed Signal Configuration (IMCR69) |                32 | RW       | 0000_0000h    |
| B58h     | SIUL2 Input Multiplexed Signal Configuration (IMCR70) |                32 | RW       | 0000_0000h    |
| B5Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR71) |                32 | RW       | 0000_0000h    |
| B60h     | SIUL2 Input Multiplexed Signal Configuration (IMCR72) |                32 | RW       | 0000_0000h    |
| B64h     | SIUL2 Input Multiplexed Signal Configuration (IMCR73) |                32 | RW       | 0000_0000h    |
| B68h     | SIUL2 Input Multiplexed Signal Configuration (IMCR74) |                32 | RW       | 0000_0000h    |
| B6Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR75) |                32 | RW       | 0000_0000h    |
| B70h     | SIUL2 Input Multiplexed Signal Configuration (IMCR76) |                32 | RW       | 0000_0000h    |
| B74h     | SIUL2 Input Multiplexed Signal Configuration (IMCR77) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| B78h     | SIUL2 Input Multiplexed Signal Configuration (IMCR78) |                32 | RW       | 0000_0000h    |
| B7Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR79) |                32 | RW       | 0000_0000h    |
| B80h     | SIUL2 Input Multiplexed Signal Configuration (IMCR80) |                32 | RW       | 0000_0000h    |
| B84h     | SIUL2 Input Multiplexed Signal Configuration (IMCR81) |                32 | RW       | 0000_0000h    |
| B88h     | SIUL2 Input Multiplexed Signal Configuration (IMCR82) |                32 | RW       | 0000_0000h    |
| B8Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR83) |                32 | RW       | 0000_0000h    |
| 1300h    | SIUL2 GPIO Pad Data Output (GPDO3)                    |                 8 | RW       | 00h           |
| 1301h    | SIUL2 GPIO Pad Data Output (GPDO2)                    |                 8 | RW       | 00h           |
| 1302h    | SIUL2 GPIO Pad Data Output (GPDO1)                    |                 8 | RW       | 00h           |
| 1303h    | SIUL2 GPIO Pad Data Output (GPDO0)                    |                 8 | RW       | 00h           |
| 1304h    | SIUL2 GPIO Pad Data Output (GPDO7)                    |                 8 | RW       | 00h           |
| 1305h    | SIUL2 GPIO Pad Data Output (GPDO6)                    |                 8 | RW       | 00h           |
| 1306h    | SIUL2 GPIO Pad Data Output (GPDO5)                    |                 8 | RW       | 00h           |
| 1307h    | SIUL2 GPIO Pad Data Output (GPDO4)                    |                 8 | RW       | 00h           |
| 1308h    | SIUL2 GPIO Pad Data Output (GPDO11)                   |                 8 | RW       | 00h           |
| 1309h    | SIUL2 GPIO Pad Data Output (GPDO10)                   |                 8 | RW       | 00h           |
| 130Ah    | SIUL2 GPIO Pad Data Output (GPDO9)                    |                 8 | RW       | 00h           |
| 130Bh    | SIUL2 GPIO Pad Data Output (GPDO8)                    |                 8 | RW       | 00h           |
| 130Ch    | SIUL2 GPIO Pad Data Output (GPDO15)                   |                 8 | RW       | 00h           |
| 130Dh    | SIUL2 GPIO Pad Data Output (GPDO14)                   |                 8 | RW       | 00h           |
| 130Eh    | SIUL2 GPIO Pad Data Output (GPDO13)                   |                 8 | RW       | 00h           |
| 130Fh    | SIUL2 GPIO Pad Data Output (GPDO12)                   |                 8 | RW       | 00h           |
| 1310h    | SIUL2 GPIO Pad Data Output (GPDO19)                   |                 8 | RW       | 00h           |
| 1311h    | SIUL2 GPIO Pad Data Output (GPDO18)                   |                 8 | RW       | 00h           |
| 1312h    | SIUL2 GPIO Pad Data Output (GPDO17)                   |                 8 | RW       | 00h           |
| 1313h    | SIUL2 GPIO Pad Data Output (GPDO16)                   |                 8 | RW       | 00h           |
| 1314h    | SIUL2 GPIO Pad Data Output (GPDO23)                   |                 8 | RW       | 00h           |
| 1315h    | SIUL2 GPIO Pad Data Output (GPDO22)                   |                 8 | RW       | 00h           |
| 1316h    | SIUL2 GPIO Pad Data Output (GPDO21)                   |                 8 | RW       | 00h           |
| 1317h    | SIUL2 GPIO Pad Data Output (GPDO20)                   |                 8 | RW       | 00h           |
| 1318h    | SIUL2 GPIO Pad Data Output (GPDO27)                   |                 8 | RW       | 00h           |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                            |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------|-------------------|----------|---------------|
| 1319h    | SIUL2 GPIO Pad Data Output (GPDO26) |                 8 | RW       | 00h           |
| 131Ah    | SIUL2 GPIO Pad Data Output (GPDO25) |                 8 | RW       | 00h           |
| 131Bh    | SIUL2 GPIO Pad Data Output (GPDO24) |                 8 | RW       | 00h           |
| 131Ch    | SIUL2 GPIO Pad Data Output (GPDO31) |                 8 | RW       | 00h           |
| 131Dh    | SIUL2 GPIO Pad Data Output (GPDO30) |                 8 | RW       | 00h           |
| 131Eh    | SIUL2 GPIO Pad Data Output (GPDO29) |                 8 | RW       | 00h           |
| 131Fh    | SIUL2 GPIO Pad Data Output (GPDO28) |                 8 | RW       | 00h           |
| 1320h    | SIUL2 GPIO Pad Data Output (GPDO35) |                 8 | RW       | 00h           |
| 1321h    | SIUL2 GPIO Pad Data Output (GPDO34) |                 8 | RW       | 00h           |
| 1322h    | SIUL2 GPIO Pad Data Output (GPDO33) |                 8 | RW       | 00h           |
| 1323h    | SIUL2 GPIO Pad Data Output (GPDO32) |                 8 | RW       | 00h           |
| 1324h    | SIUL2 GPIO Pad Data Output (GPDO39) |                 8 | RW       | 00h           |
| 1325h    | SIUL2 GPIO Pad Data Output (GPDO38) |                 8 | RW       | 00h           |
| 1326h    | SIUL2 GPIO Pad Data Output (GPDO37) |                 8 | RW       | 00h           |
| 1327h    | SIUL2 GPIO Pad Data Output (GPDO36) |                 8 | RW       | 00h           |
| 1328h    | SIUL2 GPIO Pad Data Output (GPDO43) |                 8 | RW       | 00h           |
| 1329h    | SIUL2 GPIO Pad Data Output (GPDO42) |                 8 | RW       | 00h           |
| 132Ah    | SIUL2 GPIO Pad Data Output (GPDO41) |                 8 | RW       | 00h           |
| 132Bh    | SIUL2 GPIO Pad Data Output (GPDO40) |                 8 | RW       | 00h           |
| 132Ch    | SIUL2 GPIO Pad Data Output (GPDO47) |                 8 | RW       | 00h           |
| 132Dh    | SIUL2 GPIO Pad Data Output (GPDO46) |                 8 | RW       | 00h           |
| 132Eh    | SIUL2 GPIO Pad Data Output (GPDO45) |                 8 | RW       | 00h           |
| 132Fh    | SIUL2 GPIO Pad Data Output (GPDO44) |                 8 | RW       | 00h           |
| 1330h    | SIUL2 GPIO Pad Data Output (GPDO51) |                 8 | RW       | 00h           |
| 1331h    | SIUL2 GPIO Pad Data Output (GPDO50) |                 8 | RW       | 00h           |
| 1332h    | SIUL2 GPIO Pad Data Output (GPDO49) |                 8 | RW       | 00h           |
| 1333h    | SIUL2 GPIO Pad Data Output (GPDO48) |                 8 | RW       | 00h           |
| 1334h    | SIUL2 GPIO Pad Data Output (GPDO55) |                 8 | RW       | 00h           |
| 1335h    | SIUL2 GPIO Pad Data Output (GPDO54) |                 8 | RW       | 00h           |
| 1336h    | SIUL2 GPIO Pad Data Output (GPDO53) |                 8 | RW       | 00h           |
| 1337h    | SIUL2 GPIO Pad Data Output (GPDO52) |                 8 | RW       | 00h           |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                            |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------|-------------------|----------|---------------|
| 1338h    | SIUL2 GPIO Pad Data Output (GPDO59) |                 8 | RW       | 00h           |
| 1339h    | SIUL2 GPIO Pad Data Output (GPDO58) |                 8 | RW       | 00h           |
| 133Ah    | SIUL2 GPIO Pad Data Output (GPDO57) |                 8 | RW       | 00h           |
| 133Bh    | SIUL2 GPIO Pad Data Output (GPDO56) |                 8 | RW       | 00h           |
| 133Ch    | SIUL2 GPIO Pad Data Output (GPDO63) |                 8 | RW       | 00h           |
| 133Dh    | SIUL2 GPIO Pad Data Output (GPDO62) |                 8 | RW       | 00h           |
| 133Eh    | SIUL2 GPIO Pad Data Output (GPDO61) |                 8 | RW       | 00h           |
| 133Fh    | SIUL2 GPIO Pad Data Output (GPDO60) |                 8 | RW       | 00h           |
| 1340h    | SIUL2 GPIO Pad Data Output (GPDO67) |                 8 | RW       | 00h           |
| 1341h    | SIUL2 GPIO Pad Data Output (GPDO66) |                 8 | RW       | 00h           |
| 1342h    | SIUL2 GPIO Pad Data Output (GPDO65) |                 8 | RW       | 00h           |
| 1343h    | SIUL2 GPIO Pad Data Output (GPDO64) |                 8 | RW       | 00h           |
| 1344h    | SIUL2 GPIO Pad Data Output (GPDO71) |                 8 | RW       | 00h           |
| 1345h    | SIUL2 GPIO Pad Data Output (GPDO70) |                 8 | RW       | 00h           |
| 1346h    | SIUL2 GPIO Pad Data Output (GPDO69) |                 8 | RW       | 00h           |
| 1347h    | SIUL2 GPIO Pad Data Output (GPDO68) |                 8 | RW       | 00h           |
| 1348h    | SIUL2 GPIO Pad Data Output (GPDO75) |                 8 | RW       | 00h           |
| 1349h    | SIUL2 GPIO Pad Data Output (GPDO74) |                 8 | RW       | 00h           |
| 134Ah    | SIUL2 GPIO Pad Data Output (GPDO73) |                 8 | RW       | 00h           |
| 134Bh    | SIUL2 GPIO Pad Data Output (GPDO72) |                 8 | RW       | 00h           |
| 134Ch    | SIUL2 GPIO Pad Data Output (GPDO79) |                 8 | RW       | 00h           |
| 134Dh    | SIUL2 GPIO Pad Data Output (GPDO78) |                 8 | RW       | 00h           |
| 134Eh    | SIUL2 GPIO Pad Data Output (GPDO77) |                 8 | RW       | 00h           |
| 134Fh    | SIUL2 GPIO Pad Data Output (GPDO76) |                 8 | RW       | 00h           |
| 1350h    | SIUL2 GPIO Pad Data Output (GPDO83) |                 8 | RW       | 00h           |
| 1351h    | SIUL2 GPIO Pad Data Output (GPDO82) |                 8 | RW       | 00h           |
| 1352h    | SIUL2 GPIO Pad Data Output (GPDO81) |                 8 | RW       | 00h           |
| 1353h    | SIUL2 GPIO Pad Data Output (GPDO80) |                 8 | RW       | 00h           |
| 1354h    | SIUL2 GPIO Pad Data Output (GPDO87) |                 8 | RW       | 00h           |
| 1355h    | SIUL2 GPIO Pad Data Output (GPDO86) |                 8 | RW       | 00h           |
| 1356h    | SIUL2 GPIO Pad Data Output (GPDO85) |                 8 | RW       | 00h           |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                             |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------|-------------------|----------|---------------|
| 1357h    | SIUL2 GPIO Pad Data Output (GPDO84)  |                 8 | RW       | 00h           |
| 1358h    | SIUL2 GPIO Pad Data Output (GPDO91)  |                 8 | RW       | 00h           |
| 1359h    | SIUL2 GPIO Pad Data Output (GPDO90)  |                 8 | RW       | 00h           |
| 135Ah    | SIUL2 GPIO Pad Data Output (GPDO89)  |                 8 | RW       | 00h           |
| 135Bh    | SIUL2 GPIO Pad Data Output (GPDO88)  |                 8 | RW       | 00h           |
| 135Ch    | SIUL2 GPIO Pad Data Output (GPDO95)  |                 8 | RW       | 00h           |
| 135Dh    | SIUL2 GPIO Pad Data Output (GPDO94)  |                 8 | RW       | 00h           |
| 135Eh    | SIUL2 GPIO Pad Data Output (GPDO93)  |                 8 | RW       | 00h           |
| 135Fh    | SIUL2 GPIO Pad Data Output (GPDO92)  |                 8 | RW       | 00h           |
| 1360h    | SIUL2 GPIO Pad Data Output (GPDO99)  |                 8 | RW       | 00h           |
| 1361h    | SIUL2 GPIO Pad Data Output (GPDO98)  |                 8 | RW       | 00h           |
| 1362h    | SIUL2 GPIO Pad Data Output (GPDO97)  |                 8 | RW       | 00h           |
| 1363h    | SIUL2 GPIO Pad Data Output (GPDO96)  |                 8 | RW       | 00h           |
| 1366h    | SIUL2 GPIO Pad Data Output (GPDO101) |                 8 | RW       | 00h           |
| 1367h    | SIUL2 GPIO Pad Data Output (GPDO100) |                 8 | RW       | 00h           |
| 1500h    | SIUL2 GPIO Pad Data Input (GPDI3)    |                 8 | R        | 00h           |
| 1501h    | SIUL2 GPIO Pad Data Input (GPDI2)    |                 8 | R        | 00h           |
| 1502h    | SIUL2 GPIO Pad Data Input (GPDI1)    |                 8 | R        | 00h           |
| 1503h    | SIUL2 GPIO Pad Data Input (GPDI0)    |                 8 | R        | 01h           |
| 1504h    | SIUL2 GPIO Pad Data Input (GPDI7)    |                 8 | R        | 00h           |
| 1505h    | SIUL2 GPIO Pad Data Input (GPDI6)    |                 8 | R        | 00h           |
| 1506h    | SIUL2 GPIO Pad Data Input (GPDI5)    |                 8 | R        | 01h           |
| 1507h    | SIUL2 GPIO Pad Data Input (GPDI4)    |                 8 | R        | 00h           |
| 1508h    | SIUL2 GPIO Pad Data Input (GPDI11)   |                 8 | R        | 00h           |
| 1509h    | SIUL2 GPIO Pad Data Input (GPDI10)   |                 8 | R        | 00h           |
| 150Ah    | SIUL2 GPIO Pad Data Input (GPDI9)    |                 8 | R        | 00h           |
| 150Bh    | SIUL2 GPIO Pad Data Input (GPDI8)    |                 8 | R        | 00h           |
| 150Ch    | SIUL2 GPIO Pad Data Input (GPDI15)   |                 8 | R        | 00h           |
| 150Dh    | SIUL2 GPIO Pad Data Input (GPDI14)   |                 8 | R        | 00h           |
| 150Eh    | SIUL2 GPIO Pad Data Input (GPDI13)   |                 8 | R        | 00h           |
| 150Fh    | SIUL2 GPIO Pad Data Input (GPDI12)   |                 8 | R        | 00h           |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                           |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------|-------------------|----------|---------------|
| 1510h    | SIUL2 GPIO Pad Data Input (GPDI19) |                 8 | R        | 00h           |
| 1511h    | SIUL2 GPIO Pad Data Input (GPDI18) |                 8 | R        | 00h           |
| 1512h    | SIUL2 GPIO Pad Data Input (GPDI17) |                 8 | R        | 00h           |
| 1513h    | SIUL2 GPIO Pad Data Input (GPDI16) |                 8 | R        | 00h           |
| 1514h    | SIUL2 GPIO Pad Data Input (GPDI23) |                 8 | R        | 00h           |
| 1515h    | SIUL2 GPIO Pad Data Input (GPDI22) |                 8 | R        | 00h           |
| 1516h    | SIUL2 GPIO Pad Data Input (GPDI21) |                 8 | R        | 00h           |
| 1517h    | SIUL2 GPIO Pad Data Input (GPDI20) |                 8 | R        | 00h           |
| 1518h    | SIUL2 GPIO Pad Data Input (GPDI27) |                 8 | R        | 00h           |
| 1519h    | SIUL2 GPIO Pad Data Input (GPDI26) |                 8 | R        | 00h           |
| 151Ah    | SIUL2 GPIO Pad Data Input (GPDI25) |                 8 | R        | 00h           |
| 151Bh    | SIUL2 GPIO Pad Data Input (GPDI24) |                 8 | R        | 00h           |
| 151Ch    | SIUL2 GPIO Pad Data Input (GPDI31) |                 8 | R        | 00h           |
| 151Dh    | SIUL2 GPIO Pad Data Input (GPDI30) |                 8 | R        | 00h           |
| 151Eh    | SIUL2 GPIO Pad Data Input (GPDI29) |                 8 | R        | 00h           |
| 151Fh    | SIUL2 GPIO Pad Data Input (GPDI28) |                 8 | R        | 00h           |
| 1520h    | SIUL2 GPIO Pad Data Input (GPDI35) |                 8 | R        | 00h           |
| 1521h    | SIUL2 GPIO Pad Data Input (GPDI34) |                 8 | R        | 00h           |
| 1522h    | SIUL2 GPIO Pad Data Input (GPDI33) |                 8 | R        | 00h           |
| 1523h    | SIUL2 GPIO Pad Data Input (GPDI32) |                 8 | R        | 00h           |
| 1524h    | SIUL2 GPIO Pad Data Input (GPDI39) |                 8 | R        | 00h           |
| 1525h    | SIUL2 GPIO Pad Data Input (GPDI38) |                 8 | R        | 00h           |
| 1526h    | SIUL2 GPIO Pad Data Input (GPDI37) |                 8 | R        | 00h           |
| 1527h    | SIUL2 GPIO Pad Data Input (GPDI36) |                 8 | R        | 00h           |
| 1528h    | SIUL2 GPIO Pad Data Input (GPDI43) |                 8 | R        | 00h           |
| 1529h    | SIUL2 GPIO Pad Data Input (GPDI42) |                 8 | R        | 00h           |
| 152Ah    | SIUL2 GPIO Pad Data Input (GPDI41) |                 8 | R        | 00h           |
| 152Bh    | SIUL2 GPIO Pad Data Input (GPDI40) |                 8 | R        | 00h           |
| 152Ch    | SIUL2 GPIO Pad Data Input (GPDI47) |                 8 | R        | 00h           |
| 152Dh    | SIUL2 GPIO Pad Data Input (GPDI46) |                 8 | R        | 00h           |
| 152Eh    | SIUL2 GPIO Pad Data Input (GPDI45) |                 8 | R        | 00h           |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                           |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------|-------------------|----------|---------------|
| 152Fh    | SIUL2 GPIO Pad Data Input (GPDI44) |                 8 | R        | 00h           |
| 1530h    | SIUL2 GPIO Pad Data Input (GPDI51) |                 8 | R        | 00h           |
| 1531h    | SIUL2 GPIO Pad Data Input (GPDI50) |                 8 | R        | 00h           |
| 1532h    | SIUL2 GPIO Pad Data Input (GPDI49) |                 8 | R        | 00h           |
| 1533h    | SIUL2 GPIO Pad Data Input (GPDI48) |                 8 | R        | 00h           |
| 1534h    | SIUL2 GPIO Pad Data Input (GPDI55) |                 8 | R        | 00h           |
| 1535h    | SIUL2 GPIO Pad Data Input (GPDI54) |                 8 | R        | 00h           |
| 1536h    | SIUL2 GPIO Pad Data Input (GPDI53) |                 8 | R        | 00h           |
| 1537h    | SIUL2 GPIO Pad Data Input (GPDI52) |                 8 | R        | 00h           |
| 1538h    | SIUL2 GPIO Pad Data Input (GPDI59) |                 8 | R        | 00h           |
| 1539h    | SIUL2 GPIO Pad Data Input (GPDI58) |                 8 | R        | 00h           |
| 153Ah    | SIUL2 GPIO Pad Data Input (GPDI57) |                 8 | R        | 00h           |
| 153Bh    | SIUL2 GPIO Pad Data Input (GPDI56) |                 8 | R        | 00h           |
| 153Ch    | SIUL2 GPIO Pad Data Input (GPDI63) |                 8 | R        | 00h           |
| 153Dh    | SIUL2 GPIO Pad Data Input (GPDI62) |                 8 | R        | 00h           |
| 153Eh    | SIUL2 GPIO Pad Data Input (GPDI61) |                 8 | R        | 00h           |
| 153Fh    | SIUL2 GPIO Pad Data Input (GPDI60) |                 8 | R        | 00h           |
| 1540h    | SIUL2 GPIO Pad Data Input (GPDI67) |                 8 | R        | 00h           |
| 1541h    | SIUL2 GPIO Pad Data Input (GPDI66) |                 8 | R        | 00h           |
| 1542h    | SIUL2 GPIO Pad Data Input (GPDI65) |                 8 | R        | 00h           |
| 1543h    | SIUL2 GPIO Pad Data Input (GPDI64) |                 8 | R        | 00h           |
| 1544h    | SIUL2 GPIO Pad Data Input (GPDI71) |                 8 | R        | 00h           |
| 1545h    | SIUL2 GPIO Pad Data Input (GPDI70) |                 8 | R        | 00h           |
| 1546h    | SIUL2 GPIO Pad Data Input (GPDI69) |                 8 | R        | 00h           |
| 1547h    | SIUL2 GPIO Pad Data Input (GPDI68) |                 8 | R        | 00h           |
| 1548h    | SIUL2 GPIO Pad Data Input (GPDI75) |                 8 | R        | 00h           |
| 1549h    | SIUL2 GPIO Pad Data Input (GPDI74) |                 8 | R        | 00h           |
| 154Ah    | SIUL2 GPIO Pad Data Input (GPDI73) |                 8 | R        | 00h           |
| 154Bh    | SIUL2 GPIO Pad Data Input (GPDI72) |                 8 | R        | 00h           |
| 154Ch    | SIUL2 GPIO Pad Data Input (GPDI79) |                 8 | R        | 00h           |
| 154Dh    | SIUL2 GPIO Pad Data Input (GPDI78) |                 8 | R        | 00h           |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset        | Register                                                    |   Width (In bits) | Access   | Reset value   |
|---------------|-------------------------------------------------------------|-------------------|----------|---------------|
| 154Eh         | SIUL2 GPIO Pad Data Input (GPDI77)                          |                 8 | R        | 00h           |
| 154Fh         | SIUL2 GPIO Pad Data Input (GPDI76)                          |                 8 | R        | 00h           |
| 1550h         | SIUL2 GPIO Pad Data Input (GPDI83)                          |                 8 | R        | 00h           |
| 1551h         | SIUL2 GPIO Pad Data Input (GPDI82)                          |                 8 | R        | 00h           |
| 1552h         | SIUL2 GPIO Pad Data Input (GPDI81)                          |                 8 | R        | 00h           |
| 1553h         | SIUL2 GPIO Pad Data Input (GPDI80)                          |                 8 | R        | 00h           |
| 1554h         | SIUL2 GPIO Pad Data Input (GPDI87)                          |                 8 | R        | 00h           |
| 1555h         | SIUL2 GPIO Pad Data Input (GPDI86)                          |                 8 | R        | 00h           |
| 1556h         | SIUL2 GPIO Pad Data Input (GPDI85)                          |                 8 | R        | 00h           |
| 1557h         | SIUL2 GPIO Pad Data Input (GPDI84)                          |                 8 | R        | 00h           |
| 1558h         | SIUL2 GPIO Pad Data Input (GPDI91)                          |                 8 | R        | 00h           |
| 1559h         | SIUL2 GPIO Pad Data Input (GPDI90)                          |                 8 | R        | 00h           |
| 155Ah         | SIUL2 GPIO Pad Data Input (GPDI89)                          |                 8 | R        | 00h           |
| 155Bh         | SIUL2 GPIO Pad Data Input (GPDI88)                          |                 8 | R        | 00h           |
| 155Ch         | SIUL2 GPIO Pad Data Input (GPDI95)                          |                 8 | R        | 00h           |
| 155Dh         | SIUL2 GPIO Pad Data Input (GPDI94)                          |                 8 | R        | 00h           |
| 155Eh         | SIUL2 GPIO Pad Data Input (GPDI93)                          |                 8 | R        | 00h           |
| 155Fh         | SIUL2 GPIO Pad Data Input (GPDI92)                          |                 8 | R        | 00h           |
| 1560h         | SIUL2 GPIO Pad Data Input (GPDI99)                          |                 8 | R        | 00h           |
| 1561h         | SIUL2 GPIO Pad Data Input (GPDI98)                          |                 8 | R        | 00h           |
| 1562h         | SIUL2 GPIO Pad Data Input (GPDI97)                          |                 8 | R        | 00h           |
| 1563h         | SIUL2 GPIO Pad Data Input (GPDI96)                          |                 8 | R        | 00h           |
| 1566h         | SIUL2 GPIO Pad Data Input (GPDI101)                         |                 8 | R        | 00h           |
| 1567h         | SIUL2 GPIO Pad Data Input (GPDI100)                         |                 8 | R        | 00h           |
| 1700h - 170Ah | SIUL2 Parallel GPIO Pad Data Out (PGPDO0 - PGPDO5) 1        |                16 | RW       | 0000h         |
| 170Eh         | SIUL2 Parallel GPIO Pad Data Out (PGPDO6)                   |                16 | RW       | 0000h         |
| 1740h - 174Ah | SIUL2 Parallel GPIO Pad Data In (PGPDI0 - PGPDI5) 1         |                16 | R        | 0000h         |
| 174Eh         | SIUL2 Parallel GPIO Pad Data In (PGPDI6)                    |                16 | R        | 0000h         |
| 1780h - 1794h | SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO0 - MPGPDO5) |                32 | W        | 0000_0000h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Offset   | Register                                          |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------------------|-------------------|----------|---------------|
| 1798h    | SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO6) |                32 | W        | 0000_0000h    |

## 16.3.2 SIUL2 MCU ID Register #1 (MIDR1)

## Offset

| Register   | Offset   |
|------------|----------|
| MIDR1      | 4h       |

## Function

This register holds identification information about the device.

| Bits   | 31                     | 30                     | 29                     | 28                     | 27                     | 26                     | 25                     | 24                     | 23                     | 22                     | 21                     | 20                     | 19         | 18         | 17         | 16         |
|--------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------|------------|------------|------------|
| R      | PRODUCT_LINE_LETTER    | PRODUCT_LINE_LETTER    | PRODUCT_LINE_LETTER    | PRODUCT_LINE_LETTER    | PRODUCT_LINE_LETTER    | PRODUCT_LINE_LETTER    | PART_NO                | PART_NO                | PART_NO                | PART_NO                | PART_NO                | PART_NO                | PART_NO    | PART_NO    | PART_NO    | PART_NO    |
| W      |                        |                        |                        |                        |                        |                        |                        |                        |                        |                        |                        |                        |            |            |            |            |
| Reset  | 0                      | 1                      | 0                      | 0                      | 1                      | 0                      | 0                      | 1                      | 1                      | 1                      | 0                      | 0                      | 1          | 0          | 1          | 0          |
| Bits   | 15                     | 14                     | 13                     | 12                     | 11                     | 10                     | 9                      | 8                      | 7                      | 6                      | 5                      | 4                      | 3          | 2          | 1          | 0          |
| R      | CC_REVISION MAJOR_MASK | CC_REVISION MAJOR_MASK | CC_REVISION MAJOR_MASK | CC_REVISION MAJOR_MASK | CC_REVISION MAJOR_MASK | CC_REVISION MAJOR_MASK | CC_REVISION MAJOR_MASK | CC_REVISION MAJOR_MASK | CC_REVISION MAJOR_MASK | CC_REVISION MAJOR_MASK | CC_REVISION MAJOR_MASK | CC_REVISION MAJOR_MASK | MINOR_MASK | MINOR_MASK | MINOR_MASK | MINOR_MASK |
| W      |                        |                        |                        |                        |                        |                        |                        |                        |                        |                        |                        |                        |            |            |            |            |
| Reset  | 0                      | 0                      | 0                      | 0                      | 0                      | 0                      | 0                      | 0                      | 0                      | 0                      | 0                      | 1                      | 0          | 0          | 0          | 0          |

<!-- image -->

## Fields

| Field                | Function                                                                                                                                                                      |
|----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26                | Product Line Letter                                                                                                                                                           |
| PRODUCT_LIN E_LETTER | Identified the ASCII character in MCU Part Number. This field specifies the part number suffix, and needs to be combined with MIDR1[PART_NO] to provide the full chip number. |

Table continues on the next page...

Table continued from the previous page...

| Field            | Function                                                                               |
|------------------|----------------------------------------------------------------------------------------|
|                  | This value is set at the factory and cannot be changed. All other values are reserved. |
| 25-16 PART_NO    | MCU Part Number                                                                        |
| 15-8 CC_REVISION | CC Revision Revision number of common base architecture.                               |
| 7-4 MAJOR_MASK   | Major Mask Revision 0000b - Rev 1.x 0001b - Rev 2.x                                    |
| 3-0 MINOR_MASK   | Minor Mask Revision 0000b - Rev x.0 0001b - Rev x.1                                    |

## 16.3.3 SIUL2 MCU ID Register #2 (MIDR2)

## Offset

| Register   | Offset   |
|------------|----------|
| MIDR2      | 8h       |

## Function

## Diagram

<!-- image -->

| Bits   | 31         | 30         | 29         | 28          | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|------------|------------|------------|-------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      | TECHNOLOGY | TECHNOLOGY | TECHNOLOGY | TEMPERATURE | TEMPERATURE     | TEMPERATURE     | PACKAGE         | PACKAGE         | PACKAGE         | PACKAGE         | PACKAGE         | PACKAGE         | FREQUENCY       | FREQUENCY       | FREQUENCY       | FREQUENCY       |
| W      |            |            |            |             |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0          | 1          | 0          | 1           | 0               | 0               | 0               | 1               | 0               | 1               | 0               | 0               | 1               | 0               | 1               | 0               |
| Bits   | 15         | 14         | 13         | 12          | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      | FLASH_CODE | FLASH_CODE | FLASH_DATA | FLASH_DATA  | FLASH_SIZE_DATA | FLASH_SIZE_DATA | FLASH_SIZE_DATA | FLASH_SIZE_DATA | FLASH_SIZE_CODE | FLASH_SIZE_CODE | FLASH_SIZE_CODE | FLASH_SIZE_CODE | FLASH_SIZE_CODE | FLASH_SIZE_CODE | FLASH_SIZE_CODE | FLASH_SIZE_CODE |
| W      |            |            |            |             |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0          | 0          | 0          | 0           | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## NOTE

This register supports only 32-bit accesses. Byte and half-word accesses are not supported.

System Integration Unit Lite2 (SIUL2)

## Fields

| Field              | Function                                                                                                                                                                                                                                                                                            |
|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 TECHNOLOGY   | Technology Identifies the silicon technology. 000b - C55FC 001b - C40EFS3                                                                                                                                                                                                                           |
| 28-26 TEMPERATUR E | Temperature Identifies the ambient temperature range. 000b - C = 85C 010b - V = 105C 100b - M = 125C                                                                                                                                                                                                |
| 25-20 PACKAGE      | Package This field can by read by software to determine the package type that is used for the particular device:                                                                                                                                                                                    |
| 19-16 FREQUENCY    | Frequency Identifies maximum core frequency. Qualified by Product Line Letter to provide wider range of frequencies. 0001b - 64 MHz 0010b - 80 MHz 0011b - 120 MHz 0100b - 160 MHz 0101b - 240 MHz 0110b - 320 MHz 0111b - 340 MHz 1000b - 400 MHz 1001b - 600 MHz 1010b - 800 MHz 1011b - 1000 MHz |
| 15-14 FLASH_CODE   | Flash Code Identifies the location of Code Flash, if any, within the package. 00b - None 01b - SiP 10b - Monolithic                                                                                                                                                                                 |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Field                 | Function                                                                                                                                                                                                                                                                                                                 |
|-----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-12 FLASH_DATA      | Flash Data Identifies the location of Data Flash, if any, within the package. 00b - None 01b - AE 10b - Monolithic 11b - Configurable within Code Flash                                                                                                                                                                  |
| 11-8 FLASH_SIZE_D ATA | Flash Size Data Identifies the Flash (EE) memory size. 0000b - 0KB 0001b - 128KB 0010b - 256KB 0011b - 384KB 0100b - 512KB 0101b - 640KB 0110b - 768KB 0111b - 896KB 1000b - 1024KB 1001b - 1152KB 1010b - 1280KB 1011b - 1408KB 1100b - 1536KB 1101b - 1664KB 1110b - 1792KB                                            |
| 7-0 FLASH_SIZE_C ODE  | Flash Size Code Identifies the Flash (code) memory size. Upper 6-Bit field defines Major size, Lower 2 bits define 0.25 MB intervals up to 32 MB, then 0.5 MB intervals up to 64 MB, then 4MB intervals. 0000_0000b - None 0000_0001b - 256kB 0000_0010b - 512kB 0000_0011b - 768kB 0000_0100b - 1MB 0000_0101b - 1.25MB |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0000_0110b - 1.50MB 0000_0111b - 1.75MB 0000_1000b - 2.00MB 0000_1100b - 3.00MB 0001_0000b - 4.00MB 0010_0000b - 8.00MB 0100_0000b - 16.00MB 1000_0000b - 32.00MB 1000_0100b - 34.00MB 1000_1000b - 36.00MB 1100_0000b - 64.00MB 1100_0100b - 80.00MB 1100_1000b - 96.00MB 1111_0100b - 272.00MB 1111_0101b - 280MB 1111_0110b - 300MB 1111_0111b - 320MB 1111_1000b - 360MB 1111_1001b - 400MB 1111_1010b - Reserved 1111_1011b - 512MB 1111_1111b - Reserved |

## 16.3.4 SIUL2 DMA/Interrupt Status Flag 0 (DISR0)

## Offset

| Register   | Offset   |
|------------|----------|
| DISR0      | 10h      |

## Function

Contains flag bits that record an event on the external IRQ pins. When an event as defined in IREER0 and IFEER0 occurs, the corresponding flag bit is set. The IRQ flag bit is set regardless of the state of the corresponding DIRER0[EIREn] bit. The IRQ flag bit remains set until you clear it or is cleared by servicing of a DMA request. The IRQ flag bits are cleared by writing a 1 to the bits. A write of 0 has no effect.

This register supports 8-, 16-, and 32-bit accesses.

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27    | 26    | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11    | 10    | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | EIF11 | EIF10 | EIF9 | EIF8 | EIF7 | EIF6 | EIF5 | EIF4 | EIF3 | EIF2 | EIF1 | EIF0 |
| W      |      |      |      |      | W1C   | W1C   | W1C  | W1C  | W1C  | W1C  | W1C  | W1C  | W1C  | W1C  | W1C  | W1C  |
| Reset  | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function   |
|---------|------------|
| 31 -    | Reserved   |
| 30 -    | Reserved   |
| 29 -    | Reserved   |
| 28 -    | Reserved   |
| 27 -    | Reserved   |
| 26 -    | Reserved   |
| 25 -    | Reserved   |
| 24 -    | Reserved   |
| 23 -    | Reserved   |
| 22 -    | Reserved   |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                       |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 21 -     | Reserved                                                                                                                                                                                                                                                                       |
| 20 -     | Reserved                                                                                                                                                                                                                                                                       |
| 19 -     | Reserved                                                                                                                                                                                                                                                                       |
| 18 -     | Reserved                                                                                                                                                                                                                                                                       |
| 17 -     | Reserved                                                                                                                                                                                                                                                                       |
| 16 -     | Reserved                                                                                                                                                                                                                                                                       |
| 15 -     | Reserved                                                                                                                                                                                                                                                                       |
| 14 -     | Reserved                                                                                                                                                                                                                                                                       |
| 13 -     | Reserved                                                                                                                                                                                                                                                                       |
| 12 -     | Reserved                                                                                                                                                                                                                                                                       |
| 11 EIF11 | External Interrupt Status Flag 11 If enabled (DIRERR11 = 1) causes an interrupt. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER11 and IFEER11 has occurred. |
| 10 EIF10 | External Interrupt Status Flag 10 If enabled (DIRERR10 = 1) causes an interrupt. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER10 and IFEER10 has occurred. |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                   |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 9 EIF9  | External Interrupt Status Flag 9 If enabled (DIRERR9 = 1) causes an interrupt. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER9 and IFEER9 has occurred. |
| 8 EIF8  | External Interrupt Status Flag 8 If enabled (DIRERR8 = 1) causes an interrupt. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER8 and IFEER8 has occurred. |
| 7 EIF7  | External Interrupt Status Flag 7 If enabled (DIRERR7 = 1) causes an interrupt. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER7 and IFEER7 has occurred. |
| 6 EIF6  | External Interrupt Status Flag 6 If enabled (DIRERR6 = 1) causes an interrupt. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER6 and IFEER6 has occurred. |
| 5 EIF5  | External Interrupt Status Flag 5 If enabled (DIRERR5 = 1) causes an interrupt. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER5 and IFEER5 has occurred. |
| 4 EIF4  | External Interrupt Status Flag 4 If enabled (DIRERR4 = 1) causes an interrupt. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER4 and IFEER4 has occurred. |
| 3       | External Interrupt Status Flag 3 If enabled (DIRERR3 = 1) causes an interrupt.                                                                                                                                                                                             |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                   |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| EIF3    | This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER3 and IFEER3 has occurred.                                                                                |
| 2 EIF2  | External Interrupt Status Flag 2 If enabled (DIRERR2 = 1) causes an interrupt. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER2 and IFEER2 has occurred. |
| 1 EIF1  | External Interrupt Status Flag 1 If enabled (DIRERR1 = 1) causes an interrupt. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER1 and IFEER1 has occurred. |
| 0 EIF0  | External Interrupt Status Flag 0 If enabled (DIRERR0 = 1) causes an interrupt. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER0 and IFEER0 has occurred. |

## 16.3.5 SIUL2 DMA/Interrupt Request Enable 0 (DIRER0)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRER0     | 18h      |

## Function

Enables the assertion of DMA or interrupt request to the interrupt controller if the corresponding DISR0[EIFn] bit is set. The type of request is determined by the corresponding DIRSR0[DIRSRn] bit.

This register supports 8-, 16-, and 32-bit accesses.

## NOTE

Once DIRSR0 selects a DMA request, you cannot enable or disable it.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27      | 26      | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|------|------|------|------|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | 0    | 0    | 0    | 0    | 0       | 0       | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| W      |      |      |      |      |         |         |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0    | 0    | 0    | 0    | 0       | 0       | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11      | 10      | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R W    | 0    | 0    | 0    | 0    | EIRE1 1 | EIRE1 0 | EIRE9 | EIRE8 | EIRE7 | EIRE6 | EIRE5 | EIRE4 | EIRE3 | EIRE2 | EIRE1 | EIRE0 |
| Reset  | 0    | 0    | 0    | 0    | 0       | 0       | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field   | Function   |
|---------|------------|
| 31 -    | Reserved   |
| 30 -    | Reserved   |
| 29 -    | Reserved   |
| 28 -    | Reserved   |
| 27 -    | Reserved   |
| 26 -    | Reserved   |
| 25 -    | Reserved   |
| 24 -    | Reserved   |
| 23 -    | Reserved   |
| 22 -    | Reserved   |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field     | Function                                                                                                                        |
|-----------|---------------------------------------------------------------------------------------------------------------------------------|
| 21 -      | Reserved                                                                                                                        |
| 20 -      | Reserved                                                                                                                        |
| 19 -      | Reserved                                                                                                                        |
| 18 -      | Reserved                                                                                                                        |
| 17 -      | Reserved                                                                                                                        |
| 16 -      | Reserved                                                                                                                        |
| 15 -      | Reserved                                                                                                                        |
| 14 -      | Reserved                                                                                                                        |
| 13 -      | Reserved                                                                                                                        |
| 12 -      | Reserved                                                                                                                        |
| 11 EIRE11 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 10 EIRE10 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 9         | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin.                            |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                        |
|---------|---------------------------------------------------------------------------------------------------------------------------------|
| EIRE9   | 0b - Disabled 1b - Enabled                                                                                                      |
| 8 EIRE8 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 7 EIRE7 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 6 EIRE6 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 5 EIRE5 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 4 EIRE4 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 3 EIRE3 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 2 EIRE2 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 1       | External Interrupt Request Enable                                                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                        |
|---------|---------------------------------------------------------------------------------------------------------------------------------|
| EIRE1   | Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled                                   |
| 0 EIRE0 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |

## 16.3.6 SIUL2 DMA/Interrupt Request Select 0 (DIRSR0)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRSR0     | 20h      |

## Function

Selects between the DMA or interrupt request. The DIRSR0[DIRSRn] bit determines whether DMA or an interrupt request asserts the corresponding DISR0[EIFn] bit.

This register supports 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27    | 26    | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|------|------|------|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| W      |      |      |      |      |       |       |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11    | 10    | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R      | 0    | 0    | 0    | 0    | DIRSR | DIRSR | DIRSR | DIRSR | DIRSR | DIRSR | DIRSR | DIRSR | DIRSR | DIRSR | DIRSR | DIRSR |
| W      |      |      |      |      | 11    | 10    | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| Reset  | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

|   Field | Function   |
|---------|------------|
|      31 | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 30 -    | Reserved   |
| 29 -    | Reserved   |
| 28 -    | Reserved   |
| 27 -    | Reserved   |
| 26 -    | Reserved   |
| 25 -    | Reserved   |
| 24 -    | Reserved   |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21 -    | Reserved   |
| 20 -    | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17 -    | Reserved   |
| 16      | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                           |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -          |                                                                                                                                                                                                    |
| 15 -       | Reserved                                                                                                                                                                                           |
| 14 -       | Reserved                                                                                                                                                                                           |
| 13 -       | Reserved                                                                                                                                                                                           |
| 12 -       | Reserved                                                                                                                                                                                           |
| 11 DIRSR11 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - Reserved |
| 10 DIRSR10 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - Reserved |
| 9 DIRSR9   | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - Reserved |
| 8 DIRSR8   | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - Reserved |
| 7 DIRSR7   | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin.                                      |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                           |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - Interrupt request 1b - Reserved                                                                                                                                                               |
| 6 DIRSR6 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - Reserved |
| 5 DIRSR5 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - Reserved |
| 4 DIRSR4 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - Reserved |
| 3 DIRSR3 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - Reserved |
| 2 DIRSR2 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - Reserved |
| 1 DIRSR1 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - Reserved |
| 0        | DMA/Interrupt Request Select Register                                                                                                                                                              |

Table continues on the next page...

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27      | 26      | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|------|------|------|------|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | 0    | 0    | 0    | 0    | 0       | 0       | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| W      |      |      |      |      |         |         |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0    | 0    | 0    | 0    | 0       | 0       | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11      | 10      | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R W    | 0    | 0    | 0    | 0    | IREE1 1 | IREE1 0 | IREE9 | IREE8 | IREE7 | IREE6 | IREE5 | IREE4 | IREE3 | IREE2 | IREE1 | IREE0 |
| Reset  | 0    | 0    | 0    | 0    | 0       | 0       | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field   | Function   |
|---------|------------|
| 31      | Reserved   |
| -       |            |
| 30      | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DIRSR0  | Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - Reserved |

## 16.3.7 SIUL2 Interrupt Rising-Edge Event Enable 0 (IREER0)

## Offset

| Register   | Offset   |
|------------|----------|
| IREER0     | 28h      |

## Function

Enables the rising-edge triggered events on the corresponding interrupt pads.

This register supports 8-, 16-, and 32-bit accesses.

## NOTE

If both the IREE and IFEE bits are cleared for the same interrupt source, the interrupt status flag for the corresponding external interrupt will never be set.

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 29 -    | Reserved   |
| 28 -    | Reserved   |
| 27 -    | Reserved   |
| 26 -    | Reserved   |
| 25 -    | Reserved   |
| 24 -    | Reserved   |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21 -    | Reserved   |
| 20 -    | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17 -    | Reserved   |
| 16 -    | Reserved   |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field     | Function                                                                   |
|-----------|----------------------------------------------------------------------------|
| 15 -      | Reserved                                                                   |
| 14 -      | Reserved                                                                   |
| 13 -      | Reserved                                                                   |
| 12 -      | Reserved                                                                   |
| 11 IREE11 | Enables rising-edge events to set DISR0[EIF11]. 0b - Disabled 1b - Enabled |
| 10 IREE10 | Enables rising-edge events to set DISR0[EIF10]. 0b - Disabled 1b - Enabled |
| 9 IREE9   | Enables rising-edge events to set DISR0[EIF9]. 0b - Disabled 1b - Enabled  |
| 8 IREE8   | Enables rising-edge events to set DISR0[EIF8]. 0b - Disabled 1b - Enabled  |
| 7 IREE7   | Enables rising-edge events to set DISR0[EIF7]. 0b - Disabled 1b - Enabled  |
| 6 IREE6   | Enables rising-edge events to set DISR0[EIF6]. 0b - Disabled 1b - Enabled  |
| 5 IREE5   | Enables rising-edge events to set DISR0[EIF5]. 0b - Disabled 1b - Enabled  |
| 4 IREE4   | Enables rising-edge events to set DISR0[EIF4].                             |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                  |
|---------|---------------------------------------------------------------------------|
|         | 0b - Disabled 1b - Enabled                                                |
| 3 IREE3 | Enables rising-edge events to set DISR0[EIF3]. 0b - Disabled 1b - Enabled |
| 2 IREE2 | Enables rising-edge events to set DISR0[EIF2]. 0b - Disabled 1b - Enabled |
| 1 IREE1 | Enables rising-edge events to set DISR0[EIF1]. 0b - Disabled 1b - Enabled |
| 0 IREE0 | Enables rising-edge events to set DISR0[EIF0]. 0b - Disabled 1b - Enabled |

## 16.3.8 SIUL2 Interrupt Falling-Edge Event Enable 0 (IFEER0)

## Offset

| Register   | Offset   |
|------------|----------|
| IFEER0     | 30h      |

## Function

Enables falling-edge triggered events on the corresponding interrupt pads.

This register supports 8-, 16-, and 32-bit accesses.

## NOTE

If both the IREE and IFEE bits are cleared for the same interrupt source, the interrupt status flag for the corresponding external interrupt will never be set.

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27      | 26      | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|------|------|------|------|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | 0    | 0    | 0    | 0    | 0       | 0       | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| W      |      |      |      |      |         |         |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0    | 0    | 0    | 0    | 0       | 0       | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11      | 10      | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R W    | 0    | 0    | 0    | 0    | IFEE1 1 | IFEE1 0 | IFEE9 | IFEE8 | IFEE7 | IFEE6 | IFEE5 | IFEE4 | IFEE3 | IFEE2 | IFEE1 | IFEE0 |
| Reset  | 0    | 0    | 0    | 0    | 0       | 0       | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field   | Function   |
|---------|------------|
| 31 -    | Reserved   |
| 30 -    | Reserved   |
| 29 -    | Reserved   |
| 28 -    | Reserved   |
| 27 -    | Reserved   |
| 26 -    | Reserved   |
| 25 -    | Reserved   |
| 24 -    | Reserved   |
| 23 -    | Reserved   |
| 22 -    | Reserved   |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field     | Function                                                                    |
|-----------|-----------------------------------------------------------------------------|
| 21 -      | Reserved                                                                    |
| 20 -      | Reserved                                                                    |
| 19 -      | Reserved                                                                    |
| 18 -      | Reserved                                                                    |
| 17 -      | Reserved                                                                    |
| 16 -      | Reserved                                                                    |
| 15 -      | Reserved                                                                    |
| 14 -      | Reserved                                                                    |
| 13 -      | Reserved                                                                    |
| 12 -      | Reserved                                                                    |
| 11 IFEE11 | Enables falling-edge events to set DISR0[EIF11]. 0b - Disabled 1b - Enabled |
| 10 IFEE10 | Enables falling-edge events to set DISR0[EIF10]. 0b - Disabled 1b - Enabled |
| 9 IFEE9   | Enables falling-edge events to set DISR0[EIF9]. 0b - Disabled 1b - Enabled  |
| 8         | Enables falling-edge events to set DISR0[EIF8].                             |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                   |
|---------|----------------------------------------------------------------------------|
| IFEE8   | 0b - Disabled 1b - Enabled                                                 |
| 7 IFEE7 | Enables falling-edge events to set DISR0[EIF7]. 0b - Disabled 1b - Enabled |
| 6 IFEE6 | Enables falling-edge events to set DISR0[EIF6]. 0b - Disabled 1b - Enabled |
| 5 IFEE5 | Enables falling-edge events to set DISR0[EIF5]. 0b - Disabled 1b - Enabled |
| 4 IFEE4 | Enables falling-edge events to set DISR0[EIF4]. 0b - Disabled 1b - Enabled |
| 3 IFEE3 | Enables falling-edge events to set DISR0[EIF3]. 0b - Disabled 1b - Enabled |
| 2 IFEE2 | Enables falling-edge events to set DISR0[EIF2]. 0b - Disabled 1b - Enabled |
| 1 IFEE1 | Enables falling-edge events to set DISR0[EIF1]. 0b - Disabled 1b - Enabled |
| 0 IFEE0 | Enables falling-edge events to set DISR0[EIF0]. 0b - Disabled 1b - Enabled |

## 16.3.9 SIUL2 Interrupt Filter Enable 0 (IFER0)

## Offset

| Register   | Offset   |
|------------|----------|
| IFER0      | 38h      |

## Function

Enables a digital filter counter on the corresponding interrupt pads to filter out glitches on the inputs.

This register supports 8-, 16-, and 32-bit accesses.

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27    | 26    | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |       |       |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11    | 10    | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    | 0    | 0    | 0    | 0    | IFE11 | IFE10 | IFE9 | IFE8 | IFE7 | IFE6 | IFE5 | IFE4 | IFE3 | IFE2 | IFE1 | IFE0 |
| Reset  | 0    | 0    | 0    | 0    | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function   |
|---------|------------|
| 31 -    | Reserved   |
| 30 -    | Reserved   |
| 29 -    | Reserved   |
| 28 -    | Reserved   |
| 27 -    | Reserved   |
| 26 -    | Reserved   |
| 25 -    | Reserved   |
| 24 -    | Reserved   |
| 23      | Reserved   |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field    | Function                                                                             |
|----------|--------------------------------------------------------------------------------------|
| -        |                                                                                      |
| 22 -     | Reserved                                                                             |
| 21 -     | Reserved                                                                             |
| 20 -     | Reserved                                                                             |
| 19 -     | Reserved                                                                             |
| 18 -     | Reserved                                                                             |
| 17 -     | Reserved                                                                             |
| 16 -     | Reserved                                                                             |
| 15 -     | Reserved                                                                             |
| 14 -     | Reserved                                                                             |
| 13 -     | Reserved                                                                             |
| 12 -     | Reserved                                                                             |
| 11 IFE11 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 10 IFE10 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                             |
|---------|--------------------------------------------------------------------------------------|
| 9 IFE9  | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 8 IFE8  | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 7 IFE7  | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 6 IFE6  | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 5 IFE5  | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 4 IFE4  | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 3 IFE3  | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 2 IFE2  | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 1 IFE1  | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 0 IFE0  | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |

## 16.3.10 SIUL2 Interrupt Filter Maximum Counter (IFMCR0 - IFMCR11)

## Offset

For a = 0 to 11:

| Register   | Offset         |
|------------|----------------|
| IFMCRa     | 40h + (a × 4h) |

## Function

Configure the filter counter associated with each digital glitch filter.

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-4 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 3-0 MAXCNT | Maximum Interrupt Filter Counter setting MAXCNT can be 0d to 15d. • A value of 0d, 1d, or 2d sets the filter as an all pass filter. • A value of 3d to 15d sets the filter period to TCK × MAXCNT + n × TCK, where: - n is 1, 2, 3, or 4. - TCK is the prescaled filter clock period, which is the IRC clock prescaled to the IFCP value specified in IFCPR. n accounts for the uncertainty factor in filter period calculation. |

System Integration Unit Lite2 (SIUL2)

## 16.3.11 SIUL2 Interrupt Filter Clock Prescaler (IFCPR)

## Offset

| Register   | Offset   |
|------------|----------|
| IFCPR      | C0h      |

## Function

Configures the clock prescaler which selects the clock for all digital filters. A prescaler is applied to the input clock to SIUL2, which is the peripheral clock counter in the SIUL2.

<!-- image -->

## Fields

| Field   | Function                                                                                                                  |
|---------|---------------------------------------------------------------------------------------------------------------------------|
| 31-4 -  | Reserved                                                                                                                  |
| 3-0     | Interrupt Filter Clock Prescaler setting                                                                                  |
| IFCP    | Prescaled Filter Clock period is T IRC × (IFCP + 1), where: • T IRC is the internal oscillator period. • IFCP is 0 to 15. |

## 16.3.12 SIUL2 Multiplexed Signal Configuration Register (MSCR0 - MSCR101)

## Offset

For a = 0 to 101:

System Integration Unit Lite2 (SIUL2)

System Integration Unit Lite2 (SIUL2)

| Register   | Offset          |
|------------|-----------------|
| MSCRa      | 240h + (a × 4h) |

## Function

Select the source signal connected to the register's associated destination, which is a chip output pin or a chip pin that can be configured as an output.

MSCRn also specifies the electrical properties of the associated pin.

<!-- image -->

For chip-pin MSCR assignments and pin types, see the IOMUX file attached to this document.

## NOTE

- MSCRn registers support only 32-bit accesses. Byte and half-word write accesses are not supported.
- MSCRn registers must be configured only during application initialization and must not be modified during application runtime.
- Accessing a reserved MSCRn register generates a transfer error.
- These registers are a part of SIUL memory map but physical implementation of these register is a part of IOMUX RTL.
- SIUL2 interprets accesses to MSCRn at module level.

## Diagram

<!-- image -->

Reset

## Register reset values

| Register      | Reset value   |
|---------------|---------------|
| MSCR0         | 0009_3000h    |
| MSCR1         | 0001_0021h    |
| MSCR2-MSCR4   | 0009_2000h    |
| MSCR5         | 0009_3021h    |
| MSCR6-MSCR101 | 0001_0000h    |

## Fields

| Field   | Function                                                                                                                                                                |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-22 - | Reserved                                                                                                                                                                |
| 21 OBE  | GPIO Output Buffer Enable Applies only to digital pins. Otherwise this bit is reserved. 0b - Output driver disabled 1b - Output driver enabled                          |
| 20 ODE  | Open Drain Enable To enable open drain both OBE and ODE bits need to be set. NOTE 0b - Open drain function disabled 1b - Open drain function enabled when OBE is also 1 |
| 19 IBE  | Input Buffer Enable Used only when the associated destination is a chip pin. Enables the associated pin's input buffer.                                                 |

Table continues on the next page...

See Register reset values.

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 18-17 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 16-14 SRE | Has no function. Slew Rate Control • For "3.3 V/1.8 V" FAST pads: - 000b: Fmax= 208 MHz (at 1.8V), 166 MHz (at 3.3V) - 001b: Reserved - 010b: Reserved - 011b: Reserved - 100b: Fmax=166 MHz (at 1.8V), 150 MHz (at 3.3V) - 101b: Fmax=150 MHz (at 1.8V), 133 MHz (at 3.3V) - 110b: Fmax=133 MHz(at 1.8V), 100 MHz (at 3.3V) - 111b, Fmax=100 MHz (at 1.8V), 83 MHz (at 3.3V) Rout increases with each SRE setting. NOTE • For "1.8 V" GPIO pads: - 000b: Fmax=208 MHz - 001b: Reserved - 010b: Reserved - 011b: Reserved - 100b: Fmax=150 MHz - 101b: Fmax=133 MHz - 110b: Fmax=100 MHz - 111b: Fmax=50 MHz Rout is fixed NOTE • For "3.3 V" GPIO pads: - 000b: Reserved |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | - 011b: Reserved - 100b: Fmax=50 MHz - 101b: Fmax=50 MHz - 110b: Fmax=50 MHz - 111b: Fmax=1 MHz Rout increases with each SRE setting. NOTE                                                                                                                                              |
| 13 PUE  | Pull Enable Enables the pull function. Used only when the associated destination is a chip pin. 0b - Disabled 1b - Enabled                                                                                                                                                              |
| 12 PUS  | Pull Select Determines whether the pull function is a pullup or pulldown when the pull function is enabled by the PUE field. Used only when the associated destination is a chip pin. 0b - Pulldown 1b - Pullup                                                                         |
| 11 -    | Reserved Has no function.                                                                                                                                                                                                                                                               |
| 10 -    | Reserved                                                                                                                                                                                                                                                                                |
| 9-6 -   | Reserved                                                                                                                                                                                                                                                                                |
| 5 SMC   | Safe Mode Control Used only when the associated destination is a chip pin. Specifies whether the chip disables the pin's output buffer when FCCU enters in Fault state. 0b - Disable (The output buffer returns to its previous state when FCCU leaves Fault state.) 1b - Don't disable |
| 4-3 -   | Reserved                                                                                                                                                                                                                                                                                |
| 2-0 SSS | Source Signal Select Selects a function for the pad. Refer to "SSS" column of the 'IO Signal Table' tab of the IOMUX spreadsheet attachment.                                                                                                                                            |

## 16.3.13 SIUL2 Input Multiplexed Signal Configuration (IMCR0 - IMCR83)

## Offset

| Register   | Offset   |
|------------|----------|
| IMCR0      | A40h     |
| IMCR1      | A44h     |
| IMCR3      | A4Ch     |
| IMCR4      | A50h     |
| IMCR5      | A54h     |
| IMCR6      | A58h     |
| IMCR7      | A5Ch     |
| IMCR8      | A60h     |
| IMCR9      | A64h     |
| IMCR10     | A68h     |
| IMCR11     | A6Ch     |
| IMCR12     | A70h     |
| IMCR13     | A74h     |
| IMCR14     | A78h     |
| IMCR15     | A7Ch     |
| IMCR16     | A80h     |
| IMCR17     | A84h     |
| IMCR18     | A88h     |
| IMCR19     | A8Ch     |
| IMCR20     | A90h     |
| IMCR21     | A94h     |
| IMCR22     | A98h     |
| IMCR23     | A9Ch     |
| IMCR24     | AA0h     |
| IMCR25     | AA4h     |
| IMCR26     | AA8h     |
| IMCR27     | AACh     |
| IMCR28     | AB0h     |
| IMCR29     | AB4h     |
| IMCR30     | AB8h     |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| IMCR31     | ABCh     |
| IMCR32     | AC0h     |
| IMCR33     | AC4h     |
| IMCR34     | AC8h     |
| IMCR35     | ACCh     |
| IMCR36     | AD0h     |
| IMCR37     | AD4h     |
| IMCR38     | AD8h     |
| IMCR39     | ADCh     |
| IMCR40     | AE0h     |
| IMCR41     | AE4h     |
| IMCR42     | AE8h     |
| IMCR43     | AECh     |
| IMCR44     | AF0h     |
| IMCR45     | AF4h     |
| IMCR46     | AF8h     |
| IMCR47     | AFCh     |
| IMCR48     | B00h     |
| IMCR49     | B04h     |
| IMCR50     | B08h     |
| IMCR51     | B0Ch     |
| IMCR52     | B10h     |
| IMCR53     | B14h     |
| IMCR54     | B18h     |
| IMCR55     | B1Ch     |
| IMCR56     | B20h     |
| IMCR57     | B24h     |
| IMCR58     | B28h     |
| IMCR59     | B2Ch     |
| IMCR60     | B30h     |
| IMCR61     | B34h     |
| IMCR68     | B50h     |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| IMCR69     | B54h     |
| IMCR70     | B58h     |
| IMCR71     | B5Ch     |
| IMCR72     | B60h     |
| IMCR73     | B64h     |
| IMCR74     | B68h     |
| IMCR75     | B6Ch     |
| IMCR76     | B70h     |
| IMCR77     | B74h     |
| IMCR78     | B78h     |
| IMCR79     | B7Ch     |
| IMCR80     | B80h     |
| IMCR81     | B84h     |
| IMCR82     | B88h     |
| IMCR83     | B8Ch     |

## Function

Select the source signal connected to the register's associated destination, which is an internal module port that is an input port or can be configured as an input.

<!-- image -->

For IMCR assignments and field values, see the IOMUX file attached to this document.

System Integration Unit Lite2 (SIUL2)

## NOTE

- IMCRn registers support only 32-bit accesses. Byte and half-word write accesses are not supported.
- IMCRn registers must be configured only during application initialization and must not be modified during application runtime.
- Accessing a reserved IMCRn register generates a transfer error.
- These registers are a part of SIUL memory map but physical implementation of these register is a part of IOMUX RTL.
- SIUL2 interprets accesses to MSCRn at module level.

<!-- image -->

## Fields

| Field   | Function                                                                           |
|---------|------------------------------------------------------------------------------------|
| 31-3    | Reserved                                                                           |
| -       |                                                                                    |
| 2-0     | Source Signal Select                                                               |
| SSS     | Selects which source signal is connected to the associated destination (chip pin). |

## 16.3.14 SIUL2 GPIO Pad Data Output (GPDO0 - GPDO101)

## Offset

For n = 0 to 101:

| Register   | Offset                          |
|------------|---------------------------------|
| GPDOn      | 1300h + (n + 3 - 2 × (n mod 4)) |

## Function

Each GPDOn register sets or clears a single GPIO pad with a byte access.

These registers support 8-, 16-, and 32-bit accesses.

System Integration Unit Lite2 (SIUL2)

## Diagram

<!-- image -->

| Bits   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0     |
|--------|-----|-----|-----|-----|-----|-----|-----|-------|
| R      |     |     |     | 0   |     |     |     | PDO_n |
| W      |     |     |     |     |     |     |     |       |
| Reset  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0     |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                         |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-1     | Reserved                                                                                                                                                                                                                                                                                         |
| 0 PDO_n | Pad Data Out Stores the data to be driven out on the external GPIO pad controlled by this register when the pad is configured as an output. PDO_ n represents PDO[ n ], where n is the instance of the register. 0b - Pad Data Out Low. Logic low value 1b - Pad Data Out High. Logic high value |

## 16.3.15 SIUL2 GPIO Pad Data Input (GPDI0 - GPDI101)

## Offset

For n = 0 to 101:

| Register   | Offset                          |
|------------|---------------------------------|
| GPDIn      | 1500h + (n + 3 - 2 × (n mod 4)) |

## Function

Each GPDIn register reads the GPIO pad data with a byte access.

These registers support 8-, 16-, and 32-bit accesses.

System Integration Unit Lite2 (SIUL2)

## Diagram

<!-- image -->

## Register reset values

| Register        | Reset value            |
|-----------------|------------------------|
| GPDI0           | 01h                    |
| GPDI1-GPDI4     | 00h                    |
| GPDI5           | 01h                    |
| GPDI6-GPDI101   | 00h                    |
| GPDI102-GPDI103 | Register not supported |

## Fields

| Field   | Function                                                                                                                                                                                                                    |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-1     | Reserved                                                                                                                                                                                                                    |
| 0 PDI_n | Pad Data In Stores the value of the external GPIO pad associated with this register. PDI_ n represents PDI[ n ], where n is the instance of the register. 0b - Pad Data In Low. Logic low 1b - Pad Data In High. Logic high |

## 16.3.16 SIUL2 Parallel GPIO Pad Data Out (PGPDO0 - PGPDO5)

## Offset

| Register   | Offset   |
|------------|----------|
| PGPDO1     | 1700h    |
| PGPDO0     | 1702h    |
| PGPDO3     | 1704h    |
| PGPDO2     | 1706h    |
| PGPDO5     | 1708h    |
| PGPDO4     | 170Ah    |

System Integration Unit Lite2 (SIUL2)

## Function

Each PGPDOn register sets or clears the respective pads of the chip.

PGPDOn registers can set the values of all output pins assigned to a chip port with a single 16-bit register write, while the GPDOn registers set the value on a specific pin with byte writes.

Each bit writes or reads the data register that stores the value to be driven on the pad in output mode. Access to this register location is coherent with access to the bit-wise GPDOn.

For a given PGPDOx[PPDOy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDOn[PDO\_n] bit:

PGPDOx[PPDOy] = GPDO(x × 16) + (15 - y)[PDO\_(x × 16) + (15 - y)]

Some examples of the mapping:

- PGPDO0[PPDO15] = GPDO0[PDO\_0]
- PGPDO2[PPDO15] = GPDO32[PDO\_32]
- PGPDO31[PPDO0] = GPDO511[PDO\_511]

PGPDOn registers access the same physical resource as the PDO and MPGPDO address locations.

These registers support 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                |
|-----------|---------------------------------------------------------|
| 15 PPDO15 | Parallel Pad Data Out 15 0b - Logic low 1b - Logic high |
| 14 PPDO14 | Parallel Pad Data Out 14 0b - Logic low 1b - Logic high |
| 13 PPDO13 | Parallel Pad Data Out 13 0b - Logic low 1b - Logic high |
| 12 PPDO12 | Parallel Pad Data Out 12 0b - Logic low 1b - Logic high |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field     | Function                                                |
|-----------|---------------------------------------------------------|
| 11 PPDO11 | Parallel Pad Data Out 11 0b - Logic low 1b - Logic high |
| 10 PPDO10 | Parallel Pad Data Out 10 0b - Logic low 1b - Logic high |
| 9 PPDO9   | Parallel Pad Data Out 9 0b - Logic low 1b - Logic high  |
| 8 PPDO8   | Parallel Pad Data Out 8 0b - Logic low 1b - Logic high  |
| 7 PPDO7   | Parallel Pad Data Out 7 0b - Logic low 1b - Logic high  |
| 6 PPDO6   | Parallel Pad Data Out 6 0b - Logic low 1b - Logic high  |
| 5 PPDO5   | Parallel Pad Data Out 5 0b - Logic low 1b - Logic high  |
| 4 PPDO4   | Parallel Pad Data Out 4 0b - Logic low 1b - Logic high  |
| 3 PPDO3   | Parallel Pad Data Out 3 0b - Logic low 1b - Logic high  |
| 2 PPDO2   | Parallel Pad Data Out 2 0b - Logic low 1b - Logic high  |
| 1 PPDO1   | Parallel Pad Data Out 1                                 |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                               |
|---------|--------------------------------------------------------|
|         | 0b - Logic low 1b - Logic high                         |
| 0 PPDO0 | Parallel Pad Data Out 0 0b - Logic low 1b - Logic high |

## 16.3.17 SIUL2 Parallel GPIO Pad Data Out (PGPDO6)

## Offset

| Register   | Offset   |
|------------|----------|
| PGPDO6     | 170Eh    |

## Function

Each PGPDOn register sets or clears the respective pads of the chip.

PGPDOn registers can set the values of all output pins assigned to a chip port with a single 16-bit register write, while the GPDOn registers set the value on a specific pin with byte writes.

Each bit writes or reads the data register that stores the value to be driven on the pad in output mode. Access to this register location is coherent with access to the bit-wise GPDOn.

For a given PGPDOx[PPDOy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDOn[PDO\_n] bit:

PGPDOx[PPDOy] = GPDO(x × 16) + (15 - y)[PDO\_(x × 16) + (15 - y)]

Some examples of the mapping:

- PGPDO0[PPDO15] = GPDO0[PDO\_0]
- PGPDO2[PPDO15] = GPDO32[PDO\_32]
- PGPDO31[PPDO0] = GPDO511[PDO\_511]

PGPDOn registers access the same physical resource as the PDO and MPGPDO address locations.

These registers support 8-, 16-, and 32-bit accesses.

System Integration Unit Lite2 (SIUL2)

## Diagram

| Bits   | 15   | 14      | 13      | 12      | 11      | 10      | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|--------|------|---------|---------|---------|---------|---------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| R      | PPDO | PPDO 14 | PPDO 13 | PPDO 12 | PPDO 11 | PPDO 10 | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| W      | 15   | 0       | 0       | 0       | 0       | 0       |     |     |     |     |     |     |     |     |     |     |
| Reset  | 0    |         |         |         |         |         | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

## Fields

| Field     | Function                                                |
|-----------|---------------------------------------------------------|
| 15 PPDO15 | Parallel Pad Data Out 15 0b - Logic low 1b - Logic high |
| 14 PPDO14 | Parallel Pad Data Out 14 0b - Logic low 1b - Logic high |
| 13 PPDO13 | Parallel Pad Data Out 13 0b - Logic low 1b - Logic high |
| 12 PPDO12 | Parallel Pad Data Out 12 0b - Logic low 1b - Logic high |
| 11 PPDO11 | Parallel Pad Data Out 11 0b - Logic low 1b - Logic high |
| 10 PPDO10 | Parallel Pad Data Out 10 0b - Logic low 1b - Logic high |
| 9 -       | Reserved Always write zero to this field.               |
| 8 -       | Reserved Always write zero to this field.               |
| 7 -       | Reserved Always write zero to this field.               |
| 6         | Reserved                                                |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field   | Function                                  |
|---------|-------------------------------------------|
| -       | Always write zero to this field.          |
| 5 -     | Reserved Always write zero to this field. |
| 4 -     | Reserved Always write zero to this field. |
| 3 -     | Reserved Always write zero to this field. |
| 2 -     | Reserved Always write zero to this field. |
| 1 -     | Reserved Always write zero to this field. |
| 0 -     | Reserved Always write zero to this field. |

## 16.3.18 SIUL2 Parallel GPIO Pad Data In (PGPDI0 - PGPDI5)

## Offset

| Register   | Offset   |
|------------|----------|
| PGPDI1     | 1740h    |
| PGPDI0     | 1742h    |
| PGPDI3     | 1744h    |
| PGPDI2     | 1746h    |
| PGPDI5     | 1748h    |
| PGPDI4     | 174Ah    |

## Function

Hold the synchronized input value from the pads.

PGPDIn registers can read the values of all input pins assigned to a chip port with a single 16-bit register read, while the GPDIn registers read the value on a specific pin with a byte read.

Each bit reads the current pad value. Access to this register location is coherent with access to the bit-wise GPDIn.

For a given PGPDIx[PPDIy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDIn[PDI\_n] bit:

PGPDIx[PPDIy] = GPDI(x × 16) + (15 - y)[PDI\_(x × 16) + (15 - y)]

Some examples of the mapping:

- PGPDI0[PPDI15] = GPDI0[PDI\_0]
- PGPDI2[PPDI15] = GPDI32[PDI\_32]
- PGPDI31[PPDI0] = GPDI511[PDI\_511]

These registers support 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|--------|---------|---------|---------|---------|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | PPDI1 5 | PPDI1 4 | PPDI1 3 | PPDI1 2 | PPDI1 1 | PPDI1 0 | PPDI9 | PPDI8 | PPDI7 | PPDI6 | PPDI5 | PPDI4 | PPDI3 | PPDI2 | PPDI1 | PPDI0 |
| W      |         |         |         |         |         |         |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field     | Function                                               |
|-----------|--------------------------------------------------------|
| 15 PPDI15 | Parallel Pad Data In 15 0b - Logic low 1b - Logic high |
| 14 PPDI14 | Parallel Pad Data In 14 0b - Logic low 1b - Logic high |
| 13 PPDI13 | Parallel Pad Data In 13 0b - Logic low 1b - Logic high |
| 12 PPDI12 | Parallel Pad Data In 12 0b - Logic low 1b - Logic high |
| 11 PPDI11 | Parallel Pad Data In 11 0b - Logic low 1b - Logic high |
| 10 PPDI10 | Parallel Pad Data In 10 0b - Logic low 1b - Logic high |
| 9 PPDI9   | Parallel Pad Data In 9 0b - Logic low 1b - Logic high  |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field   | Function                                              |
|---------|-------------------------------------------------------|
| 8 PPDI8 | Parallel Pad Data In 8 0b - Logic low 1b - Logic high |
| 7 PPDI7 | Parallel Pad Data In 7 0b - Logic low 1b - Logic high |
| 6 PPDI6 | Parallel Pad Data In 6 0b - Logic low 1b - Logic high |
| 5 PPDI5 | Parallel Pad Data In 5 0b - Logic low 1b - Logic high |
| 4 PPDI4 | Parallel Pad Data In 4 0b - Logic low 1b - Logic high |
| 3 PPDI3 | Parallel Pad Data In 3 0b - Logic low 1b - Logic high |
| 2 PPDI2 | Parallel Pad Data In 2 0b - Logic low 1b - Logic high |
| 1 PPDI1 | Parallel Pad Data In 1 0b - Logic low 1b - Logic high |
| 0 PPDI0 | Parallel Pad Data In 0 0b - Logic low 1b - Logic high |

## 16.3.19 SIUL2 Parallel GPIO Pad Data In (PGPDI6)

## Offset

| Register   | Offset   |
|------------|----------|
| PGPDI6     | 174Eh    |

## Function

Hold the synchronized input value from the pads.

PGPDIn registers can read the values of all input pins assigned to a chip port with a single 16-bit register read, while the GPDIn registers read the value on a specific pin with a byte read.

Each bit reads the current pad value. Access to this register location is coherent with access to the bit-wise GPDIn.

For a given PGPDIx[PPDIy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDIn[PDI\_n] bit:

PGPDIx[PPDIy] = GPDI(x × 16) + (15 - y)[PDI\_(x × 16) + (15 - y)]

Some examples of the mapping:

- PGPDI0[PPDI15] = GPDI0[PDI\_0]
- PGPDI2[PPDI15] = GPDI32[PDI\_32]
- PGPDI31[PPDI0] = GPDI511[PDI\_511]

These registers support 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                               |
|-----------|--------------------------------------------------------|
| 15 PPDI15 | Parallel Pad Data In 15 0b - Logic low 1b - Logic high |
| 14 PPDI14 | Parallel Pad Data In 14 0b - Logic low 1b - Logic high |
| 13 PPDI13 | Parallel Pad Data In 13 0b - Logic low 1b - Logic high |
| 12 PPDI12 | Parallel Pad Data In 12 0b - Logic low 1b - Logic high |
| 11        | Parallel Pad Data In 11                                |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field     | Function                                               |
|-----------|--------------------------------------------------------|
| PPDI11    | 0b - Logic low 1b - Logic high                         |
| 10 PPDI10 | Parallel Pad Data In 10 0b - Logic low 1b - Logic high |
| 9 -       | Reserved                                               |
| 8 -       | Reserved                                               |
| 7 -       | Reserved                                               |
| 6 -       | Reserved                                               |
| 5 -       | Reserved                                               |
| 4 -       | Reserved                                               |
| 3 -       | Reserved                                               |
| 2 -       | Reserved                                               |
| 1 -       | Reserved                                               |
| 0 -       | Reserved                                               |

System Integration Unit Lite2 (SIUL2)

System Integration Unit Lite2 (SIUL2)

## 16.3.20 SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO0 - MPGPDO5)

## Offset

| Register   | Offset   |
|------------|----------|
| MPGPDO0    | 1780h    |
| MPGPDO1    | 1784h    |
| MPGPDO2    | 1788h    |
| MPGPDO3    | 178Ch    |
| MPGPDO4    | 1790h    |
| MPGPDO5    | 1794h    |

## Function

Each MPGPDOn register selectively modifies the pad values associated with PGPDOn.

## NOTE

MPGPDOn registers must only be accessed with 32-bit writes. 8-bit or 16-bit writes will not modify any bits in the register and cause a transfer error. Read access will return 0.

## NOTE

MPGPDOn registers support only 32-bit accesses. Byte and half-word accesses are not supported.

Accesses to each MPGPDOn register location is coherent with access to the bit-wise GPDOn.

For a given MPGPDOx[MPPDOy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDOn[PDO\_n] bit:

MPGPDOx[MPPDOy] = GPDO(x × 16) + (15 - y)[PDO\_(x × 16) + (15 - y)]

Some examples of the mapping:

- MPGPDO0[MPPDO15] = GPDO0[PDO\_0]
- MPGPDO2[MPPDO15] = GPDO32[PDO\_32]
- MPGPDO31[MPPDO0] = GPDO511[PDO\_511]

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|----------|----------|----------|----------|----------|----------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| W      | MASK 15  | MASK 14  | MASK 13  | MASK 12  | MASK 11  | MASK 10  | MASK 9  | MASK 8  | MASK 7  | MASK 6  | MASK 5  | MASK 4  | MASK 3  | MASK 2  | MASK 1  | MASK 0  |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| W      | MPPD O15 | MPPD O14 | MPPD O13 | MPPD O12 | MPPD O11 | MPPD O10 | MPPD O9 | MPPD O8 | MPPD O7 | MPPD O6 | MPPD O5 | MPPD O4 | MPPD O3 | MPPD O2 | MPPD O1 | MPPD O0 |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

## Fields

| Field     | Function                                                                                                            |
|-----------|---------------------------------------------------------------------------------------------------------------------|
| 31 MASK15 | Mask Field 15 Masks MPPDO15 in the same MPGPDO n register instance. 0b - MPPDO15 is ignored 1b - MPPDO15 is written |
| 30 MASK14 | Mask Field 14 Masks MPPDO14 in the same MPGPDO n register instance. 0b - MPPDO14 is ignored 1b - MPPDO14 is written |
| 29 MASK13 | Mask Field 13 Masks MPPDO13 in the same MPGPDO n register instance. 0b - MPPDO13 is ignored 1b - MPPDO13 is written |
| 28 MASK12 | Mask Field 12 Masks MPPDO12 in the same MPGPDO n register instance. 0b - MPPDO12 is ignored 1b - MPPDO12 is written |
| 27 MASK11 | Mask Field 11 Masks MPPDO11 in the same MPGPDO n register instance. 0b - MPPDO11 is ignored 1b - MPPDO11 is written |
| 26 MASK10 | Mask Field 10 Masks MPPDO10 in the same MPGPDO n register instance. 0b - MPPDO10 is ignored 1b - MPPDO10 is written |
| 25 MASK9  | Mask Field 9 Masks MPPDO9 in the same MPGPDO n register instance. 0b - MPPDO9 is ignored 1b - MPPDO9 is written     |
| 24 MASK8  | Mask Field 8 Masks MPPDO8 in the same MPGPDO n register instance. 0b - MPPDO8 is ignored                            |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------|
| 23 MASK7 | Mask Field 7 Masks MPPDO7 in the same MPGPDO n register instance. 0b - MPPDO7 is ignored 1b - MPPDO7 is written |
| 22 MASK6 | Mask Field 6 Masks MPPDO6 in the same MPGPDO n register instance. 0b - MPPDO6 is ignored 1b - MPPDO6 is written |
| 21 MASK5 | Mask Field 5 Masks MPPDO5 in the same MPGPDO n register instance. 0b - MPPDO5 is ignored 1b - MPPDO5 is written |
| 20 MASK4 | Mask Field 4 Masks MPPDO4 in the same MPGPDO n register instance. 0b - MPPDO4 is ignored 1b - MPPDO4 is written |
| 19 MASK3 | Mask Field 3 Masks MPPDO3 in the same MPGPDO n register instance. 0b - MPPDO3 is ignored 1b - MPPDO3 is written |
| 18 MASK2 | Mask Field 2 Masks MPPDO2 in the same MPGPDO n register instance. 0b - MPPDO2 is ignored 1b - MPPDO2 is written |
| 17 MASK1 | Mask Field 1 Masks MPPDO1 in the same MPGPDO n register instance. 0b - MPPDO1 is ignored 1b - MPPDO1 is written |
| 16 MASK0 | Mask Field 0 Masks MPPDO0 in the same MPGPDO n register instance.                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                               |
|------------|------------------------------------------------------------------------------------------------------------------------|
|            | 0b - MPPDO0 is ignored 1b - MPPDO0 is written                                                                          |
| 15 MPPDO15 | Masked Parallel Pad Data Out 15 Writes the data register that stores the value to be driven on the pad in output mode. |
| 14 MPPDO14 | Masked Parallel Pad Data Out 14 Writes the data register that stores the value to be driven on the pad in output mode. |
| 13 MPPDO13 | Masked Parallel Pad Data Out 13 Writes the data register that stores the value to be driven on the pad in output mode. |
| 12 MPPDO12 | Masked Parallel Pad Data Out 12 Writes the data register that stores the value to be driven on the pad in output mode. |
| 11 MPPDO11 | Masked Parallel Pad Data Out 11 Writes the data register that stores the value to be driven on the pad in output mode. |
| 10 MPPDO10 | Masked Parallel Pad Data Out 10 Writes the data register that stores the value to be driven on the pad in output mode. |
| 9 MPPDO9   | Masked Parallel Pad Data Out 9 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 8 MPPDO8   | Masked Parallel Pad Data Out 8 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 7 MPPDO7   | Masked Parallel Pad Data Out 7 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 6 MPPDO6   | Masked Parallel Pad Data Out 6 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 5 MPPDO5   | Masked Parallel Pad Data Out 5 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 4 MPPDO4   | Masked Parallel Pad Data Out 4 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 3 MPPDO3   | Masked Parallel Pad Data Out 3 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 2          | Masked Parallel Pad Data Out 2                                                                                         |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                               |
|---------|----------------------------------------------------------------------------------------|
| MPPDO2  | Writes the data register that stores the value to be driven on the pad in output mode. |
| 1       | Masked Parallel Pad Data Out 1                                                         |
| MPPDO1  | Writes the data register that stores the value to be driven on the pad in output mode. |
| 0       | Masked Parallel Pad Data Out 0                                                         |
| MPPDO0  | Writes the data register that stores the value to be driven on the pad in output mode. |

## 16.3.21 SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO6)

## Offset

| Register   | Offset   |
|------------|----------|
| MPGPDO6    | 1798h    |

## Function

Each MPGPDOn register selectively modifies the pad values associated with PGPDOn.

## NOTE

MPGPDOn registers must only be accessed with 32-bit writes. 8-bit or 16-bit writes will not modify any bits in the register and cause a transfer error. Read access will return 0.

## NOTE

MPGPDOn registers support only 32-bit accesses. Byte and half-word accesses are not supported.

Accesses to each MPGPDOn register location is coherent with access to the bit-wise GPDOn.

For a given MPGPDOx[MPPDOy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDOn[PDO\_n] bit:

MPGPDOx[MPPDOy] = GPDO(x × 16) + (15 - y)[PDO\_(x × 16) + (15 - y)]

Some examples of the mapping:

- MPGPDO0[MPPDO15] = GPDO0[PDO\_0]
- MPGPDO2[MPPDO15] = GPDO32[PDO\_32]
- MPGPDO31[MPPDO0] = GPDO511[PDO\_511]

System Integration Unit Lite2 (SIUL2)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|----------|----------|----------|----------|----------|----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| W      | MASK 15  | MASK 14  | MASK 13  | MASK 12  | MASK 11  | MASK 10  | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| W      | MPPD O15 | MPPD O14 | MPPD O13 | MPPD O12 | MPPD O11 | MPPD O10 | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field     | Function                                                                                                            |
|-----------|---------------------------------------------------------------------------------------------------------------------|
| 31 MASK15 | Mask Field 15 Masks MPPDO15 in the same MPGPDO n register instance. 0b - MPPDO15 is ignored 1b - MPPDO15 is written |
| 30 MASK14 | Mask Field 14 Masks MPPDO14 in the same MPGPDO n register instance. 0b - MPPDO14 is ignored 1b - MPPDO14 is written |
| 29 MASK13 | Mask Field 13 Masks MPPDO13 in the same MPGPDO n register instance. 0b - MPPDO13 is ignored 1b - MPPDO13 is written |
| 28 MASK12 | Mask Field 12 Masks MPPDO12 in the same MPGPDO n register instance. 0b - MPPDO12 is ignored 1b - MPPDO12 is written |
| 27 MASK11 | Mask Field 11 Masks MPPDO11 in the same MPGPDO n register instance. 0b - MPPDO11 is ignored 1b - MPPDO11 is written |
| 26        | Mask Field 10                                                                                                       |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field        | Function                                                                                                               |
|--------------|------------------------------------------------------------------------------------------------------------------------|
| MASK10       | Masks MPPDO10 in the same MPGPDO n register instance. 0b - MPPDO10 is ignored 1b - MPPDO10 is written                  |
| 25 -         | Reserved Always write zero to this field.                                                                              |
| 24 -         | Reserved Always write zero to this field.                                                                              |
| 23 -         | Reserved Always write zero to this field.                                                                              |
| 22 -         | Reserved Always write zero to this field.                                                                              |
| 21 -         | Reserved Always write zero to this field.                                                                              |
| 20 -         | Reserved Always write zero to this field.                                                                              |
| 19 -         | Reserved Always write zero to this field.                                                                              |
| 18 -         | Reserved Always write zero to this field. Reserved                                                                     |
| 17 - 16      | Always write zero to this field. Reserved Always write zero to this field.                                             |
| - 15 MPPDO15 | Masked Parallel Pad Data Out 15 Writes the data register that stores the value to be driven on the pad in output mode. |
| 14 MPPDO14   | Writes the data register that stores the value to be driven on the pad in output mode.                                 |
|              | Masked Parallel Pad Data Out 14                                                                                        |
| 13 MPPDO13   | Masked Parallel Pad Data Out 13 Writes the data register that stores the value to be driven on the pad in output mode. |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                               |
|------------|------------------------------------------------------------------------------------------------------------------------|
| 12 MPPDO12 | Masked Parallel Pad Data Out 12 Writes the data register that stores the value to be driven on the pad in output mode. |
| 11 MPPDO11 | Masked Parallel Pad Data Out 11 Writes the data register that stores the value to be driven on the pad in output mode. |
| 10 MPPDO10 | Masked Parallel Pad Data Out 10 Writes the data register that stores the value to be driven on the pad in output mode. |
| 9 -        | Reserved Always write zero to this field.                                                                              |
| 8 -        | Reserved Always write zero to this field.                                                                              |
| 7 -        | Reserved Always write zero to this field.                                                                              |
| 6 -        | Reserved Always write zero to this field.                                                                              |
| 5 -        | Reserved Always write zero to this field.                                                                              |
| 4 -        | Reserved Always write zero to this field.                                                                              |
| 3 -        | Reserved Always write zero to this field.                                                                              |
| 2 -        | Reserved Always write zero to this field.                                                                              |
| 1 -        | Reserved Always write zero to this field.                                                                              |
| 0 -        | Reserved Always write zero to this field.                                                                              |

## 16.4 SIUL2\_1 register descriptions

This section describes the SIUL2 registers.

## NOTE

- Undocumented register spaces in the SIUL2 memory map, including addresses shown as blanks, are Reserved.
- Reserved registers or spaces are read as 0.
- Writes to Reserved registers or spaces generate a transfer error.
- Writes to read-only registers generate a transfer error.

## NOTE

- For the array of 8-bit registers GPDOn and GPDIn:
- An 8-bit access to an unimplemented address (a "hole") within the array region will generate a transfer error.
- However, if you do a 16-bit or a 32-bit access and if any register instance is implemented within the accessed range, a transfer error will not be generated even if the range includes a hole.
- For the array of 16-bit registers PGPDOn and PGPDIn:
- A 16-bit access to an unimplemented address (a "hole") within the array region will generate a transfer error.
- However, a 32-bit access does not generate a transfer error for a hole irrespective of whether or not the other 16-bit range includes a register instance.

## 16.4.1 SIUL2\_1 memory map

SIUL2\_1 base address: 4401\_0000h

| Offset    | Register                                                  |   Width (In bits) | Access   | Reset value   |
|-----------|-----------------------------------------------------------|-------------------|----------|---------------|
| 4h        | SIUL2 MCU ID Register #1 (MIDR1)                          |                32 | R        | See section   |
| 8h        | SIUL2 MCU ID Register #2 (MIDR2)                          |                32 | R        | See section   |
| 10h       | SIUL2 DMA/Interrupt Status Flag 0 (DISR0)                 |                32 | RW       | 0000_0000h    |
| 18h       | SIUL2 DMA/Interrupt Request Enable 0 (DIRER0)             |                32 | RW       | 0000_0000h    |
| 20h       | SIUL2 DMA/Interrupt Request Select 0 (DIRSR0)             |                32 | RW       | 0000_0000h    |
| 28h       | SIUL2 Interrupt Rising-Edge Event Enable 0 (IREER0)       |                32 | RW       | 0000_0000h    |
| 30h       | SIUL2 Interrupt Falling-Edge Event Enable 0 (IFEER0)      |                32 | RW       | 0000_0000h    |
| 38h       | SIUL2 Interrupt Filter Enable 0 (IFER0)                   |                32 | RW       | 0000_0000h    |
| 40h - BCh | SIUL2 Interrupt Filter Maximum Counter (IFMCR0 - IFMCR31) |                32 | RW       | 0000_0000h    |
| C0h       | SIUL2 Interrupt Filter Clock Prescaler (IFCPR)            |                32 | RW       | 0000_0000h    |
| 400h      | SIUL2 Multiplexed Signal Configuration Register (MSCR112) |                32 | RW       | See section   |
| 404h      | SIUL2 Multiplexed Signal Configuration Register (MSCR113) |                32 | RW       | See section   |
| 408h      | SIUL2 Multiplexed Signal Configuration Register (MSCR114) |                32 | RW       | See section   |
| 40Ch      | SIUL2 Multiplexed Signal Configuration Register (MSCR115) |                32 | RW       | See section   |
| 410h      | SIUL2 Multiplexed Signal Configuration Register (MSCR116) |                32 | RW       | See section   |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                                                  |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------|-------------------|----------|---------------|
| 414h     | SIUL2 Multiplexed Signal Configuration Register (MSCR117) |                32 | RW       | See section   |
| 418h     | SIUL2 Multiplexed Signal Configuration Register (MSCR118) |                32 | RW       | See section   |
| 41Ch     | SIUL2 Multiplexed Signal Configuration Register (MSCR119) |                32 | RW       | See section   |
| 420h     | SIUL2 Multiplexed Signal Configuration Register (MSCR120) |                32 | RW       | See section   |
| 424h     | SIUL2 Multiplexed Signal Configuration Register (MSCR121) |                32 | RW       | See section   |
| 428h     | SIUL2 Multiplexed Signal Configuration Register (MSCR122) |                32 | RW       | See section   |
| 480h     | SIUL2 Multiplexed Signal Configuration Register (MSCR144) |                32 | RW       | See section   |
| 484h     | SIUL2 Multiplexed Signal Configuration Register (MSCR145) |                32 | RW       | See section   |
| 488h     | SIUL2 Multiplexed Signal Configuration Register (MSCR146) |                32 | RW       | See section   |
| 48Ch     | SIUL2 Multiplexed Signal Configuration Register (MSCR147) |                32 | RW       | See section   |
| 490h     | SIUL2 Multiplexed Signal Configuration Register (MSCR148) |                32 | RW       | See section   |
| 494h     | SIUL2 Multiplexed Signal Configuration Register (MSCR149) |                32 | RW       | See section   |
| 498h     | SIUL2 Multiplexed Signal Configuration Register (MSCR150) |                32 | RW       | See section   |
| 49Ch     | SIUL2 Multiplexed Signal Configuration Register (MSCR151) |                32 | RW       | See section   |
| 4A0h     | SIUL2 Multiplexed Signal Configuration Register (MSCR152) |                32 | RW       | See section   |
| 4A4h     | SIUL2 Multiplexed Signal Configuration Register (MSCR153) |                32 | RW       | See section   |
| 4A8h     | SIUL2 Multiplexed Signal Configuration Register (MSCR154) |                32 | RW       | See section   |
| 4ACh     | SIUL2 Multiplexed Signal Configuration Register (MSCR155) |                32 | RW       | See section   |
| 4B0h     | SIUL2 Multiplexed Signal Configuration Register (MSCR156) |                32 | RW       | See section   |
| 4B4h     | SIUL2 Multiplexed Signal Configuration Register (MSCR157) |                32 | RW       | See section   |
| 4B8h     | SIUL2 Multiplexed Signal Configuration Register (MSCR158) |                32 | RW       | See section   |
| 4BCh     | SIUL2 Multiplexed Signal Configuration Register (MSCR159) |                32 | RW       | See section   |
| 4C0h     | SIUL2 Multiplexed Signal Configuration Register (MSCR160) |                32 | RW       | See section   |
| 4C4h     | SIUL2 Multiplexed Signal Configuration Register (MSCR161) |                32 | RW       | See section   |
| 4C8h     | SIUL2 Multiplexed Signal Configuration Register (MSCR162) |                32 | RW       | See section   |
| 4CCh     | SIUL2 Multiplexed Signal Configuration Register (MSCR163) |                32 | RW       | See section   |
| 4D0h     | SIUL2 Multiplexed Signal Configuration Register (MSCR164) |                32 | RW       | See section   |
| 4D4h     | SIUL2 Multiplexed Signal Configuration Register (MSCR165) |                32 | RW       | See section   |
| 4D8h     | SIUL2 Multiplexed Signal Configuration Register (MSCR166) |                32 | RW       | See section   |
| 4DCh     | SIUL2 Multiplexed Signal Configuration Register (MSCR167) |                32 | RW       | See section   |
| 4E0h     | SIUL2 Multiplexed Signal Configuration Register (MSCR168) |                32 | RW       | See section   |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                                                  |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------|-------------------|----------|---------------|
| 4E4h     | SIUL2 Multiplexed Signal Configuration Register (MSCR169) |                32 | RW       | See section   |
| 4E8h     | SIUL2 Multiplexed Signal Configuration Register (MSCR170) |                32 | RW       | See section   |
| 4ECh     | SIUL2 Multiplexed Signal Configuration Register (MSCR171) |                32 | RW       | See section   |
| 4F0h     | SIUL2 Multiplexed Signal Configuration Register (MSCR172) |                32 | RW       | See section   |
| 4F4h     | SIUL2 Multiplexed Signal Configuration Register (MSCR173) |                32 | RW       | See section   |
| 4F8h     | SIUL2 Multiplexed Signal Configuration Register (MSCR174) |                32 | RW       | See section   |
| 4FCh     | SIUL2 Multiplexed Signal Configuration Register (MSCR175) |                32 | RW       | See section   |
| 500h     | SIUL2 Multiplexed Signal Configuration Register (MSCR176) |                32 | RW       | See section   |
| 504h     | SIUL2 Multiplexed Signal Configuration Register (MSCR177) |                32 | RW       | See section   |
| 508h     | SIUL2 Multiplexed Signal Configuration Register (MSCR178) |                32 | RW       | See section   |
| 50Ch     | SIUL2 Multiplexed Signal Configuration Register (MSCR179) |                32 | RW       | See section   |
| 510h     | SIUL2 Multiplexed Signal Configuration Register (MSCR180) |                32 | RW       | See section   |
| 514h     | SIUL2 Multiplexed Signal Configuration Register (MSCR181) |                32 | RW       | See section   |
| 518h     | SIUL2 Multiplexed Signal Configuration Register (MSCR182) |                32 | RW       | See section   |
| 51Ch     | SIUL2 Multiplexed Signal Configuration Register (MSCR183) |                32 | RW       | See section   |
| 520h     | SIUL2 Multiplexed Signal Configuration Register (MSCR184) |                32 | RW       | See section   |
| 524h     | SIUL2 Multiplexed Signal Configuration Register (MSCR185) |                32 | RW       | See section   |
| 528h     | SIUL2 Multiplexed Signal Configuration Register (MSCR186) |                32 | RW       | See section   |
| 52Ch     | SIUL2 Multiplexed Signal Configuration Register (MSCR187) |                32 | RW       | See section   |
| 530h     | SIUL2 Multiplexed Signal Configuration Register (MSCR188) |                32 | RW       | See section   |
| 534h     | SIUL2 Multiplexed Signal Configuration Register (MSCR189) |                32 | RW       | See section   |
| 538h     | SIUL2 Multiplexed Signal Configuration Register (MSCR190) |                32 | RW       | See section   |
| C1Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR119)    |                32 | RW       | 0000_0000h    |
| C20h     | SIUL2 Input Multiplexed Signal Configuration (IMCR120)    |                32 | RW       | 0000_0000h    |
| C24h     | SIUL2 Input Multiplexed Signal Configuration (IMCR121)    |                32 | RW       | 0000_0000h    |
| C40h     | SIUL2 Input Multiplexed Signal Configuration (IMCR128)    |                32 | RW       | 0000_0000h    |
| C44h     | SIUL2 Input Multiplexed Signal Configuration (IMCR129)    |                32 | RW       | 0000_0000h    |
| C7Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR143)    |                32 | RW       | 0000_0000h    |
| C80h     | SIUL2 Input Multiplexed Signal Configuration (IMCR144)    |                32 | RW       | 0000_0000h    |
| C84h     | SIUL2 Input Multiplexed Signal Configuration (IMCR145)    |                32 | RW       | 0000_0000h    |
| C88h     | SIUL2 Input Multiplexed Signal Configuration (IMCR146)    |                32 | RW       | 0000_0000h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                                               |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------|-------------------|----------|---------------|
| C8Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR147) |                32 | RW       | 0000_0000h    |
| C90h     | SIUL2 Input Multiplexed Signal Configuration (IMCR148) |                32 | RW       | 0000_0000h    |
| C94h     | SIUL2 Input Multiplexed Signal Configuration (IMCR149) |                32 | RW       | 0000_0000h    |
| C98h     | SIUL2 Input Multiplexed Signal Configuration (IMCR150) |                32 | RW       | 0000_0000h    |
| C9Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR151) |                32 | RW       | 0000_0000h    |
| CA4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR153) |                32 | RW       | 0000_0000h    |
| CA8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR154) |                32 | RW       | 0000_0000h    |
| CACh     | SIUL2 Input Multiplexed Signal Configuration (IMCR155) |                32 | RW       | 0000_0000h    |
| CB0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR156) |                32 | RW       | 0000_0000h    |
| CB4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR157) |                32 | RW       | 0000_0000h    |
| CB8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR158) |                32 | RW       | 0000_0000h    |
| CBCh     | SIUL2 Input Multiplexed Signal Configuration (IMCR159) |                32 | RW       | 0000_0000h    |
| CC0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR160) |                32 | RW       | 0000_0000h    |
| CC4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR161) |                32 | RW       | 0000_0000h    |
| D74h     | SIUL2 Input Multiplexed Signal Configuration (IMCR205) |                32 | RW       | 0000_0000h    |
| D78h     | SIUL2 Input Multiplexed Signal Configuration (IMCR206) |                32 | RW       | 0000_0000h    |
| D7Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR207) |                32 | RW       | 0000_0000h    |
| D80h     | SIUL2 Input Multiplexed Signal Configuration (IMCR208) |                32 | RW       | 0000_0000h    |
| D84h     | SIUL2 Input Multiplexed Signal Configuration (IMCR209) |                32 | RW       | 0000_0000h    |
| D88h     | SIUL2 Input Multiplexed Signal Configuration (IMCR210) |                32 | RW       | 0000_0000h    |
| D8Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR211) |                32 | RW       | 0000_0000h    |
| D90h     | SIUL2 Input Multiplexed Signal Configuration (IMCR212) |                32 | RW       | 0000_0000h    |
| DC0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR224) |                32 | RW       | 0000_0000h    |
| DC4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR225) |                32 | RW       | 0000_0000h    |
| DE4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR233) |                32 | RW       | 0000_0000h    |
| DE8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR234) |                32 | RW       | 0000_0000h    |
| DECh     | SIUL2 Input Multiplexed Signal Configuration (IMCR235) |                32 | RW       | 0000_0000h    |
| DF0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR236) |                32 | RW       | 0000_0000h    |
| DF4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR237) |                32 | RW       | 0000_0000h    |
| DF8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR238) |                32 | RW       | 0000_0000h    |
| DFCh     | SIUL2 Input Multiplexed Signal Configuration (IMCR239) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                                               |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------|-------------------|----------|---------------|
| E00h     | SIUL2 Input Multiplexed Signal Configuration (IMCR240) |                32 | RW       | 0000_0000h    |
| E04h     | SIUL2 Input Multiplexed Signal Configuration (IMCR241) |                32 | RW       | 0000_0000h    |
| E08h     | SIUL2 Input Multiplexed Signal Configuration (IMCR242) |                32 | RW       | 0000_0000h    |
| E0Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR243) |                32 | RW       | 0000_0000h    |
| E10h     | SIUL2 Input Multiplexed Signal Configuration (IMCR244) |                32 | RW       | 0000_0000h    |
| E14h     | SIUL2 Input Multiplexed Signal Configuration (IMCR245) |                32 | RW       | 0000_0000h    |
| E18h     | SIUL2 Input Multiplexed Signal Configuration (IMCR246) |                32 | RW       | 0000_0000h    |
| E1Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR247) |                32 | RW       | 0000_0000h    |
| E20h     | SIUL2 Input Multiplexed Signal Configuration (IMCR248) |                32 | RW       | 0000_0000h    |
| E84h     | SIUL2 Input Multiplexed Signal Configuration (IMCR273) |                32 | RW       | 0000_0000h    |
| E88h     | SIUL2 Input Multiplexed Signal Configuration (IMCR274) |                32 | RW       | 0000_0000h    |
| E98h     | SIUL2 Input Multiplexed Signal Configuration (IMCR278) |                32 | RW       | 0000_0000h    |
| E9Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR279) |                32 | RW       | 0000_0000h    |
| EA0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR280) |                32 | RW       | 0000_0000h    |
| EA4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR281) |                32 | RW       | 0000_0000h    |
| EACh     | SIUL2 Input Multiplexed Signal Configuration (IMCR283) |                32 | RW       | 0000_0000h    |
| EB0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR284) |                32 | RW       | 0000_0000h    |
| EB4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR285) |                32 | RW       | 0000_0000h    |
| EB8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR286) |                32 | RW       | 0000_0000h    |
| EC0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR288) |                32 | RW       | 0000_0000h    |
| EC4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR289) |                32 | RW       | 0000_0000h    |
| EC8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR290) |                32 | RW       | 0000_0000h    |
| ECCh     | SIUL2 Input Multiplexed Signal Configuration (IMCR291) |                32 | RW       | 0000_0000h    |
| ED0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR292) |                32 | RW       | 0000_0000h    |
| ED4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR293) |                32 | RW       | 0000_0000h    |
| ED8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR294) |                32 | RW       | 0000_0000h    |
| EE0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR296) |                32 | RW       | 0000_0000h    |
| EE4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR297) |                32 | RW       | 0000_0000h    |
| EE8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR298) |                32 | RW       | 0000_0000h    |
| EECh     | SIUL2 Input Multiplexed Signal Configuration (IMCR299) |                32 | RW       | 0000_0000h    |
| EF0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR300) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                                               |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------|-------------------|----------|---------------|
| EF4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR301) |                32 | RW       | 0000_0000h    |
| EF8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR302) |                32 | RW       | 0000_0000h    |
| F00h     | SIUL2 Input Multiplexed Signal Configuration (IMCR304) |                32 | RW       | 0000_0000h    |
| F04h     | SIUL2 Input Multiplexed Signal Configuration (IMCR305) |                32 | RW       | 0000_0000h    |
| F08h     | SIUL2 Input Multiplexed Signal Configuration (IMCR306) |                32 | RW       | 0000_0000h    |
| F0Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR307) |                32 | RW       | 0000_0000h    |
| F10h     | SIUL2 Input Multiplexed Signal Configuration (IMCR308) |                32 | RW       | 0000_0000h    |
| F14h     | SIUL2 Input Multiplexed Signal Configuration (IMCR309) |                32 | RW       | 0000_0000h    |
| F18h     | SIUL2 Input Multiplexed Signal Configuration (IMCR310) |                32 | RW       | 0000_0000h    |
| F20h     | SIUL2 Input Multiplexed Signal Configuration (IMCR312) |                32 | RW       | 0000_0000h    |
| F24h     | SIUL2 Input Multiplexed Signal Configuration (IMCR313) |                32 | RW       | 0000_0000h    |
| F28h     | SIUL2 Input Multiplexed Signal Configuration (IMCR314) |                32 | RW       | 0000_0000h    |
| F30h     | SIUL2 Input Multiplexed Signal Configuration (IMCR316) |                32 | RW       | 0000_0000h    |
| F38h     | SIUL2 Input Multiplexed Signal Configuration (IMCR318) |                32 | RW       | 0000_0000h    |
| F48h     | SIUL2 Input Multiplexed Signal Configuration (IMCR322) |                32 | RW       | 0000_0000h    |
| F4Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR323) |                32 | RW       | 0000_0000h    |
| F50h     | SIUL2 Input Multiplexed Signal Configuration (IMCR324) |                32 | RW       | 0000_0000h    |
| F54h     | SIUL2 Input Multiplexed Signal Configuration (IMCR325) |                32 | RW       | 0000_0000h    |
| F58h     | SIUL2 Input Multiplexed Signal Configuration (IMCR326) |                32 | RW       | 0000_0000h    |
| F5Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR327) |                32 | RW       | 0000_0000h    |
| F60h     | SIUL2 Input Multiplexed Signal Configuration (IMCR328) |                32 | RW       | 0000_0000h    |
| F64h     | SIUL2 Input Multiplexed Signal Configuration (IMCR329) |                32 | RW       | 0000_0000h    |
| F68h     | SIUL2 Input Multiplexed Signal Configuration (IMCR330) |                32 | RW       | 0000_0000h    |
| F6Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR331) |                32 | RW       | 0000_0000h    |
| F70h     | SIUL2 Input Multiplexed Signal Configuration (IMCR332) |                32 | RW       | 0000_0000h    |
| F74h     | SIUL2 Input Multiplexed Signal Configuration (IMCR333) |                32 | RW       | 0000_0000h    |
| F78h     | SIUL2 Input Multiplexed Signal Configuration (IMCR334) |                32 | RW       | 0000_0000h    |
| F7Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR335) |                32 | RW       | 0000_0000h    |
| F80h     | SIUL2 Input Multiplexed Signal Configuration (IMCR336) |                32 | RW       | 0000_0000h    |
| F84h     | SIUL2 Input Multiplexed Signal Configuration (IMCR337) |                32 | RW       | 0000_0000h    |
| F88h     | SIUL2 Input Multiplexed Signal Configuration (IMCR338) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                                               |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------|-------------------|----------|---------------|
| F8Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR339) |                32 | RW       | 0000_0000h    |
| F90h     | SIUL2 Input Multiplexed Signal Configuration (IMCR340) |                32 | RW       | 0000_0000h    |
| F9Ch     | SIUL2 Input Multiplexed Signal Configuration (IMCR343) |                32 | RW       | 0000_0000h    |
| FA0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR344) |                32 | RW       | 0000_0000h    |
| FA4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR345) |                32 | RW       | 0000_0000h    |
| FA8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR346) |                32 | RW       | 0000_0000h    |
| FACh     | SIUL2 Input Multiplexed Signal Configuration (IMCR347) |                32 | RW       | 0000_0000h    |
| FB0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR348) |                32 | RW       | 0000_0000h    |
| FB4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR349) |                32 | RW       | 0000_0000h    |
| FB8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR350) |                32 | RW       | 0000_0000h    |
| FBCh     | SIUL2 Input Multiplexed Signal Configuration (IMCR351) |                32 | RW       | 0000_0000h    |
| FC0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR352) |                32 | RW       | 0000_0000h    |
| FC4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR353) |                32 | RW       | 0000_0000h    |
| FC8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR354) |                32 | RW       | 0000_0000h    |
| FCCh     | SIUL2 Input Multiplexed Signal Configuration (IMCR355) |                32 | RW       | 0000_0000h    |
| FD0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR356) |                32 | RW       | 0000_0000h    |
| FD4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR357) |                32 | RW       | 0000_0000h    |
| FD8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR358) |                32 | RW       | 0000_0000h    |
| FDCh     | SIUL2 Input Multiplexed Signal Configuration (IMCR359) |                32 | RW       | 0000_0000h    |
| FE0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR360) |                32 | RW       | 0000_0000h    |
| FECh     | SIUL2 Input Multiplexed Signal Configuration (IMCR363) |                32 | RW       | 0000_0000h    |
| FF0h     | SIUL2 Input Multiplexed Signal Configuration (IMCR364) |                32 | RW       | 0000_0000h    |
| FF4h     | SIUL2 Input Multiplexed Signal Configuration (IMCR365) |                32 | RW       | 0000_0000h    |
| FF8h     | SIUL2 Input Multiplexed Signal Configuration (IMCR366) |                32 | RW       | 0000_0000h    |
| FFCh     | SIUL2 Input Multiplexed Signal Configuration (IMCR367) |                32 | RW       | 0000_0000h    |
| 1000h    | SIUL2 Input Multiplexed Signal Configuration (IMCR368) |                32 | RW       | 0000_0000h    |
| 1004h    | SIUL2 Input Multiplexed Signal Configuration (IMCR369) |                32 | RW       | 0000_0000h    |
| 1008h    | SIUL2 Input Multiplexed Signal Configuration (IMCR370) |                32 | RW       | 0000_0000h    |
| 100Ch    | SIUL2 Input Multiplexed Signal Configuration (IMCR371) |                32 | RW       | 0000_0000h    |
| 1010h    | SIUL2 Input Multiplexed Signal Configuration (IMCR372) |                32 | RW       | 0000_0000h    |
| 1014h    | SIUL2 Input Multiplexed Signal Configuration (IMCR373) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                                               |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------|-------------------|----------|---------------|
| 1018h    | SIUL2 Input Multiplexed Signal Configuration (IMCR374) |                32 | RW       | 0000_0000h    |
| 101Ch    | SIUL2 Input Multiplexed Signal Configuration (IMCR375) |                32 | RW       | 0000_0000h    |
| 1020h    | SIUL2 Input Multiplexed Signal Configuration (IMCR376) |                32 | RW       | 0000_0000h    |
| 1024h    | SIUL2 Input Multiplexed Signal Configuration (IMCR377) |                32 | RW       | 0000_0000h    |
| 1028h    | SIUL2 Input Multiplexed Signal Configuration (IMCR378) |                32 | RW       | 0000_0000h    |
| 102Ch    | SIUL2 Input Multiplexed Signal Configuration (IMCR379) |                32 | RW       | 0000_0000h    |
| 1030h    | SIUL2 Input Multiplexed Signal Configuration (IMCR380) |                32 | RW       | 0000_0000h    |
| 103Ch    | SIUL2 Input Multiplexed Signal Configuration (IMCR383) |                32 | RW       | 0000_0000h    |
| 1040h    | SIUL2 Input Multiplexed Signal Configuration (IMCR384) |                32 | RW       | 0000_0000h    |
| 1044h    | SIUL2 Input Multiplexed Signal Configuration (IMCR385) |                32 | RW       | 0000_0000h    |
| 1048h    | SIUL2 Input Multiplexed Signal Configuration (IMCR386) |                32 | RW       | 0000_0000h    |
| 104Ch    | SIUL2 Input Multiplexed Signal Configuration (IMCR387) |                32 | RW       | 0000_0000h    |
| 1050h    | SIUL2 Input Multiplexed Signal Configuration (IMCR388) |                32 | RW       | 0000_0000h    |
| 1054h    | SIUL2 Input Multiplexed Signal Configuration (IMCR389) |                32 | RW       | 0000_0000h    |
| 1058h    | SIUL2 Input Multiplexed Signal Configuration (IMCR390) |                32 | RW       | 0000_0000h    |
| 105Ch    | SIUL2 Input Multiplexed Signal Configuration (IMCR391) |                32 | RW       | 0000_0000h    |
| 1060h    | SIUL2 Input Multiplexed Signal Configuration (IMCR392) |                32 | RW       | 0000_0000h    |
| 1064h    | SIUL2 Input Multiplexed Signal Configuration (IMCR393) |                32 | RW       | 0000_0000h    |
| 1078h    | SIUL2 Input Multiplexed Signal Configuration (IMCR398) |                32 | RW       | 0000_0000h    |
| 107Ch    | SIUL2 Input Multiplexed Signal Configuration (IMCR399) |                32 | RW       | 0000_0000h    |
| 1080h    | SIUL2 Input Multiplexed Signal Configuration (IMCR400) |                32 | RW       | 0000_0000h    |
| 1084h    | SIUL2 Input Multiplexed Signal Configuration (IMCR401) |                32 | RW       | 0000_0000h    |
| 1088h    | SIUL2 Input Multiplexed Signal Configuration (IMCR402) |                32 | RW       | 0000_0000h    |
| 108Ch    | SIUL2 Input Multiplexed Signal Configuration (IMCR403) |                32 | RW       | 0000_0000h    |
| 1090h    | SIUL2 Input Multiplexed Signal Configuration (IMCR404) |                32 | RW       | 0000_0000h    |
| 1094h    | SIUL2 Input Multiplexed Signal Configuration (IMCR405) |                32 | RW       | 0000_0000h    |
| 1098h    | SIUL2 Input Multiplexed Signal Configuration (IMCR406) |                32 | RW       | 0000_0000h    |
| 109Ch    | SIUL2 Input Multiplexed Signal Configuration (IMCR407) |                32 | RW       | 0000_0000h    |
| 10A0h    | SIUL2 Input Multiplexed Signal Configuration (IMCR408) |                32 | RW       | 0000_0000h    |
| 10A4h    | SIUL2 Input Multiplexed Signal Configuration (IMCR409) |                32 | RW       | 0000_0000h    |
| 10A8h    | SIUL2 Input Multiplexed Signal Configuration (IMCR410) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                                               |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------|-------------------|----------|---------------|
| 10ACh    | SIUL2 Input Multiplexed Signal Configuration (IMCR411) |                32 | RW       | 0000_0000h    |
| 10B0h    | SIUL2 Input Multiplexed Signal Configuration (IMCR412) |                32 | RW       | 0000_0000h    |
| 10B4h    | SIUL2 Input Multiplexed Signal Configuration (IMCR413) |                32 | RW       | 0000_0000h    |
| 10B8h    | SIUL2 Input Multiplexed Signal Configuration (IMCR414) |                32 | RW       | 0000_0000h    |
| 10BCh    | SIUL2 Input Multiplexed Signal Configuration (IMCR415) |                32 | RW       | 0000_0000h    |
| 10C0h    | SIUL2 Input Multiplexed Signal Configuration (IMCR416) |                32 | RW       | 0000_0000h    |
| 10C4h    | SIUL2 Input Multiplexed Signal Configuration (IMCR417) |                32 | RW       | 0000_0000h    |
| 10C8h    | SIUL2 Input Multiplexed Signal Configuration (IMCR418) |                32 | RW       | 0000_0000h    |
| 10CCh    | SIUL2 Input Multiplexed Signal Configuration (IMCR419) |                32 | RW       | 0000_0000h    |
| 10D0h    | SIUL2 Input Multiplexed Signal Configuration (IMCR420) |                32 | RW       | 0000_0000h    |
| 10D4h    | SIUL2 Input Multiplexed Signal Configuration (IMCR421) |                32 | RW       | 0000_0000h    |
| 10D8h    | SIUL2 Input Multiplexed Signal Configuration (IMCR422) |                32 | RW       | 0000_0000h    |
| 10DCh    | SIUL2 Input Multiplexed Signal Configuration (IMCR423) |                32 | RW       | 0000_0000h    |
| 10E0h    | SIUL2 Input Multiplexed Signal Configuration (IMCR424) |                32 | RW       | 0000_0000h    |
| 10E4h    | SIUL2 Input Multiplexed Signal Configuration (IMCR425) |                32 | RW       | 0000_0000h    |
| 10E8h    | SIUL2 Input Multiplexed Signal Configuration (IMCR426) |                32 | RW       | 0000_0000h    |
| 10ECh    | SIUL2 Input Multiplexed Signal Configuration (IMCR427) |                32 | RW       | 0000_0000h    |
| 10F0h    | SIUL2 Input Multiplexed Signal Configuration (IMCR428) |                32 | RW       | 0000_0000h    |
| 10F4h    | SIUL2 Input Multiplexed Signal Configuration (IMCR429) |                32 | RW       | 0000_0000h    |
| 10F8h    | SIUL2 Input Multiplexed Signal Configuration (IMCR430) |                32 | RW       | 0000_0000h    |
| 10FCh    | SIUL2 Input Multiplexed Signal Configuration (IMCR431) |                32 | RW       | 0000_0000h    |
| 1100h    | SIUL2 Input Multiplexed Signal Configuration (IMCR432) |                32 | RW       | 0000_0000h    |
| 1104h    | SIUL2 Input Multiplexed Signal Configuration (IMCR433) |                32 | RW       | 0000_0000h    |
| 118Ch    | SIUL2 Input Multiplexed Signal Configuration (IMCR467) |                32 | RW       | 0000_0000h    |
| 1190h    | SIUL2 Input Multiplexed Signal Configuration (IMCR468) |                32 | RW       | 0000_0000h    |
| 1194h    | SIUL2 Input Multiplexed Signal Configuration (IMCR469) |                32 | RW       | 0000_0000h    |
| 1198h    | SIUL2 Input Multiplexed Signal Configuration (IMCR470) |                32 | RW       | 0000_0000h    |
| 11A4h    | SIUL2 Input Multiplexed Signal Configuration (IMCR473) |                32 | RW       | 0000_0000h    |
| 11A8h    | SIUL2 Input Multiplexed Signal Configuration (IMCR474) |                32 | RW       | 0000_0000h    |
| 11ACh    | SIUL2 Input Multiplexed Signal Configuration (IMCR475) |                32 | RW       | 0000_0000h    |
| 11B8h    | SIUL2 Input Multiplexed Signal Configuration (IMCR478) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                                               |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------|-------------------|----------|---------------|
| 11BCh    | SIUL2 Input Multiplexed Signal Configuration (IMCR479) |                32 | RW       | 0000_0000h    |
| 11C0h    | SIUL2 Input Multiplexed Signal Configuration (IMCR480) |                32 | RW       | 0000_0000h    |
| 11CCh    | SIUL2 Input Multiplexed Signal Configuration (IMCR483) |                32 | RW       | 0000_0000h    |
| 11D0h    | SIUL2 Input Multiplexed Signal Configuration (IMCR484) |                32 | RW       | 0000_0000h    |
| 11D4h    | SIUL2 Input Multiplexed Signal Configuration (IMCR485) |                32 | RW       | 0000_0000h    |
| 11E0h    | SIUL2 Input Multiplexed Signal Configuration (IMCR488) |                32 | RW       | 0000_0000h    |
| 11E4h    | SIUL2 Input Multiplexed Signal Configuration (IMCR489) |                32 | RW       | 0000_0000h    |
| 11E8h    | SIUL2 Input Multiplexed Signal Configuration (IMCR490) |                32 | RW       | 0000_0000h    |
| 11F4h    | SIUL2 Input Multiplexed Signal Configuration (IMCR493) |                32 | RW       | 0000_0000h    |
| 11F8h    | SIUL2 Input Multiplexed Signal Configuration (IMCR494) |                32 | RW       | 0000_0000h    |
| 11FCh    | SIUL2 Input Multiplexed Signal Configuration (IMCR495) |                32 | RW       | 0000_0000h    |
| 1370h    | SIUL2 GPIO Pad Data Output (GPDO115)                   |                 8 | RW       | 00h           |
| 1371h    | SIUL2 GPIO Pad Data Output (GPDO114)                   |                 8 | RW       | 00h           |
| 1372h    | SIUL2 GPIO Pad Data Output (GPDO113)                   |                 8 | RW       | 00h           |
| 1373h    | SIUL2 GPIO Pad Data Output (GPDO112)                   |                 8 | RW       | 00h           |
| 1374h    | SIUL2 GPIO Pad Data Output (GPDO119)                   |                 8 | RW       | 00h           |
| 1375h    | SIUL2 GPIO Pad Data Output (GPDO118)                   |                 8 | RW       | 00h           |
| 1376h    | SIUL2 GPIO Pad Data Output (GPDO117)                   |                 8 | RW       | 00h           |
| 1377h    | SIUL2 GPIO Pad Data Output (GPDO116)                   |                 8 | RW       | 00h           |
| 1379h    | SIUL2 GPIO Pad Data Output (GPDO122)                   |                 8 | RW       | 00h           |
| 137Ah    | SIUL2 GPIO Pad Data Output (GPDO121)                   |                 8 | RW       | 00h           |
| 137Bh    | SIUL2 GPIO Pad Data Output (GPDO120)                   |                 8 | RW       | 00h           |
| 1390h    | SIUL2 GPIO Pad Data Output (GPDO147)                   |                 8 | RW       | 00h           |
| 1391h    | SIUL2 GPIO Pad Data Output (GPDO146)                   |                 8 | RW       | 00h           |
| 1392h    | SIUL2 GPIO Pad Data Output (GPDO145)                   |                 8 | RW       | 00h           |
| 1393h    | SIUL2 GPIO Pad Data Output (GPDO144)                   |                 8 | RW       | 00h           |
| 1394h    | SIUL2 GPIO Pad Data Output (GPDO151)                   |                 8 | RW       | 00h           |
| 1395h    | SIUL2 GPIO Pad Data Output (GPDO150)                   |                 8 | RW       | 00h           |
| 1396h    | SIUL2 GPIO Pad Data Output (GPDO149)                   |                 8 | RW       | 00h           |
| 1397h    | SIUL2 GPIO Pad Data Output (GPDO148)                   |                 8 | RW       | 00h           |
| 1398h    | SIUL2 GPIO Pad Data Output (GPDO155)                   |                 8 | RW       | 00h           |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                             |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------|-------------------|----------|---------------|
| 1399h    | SIUL2 GPIO Pad Data Output (GPDO154) |                 8 | RW       | 00h           |
| 139Ah    | SIUL2 GPIO Pad Data Output (GPDO153) |                 8 | RW       | 00h           |
| 139Bh    | SIUL2 GPIO Pad Data Output (GPDO152) |                 8 | RW       | 00h           |
| 139Ch    | SIUL2 GPIO Pad Data Output (GPDO159) |                 8 | RW       | 00h           |
| 139Dh    | SIUL2 GPIO Pad Data Output (GPDO158) |                 8 | RW       | 00h           |
| 139Eh    | SIUL2 GPIO Pad Data Output (GPDO157) |                 8 | RW       | 00h           |
| 139Fh    | SIUL2 GPIO Pad Data Output (GPDO156) |                 8 | RW       | 00h           |
| 13A0h    | SIUL2 GPIO Pad Data Output (GPDO163) |                 8 | RW       | 00h           |
| 13A1h    | SIUL2 GPIO Pad Data Output (GPDO162) |                 8 | RW       | 00h           |
| 13A2h    | SIUL2 GPIO Pad Data Output (GPDO161) |                 8 | RW       | 00h           |
| 13A3h    | SIUL2 GPIO Pad Data Output (GPDO160) |                 8 | RW       | 00h           |
| 13A4h    | SIUL2 GPIO Pad Data Output (GPDO167) |                 8 | RW       | 00h           |
| 13A5h    | SIUL2 GPIO Pad Data Output (GPDO166) |                 8 | RW       | 00h           |
| 13A6h    | SIUL2 GPIO Pad Data Output (GPDO165) |                 8 | RW       | 00h           |
| 13A7h    | SIUL2 GPIO Pad Data Output (GPDO164) |                 8 | RW       | 00h           |
| 13A8h    | SIUL2 GPIO Pad Data Output (GPDO171) |                 8 | RW       | 00h           |
| 13A9h    | SIUL2 GPIO Pad Data Output (GPDO170) |                 8 | RW       | 00h           |
| 13AAh    | SIUL2 GPIO Pad Data Output (GPDO169) |                 8 | RW       | 00h           |
| 13ABh    | SIUL2 GPIO Pad Data Output (GPDO168) |                 8 | RW       | 00h           |
| 13ACh    | SIUL2 GPIO Pad Data Output (GPDO175) |                 8 | RW       | 00h           |
| 13ADh    | SIUL2 GPIO Pad Data Output (GPDO174) |                 8 | RW       | 00h           |
| 13AEh    | SIUL2 GPIO Pad Data Output (GPDO173) |                 8 | RW       | 00h           |
| 13AFh    | SIUL2 GPIO Pad Data Output (GPDO172) |                 8 | RW       | 00h           |
| 13B0h    | SIUL2 GPIO Pad Data Output (GPDO179) |                 8 | RW       | 00h           |
| 13B1h    | SIUL2 GPIO Pad Data Output (GPDO178) |                 8 | RW       | 00h           |
| 13B2h    | SIUL2 GPIO Pad Data Output (GPDO177) |                 8 | RW       | 00h           |
| 13B3h    | SIUL2 GPIO Pad Data Output (GPDO176) |                 8 | RW       | 00h           |
| 13B4h    | SIUL2 GPIO Pad Data Output (GPDO183) |                 8 | RW       | 00h           |
| 13B5h    | SIUL2 GPIO Pad Data Output (GPDO182) |                 8 | RW       | 00h           |
| 13B6h    | SIUL2 GPIO Pad Data Output (GPDO181) |                 8 | RW       | 00h           |
| 13B7h    | SIUL2 GPIO Pad Data Output (GPDO180) |                 8 | RW       | 00h           |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                             |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------|-------------------|----------|---------------|
| 13B8h    | SIUL2 GPIO Pad Data Output (GPDO187) |                 8 | RW       | 00h           |
| 13B9h    | SIUL2 GPIO Pad Data Output (GPDO186) |                 8 | RW       | 00h           |
| 13BAh    | SIUL2 GPIO Pad Data Output (GPDO185) |                 8 | RW       | 00h           |
| 13BBh    | SIUL2 GPIO Pad Data Output (GPDO184) |                 8 | RW       | 00h           |
| 13BDh    | SIUL2 GPIO Pad Data Output (GPDO190) |                 8 | RW       | 00h           |
| 13BEh    | SIUL2 GPIO Pad Data Output (GPDO189) |                 8 | RW       | 00h           |
| 13BFh    | SIUL2 GPIO Pad Data Output (GPDO188) |                 8 | RW       | 00h           |
| 1570h    | SIUL2 GPIO Pad Data Input (GPDI115)  |                 8 | R        | 00h           |
| 1571h    | SIUL2 GPIO Pad Data Input (GPDI114)  |                 8 | R        | 00h           |
| 1572h    | SIUL2 GPIO Pad Data Input (GPDI113)  |                 8 | R        | 00h           |
| 1573h    | SIUL2 GPIO Pad Data Input (GPDI112)  |                 8 | R        | 00h           |
| 1574h    | SIUL2 GPIO Pad Data Input (GPDI119)  |                 8 | R        | 00h           |
| 1575h    | SIUL2 GPIO Pad Data Input (GPDI118)  |                 8 | R        | 00h           |
| 1576h    | SIUL2 GPIO Pad Data Input (GPDI117)  |                 8 | R        | 00h           |
| 1577h    | SIUL2 GPIO Pad Data Input (GPDI116)  |                 8 | R        | 00h           |
| 1579h    | SIUL2 GPIO Pad Data Input (GPDI122)  |                 8 | R        | 00h           |
| 157Ah    | SIUL2 GPIO Pad Data Input (GPDI121)  |                 8 | R        | 00h           |
| 157Bh    | SIUL2 GPIO Pad Data Input (GPDI120)  |                 8 | R        | 00h           |
| 1590h    | SIUL2 GPIO Pad Data Input (GPDI147)  |                 8 | R        | 00h           |
| 1591h    | SIUL2 GPIO Pad Data Input (GPDI146)  |                 8 | R        | 00h           |
| 1592h    | SIUL2 GPIO Pad Data Input (GPDI145)  |                 8 | R        | 00h           |
| 1593h    | SIUL2 GPIO Pad Data Input (GPDI144)  |                 8 | R        | 00h           |
| 1594h    | SIUL2 GPIO Pad Data Input (GPDI151)  |                 8 | R        | 00h           |
| 1595h    | SIUL2 GPIO Pad Data Input (GPDI150)  |                 8 | R        | 00h           |
| 1596h    | SIUL2 GPIO Pad Data Input (GPDI149)  |                 8 | R        | 00h           |
| 1597h    | SIUL2 GPIO Pad Data Input (GPDI148)  |                 8 | R        | 00h           |
| 1598h    | SIUL2 GPIO Pad Data Input (GPDI155)  |                 8 | R        | 00h           |
| 1599h    | SIUL2 GPIO Pad Data Input (GPDI154)  |                 8 | R        | 00h           |
| 159Ah    | SIUL2 GPIO Pad Data Input (GPDI153)  |                 8 | R        | 00h           |
| 159Bh    | SIUL2 GPIO Pad Data Input (GPDI152)  |                 8 | R        | 00h           |
| 159Ch    | SIUL2 GPIO Pad Data Input (GPDI159)  |                 8 | R        | 00h           |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Offset   | Register                            |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------|-------------------|----------|---------------|
| 159Dh    | SIUL2 GPIO Pad Data Input (GPDI158) |                 8 | R        | 00h           |
| 159Eh    | SIUL2 GPIO Pad Data Input (GPDI157) |                 8 | R        | 00h           |
| 159Fh    | SIUL2 GPIO Pad Data Input (GPDI156) |                 8 | R        | 00h           |
| 15A0h    | SIUL2 GPIO Pad Data Input (GPDI163) |                 8 | R        | 00h           |
| 15A1h    | SIUL2 GPIO Pad Data Input (GPDI162) |                 8 | R        | 00h           |
| 15A2h    | SIUL2 GPIO Pad Data Input (GPDI161) |                 8 | R        | 00h           |
| 15A3h    | SIUL2 GPIO Pad Data Input (GPDI160) |                 8 | R        | 00h           |
| 15A4h    | SIUL2 GPIO Pad Data Input (GPDI167) |                 8 | R        | 00h           |
| 15A5h    | SIUL2 GPIO Pad Data Input (GPDI166) |                 8 | R        | 00h           |
| 15A6h    | SIUL2 GPIO Pad Data Input (GPDI165) |                 8 | R        | 00h           |
| 15A7h    | SIUL2 GPIO Pad Data Input (GPDI164) |                 8 | R        | 00h           |
| 15A8h    | SIUL2 GPIO Pad Data Input (GPDI171) |                 8 | R        | 00h           |
| 15A9h    | SIUL2 GPIO Pad Data Input (GPDI170) |                 8 | R        | 00h           |
| 15AAh    | SIUL2 GPIO Pad Data Input (GPDI169) |                 8 | R        | 00h           |
| 15ABh    | SIUL2 GPIO Pad Data Input (GPDI168) |                 8 | R        | 00h           |
| 15ACh    | SIUL2 GPIO Pad Data Input (GPDI175) |                 8 | R        | 00h           |
| 15ADh    | SIUL2 GPIO Pad Data Input (GPDI174) |                 8 | R        | 00h           |
| 15AEh    | SIUL2 GPIO Pad Data Input (GPDI173) |                 8 | R        | 00h           |
| 15AFh    | SIUL2 GPIO Pad Data Input (GPDI172) |                 8 | R        | 00h           |
| 15B0h    | SIUL2 GPIO Pad Data Input (GPDI179) |                 8 | R        | 00h           |
| 15B1h    | SIUL2 GPIO Pad Data Input (GPDI178) |                 8 | R        | 00h           |
| 15B2h    | SIUL2 GPIO Pad Data Input (GPDI177) |                 8 | R        | 00h           |
| 15B3h    | SIUL2 GPIO Pad Data Input (GPDI176) |                 8 | R        | 00h           |
| 15B4h    | SIUL2 GPIO Pad Data Input (GPDI183) |                 8 | R        | 00h           |
| 15B5h    | SIUL2 GPIO Pad Data Input (GPDI182) |                 8 | R        | 00h           |
| 15B6h    | SIUL2 GPIO Pad Data Input (GPDI181) |                 8 | R        | 00h           |
| 15B7h    | SIUL2 GPIO Pad Data Input (GPDI180) |                 8 | R        | 00h           |
| 15B8h    | SIUL2 GPIO Pad Data Input (GPDI187) |                 8 | R        | 00h           |
| 15B9h    | SIUL2 GPIO Pad Data Input (GPDI186) |                 8 | R        | 00h           |
| 15BAh    | SIUL2 GPIO Pad Data Input (GPDI185) |                 8 | R        | 00h           |
| 15BBh    | SIUL2 GPIO Pad Data Input (GPDI184) |                 8 | R        | 00h           |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Offset        | Register                                                     |   Width (In bits) | Access   | Reset value   |
|---------------|--------------------------------------------------------------|-------------------|----------|---------------|
| 15BDh         | SIUL2 GPIO Pad Data Input (GPDI190)                          |                 8 | R        | 00h           |
| 15BEh         | SIUL2 GPIO Pad Data Input (GPDI189)                          |                 8 | R        | 00h           |
| 15BFh         | SIUL2 GPIO Pad Data Input (GPDI188)                          |                 8 | R        | 00h           |
| 170Ch         | SIUL2 Parallel GPIO Pad Data Out (PGPDO7)                    |                16 | RW       | 0000h         |
| 1710h         | SIUL2 Parallel GPIO Pad Data Out (PGPDO9)                    |                16 | RW       | 0000h         |
| 1714h         | SIUL2 Parallel GPIO Pad Data Out (PGPDO11)                   |                16 | RW       | 0000h         |
| 1716h         | SIUL2 Parallel GPIO Pad Data Out (PGPDO10)                   |                16 | RW       | 0000h         |
| 174Ch         | SIUL2 Parallel GPIO Pad Data In (PGPDI7)                     |                16 | R        | 0000h         |
| 1750h         | SIUL2 Parallel GPIO Pad Data In (PGPDI9)                     |                16 | R        | 0000h         |
| 1754h         | SIUL2 Parallel GPIO Pad Data In (PGPDI11)                    |                16 | R        | 0000h         |
| 1756h         | SIUL2 Parallel GPIO Pad Data In (PGPDI10)                    |                16 | R        | 0000h         |
| 179Ch         | SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO7)            |                32 | W        | 0000_0000h    |
| 17A4h - 17A8h | SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO9 - MPGPDO10) |                32 | W        | 0000_0000h    |
| 17ACh         | SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO11)           |                32 | W        | 0000_0000h    |

## 16.4.2 SIUL2 MCU ID Register #1 (MIDR1)

## Offset

| Register   | Offset   |
|------------|----------|
| MIDR1      | 4h       |

## Function

This register holds identification information about the device.

## NOTE

This register supports only 32-bit accesses. Byte and half-word accesses are not supported.

## NOTE

See the table "MIDR reset values for S32G product family" given in the section "Chip-specific SIUL2 information".

System Integration Unit Lite2 (SIUL2)

## Diagram

<!-- image -->

## Fields

| Field                        | Function                                                                                                                                                                    |
|------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26 PRODUCT_FA MILY_LETTER | Product Family Letter Identifies the Product Family Letter. 01_0011b - S                                                                                                    |
| 25-16 PRODUCT_FA MILY_NO     | Product Family Number 00_0010_0000b - 32                                                                                                                                    |
| 15-10 PART_NO_LET TER        | Part Number Letter Identifies the Part Number Letter. 00_0001b - A 00_0011b - C 00_1101b - M                                                                                |
| 9-6 -                        | Reserved                                                                                                                                                                    |
| 5-0 SYSTEM_RAM _SIZE         | System RAM Size Identifies the system RAM size. 00_0010b - 128 kB 00_0011b - 192 kB 00_0100b - 256 kB 00_0101b - 384 kB 00_0110b - 512 kB 00_0111b - 768 kB 00_1000b - 1 MB |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                         |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 00_1001b - 1.25 MB 00_1010b - 1.5 MB 00_1011b - 1.75 MB 00_1100b - 2 MB 00_1101b - 2.5 MB 00_1110b - 3 MB 00_1111b - 3.5 MB 01_0000b - 4 MB 01_0001b - 6 MB 01_0010b - 8 MB 01_0011b - 10 MB 01_1100b - 12 MB 01_1101b - 14 MB 01_1110b - 16 MB 01_1111b - 18 MB |

## 16.4.3 SIUL2 MCU ID Register #2 (MIDR2)

## Offset

| Register   | Offset   |
|------------|----------|
| MIDR2      | 8h       |

## Function

## NOTE

This register supports only 32-bit accesses. Byte and half-word accesses are not supported.

## NOTE

See the table "MIDR reset values for S32G product family" given in the section "Chip-specific SIUL2 information".

System Integration Unit Lite2 (SIUL2)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27             | 26             | 25                      | 24                      | 23                      | 22                      | 21                      | 20                      | 19                      | 18                      | 17                      | 16                      |
|--------|---------------|---------------|---------------|---------------|----------------|----------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| R      | FLASH_VEND OR | FLASH_VEND OR | FLASH_CONFI G | FLASH_CONFI G | SUBMINOR_M ASK | SUBMINOR_M ASK | COMPUTE_DIE_PART_NUMBER | COMPUTE_DIE_PART_NUMBER | COMPUTE_DIE_PART_NUMBER | COMPUTE_DIE_PART_NUMBER | COMPUTE_DIE_PART_NUMBER | COMPUTE_DIE_PART_NUMBER | COMPUTE_DIE_PART_NUMBER | COMPUTE_DIE_PART_NUMBER | COMPUTE_DIE_PART_NUMBER | COMPUTE_DIE_PART_NUMBER |
| W      |               |               |               |               |                |                |                         |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| Reset  | u             | u             | u             | u             | u              | u              | u                       | u                       | u                       | u                       | u                       | u                       | u                       | u                       | u                       | u                       |
| Bits   | 15            | 14            | 13            | 12            | 11             | 10             | 9                       | 8                       | 7                       | 6                       | 5                       | 4                       | 3                       | 2                       | 1                       | 0                       |
| R      | SERD ES       | OTA           | HPBF          | LAX           | 0              | 0              | 0                       | 0                       | 0                       | 0                       | 0                       | 0                       | 0                       | 0                       | AE1                     | AE0                     |
| W      |               |               |               |               |                |                |                         |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| Reset  | u             | u             | u             | u             | u              | u              | u                       | u                       | u                       | u                       | u                       | u                       | u                       | u                       | u                       | u                       |

## Fields

| Field                           | Function                                                                                      |
|---------------------------------|-----------------------------------------------------------------------------------------------|
| 31-30 FLASH_VEND OR             | Flash Vendor Identifies flash die vendor. 00b - None 01b - Macronix                           |
| 29-28 FLASH_CONFI G             | Flash Configuration Identifies flash die default I/O configuration. 00b - x1 I/O 01b - x8 I/O |
| 27-26 SUBMINOR_M ASK            | Subminor Mask Revision 00b - Rev x.x.0 01b - Rev x.x.1                                        |
| 25-16 COMPUTE_DIE _PART_NUMB ER | Compute Die Part Number                                                                       |
| 15 SERDES                       | SerDes subsystem Identifies whether the SerDes subsystem is present. 0b - No 1b - Yes         |
| 14 OTA                          | Over The Air Identifies if Over The Air is enabled.                                           |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field   | Function                                                                                                   |
|---------|------------------------------------------------------------------------------------------------------------|
|         | 0b - No 1b - Yes                                                                                           |
| 13 HPBF | High Performance Buffered Flash Identifies if High Performance Buffered Flash is enabled. 0b - No 1b - Yes |
| 12 LAX  | Linear Algebraic Accelerator Identifies if Linear Algebraic Accelerator is present. 0b - No 1b - Yes       |
| 11-2 -  | Reserved                                                                                                   |
| 1 AE1   | Application Extension 1 Identifies if Application Extension 1 is present. 0b - No 1b - Yes                 |
| 0 AE0   | Application Extension 0 Identifies if Application Extension 0 is present. 0b - No 1b - Yes                 |

## 16.4.4 SIUL2 DMA/Interrupt Status Flag 0 (DISR0)

## Offset

| Register   | Offset   |
|------------|----------|
| DISR0      | 10h      |

## Function

Contains flag bits that record an event on the external IRQ pins. When an event as defined in IREER0 and IFEER0 occurs, the corresponding flag bit is set. The IRQ flag bit is set regardless of the state of the corresponding DIRER0[EIREn] bit. The IRQ flag bit remains set until you clear it or is cleared by servicing of a DMA request. The IRQ flag bits are cleared by writing a 1 to the bits. A write of 0 has no effect.

This register supports 8-, 16-, and 32-bit accesses.

## Diagram

| Bits   | 31    | 30    | 29    | 28    | 27    | 26    | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | EIF31 | EIF30 | EIF29 | EIF28 | EIF27 | EIF26 | EIF25 | EIF24 | EIF23 | EIF22 | EIF21 | EIF20 | EIF19 | EIF18 | EIF17 | EIF16 |
| W      | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   |
| Reset  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R      | EIF15 | EIF14 | EIF13 | EIF12 | EIF11 | EIF10 | EIF9  | EIF8  | EIF7  | EIF6  | EIF5  | EIF4  | EIF3  | EIF2  | EIF1  | EIF0  |
| W      | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   | W1C   |
| Reset  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field    | Function                                                                                                                                                                                                                                                                                      |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 EIF31 | External Interrupt Status Flag 31 If enabled (DIRERR31 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER31 and IFEER31 has occurred. |
| 30 EIF30 | External Interrupt Status Flag 30 If enabled (DIRERR30 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER30 and IFEER30 has occurred. |
| 29 EIF29 | External Interrupt Status Flag 29 If enabled (DIRERR29 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER29 and IFEER29 has occurred. |
| 28 EIF28 | External Interrupt Status Flag 28 If enabled (DIRERR28 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER28 and IFEER28 has occurred. |
| 27 EIF27 | External Interrupt Status Flag 27 If enabled (DIRERR27 = 1) causes an interrupt or DMA request.                                                                                                                                                                                               |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                      |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER27 and IFEER27 has occurred.                                                                                                 |
| 26 EIF26 | External Interrupt Status Flag 26 If enabled (DIRERR26 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER26 and IFEER26 has occurred. |
| 25 EIF25 | External Interrupt Status Flag 25 If enabled (DIRERR25 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER25 and IFEER25 has occurred. |
| 24 EIF24 | External Interrupt Status Flag 24 If enabled (DIRERR24 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER24 and IFEER24 has occurred. |
| 23 EIF23 | External Interrupt Status Flag 23 If enabled (DIRERR23 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER23 and IFEER23 has occurred. |
| 22 EIF22 | External Interrupt Status Flag 22 If enabled (DIRERR22 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER22 and IFEER22 has occurred. |
| 21 EIF21 | External Interrupt Status Flag 21 If enabled (DIRERR21 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect.                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                      |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER21 and IFEER21 has occurred.                                                                                                                                                                      |
| 20 EIF20 | External Interrupt Status Flag 20 If enabled (DIRERR20 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER20 and IFEER20 has occurred. |
| 19 EIF19 | External Interrupt Status Flag 19 If enabled (DIRERR19 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER19 and IFEER19 has occurred. |
| 18 EIF18 | External Interrupt Status Flag 18 If enabled (DIRERR18 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER18 and IFEER18 has occurred. |
| 17 EIF17 | External Interrupt Status Flag 17 If enabled (DIRERR17 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER17 and IFEER17 has occurred. |
| 16 EIF16 | External Interrupt Status Flag 16 If enabled (DIRERR16 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER16 and IFEER16 has occurred. |
| 15 EIF15 | External Interrupt Status Flag 15 If enabled (DIRERR15 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad.                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                      |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 14 EIF14 | External Interrupt Status Flag 14 If enabled (DIRERR14 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER14 and IFEER14 has occurred. |
| 13 EIF13 | External Interrupt Status Flag 13 If enabled (DIRERR13 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER13 and IFEER13 has occurred. |
| 12 EIF12 | External Interrupt Status Flag 12 If enabled (DIRERR12 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER12 and IFEER12 has occurred. |
| 11 EIF11 | External Interrupt Status Flag 11 If enabled (DIRERR11 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER11 and IFEER11 has occurred. |
| 10 EIF10 | External Interrupt Status Flag 10 If enabled (DIRERR10 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER10 and IFEER10 has occurred. |
| 9 EIF9   | External Interrupt Status Flag 9 If enabled (DIRERR9 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER9 and IFEER9 has occurred.     |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                  |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 8 EIF8  | External Interrupt Status Flag 8 If enabled (DIRERR8 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER8 and IFEER8 has occurred. |
| 7 EIF7  | External Interrupt Status Flag 7 If enabled (DIRERR7 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER7 and IFEER7 has occurred. |
| 6 EIF6  | External Interrupt Status Flag 6 If enabled (DIRERR6 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER6 and IFEER6 has occurred. |
| 5 EIF5  | External Interrupt Status Flag 5 If enabled (DIRERR5 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER5 and IFEER5 has occurred. |
| 4 EIF4  | External Interrupt Status Flag 4 If enabled (DIRERR4 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER4 and IFEER4 has occurred. |
| 3 EIF3  | External Interrupt Status Flag 3 If enabled (DIRERR3 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER3 and IFEER3 has occurred. |
| 2       | External Interrupt Status Flag 2 If enabled (DIRERR2 = 1) causes an interrupt or DMA request.                                                                                                                                                                                             |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                  |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| EIF2    | This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER2 and IFEER2 has occurred.                                                                                               |
| 1 EIF1  | External Interrupt Status Flag 1 If enabled (DIRERR1 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER1 and IFEER1 has occurred. |
| 0 EIF0  | External Interrupt Status Flag 0 If enabled (DIRERR0 = 1) causes an interrupt or DMA request. This flag can be cleared only by writing 1. Writing 0 has no effect. 0b - No interrupt event has occurred on the pad. 1b - An interrupt event as defined by IREER0 and IFEER0 has occurred. |

## 16.4.5 SIUL2 DMA/Interrupt Request Enable 0 (DIRER0)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRER0     | 18h      |

## Function

Enables the assertion of DMA or interrupt request to the interrupt controller if the corresponding DISR0[EIFn] bit is set. The type of request is determined by the corresponding DIRSR0[DIRSRn] bit.

This register supports 8-, 16-, and 32-bit accesses.

## NOTE

Once DIRSR0 selects a DMA request, you cannot enable or disable it.

System Integration Unit Lite2 (SIUL2)

## Diagram

<!-- image -->

| Bits   | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R W    | EIRE3 1 | EIRE3 0 | EIRE2 9 | EIRE2 8 | EIRE2 7 | EIRE2 6 | EIRE2 5 | EIRE2 4 | EIRE2 3 | EIRE2 2 | EIRE2 1 | EIRE2 0 | EIRE1 9 | EIRE1 8 | EIRE1 7 | EIRE1 6 |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R W    | EIRE1 5 | EIRE1 4 | EIRE1 3 | EIRE1 2 | EIRE1 1 | EIRE1 0 | EIRE9   | EIRE8   | EIRE7   | EIRE6   | EIRE5   | EIRE4   | EIRE3   | EIRE2   | EIRE1   | EIRE0   |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

## Fields

| Field     | Function                                                                                                                        |
|-----------|---------------------------------------------------------------------------------------------------------------------------------|
| 31 EIRE31 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 30 EIRE30 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 29 EIRE29 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 28 EIRE28 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 27 EIRE27 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 26 EIRE26 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin.                            |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field     | Function                                                                                                                        |
|-----------|---------------------------------------------------------------------------------------------------------------------------------|
| 25 EIRE25 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled              |
| 24 EIRE24 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 23 EIRE23 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 22 EIRE22 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 21 EIRE21 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 20 EIRE20 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 19 EIRE19 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 18        | External Interrupt Request Enable                                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                        |
|-----------|---------------------------------------------------------------------------------------------------------------------------------|
| EIRE18    | Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled                                   |
| 17 EIRE17 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 16 EIRE16 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 15 EIRE15 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 14 EIRE14 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 13 EIRE13 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 12 EIRE12 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 11 EIRE11 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                        |
|-----------|---------------------------------------------------------------------------------------------------------------------------------|
| 10 EIRE10 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 9 EIRE9   | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 8 EIRE8   | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 7 EIRE7   | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 6 EIRE6   | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 5 EIRE5   | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 4 EIRE4   | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 3 EIRE3   | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled              |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                        |
|---------|---------------------------------------------------------------------------------------------------------------------------------|
|         | 1b - Enabled                                                                                                                    |
| 2 EIRE2 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 1 EIRE1 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |
| 0 EIRE0 | External Interrupt Request Enable Enables or disables interrupt requests from the corresponding pin. 0b - Disabled 1b - Enabled |

## 16.4.6 SIUL2 DMA/Interrupt Request Select 0 (DIRSR0)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRSR0     | 20h      |

## Function

Selects between the DMA or interrupt request. The DIRSR0[DIRSRn] bit determines whether DMA or an interrupt request asserts the corresponding DISR0[EIFn] bit.

This register supports 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R W    | DIRSR 31 | DIRSR 30 | DIRSR 29 | DIRSR 28 | DIRSR 27 | DIRSR 26 | DIRSR 25 | DIRSR 24 | DIRSR 23 | DIRSR 22 | DIRSR 21 | DIRSR 20 | DIRSR 19 | DIRSR 18 | DIRSR 17 | DIRSR 16 |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R W    | DIRSR 15 | DIRSR 14 | DIRSR 13 | DIRSR 12 | DIRSR 11 | DIRSR 10 | DIRSR 9  | DIRSR 8  | DIRSR 7  | DIRSR 6  | DIRSR 5  | DIRSR 4  | DIRSR 3  | DIRSR 2  | DIRSR 1  | DIRSR 0  |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field      | Function                                                                                                                                                                                              |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DIRSR31 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 30 DIRSR30 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 29 DIRSR29 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 28 DIRSR28 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 27 DIRSR27 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 26 DIRSR26 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 25 DIRSR25 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin.                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                              |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Interrupt request 1b - DMA request                                                                                                                                                               |
| 24 DIRSR24 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 23 DIRSR23 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 22 DIRSR22 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 21 DIRSR21 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 20 DIRSR20 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 19 DIRSR19 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 18         | DMA/Interrupt Request Select Register                                                                                                                                                                 |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                              |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DIRSR18    | Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request                                       |
| 17 DIRSR17 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 16 DIRSR16 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 15 DIRSR15 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 14 DIRSR14 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 13 DIRSR13 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 12 DIRSR12 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                              |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 11 DIRSR11 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 10 DIRSR10 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 9 DIRSR9   | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 8 DIRSR8   | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 7 DIRSR7   | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 6 DIRSR6   | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 5 DIRSR5   | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin.                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                              |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - Interrupt request 1b - DMA request                                                                                                                                                               |
| 4 DIRSR4 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 3 DIRSR3 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 2 DIRSR2 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 1 DIRSR1 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |
| 0 DIRSR0 | DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0b - Interrupt request 1b - DMA request |

## 16.4.7 SIUL2 Interrupt Rising-Edge Event Enable 0 (IREER0)

## Offset

| Register   | Offset   |
|------------|----------|
| IREER0     | 28h      |

## Function

Enables the rising-edge triggered events on the corresponding interrupt pads.

This register supports 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

| Bits   | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R W    | IREE3 1 | IREE3 0 | IREE2 9 | IREE2 8 | IREE2 7 | IREE2 6 | IREE2 5 | IREE2 4 | IREE2 3 | IREE2 2 | IREE2 1 | IREE2 0 | IREE1 9 | IREE1 8 | IREE1 7 | IREE1 6 |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R W    | IREE1 5 | IREE1 4 | IREE1 3 | IREE1 2 | IREE1 1 | IREE1 0 | IREE9   | IREE8   | IREE7   | IREE6   | IREE5   | IREE4   | IREE3   | IREE2   | IREE1   | IREE0   |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

## Fields

| Field     | Function                                                                   |
|-----------|----------------------------------------------------------------------------|
| 31 IREE31 | Enables rising-edge events to set DISR0[EIF31]. 0b - Disabled 1b - Enabled |
| 30 IREE30 | Enables rising-edge events to set DISR0[EIF30]. 0b - Disabled 1b - Enabled |
| 29 IREE29 | Enables rising-edge events to set DISR0[EIF29]. 0b - Disabled 1b - Enabled |
| 28 IREE28 | Enables rising-edge events to set DISR0[EIF28]. 0b - Disabled 1b - Enabled |
| 27 IREE27 | Enables rising-edge events to set DISR0[EIF27]. 0b - Disabled 1b - Enabled |
| 26        | Enables rising-edge events to set DISR0[EIF26].                            |

Table continues on the next page...

## NOTE

If both the IREE and IFEE bits are cleared for the same interrupt source, the interrupt status flag for the corresponding external interrupt will never be set.

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field     | Function                                                                   |
|-----------|----------------------------------------------------------------------------|
| IREE26    | 0b - Disabled 1b - Enabled                                                 |
| 25 IREE25 | Enables rising-edge events to set DISR0[EIF25]. 0b - Disabled 1b - Enabled |
| 24 IREE24 | Enables rising-edge events to set DISR0[EIF24]. 0b - Disabled 1b - Enabled |
| 23 IREE23 | Enables rising-edge events to set DISR0[EIF23]. 0b - Disabled 1b - Enabled |
| 22 IREE22 | Enables rising-edge events to set DISR0[EIF22]. 0b - Disabled 1b - Enabled |
| 21 IREE21 | Enables rising-edge events to set DISR0[EIF21]. 0b - Disabled 1b - Enabled |
| 20 IREE20 | Enables rising-edge events to set DISR0[EIF20]. 0b - Disabled 1b - Enabled |
| 19 IREE19 | Enables rising-edge events to set DISR0[EIF19]. 0b - Disabled 1b - Enabled |
| 18 IREE18 | Enables rising-edge events to set DISR0[EIF18]. 0b - Disabled 1b - Enabled |
| 17 IREE17 | Enables rising-edge events to set DISR0[EIF17]. 0b - Disabled 1b - Enabled |
| 16 IREE16 | Enables rising-edge events to set DISR0[EIF16]. 0b - Disabled 1b - Enabled |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                   |
|-----------|----------------------------------------------------------------------------|
| 15 IREE15 | Enables rising-edge events to set DISR0[EIF15]. 0b - Disabled 1b - Enabled |
| 14 IREE14 | Enables rising-edge events to set DISR0[EIF14]. 0b - Disabled 1b - Enabled |
| 13 IREE13 | Enables rising-edge events to set DISR0[EIF13]. 0b - Disabled 1b - Enabled |
| 12 IREE12 | Enables rising-edge events to set DISR0[EIF12]. 0b - Disabled 1b - Enabled |
| 11 IREE11 | Enables rising-edge events to set DISR0[EIF11]. 0b - Disabled 1b - Enabled |
| 10 IREE10 | Enables rising-edge events to set DISR0[EIF10]. 0b - Disabled 1b - Enabled |
| 9 IREE9   | Enables rising-edge events to set DISR0[EIF9]. 0b - Disabled 1b - Enabled  |
| 8 IREE8   | Enables rising-edge events to set DISR0[EIF8]. 0b - Disabled 1b - Enabled  |
| 7 IREE7   | Enables rising-edge events to set DISR0[EIF7]. 0b - Disabled 1b - Enabled  |
| 6 IREE6   | Enables rising-edge events to set DISR0[EIF6]. 0b - Disabled 1b - Enabled  |
| 5 IREE5   | Enables rising-edge events to set DISR0[EIF5].                             |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                  |
|---------|---------------------------------------------------------------------------|
|         | 0b - Disabled 1b - Enabled                                                |
| 4 IREE4 | Enables rising-edge events to set DISR0[EIF4]. 0b - Disabled 1b - Enabled |
| 3 IREE3 | Enables rising-edge events to set DISR0[EIF3]. 0b - Disabled 1b - Enabled |
| 2 IREE2 | Enables rising-edge events to set DISR0[EIF2]. 0b - Disabled 1b - Enabled |
| 1 IREE1 | Enables rising-edge events to set DISR0[EIF1]. 0b - Disabled 1b - Enabled |
| 0 IREE0 | Enables rising-edge events to set DISR0[EIF0]. 0b - Disabled 1b - Enabled |

## 16.4.8 SIUL2 Interrupt Falling-Edge Event Enable 0 (IFEER0)

## Offset

| Register   | Offset   |
|------------|----------|
| IFEER0     | 30h      |

## Function

Enables falling-edge triggered events on the corresponding interrupt pads.

This register supports 8-, 16-, and 32-bit accesses.

## NOTE

If both the IREE and IFEE bits are cleared for the same interrupt source, the interrupt status flag for the corresponding external interrupt will never be set.

## Diagram

<!-- image -->

| Bits   | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R W    | IFEE3 1 | IFEE3 0 | IFEE2 9 | IFEE2 8 | IFEE2 7 | IFEE2 6 | IFEE2 5 | IFEE2 4 | IFEE2 3 | IFEE2 2 | IFEE2 1 | IFEE2 0 | IFEE1 9 | IFEE1 8 | IFEE1 7 | IFEE1 6 |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R W    | IFEE1 5 | IFEE1 4 | IFEE1 3 | IFEE1 2 | IFEE1 1 | IFEE1 0 | IFEE9   | IFEE8   | IFEE7   | IFEE6   | IFEE5   | IFEE4   | IFEE3   | IFEE2   | IFEE1   | IFEE0   |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

## Fields

| Field     | Function                                                                    |
|-----------|-----------------------------------------------------------------------------|
| 31 IFEE31 | Enables falling-edge events to set DISR0[EIF31]. 0b - Disabled 1b - Enabled |
| 30 IFEE30 | Enables falling-edge events to set DISR0[EIF30]. 0b - Disabled 1b - Enabled |
| 29 IFEE29 | Enables falling-edge events to set DISR0[EIF29]. 0b - Disabled 1b - Enabled |
| 28 IFEE28 | Enables falling-edge events to set DISR0[EIF28]. 0b - Disabled 1b - Enabled |
| 27 IFEE27 | Enables falling-edge events to set DISR0[EIF27]. 0b - Disabled 1b - Enabled |
| 26 IFEE26 | Enables falling-edge events to set DISR0[EIF26]. 0b - Disabled 1b - Enabled |
| 25 IFEE25 | Enables falling-edge events to set DISR0[EIF25]. 0b - Disabled 1b - Enabled |
| 24        | Enables falling-edge events to set DISR0[EIF24].                            |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field     | Function                                                                    |
|-----------|-----------------------------------------------------------------------------|
| IFEE24    | 0b - Disabled 1b - Enabled                                                  |
| 23 IFEE23 | Enables falling-edge events to set DISR0[EIF23]. 0b - Disabled 1b - Enabled |
| 22 IFEE22 | Enables falling-edge events to set DISR0[EIF22]. 0b - Disabled 1b - Enabled |
| 21 IFEE21 | Enables falling-edge events to set DISR0[EIF21]. 0b - Disabled 1b - Enabled |
| 20 IFEE20 | Enables falling-edge events to set DISR0[EIF20]. 0b - Disabled 1b - Enabled |
| 19 IFEE19 | Enables falling-edge events to set DISR0[EIF19]. 0b - Disabled 1b - Enabled |
| 18 IFEE18 | Enables falling-edge events to set DISR0[EIF18]. 0b - Disabled 1b - Enabled |
| 17 IFEE17 | Enables falling-edge events to set DISR0[EIF17]. 0b - Disabled 1b - Enabled |
| 16 IFEE16 | Enables falling-edge events to set DISR0[EIF16]. 0b - Disabled 1b - Enabled |
| 15 IFEE15 | Enables falling-edge events to set DISR0[EIF15]. 0b - Disabled 1b - Enabled |
| 14 IFEE14 | Enables falling-edge events to set DISR0[EIF14]. 0b - Disabled 1b - Enabled |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                    |
|-----------|-----------------------------------------------------------------------------|
| 13 IFEE13 | Enables falling-edge events to set DISR0[EIF13]. 0b - Disabled 1b - Enabled |
| 12 IFEE12 | Enables falling-edge events to set DISR0[EIF12]. 0b - Disabled 1b - Enabled |
| 11 IFEE11 | Enables falling-edge events to set DISR0[EIF11]. 0b - Disabled 1b - Enabled |
| 10 IFEE10 | Enables falling-edge events to set DISR0[EIF10]. 0b - Disabled 1b - Enabled |
| 9 IFEE9   | Enables falling-edge events to set DISR0[EIF9]. 0b - Disabled 1b - Enabled  |
| 8 IFEE8   | Enables falling-edge events to set DISR0[EIF8]. 0b - Disabled 1b - Enabled  |
| 7 IFEE7   | Enables falling-edge events to set DISR0[EIF7]. 0b - Disabled 1b - Enabled  |
| 6 IFEE6   | Enables falling-edge events to set DISR0[EIF6]. 0b - Disabled 1b - Enabled  |
| 5 IFEE5   | Enables falling-edge events to set DISR0[EIF5]. 0b - Disabled 1b - Enabled  |
| 4 IFEE4   | Enables falling-edge events to set DISR0[EIF4]. 0b - Disabled 1b - Enabled  |
| 3 IFEE3   | Enables falling-edge events to set DISR0[EIF3].                             |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                   |
|---------|----------------------------------------------------------------------------|
|         | 0b - Disabled 1b - Enabled                                                 |
| 2 IFEE2 | Enables falling-edge events to set DISR0[EIF2]. 0b - Disabled 1b - Enabled |
| 1 IFEE1 | Enables falling-edge events to set DISR0[EIF1]. 0b - Disabled 1b - Enabled |
| 0 IFEE0 | Enables falling-edge events to set DISR0[EIF0]. 0b - Disabled 1b - Enabled |

## 16.4.9 SIUL2 Interrupt Filter Enable 0 (IFER0)

## Offset

| Register   | Offset   |
|------------|----------|
| IFER0      | 38h      |

## Function

Enables a digital filter counter on the corresponding interrupt pads to filter out glitches on the inputs.

This register supports 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

## Fields

| Field    | Function                                                                             |
|----------|--------------------------------------------------------------------------------------|
| 31 IFE31 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 30 IFE30 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 29 IFE29 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 28 IFE28 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 27 IFE27 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 26 IFE26 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 25 IFE25 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 24 IFE24 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 23 IFE23 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 22 IFE22 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 21 IFE21 | Enables digital glitch filter on the interrupt pad input.                            |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                             |
|----------|--------------------------------------------------------------------------------------|
|          | 0b - Disabled 1b - Enabled                                                           |
| 20 IFE20 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 19 IFE19 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 18 IFE18 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 17 IFE17 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 16 IFE16 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 15 IFE15 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 14 IFE14 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 13 IFE13 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 12 IFE12 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 11 IFE11 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                             |
|----------|--------------------------------------------------------------------------------------|
| 10 IFE10 | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 9 IFE9   | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 8 IFE8   | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 7 IFE7   | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 6 IFE6   | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 5 IFE5   | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 4 IFE4   | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 3 IFE3   | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 2 IFE2   | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 1 IFE1   | Enables digital glitch filter on the interrupt pad input. 0b - Disabled 1b - Enabled |
| 0        | Enables digital glitch filter on the interrupt pad input.                            |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function      |
|---------|---------------|
| IFE0    | 0b - Disabled |

## 16.4.10 SIUL2 Interrupt Filter Maximum Counter (IFMCR0 - IFMCR31)

## Offset

For a = 0 to 31:

| Register   | Offset         |
|------------|----------------|
| IFMCRa     | 40h + (a × 4h) |

## Function

Configure the filter counter associated with each digital glitch filter.

<!-- image -->

| NOTE    | NOTE    | NOTE    | NOTE    | NOTE    | NOTE    | NOTE    | NOTE    | NOTE    | NOTE    | NOTE    | NOTE    | NOTE    | NOTE    | NOTE    | NOTE    |
|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| Diagram | Diagram | Diagram | Diagram | Diagram | Diagram | Diagram | Diagram | Diagram | Diagram | Diagram | Diagram | Diagram | Diagram | Diagram | Diagram |
| Bits    | 31      | 30      | 29      | 28      | 27 26   | 25      | 24      | 23      | 22      | 21 20   | 19      | 18      | 17      | 16      |         |
| R       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| W       |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset   | 0       | 0       | 0 0     | 0       | 0       | 0       | 0 0     | 0       | 0       | 0       | 0       | 0       | 0       | 0       |         |
| Bits    | 15      | 14      | 13 12   | 11      | 10      | 9       | 8 7     | 6       | 5       | 4       | 3       | 2       | 1       | 0       |         |
| R       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| W       | MAXCNT  | MAXCNT  | MAXCNT  | MAXCNT  | MAXCNT  | MAXCNT  | MAXCNT  | MAXCNT  | MAXCNT  | MAXCNT  | MAXCNT  | MAXCNT  | MAXCNT  | MAXCNT  | MAXCNT  |
| Reset   | 0       | 0       | 0 0     | 0       | 0       | 0       | 0 0     | 0       | 0       | 0       | 0       | 0       | 0       | 0       |         |

## Fields

| Field   | Function                                 |
|---------|------------------------------------------|
| 31-4    | Reserved                                 |
| 3-0     | Maximum Interrupt Filter Counter setting |
| MAXCNT  | MAXCNT can be 0d to 15d.                 |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                       |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | • A value of 0d, 1d, or 2d sets the filter as an all pass filter. • A value of 3d to 15d sets the filter period to TCK × MAXCNT + n × TCK, where: - n is 1, 2, 3, or 4. - TCK is the prescaled filter clock period, which is the IRC clock prescaled to the IFCP value specified in IFCPR. n accounts for the uncertainty factor in filter period calculation. |

## 16.4.11 SIUL2 Interrupt Filter Clock Prescaler (IFCPR)

## Offset

| Register   | Offset   |
|------------|----------|
| IFCPR      | C0h      |

## Function

Configures the clock prescaler which selects the clock for all digital filters. A prescaler is applied to the input clock to SIUL2, which is the peripheral clock counter in the SIUL2.

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-4    | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                  |
|---------|---------------------------------------------------------------------------------------------------------------------------|
| 3-0     | Interrupt Filter Clock Prescaler setting                                                                                  |
| IFCP    | Prescaled Filter Clock period is T IRC × (IFCP + 1), where: • T IRC is the internal oscillator period. • IFCP is 0 to 15. |

## 16.4.12 SIUL2 Multiplexed Signal Configuration Register (MSCR112 - MSCR190)

## Offset

| Register   | Offset   |
|------------|----------|
| MSCR112    | 400h     |
| MSCR113    | 404h     |
| MSCR114    | 408h     |
| MSCR115    | 40Ch     |
| MSCR116    | 410h     |
| MSCR117    | 414h     |
| MSCR118    | 418h     |
| MSCR119    | 41Ch     |
| MSCR120    | 420h     |
| MSCR121    | 424h     |
| MSCR122    | 428h     |
| MSCR144    | 480h     |
| MSCR145    | 484h     |
| MSCR146    | 488h     |
| MSCR147    | 48Ch     |
| MSCR148    | 490h     |
| MSCR149    | 494h     |
| MSCR150    | 498h     |
| MSCR151    | 49Ch     |
| MSCR152    | 4A0h     |
| MSCR153    | 4A4h     |
| MSCR154    | 4A8h     |
| MSCR155    | 4ACh     |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| MSCR156    | 4B0h     |
| MSCR157    | 4B4h     |
| MSCR158    | 4B8h     |
| MSCR159    | 4BCh     |
| MSCR160    | 4C0h     |
| MSCR161    | 4C4h     |
| MSCR162    | 4C8h     |
| MSCR163    | 4CCh     |
| MSCR164    | 4D0h     |
| MSCR165    | 4D4h     |
| MSCR166    | 4D8h     |
| MSCR167    | 4DCh     |
| MSCR168    | 4E0h     |
| MSCR169    | 4E4h     |
| MSCR170    | 4E8h     |
| MSCR171    | 4ECh     |
| MSCR172    | 4F0h     |
| MSCR173    | 4F4h     |
| MSCR174    | 4F8h     |
| MSCR175    | 4FCh     |
| MSCR176    | 500h     |
| MSCR177    | 504h     |
| MSCR178    | 508h     |
| MSCR179    | 50Ch     |
| MSCR180    | 510h     |
| MSCR181    | 514h     |
| MSCR182    | 518h     |
| MSCR183    | 51Ch     |
| MSCR184    | 520h     |
| MSCR185    | 524h     |
| MSCR186    | 528h     |
| MSCR187    | 52Ch     |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| MSCR188    | 530h     |
| MSCR189    | 534h     |
| MSCR190    | 538h     |

## Function

Select the source signal connected to the register's associated destination, which is a chip output pin or a chip pin that can be configured as an output.

MSCRn also specifies the electrical properties of the associated pin.

<!-- image -->

For chip-pin MSCR assignments and pin types, see the IOMUX file attached to this document.

## NOTE

- MSCRn registers support only 32-bit accesses. Byte and half-word write accesses are not supported.
- MSCRn registers must be configured only during application initialization and must not be modified during application runtime.
- Accessing a reserved MSCRn register generates a transfer error.
- These registers are a part of SIUL memory map but physical implementation of these register is a part of IOMUX RTL.
- SIUL2 interprets accesses to MSCRn at module level.

System Integration Unit Lite2 (SIUL2)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26     | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|--------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    |      |      |      |      |        |      |      |      |      | OBE  | ODE  | IBE  | 0    |      | SRE  |
| W      |      |      |      |      |      |        |      |      |      |      |      |      |      |      |      |      |
| Reset  | u    | u    | u    | u    | u    | u      | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10     | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      | PUE  | PUS  | 0    | Reserv | 0    |      |      |      | SMC  | 0    |      |      |      |      |
| W      | SRE  |      |      |      |      | ed     |      |      |      |      |      |      |      |      | SSS  |      |
| Reset  | u    | u    | u    | u    | u    | u      | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    |

## Fields

| Field     | Function                                                                                                                                                                |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-22 -   | Reserved                                                                                                                                                                |
| 21 OBE    | GPIO Output Buffer Enable Applies only to digital pins. Otherwise this bit is reserved. 0b - Output driver disabled 1b - Output driver enabled                          |
| 20 ODE    | Open Drain Enable To enable open drain both OBE and ODE bits need to be set. NOTE 0b - Open drain function disabled 1b - Open drain function enabled when OBE is also 1 |
| 19 IBE    | Input Buffer Enable Used only when the associated destination is a chip pin. Enables the associated pin's input buffer. 0b - Disabled 1b - Enabled                      |
| 18-17 -   | Reserved                                                                                                                                                                |
| 16-14 SRE | Slew Rate Control • For "3.3 V/1.8 V" FAST pads: - 000b: Fmax= 208 MHz (at 1.8V), 166 MHz (at 3.3V)                                                                     |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | - 001b: Reserved - 010b: Reserved - 011b: Reserved - 100b: Fmax=166 MHz (at 1.8V), 150 MHz (at 3.3V) - 101b: Fmax=150 MHz (at 1.8V), 133 MHz (at 3.3V) - 110b: Fmax=133 MHz(at 1.8V), 100 MHz (at 3.3V) - 111b, Fmax=100 MHz (at 1.8V), 83 MHz (at 3.3V) • For "1.8 V" GPIO pads: - 000b: Fmax=208 MHz - 001b: Reserved - 010b: Reserved - 011b: Reserved - 100b: Fmax=150 MHz - 101b: Fmax=133 MHz - 110b: Fmax=100 MHz - 111b: Fmax=50 MHz • For "3.3 V" GPIO pads: - 000b: Reserved - 001b: Reserved - 010b: Reserved - 011b: Reserved - 100b: Fmax=50 MHz - 101b: Fmax=50 MHz |
| 13 PUE  | Pull Enable Enables the pull function. Used only when the associated destination is a chip pin. 0b - Disabled 1b - Enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 12 PUS  | Pull Select Determines whether the pull function is a pullup or pulldown when the pull function is enabled by the PUE field. Used only when the associated destination is a chip pin. 0b - Pull down                                                                                                                                                                                                                                                                                                                                                                              |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                 |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 1b - Pull up                                                                                                                                                                                                                                                                             |
| 11 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 10 -    | Reserved                                                                                                                                                                                                                                                                                 |
| 9-6 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 5 SMC   | Safe Mode Control Used only when the associated destination is a chip pin. Specifies whether the chip disables the pin's output buffer when the chip enters Safe mode. 0b - Disable (The output buffer returns to its previous state when the chip leaves Safe mode.) 1b - Don't disable |
| 4-3 -   | Reserved                                                                                                                                                                                                                                                                                 |
| 2-0 SSS | Source Signal Select Selects a function for the pad. Refer to 'SSS' column of the 'IO Signal Table' tab of the IOMUX spreadsheet attachment.                                                                                                                                             |

## 16.4.13 SIUL2 Input Multiplexed Signal Configuration (IMCR119 - IMCR495)

## Offset

| Register   | Offset   |
|------------|----------|
| IMCR119    | C1Ch     |
| IMCR120    | C20h     |
| IMCR121    | C24h     |
| IMCR128    | C40h     |
| IMCR129    | C44h     |
| IMCR143    | C7Ch     |
| IMCR144    | C80h     |
| IMCR145    | C84h     |
| IMCR146    | C88h     |

Table continues on the next page...

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| IMCR147    | C8Ch     |
| IMCR148    | C90h     |
| IMCR149    | C94h     |
| IMCR150    | C98h     |
| IMCR151    | C9Ch     |
| IMCR153    | CA4h     |
| IMCR154    | CA8h     |
| IMCR155    | CACh     |
| IMCR156    | CB0h     |
| IMCR157    | CB4h     |
| IMCR158    | CB8h     |
| IMCR159    | CBCh     |
| IMCR160    | CC0h     |
| IMCR161    | CC4h     |
| IMCR205    | D74h     |
| IMCR206    | D78h     |
| IMCR207    | D7Ch     |
| IMCR208    | D80h     |
| IMCR209    | D84h     |
| IMCR210    | D88h     |
| IMCR211    | D8Ch     |
| IMCR212    | D90h     |
| IMCR224    | DC0h     |
| IMCR225    | DC4h     |
| IMCR233    | DE4h     |
| IMCR234    | DE8h     |
| IMCR235    | DECh     |
| IMCR236    | DF0h     |
| IMCR237    | DF4h     |
| IMCR238    | DF8h     |
| IMCR239    | DFCh     |
| IMCR240    | E00h     |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| IMCR241    | E04h     |
| IMCR242    | E08h     |
| IMCR243    | E0Ch     |
| IMCR244    | E10h     |
| IMCR245    | E14h     |
| IMCR246    | E18h     |
| IMCR247    | E1Ch     |
| IMCR248    | E20h     |
| IMCR273    | E84h     |
| IMCR274    | E88h     |
| IMCR278    | E98h     |
| IMCR279    | E9Ch     |
| IMCR280    | EA0h     |
| IMCR281    | EA4h     |
| IMCR283    | EACh     |
| IMCR284    | EB0h     |
| IMCR285    | EB4h     |
| IMCR286    | EB8h     |
| IMCR288    | EC0h     |
| IMCR289    | EC4h     |
| IMCR290    | EC8h     |
| IMCR291    | ECCh     |
| IMCR292    | ED0h     |
| IMCR293    | ED4h     |
| IMCR294    | ED8h     |
| IMCR296    | EE0h     |
| IMCR297    | EE4h     |
| IMCR298    | EE8h     |
| IMCR299    | EECh     |
| IMCR300    | EF0h     |
| IMCR301    | EF4h     |
| IMCR302    | EF8h     |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| IMCR304    | F00h     |
| IMCR305    | F04h     |
| IMCR306    | F08h     |
| IMCR307    | F0Ch     |
| IMCR308    | F10h     |
| IMCR309    | F14h     |
| IMCR310    | F18h     |
| IMCR312    | F20h     |
| IMCR313    | F24h     |
| IMCR314    | F28h     |
| IMCR316    | F30h     |
| IMCR318    | F38h     |
| IMCR322    | F48h     |
| IMCR323    | F4Ch     |
| IMCR324    | F50h     |
| IMCR325    | F54h     |
| IMCR326    | F58h     |
| IMCR327    | F5Ch     |
| IMCR328    | F60h     |
| IMCR329    | F64h     |
| IMCR330    | F68h     |
| IMCR331    | F6Ch     |
| IMCR332    | F70h     |
| IMCR333    | F74h     |
| IMCR334    | F78h     |
| IMCR335    | F7Ch     |
| IMCR336    | F80h     |
| IMCR337    | F84h     |
| IMCR338    | F88h     |
| IMCR339    | F8Ch     |
| IMCR340    | F90h     |
| IMCR343    | F9Ch     |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| IMCR344    | FA0h     |
| IMCR345    | FA4h     |
| IMCR346    | FA8h     |
| IMCR347    | FACh     |
| IMCR348    | FB0h     |
| IMCR349    | FB4h     |
| IMCR350    | FB8h     |
| IMCR351    | FBCh     |
| IMCR352    | FC0h     |
| IMCR353    | FC4h     |
| IMCR354    | FC8h     |
| IMCR355    | FCCh     |
| IMCR356    | FD0h     |
| IMCR357    | FD4h     |
| IMCR358    | FD8h     |
| IMCR359    | FDCh     |
| IMCR360    | FE0h     |
| IMCR363    | FECh     |
| IMCR364    | FF0h     |
| IMCR365    | FF4h     |
| IMCR366    | FF8h     |
| IMCR367    | FFCh     |
| IMCR368    | 1000h    |
| IMCR369    | 1004h    |
| IMCR370    | 1008h    |
| IMCR371    | 100Ch    |
| IMCR372    | 1010h    |
| IMCR373    | 1014h    |
| IMCR374    | 1018h    |
| IMCR375    | 101Ch    |
| IMCR376    | 1020h    |
| IMCR377    | 1024h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| IMCR378    | 1028h    |
| IMCR379    | 102Ch    |
| IMCR380    | 1030h    |
| IMCR383    | 103Ch    |
| IMCR384    | 1040h    |
| IMCR385    | 1044h    |
| IMCR386    | 1048h    |
| IMCR387    | 104Ch    |
| IMCR388    | 1050h    |
| IMCR389    | 1054h    |
| IMCR390    | 1058h    |
| IMCR391    | 105Ch    |
| IMCR392    | 1060h    |
| IMCR393    | 1064h    |
| IMCR398    | 1078h    |
| IMCR399    | 107Ch    |
| IMCR400    | 1080h    |
| IMCR401    | 1084h    |
| IMCR402    | 1088h    |
| IMCR403    | 108Ch    |
| IMCR404    | 1090h    |
| IMCR405    | 1094h    |
| IMCR406    | 1098h    |
| IMCR407    | 109Ch    |
| IMCR408    | 10A0h    |
| IMCR409    | 10A4h    |
| IMCR410    | 10A8h    |
| IMCR411    | 10ACh    |
| IMCR412    | 10B0h    |
| IMCR413    | 10B4h    |
| IMCR414    | 10B8h    |
| IMCR415    | 10BCh    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| IMCR416    | 10C0h    |
| IMCR417    | 10C4h    |
| IMCR418    | 10C8h    |
| IMCR419    | 10CCh    |
| IMCR420    | 10D0h    |
| IMCR421    | 10D4h    |
| IMCR422    | 10D8h    |
| IMCR423    | 10DCh    |
| IMCR424    | 10E0h    |
| IMCR425    | 10E4h    |
| IMCR426    | 10E8h    |
| IMCR427    | 10ECh    |
| IMCR428    | 10F0h    |
| IMCR429    | 10F4h    |
| IMCR430    | 10F8h    |
| IMCR431    | 10FCh    |
| IMCR432    | 1100h    |
| IMCR433    | 1104h    |
| IMCR467    | 118Ch    |
| IMCR468    | 1190h    |
| IMCR469    | 1194h    |
| IMCR470    | 1198h    |
| IMCR473    | 11A4h    |
| IMCR474    | 11A8h    |
| IMCR475    | 11ACh    |
| IMCR478    | 11B8h    |
| IMCR479    | 11BCh    |
| IMCR480    | 11C0h    |
| IMCR483    | 11CCh    |
| IMCR484    | 11D0h    |
| IMCR485    | 11D4h    |
| IMCR488    | 11E0h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| IMCR489    | 11E4h    |
| IMCR490    | 11E8h    |
| IMCR493    | 11F4h    |
| IMCR494    | 11F8h    |
| IMCR495    | 11FCh    |

## Function

Select the source signal connected to the register's associated destination, which is an internal module port that is an input port or can be configured as an input.

<!-- image -->

For IMCR assignments and field values, see the IOMUX file attached to this document.

## NOTE

- IMCRn registers support only 32-bit accesses. Byte and half-word write accesses are not supported.
- IMCRn registers must be configured only during application initialization and must not be modified during application runtime.
- Accessing a reserved IMCRn register generates a transfer error.
- These registers are a part of SIUL memory map but physical implementation of these register is a part of IOMUX RTL.
- SIUL2 interprets accesses to MSCRn at module level.

System Integration Unit Lite2 (SIUL2)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | SSS  |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                           |
|---------|------------------------------------------------------------------------------------|
| 31-3    | Reserved                                                                           |
| -       |                                                                                    |
| 2-0     | Source Signal Select                                                               |
| SSS     | Selects which source signal is connected to the associated destination (chip pin). |

## 16.4.14 SIUL2 GPIO Pad Data Output (GPDO112 - GPDO190)

## Offset

| Register   | Offset   |
|------------|----------|
| GPDO115    | 1370h    |
| GPDO114    | 1371h    |
| GPDO113    | 1372h    |
| GPDO112    | 1373h    |
| GPDO119    | 1374h    |
| GPDO118    | 1375h    |
| GPDO117    | 1376h    |
| GPDO116    | 1377h    |
| GPDO122    | 1379h    |
| GPDO121    | 137Ah    |
| GPDO120    | 137Bh    |
| GPDO147    | 1390h    |
| GPDO146    | 1391h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| GPDO145    | 1392h    |
| GPDO144    | 1393h    |
| GPDO151    | 1394h    |
| GPDO150    | 1395h    |
| GPDO149    | 1396h    |
| GPDO148    | 1397h    |
| GPDO155    | 1398h    |
| GPDO154    | 1399h    |
| GPDO153    | 139Ah    |
| GPDO152    | 139Bh    |
| GPDO159    | 139Ch    |
| GPDO158    | 139Dh    |
| GPDO157    | 139Eh    |
| GPDO156    | 139Fh    |
| GPDO163    | 13A0h    |
| GPDO162    | 13A1h    |
| GPDO161    | 13A2h    |
| GPDO160    | 13A3h    |
| GPDO167    | 13A4h    |
| GPDO166    | 13A5h    |
| GPDO165    | 13A6h    |
| GPDO164    | 13A7h    |
| GPDO171    | 13A8h    |
| GPDO170    | 13A9h    |
| GPDO169    | 13AAh    |
| GPDO168    | 13ABh    |
| GPDO175    | 13ACh    |
| GPDO174    | 13ADh    |
| GPDO173    | 13AEh    |
| GPDO172    | 13AFh    |
| GPDO179    | 13B0h    |
| GPDO178    | 13B1h    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| GPDO177    | 13B2h    |
| GPDO176    | 13B3h    |
| GPDO183    | 13B4h    |
| GPDO182    | 13B5h    |
| GPDO181    | 13B6h    |
| GPDO180    | 13B7h    |
| GPDO187    | 13B8h    |
| GPDO186    | 13B9h    |
| GPDO185    | 13BAh    |
| GPDO184    | 13BBh    |
| GPDO190    | 13BDh    |
| GPDO189    | 13BEh    |
| GPDO188    | 13BFh    |

## Function

Each GPDOn register sets or clears a single GPIO pad with a byte access.

These registers support 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

| Bits   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0     |
|--------|-----|-----|-----|-----|-----|-----|-----|-------|
| R      |     |     |     | 0   |     |     |     | PDO_n |
| W      |     |     |     |     |     |     |     |       |

## Fields

| Field   | Function                                                                                                                                                                                                         |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-1     | Reserved                                                                                                                                                                                                         |
| 0 PDO_n | Pad Data Out Stores the data to be driven out on the external GPIO pad controlled by this register when the pad is configured as an output. PDO_ n represents PDO[ n ], where n is the instance of the register. |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Field   | Function                                                                        |
|---------|---------------------------------------------------------------------------------|
|         | 0b - Pad Data Out Low. Logic low value 1b - Pad Data Out High. Logic high value |

## 16.4.15 SIUL2 GPIO Pad Data Input (GPDI112 - GPDI190)

## Offset

| Register   | Offset   |
|------------|----------|
| GPDI115    | 1570h    |
| GPDI114    | 1571h    |
| GPDI113    | 1572h    |
| GPDI112    | 1573h    |
| GPDI119    | 1574h    |
| GPDI118    | 1575h    |
| GPDI117    | 1576h    |
| GPDI116    | 1577h    |
| GPDI122    | 1579h    |
| GPDI121    | 157Ah    |
| GPDI120    | 157Bh    |
| GPDI147    | 1590h    |
| GPDI146    | 1591h    |
| GPDI145    | 1592h    |
| GPDI144    | 1593h    |
| GPDI151    | 1594h    |
| GPDI150    | 1595h    |
| GPDI149    | 1596h    |
| GPDI148    | 1597h    |
| GPDI155    | 1598h    |
| GPDI154    | 1599h    |
| GPDI153    | 159Ah    |
| GPDI152    | 159Bh    |
| GPDI159    | 159Ch    |
| GPDI158    | 159Dh    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| GPDI157    | 159Eh    |
| GPDI156    | 159Fh    |
| GPDI163    | 15A0h    |
| GPDI162    | 15A1h    |
| GPDI161    | 15A2h    |
| GPDI160    | 15A3h    |
| GPDI167    | 15A4h    |
| GPDI166    | 15A5h    |
| GPDI165    | 15A6h    |
| GPDI164    | 15A7h    |
| GPDI171    | 15A8h    |
| GPDI170    | 15A9h    |
| GPDI169    | 15AAh    |
| GPDI168    | 15ABh    |
| GPDI175    | 15ACh    |
| GPDI174    | 15ADh    |
| GPDI173    | 15AEh    |
| GPDI172    | 15AFh    |
| GPDI179    | 15B0h    |
| GPDI178    | 15B1h    |
| GPDI177    | 15B2h    |
| GPDI176    | 15B3h    |
| GPDI183    | 15B4h    |
| GPDI182    | 15B5h    |
| GPDI181    | 15B6h    |
| GPDI180    | 15B7h    |
| GPDI187    | 15B8h    |
| GPDI186    | 15B9h    |
| GPDI185    | 15BAh    |
| GPDI184    | 15BBh    |
| GPDI190    | 15BDh    |
| GPDI189    | 15BEh    |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| GPDI188    | 15BFh    |

## Function

Each GPDIn register reads the GPIO pad data with a byte access.

These registers support 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

| Bits   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0     |
|--------|-----|-----|-----|-----|-----|-----|-----|-------|
| R      |     |     |     | 0   |     |     |     | PDI_n |
| W      |     |     |     |     |     |     |     |       |
| Reset  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0     |

## Fields

| Field   | Function                                                                                                                                                                                  |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-1     | Reserved                                                                                                                                                                                  |
| 0 PDI_n | Pad Data In Stores the value of the external GPIO pad associated with this register. PDI_ n represents PDI[ n ], where n is the instance of the register. 0b - Pad Data In Low. Logic low |

## 16.4.16 SIUL2 Parallel GPIO Pad Data Out (PGPDO7)

## Offset

| Register   | Offset   |
|------------|----------|
| PGPDO7     | 170Ch    |

## Function

Each PGPDOn register sets or clears the respective pads of the chip.

PGPDOn registers can set the values of all output pins assigned to a chip port with a single 16-bit register write, while the GPDOn registers set the value on a specific pin with byte writes.

Each bit writes or reads the data register that stores the value to be driven on the pad in output mode. Access to this register location is coherent with access to the bit-wise GPDOn.

System Integration Unit Lite2 (SIUL2)

For a given PGPDOx[PPDOy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDOn[PDO\_n] bit:

PGPDOx[PPDOy] = GPDO(x × 16) + (15 - y)[PDO\_(x × 16) + (15 - y)]

Some examples of the mapping:

- PGPDO0[PPDO15] = GPDO0[PDO\_0]
- PGPDO2[PPDO15] = GPDO32[PDO\_32]
- PGPDO31[PPDO0] = GPDO511[PDO\_511]

PGPDOn registers access the same physical resource as the PDO and MPGPDO address locations.

These registers support 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                |
|-----------|---------------------------------------------------------|
| 15 PPDO15 | Parallel Pad Data Out 15 0b - Logic low 1b - Logic high |
| 14 PPDO14 | Parallel Pad Data Out 14 0b - Logic low 1b - Logic high |
| 13 PPDO13 | Parallel Pad Data Out 13 0b - Logic low 1b - Logic high |
| 12 PPDO12 | Parallel Pad Data Out 12 0b - Logic low 1b - Logic high |
| 11 PPDO11 | Parallel Pad Data Out 11 0b - Logic low 1b - Logic high |
| 10 PPDO10 | Parallel Pad Data Out 10 0b - Logic low                 |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                               |
|---------|--------------------------------------------------------|
|         | 1b - Logic high                                        |
| 9 PPDO9 | Parallel Pad Data Out 9 0b - Logic low 1b - Logic high |
| 8 PPDO8 | Parallel Pad Data Out 8 0b - Logic low 1b - Logic high |
| 7 PPDO7 | Parallel Pad Data Out 7 0b - Logic low 1b - Logic high |
| 6 PPDO6 | Parallel Pad Data Out 6 0b - Logic low 1b - Logic high |
| 5 PPDO5 | Parallel Pad Data Out 5 0b - Logic low 1b - Logic high |
| 4 -     | Reserved Always write zero to this field.              |
| 3 -     | Reserved Always write zero to this field.              |
| 2 -     | Reserved Always write zero to this field.              |
| 1 -     | Reserved Always write zero to this field.              |
| 0 -     | Reserved Always write zero to this field.              |

System Integration Unit Lite2 (SIUL2)

## 16.4.17 SIUL2 Parallel GPIO Pad Data Out (PGPDO9)

## Offset

| Register   | Offset   |
|------------|----------|
| PGPDO9     | 1710h    |

## Function

Each PGPDOn register sets or clears the respective pads of the chip.

PGPDOn registers can set the values of all output pins assigned to a chip port with a single 16-bit register write, while the GPDOn registers set the value on a specific pin with byte writes.

Each bit writes or reads the data register that stores the value to be driven on the pad in output mode. Access to this register location is coherent with access to the bit-wise GPDOn.

For a given PGPDOx[PPDOy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDOn[PDO\_n] bit:

PGPDOx[PPDOy] = GPDO(x × 16) + (15 - y)[PDO\_(x × 16) + (15 - y)]

Some examples of the mapping:

- PGPDO0[PPDO15] = GPDO0[PDO\_0]
- PGPDO2[PPDO15] = GPDO32[PDO\_32]
- PGPDO31[PPDO0] = GPDO511[PDO\_511]

PGPDOn registers access the same physical resource as the PDO and MPGPDO address locations.

These registers support 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

## Fields

| Field   | Function                 |
|---------|--------------------------|
| 15      | Parallel Pad Data Out 15 |
| PPDO15  | 0b - Logic low           |
|         | 1b - Logic high          |
| 14      | Parallel Pad Data Out 14 |
| PPDO14  | 0b - Logic low           |
|         | 1b - Logic high          |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

Table continued from the previous page...

| Field     | Function                                                |
|-----------|---------------------------------------------------------|
| 13 PPDO13 | Parallel Pad Data Out 13 0b - Logic low 1b - Logic high |
| 12 PPDO12 | Parallel Pad Data Out 12 0b - Logic low 1b - Logic high |
| 11 PPDO11 | Parallel Pad Data Out 11 0b - Logic low 1b - Logic high |
| 10 PPDO10 | Parallel Pad Data Out 10 0b - Logic low 1b - Logic high |
| 9 PPDO9   | Parallel Pad Data Out 9 0b - Logic low 1b - Logic high  |
| 8 PPDO8   | Parallel Pad Data Out 8 0b - Logic low 1b - Logic high  |
| 7 PPDO7   | Parallel Pad Data Out 7 0b - Logic low 1b - Logic high  |
| 6 PPDO6   | Parallel Pad Data Out 6 0b - Logic low 1b - Logic high  |
| 5 PPDO5   | Parallel Pad Data Out 5 0b - Logic low 1b - Logic high  |
| 4 PPDO4   | Parallel Pad Data Out 4 0b - Logic low 1b - Logic high  |
| 3 PPDO3   | Parallel Pad Data Out 3                                 |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                               |
|---------|--------------------------------------------------------|
|         | 0b - Logic low 1b - Logic high                         |
| 2 PPDO2 | Parallel Pad Data Out 2 0b - Logic low 1b - Logic high |
| 1 PPDO1 | Parallel Pad Data Out 1 0b - Logic low 1b - Logic high |
| 0 PPDO0 | Parallel Pad Data Out 0 0b - Logic low 1b - Logic high |

## 16.4.18 SIUL2 Parallel GPIO Pad Data Out (PGPDO11)

## Offset

| Register   | Offset   |
|------------|----------|
| PGPDO11    | 1714h    |

## Function

Each PGPDOn register sets or clears the respective pads of the chip.

PGPDOn registers can set the values of all output pins assigned to a chip port with a single 16-bit register write, while the GPDOn registers set the value on a specific pin with byte writes.

Each bit writes or reads the data register that stores the value to be driven on the pad in output mode. Access to this register location is coherent with access to the bit-wise GPDOn.

For a given PGPDOx[PPDOy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDOn[PDO\_n] bit:

PGPDOx[PPDOy] = GPDO(x × 16) + (15 - y)[PDO\_(x × 16) + (15 - y)]

Some examples of the mapping:

- PGPDO0[PPDO15] = GPDO0[PDO\_0]
- PGPDO2[PPDO15] = GPDO32[PDO\_32]
- PGPDO31[PPDO0] = GPDO511[PDO\_511]

PGPDOn registers access the same physical resource as the PDO and MPGPDO address locations.

These registers support 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                |
|-----------|---------------------------------------------------------|
| 15 PPDO15 | Parallel Pad Data Out 15 0b - Logic low 1b - Logic high |
| 14 PPDO14 | Parallel Pad Data Out 14 0b - Logic low 1b - Logic high |
| 13 PPDO13 | Parallel Pad Data Out 13 0b - Logic low 1b - Logic high |
| 12 PPDO12 | Parallel Pad Data Out 12 0b - Logic low 1b - Logic high |
| 11 PPDO11 | Parallel Pad Data Out 11 0b - Logic low 1b - Logic high |
| 10 PPDO10 | Parallel Pad Data Out 10 0b - Logic low 1b - Logic high |
| 9 PPDO9   | Parallel Pad Data Out 9 0b - Logic low 1b - Logic high  |
| 8 PPDO8   | Parallel Pad Data Out 8 0b - Logic low 1b - Logic high  |
| 7 PPDO7   | Parallel Pad Data Out 7 0b - Logic low                  |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field   | Function                                               |
|---------|--------------------------------------------------------|
|         | 1b - Logic high                                        |
| 6 PPDO6 | Parallel Pad Data Out 6 0b - Logic low 1b - Logic high |
| 5 PPDO5 | Parallel Pad Data Out 5 0b - Logic low 1b - Logic high |
| 4 PPDO4 | Parallel Pad Data Out 4 0b - Logic low 1b - Logic high |
| 3 PPDO3 | Parallel Pad Data Out 3 0b - Logic low 1b - Logic high |
| 2 PPDO2 | Parallel Pad Data Out 2 0b - Logic low 1b - Logic high |
| 1 PPDO1 | Parallel Pad Data Out 1 0b - Logic low 1b - Logic high |
| 0 -     | Reserved Always write zero to this field.              |

## 16.4.19 SIUL2 Parallel GPIO Pad Data Out (PGPDO10)

## Offset

| Register   | Offset   |
|------------|----------|
| PGPDO10    | 1716h    |

## Function

Each PGPDOn register sets or clears the respective pads of the chip.

PGPDOn registers can set the values of all output pins assigned to a chip port with a single 16-bit register write, while the GPDOn registers set the value on a specific pin with byte writes.

System Integration Unit Lite2 (SIUL2)

Each bit writes or reads the data register that stores the value to be driven on the pad in output mode. Access to this register location is coherent with access to the bit-wise GPDOn.

For a given PGPDOx[PPDOy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDOn[PDO\_n] bit:

PGPDOx[PPDOy] = GPDO(x × 16) + (15 - y)[PDO\_(x × 16) + (15 - y)]

Some examples of the mapping:

- PGPDO0[PPDO15] = GPDO0[PDO\_0]
- PGPDO2[PPDO15] = GPDO32[PDO\_32]
- PGPDO31[PPDO0] = GPDO511[PDO\_511]

PGPDOn registers access the same physical resource as the PDO and MPGPDO address locations.

These registers support 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                |
|-----------|---------------------------------------------------------|
| 15 PPDO15 | Parallel Pad Data Out 15 0b - Logic low 1b - Logic high |
| 14 PPDO14 | Parallel Pad Data Out 14 0b - Logic low 1b - Logic high |
| 13 PPDO13 | Parallel Pad Data Out 13 0b - Logic low 1b - Logic high |
| 12 PPDO12 | Parallel Pad Data Out 12 0b - Logic low 1b - Logic high |
| 11 PPDO11 | Parallel Pad Data Out 11 0b - Logic low 1b - Logic high |
| 10        | Parallel Pad Data Out 10                                |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                               |
|---------|--------------------------------------------------------|
| PPDO10  | 0b - Logic low 1b - Logic high                         |
| 9 PPDO9 | Parallel Pad Data Out 9 0b - Logic low 1b - Logic high |
| 8 PPDO8 | Parallel Pad Data Out 8 0b - Logic low 1b - Logic high |
| 7 PPDO7 | Parallel Pad Data Out 7 0b - Logic low 1b - Logic high |
| 6 PPDO6 | Parallel Pad Data Out 6 0b - Logic low 1b - Logic high |
| 5 PPDO5 | Parallel Pad Data Out 5 0b - Logic low 1b - Logic high |
| 4 PPDO4 | Parallel Pad Data Out 4 0b - Logic low 1b - Logic high |
| 3 PPDO3 | Parallel Pad Data Out 3 0b - Logic low 1b - Logic high |
| 2 PPDO2 | Parallel Pad Data Out 2 0b - Logic low 1b - Logic high |
| 1 PPDO1 | Parallel Pad Data Out 1 0b - Logic low 1b - Logic high |
| 0 PPDO0 | Parallel Pad Data Out 0 0b - Logic low 1b - Logic high |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

| Field   | Function   |
|---------|------------|

## 16.4.20 SIUL2 Parallel GPIO Pad Data In (PGPDI7)

## Offset

| Register   | Offset   |
|------------|----------|
| PGPDI7     | 174Ch    |

## Function

Hold the synchronized input value from the pads.

PGPDIn registers can read the values of all input pins assigned to a chip port with a single 16-bit register read, while the GPDIn registers read the value on a specific pin with a byte read.

Each bit reads the current pad value. Access to this register location is coherent with access to the bit-wise GPDIn.

For a given PGPDIx[PPDIy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDIn[PDI\_n] bit:

PGPDIx[PPDIy] = GPDI(x × 16) + (15 - y)[PDI\_(x × 16) + (15 - y)]

Some examples of the mapping:

- PGPDI0[PPDI15] = GPDI0[PDI\_0]
- PGPDI2[PPDI15] = GPDI32[PDI\_32]
- PGPDI31[PPDI0] = GPDI511[PDI\_511]

These registers support 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9     | 8     | 7     | 6     | 5     | 4         | 3         | 2         | 1         | 0         |
|--------|---------|---------|---------|---------|---------|---------|-------|-------|-------|-------|-------|-----------|-----------|-----------|-----------|-----------|
| R      | PPDI1 5 | PPDI1 4 | PPDI1 3 | PPDI1 2 | PPDI1 1 | PPDI1 0 | PPDI9 | PPDI8 | PPDI7 | PPDI6 | PPDI5 | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed |
| W      |         |         |         |         |         |         |       |       |       |       |       |           |           |           |           |           |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0     | 0     | 0     | 0     | 0     | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field   | Function                |
|---------|-------------------------|
| 15      | Parallel Pad Data In 15 |
| PPDI15  | 0b - Logic low          |
|         | 1b - Logic high         |
| 14      | Parallel Pad Data In 14 |
| PPDI14  | 0b - Logic low          |

Table continues on the next page...

Table continued from the previous page...

| Field     | Function                                               |
|-----------|--------------------------------------------------------|
| 13 PPDI13 | Parallel Pad Data In 13 0b - Logic low 1b - Logic high |
| 12 PPDI12 | Parallel Pad Data In 12 0b - Logic low 1b - Logic high |
| 11 PPDI11 | Parallel Pad Data In 11 0b - Logic low 1b - Logic high |
| 10 PPDI10 | Parallel Pad Data In 10 0b - Logic low 1b - Logic high |
| 9 PPDI9   | Parallel Pad Data In 9 0b - Logic low 1b - Logic high  |
| 8 PPDI8   | Parallel Pad Data In 8 0b - Logic low 1b - Logic high  |
| 7 PPDI7   | Parallel Pad Data In 7 0b - Logic low 1b - Logic high  |
| 6 PPDI6   | Parallel Pad Data In 6 0b - Logic low 1b - Logic high  |
| 5 PPDI5   | Parallel Pad Data In 5 0b - Logic low 1b - Logic high  |
| 4 -       | Reserved                                               |
| 3         | Reserved                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 2       | Reserved   |
| -       |            |
| 1       | Reserved   |
| 0       | Reserved   |
| -       |            |

## 16.4.21 SIUL2 Parallel GPIO Pad Data In (PGPDI9)

## Offset

| Register   | Offset   |
|------------|----------|
| PGPDI9     | 1750h    |

## Function

Hold the synchronized input value from the pads.

PGPDIn registers can read the values of all input pins assigned to a chip port with a single 16-bit register read, while the GPDIn registers read the value on a specific pin with a byte read.

Each bit reads the current pad value. Access to this register location is coherent with access to the bit-wise GPDIn.

For a given PGPDIx[PPDIy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDIn[PDI\_n] bit:

PGPDIx[PPDIy] = GPDI(x × 16) + (15 - y)[PDI\_(x × 16) + (15 - y)]

Some examples of the mapping:

- PGPDI0[PPDI15] = GPDI0[PDI\_0]
- PGPDI2[PPDI15] = GPDI32[PDI\_32]
- PGPDI31[PPDI0] = GPDI511[PDI\_511]

These registers support 8-, 16-, and 32-bit accesses.

System Integration Unit Lite2 (SIUL2)

## Diagram

<!-- image -->

| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|--------|---------|---------|---------|---------|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | PPDI1 5 | PPDI1 4 | PPDI1 3 | PPDI1 2 | PPDI1 1 | PPDI1 0 | PPDI9 | PPDI8 | PPDI7 | PPDI6 | PPDI5 | PPDI4 | PPDI3 | PPDI2 | PPDI1 | PPDI0 |
| W      |         |         |         |         |         |         |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field     | Function                                               |
|-----------|--------------------------------------------------------|
| 15 PPDI15 | Parallel Pad Data In 15 0b - Logic low 1b - Logic high |
| 14 PPDI14 | Parallel Pad Data In 14 0b - Logic low 1b - Logic high |
| 13 PPDI13 | Parallel Pad Data In 13 0b - Logic low 1b - Logic high |
| 12 PPDI12 | Parallel Pad Data In 12 0b - Logic low 1b - Logic high |
| 11 PPDI11 | Parallel Pad Data In 11 0b - Logic low 1b - Logic high |
| 10 PPDI10 | Parallel Pad Data In 10 0b - Logic low 1b - Logic high |
| 9 PPDI9   | Parallel Pad Data In 9 0b - Logic low 1b - Logic high  |
| 8 PPDI8   | Parallel Pad Data In 8 0b - Logic low 1b - Logic high  |
| 7 PPDI7   | Parallel Pad Data In 7                                 |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field   | Function                                              |
|---------|-------------------------------------------------------|
|         | 0b - Logic low 1b - Logic high                        |
| 6 PPDI6 | Parallel Pad Data In 6 0b - Logic low 1b - Logic high |
| 5 PPDI5 | Parallel Pad Data In 5 0b - Logic low 1b - Logic high |
| 4 PPDI4 | Parallel Pad Data In 4 0b - Logic low 1b - Logic high |
| 3 PPDI3 | Parallel Pad Data In 3 0b - Logic low 1b - Logic high |
| 2 PPDI2 | Parallel Pad Data In 2 0b - Logic low 1b - Logic high |
| 1 PPDI1 | Parallel Pad Data In 1 0b - Logic low 1b - Logic high |
| 0 PPDI0 | Parallel Pad Data In 0 0b - Logic low 1b - Logic high |

## 16.4.22 SIUL2 Parallel GPIO Pad Data In (PGPDI11)

## Offset

| Register   | Offset   |
|------------|----------|
| PGPDI11    | 1754h    |

## Function

Hold the synchronized input value from the pads.

System Integration Unit Lite2 (SIUL2)

PGPDIn registers can read the values of all input pins assigned to a chip port with a single 16-bit register read, while the GPDIn registers read the value on a specific pin with a byte read.

Each bit reads the current pad value. Access to this register location is coherent with access to the bit-wise GPDIn.

For a given PGPDIx[PPDIy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDIn[PDI\_n] bit:

PGPDIx[PPDIy] = GPDI(x × 16) + (15 - y)[PDI\_(x × 16) + (15 - y)]

Some examples of the mapping:

- PGPDI0[PPDI15] = GPDI0[PDI\_0]
- PGPDI2[PPDI15] = GPDI32[PDI\_32]
- PGPDI31[PPDI0] = GPDI511[PDI\_511]

These registers support 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                               |
|-----------|--------------------------------------------------------|
| 15 PPDI15 | Parallel Pad Data In 15 0b - Logic low 1b - Logic high |
| 14 PPDI14 | Parallel Pad Data In 14 0b - Logic low 1b - Logic high |
| 13 PPDI13 | Parallel Pad Data In 13 0b - Logic low 1b - Logic high |
| 12 PPDI12 | Parallel Pad Data In 12 0b - Logic low 1b - Logic high |
| 11 PPDI11 | Parallel Pad Data In 11 0b - Logic low 1b - Logic high |

Table continues on the next page...

Table continued from the previous page...

| Field     | Function                                               |
|-----------|--------------------------------------------------------|
| 10 PPDI10 | Parallel Pad Data In 10 0b - Logic low 1b - Logic high |
| 9 PPDI9   | Parallel Pad Data In 9 0b - Logic low 1b - Logic high  |
| 8 PPDI8   | Parallel Pad Data In 8 0b - Logic low 1b - Logic high  |
| 7 PPDI7   | Parallel Pad Data In 7 0b - Logic low 1b - Logic high  |
| 6 PPDI6   | Parallel Pad Data In 6 0b - Logic low 1b - Logic high  |
| 5 PPDI5   | Parallel Pad Data In 5 0b - Logic low 1b - Logic high  |
| 4 PPDI4   | Parallel Pad Data In 4 0b - Logic low 1b - Logic high  |
| 3 PPDI3   | Parallel Pad Data In 3 0b - Logic low 1b - Logic high  |
| 2 PPDI2   | Parallel Pad Data In 2 0b - Logic low 1b - Logic high  |
| 1 PPDI1   | Parallel Pad Data In 1 0b - Logic low 1b - Logic high  |
| 0         | Reserved                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |

## 16.4.23 SIUL2 Parallel GPIO Pad Data In (PGPDI10)

## Offset

| Register   | Offset   |
|------------|----------|
| PGPDI10    | 1756h    |

## Function

Hold the synchronized input value from the pads.

PGPDIn registers can read the values of all input pins assigned to a chip port with a single 16-bit register read, while the GPDIn registers read the value on a specific pin with a byte read.

Each bit reads the current pad value. Access to this register location is coherent with access to the bit-wise GPDIn.

For a given PGPDIx[PPDIy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDIn[PDI\_n] bit:

PGPDIx[PPDIy] = GPDI(x × 16) + (15 - y)[PDI\_(x × 16) + (15 - y)]

Some examples of the mapping:

- PGPDI0[PPDI15] = GPDI0[PDI\_0]
- PGPDI2[PPDI15] = GPDI32[PDI\_32]
- PGPDI31[PPDI0] = GPDI511[PDI\_511]

These registers support 8-, 16-, and 32-bit accesses.

## Diagram

<!-- image -->

## Fields

| Field   | Function                |
|---------|-------------------------|
| 15      | Parallel Pad Data In 15 |
| PPDI15  | 0b - Logic low          |
|         | 1b - Logic high         |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field     | Function                                               |
|-----------|--------------------------------------------------------|
| 14 PPDI14 | Parallel Pad Data In 14 0b - Logic low 1b - Logic high |
| 13 PPDI13 | Parallel Pad Data In 13 0b - Logic low 1b - Logic high |
| 12 PPDI12 | Parallel Pad Data In 12 0b - Logic low 1b - Logic high |
| 11 PPDI11 | Parallel Pad Data In 11 0b - Logic low 1b - Logic high |
| 10 PPDI10 | Parallel Pad Data In 10 0b - Logic low 1b - Logic high |
| 9 PPDI9   | Parallel Pad Data In 9 0b - Logic low 1b - Logic high  |
| 8 PPDI8   | Parallel Pad Data In 8 0b - Logic low 1b - Logic high  |
| 7 PPDI7   | Parallel Pad Data In 7 0b - Logic low 1b - Logic high  |
| 6 PPDI6   | Parallel Pad Data In 6 0b - Logic low 1b - Logic high  |
| 5 PPDI5   | Parallel Pad Data In 5 0b - Logic low 1b - Logic high  |
| 4 PPDI4   | Parallel Pad Data In 4                                 |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                              |
|---------|-------------------------------------------------------|
|         | 0b - Logic low 1b - Logic high                        |
| 3 PPDI3 | Parallel Pad Data In 3 0b - Logic low 1b - Logic high |
| 2 PPDI2 | Parallel Pad Data In 2 0b - Logic low 1b - Logic high |
| 1 PPDI1 | Parallel Pad Data In 1 0b - Logic low 1b - Logic high |
| 0 PPDI0 | Parallel Pad Data In 0 0b - Logic low 1b - Logic high |

## 16.4.24 SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO7)

## Offset

| Register   | Offset   |
|------------|----------|
| MPGPDO7    | 179Ch    |

## Function

Each MPGPDOn register selectively modifies the pad values associated with PGPDOn.

## NOTE

MPGPDOn registers must only be accessed with 32-bit writes. 8-bit or 16-bit writes will not modify any bits in the register and cause a transfer error. Read access will return 0.

## NOTE

MPGPDOn registers support only 32-bit accesses. Byte and half-word accesses are not supported.

Accesses to each MPGPDOn register location is coherent with access to the bit-wise GPDOn.

For a given MPGPDOx[MPPDOy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDOn[PDO\_n] bit:

MPGPDOx[MPPDOy] = GPDO(x × 16) + (15 - y)[PDO\_(x × 16) + (15 - y)]

Some examples of the mapping:

- MPGPDO0[MPPDO15] = GPDO0[PDO\_0]

- MPGPDO2[MPPDO15] = GPDO32[PDO\_32]
- MPGPDO31[MPPDO0] = GPDO511[PDO\_511]

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25      | 24      | 23      | 22      | 21      | 20        | 19        | 18        | 17        | 16        |
|--------|----------|----------|----------|----------|----------|----------|---------|---------|---------|---------|---------|-----------|-----------|-----------|-----------|-----------|
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0         | 0         | 0         | 0         | 0         |
| W      | MASK 15  | MASK 14  | MASK 13  | MASK 12  | MASK 11  | MASK 10  | MASK 9  | MASK 8  | MASK 7  | MASK 6  | MASK 5  | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9       | 8       | 7       | 6       | 5       | 4         | 3         | 2         | 1         | 0         |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0         | 0         | 0         | 0         | 0         |
| W      | MPPD O15 | MPPD O14 | MPPD O13 | MPPD O12 | MPPD O11 | MPPD O10 | MPPD O9 | MPPD O8 | MPPD O7 | MPPD O6 | MPPD O5 | Reserv ed | Reserv ed | Reserv ed | Reserv ed | Reserv ed |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field     | Function                                                                                                            |
|-----------|---------------------------------------------------------------------------------------------------------------------|
| 31 MASK15 | Mask Field 15 Masks MPPDO15 in the same MPGPDO n register instance. 0b - MPPDO15 is ignored 1b - MPPDO15 is written |
| 30 MASK14 | Mask Field 14 Masks MPPDO14 in the same MPGPDO n register instance. 0b - MPPDO14 is ignored 1b - MPPDO14 is written |
| 29 MASK13 | Mask Field 13 Masks MPPDO13 in the same MPGPDO n register instance. 0b - MPPDO13 is ignored 1b - MPPDO13 is written |
| 28 MASK12 | Mask Field 12 Masks MPPDO12 in the same MPGPDO n register instance. 0b - MPPDO12 is ignored 1b - MPPDO12 is written |
| 27 MASK11 | Mask Field 11 Masks MPPDO11 in the same MPGPDO n register instance.                                                 |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field     | Function                                                                                                            |
|-----------|---------------------------------------------------------------------------------------------------------------------|
| 26 MASK10 | 1b - MPPDO11 is written Mask Field 10 Masks MPPDO10 in the same MPGPDO n register instance. 0b - MPPDO10 is ignored |
| 25 MASK9  | Mask Field 9 Masks MPPDO9 in the same MPGPDO n register instance. 0b - MPPDO9 is ignored 1b - MPPDO9 is written     |
| 24 MASK8  | Mask Field 8 Masks MPPDO8 in the same MPGPDO n register instance. 0b - MPPDO8 is ignored 1b - MPPDO8 is written     |
| 23 MASK7  | Mask Field 7 Masks MPPDO7 in the same MPGPDO n register instance. 0b - MPPDO7 is ignored 1b - MPPDO7 is written     |
| 22 MASK6  | Mask Field 6 Masks MPPDO6 in the same MPGPDO n register instance. 0b - MPPDO6 is ignored 1b - MPPDO6 is written     |
| 21 MASK5  | Mask Field 5 Masks MPPDO5 in the same MPGPDO n register instance. 0b - MPPDO5 is ignored 1b - MPPDO5 is written     |
| 20 -      | Reserved Always write zero to this field.                                                                           |
| 19 -      | Reserved Always write zero to this field.                                                                           |
| 18        | Reserved                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                               |
|------------|------------------------------------------------------------------------------------------------------------------------|
| -          | Always write zero to this field.                                                                                       |
| 17 -       | Reserved Always write zero to this field.                                                                              |
| 16 -       | Reserved Always write zero to this field.                                                                              |
| 15 MPPDO15 | Masked Parallel Pad Data Out 15 Writes the data register that stores the value to be driven on the pad in output mode. |
| 14 MPPDO14 | Masked Parallel Pad Data Out 14 Writes the data register that stores the value to be driven on the pad in output mode. |
| 13 MPPDO13 | Masked Parallel Pad Data Out 13 Writes the data register that stores the value to be driven on the pad in output mode. |
| 12 MPPDO12 | Masked Parallel Pad Data Out 12 Writes the data register that stores the value to be driven on the pad in output mode. |
| 11 MPPDO11 | Masked Parallel Pad Data Out 11 Writes the data register that stores the value to be driven on the pad in output mode. |
| 10 MPPDO10 | Masked Parallel Pad Data Out 10 Writes the data register that stores the value to be driven on the pad in output mode. |
| 9 MPPDO9   | Masked Parallel Pad Data Out 9 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 8 MPPDO8   | Masked Parallel Pad Data Out 8 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 7 MPPDO7   | Masked Parallel Pad Data Out 7 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 6 MPPDO6   | Masked Parallel Pad Data Out 6 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 5 MPPDO5   | Masked Parallel Pad Data Out 5 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 4 -        | Reserved Always write zero to this field.                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                         |
|---------|----------------------------------|
| 3       | Reserved                         |
| -       | Always write zero to this field. |
| 2       | Reserved                         |
| -       | Always write zero to this field. |
| 1       | Reserved                         |
| -       | Always write zero to this field. |
| 0       | Reserved                         |
| -       | Always write zero to this field. |

## 16.4.25 SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO9 - MPGPDO10)

## Offset

| Register   | Offset   |
|------------|----------|
| MPGPDO9    | 17A4h    |
| MPGPDO10   | 17A8h    |

## Function

Each MPGPDOn register selectively modifies the pad values associated with PGPDOn.

## NOTE

MPGPDOn registers must only be accessed with 32-bit writes. 8-bit or 16-bit writes will not modify any bits in the register and cause a transfer error. Read access will return 0.

## NOTE

MPGPDOn registers support only 32-bit accesses. Byte and half-word accesses are not supported.

Accesses to each MPGPDOn register location is coherent with access to the bit-wise GPDOn.

For a given MPGPDOx[MPPDOy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDOn[PDO\_n] bit:

MPGPDOx[MPPDOy] = GPDO(x × 16) + (15 - y)[PDO\_(x × 16) + (15 - y)]

Some examples of the mapping:

- MPGPDO0[MPPDO15] = GPDO0[PDO\_0]
- MPGPDO2[MPPDO15] = GPDO32[PDO\_32]
- MPGPDO31[MPPDO0] = GPDO511[PDO\_511]

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|----------|----------|----------|----------|----------|----------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| W      | MASK 15  | MASK 14  | MASK 13  | MASK 12  | MASK 11  | MASK 10  | MASK 9  | MASK 8  | MASK 7  | MASK 6  | MASK 5  | MASK 4  | MASK 3  | MASK 2  | MASK 1  | MASK 0  |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| W      | MPPD O15 | MPPD O14 | MPPD O13 | MPPD O12 | MPPD O11 | MPPD O10 | MPPD O9 | MPPD O8 | MPPD O7 | MPPD O6 | MPPD O5 | MPPD O4 | MPPD O3 | MPPD O2 | MPPD O1 | MPPD O0 |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

## Fields

| Field     | Function                                                                                                            |
|-----------|---------------------------------------------------------------------------------------------------------------------|
| 31 MASK15 | Mask Field 15 Masks MPPDO15 in the same MPGPDO n register instance. 0b - MPPDO15 is ignored 1b - MPPDO15 is written |
| 30 MASK14 | Mask Field 14 Masks MPPDO14 in the same MPGPDO n register instance. 0b - MPPDO14 is ignored 1b - MPPDO14 is written |
| 29 MASK13 | Mask Field 13 Masks MPPDO13 in the same MPGPDO n register instance. 0b - MPPDO13 is ignored 1b - MPPDO13 is written |
| 28 MASK12 | Mask Field 12 Masks MPPDO12 in the same MPGPDO n register instance. 0b - MPPDO12 is ignored 1b - MPPDO12 is written |
| 27 MASK11 | Mask Field 11 Masks MPPDO11 in the same MPGPDO n register instance. 0b - MPPDO11 is ignored 1b - MPPDO11 is written |
| 26        | Mask Field 10                                                                                                       |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field    | Function                                                                                                        |
|----------|-----------------------------------------------------------------------------------------------------------------|
| MASK10   | Masks MPPDO10 in the same MPGPDO n register instance. 0b - MPPDO10 is ignored 1b - MPPDO10 is written           |
| 25 MASK9 | Mask Field 9 Masks MPPDO9 in the same MPGPDO n register instance. 0b - MPPDO9 is ignored 1b - MPPDO9 is written |
| 24 MASK8 | Mask Field 8 Masks MPPDO8 in the same MPGPDO n register instance. 0b - MPPDO8 is ignored 1b - MPPDO8 is written |
| 23 MASK7 | Mask Field 7 Masks MPPDO7 in the same MPGPDO n register instance. 0b - MPPDO7 is ignored 1b - MPPDO7 is written |
| 22 MASK6 | Mask Field 6 Masks MPPDO6 in the same MPGPDO n register instance. 0b - MPPDO6 is ignored 1b - MPPDO6 is written |
| 21 MASK5 | Mask Field 5 Masks MPPDO5 in the same MPGPDO n register instance. 0b - MPPDO5 is ignored 1b - MPPDO5 is written |
| 20 MASK4 | Mask Field 4 Masks MPPDO4 in the same MPGPDO n register instance. 0b - MPPDO4 is ignored 1b - MPPDO4 is written |
| 19 MASK3 | Mask Field 3 Masks MPPDO3 in the same MPGPDO n register instance. 0b - MPPDO3 is ignored 1b - MPPDO3 is written |

Table continues on the next page...

Table continued from the previous page...

| Field      | Function                                                                                                               |
|------------|------------------------------------------------------------------------------------------------------------------------|
| 18 MASK2   | Mask Field 2 Masks MPPDO2 in the same MPGPDO n register instance. 0b - MPPDO2 is ignored 1b - MPPDO2 is written        |
| 17 MASK1   | Mask Field 1 Masks MPPDO1 in the same MPGPDO n register instance. 0b - MPPDO1 is ignored 1b - MPPDO1 is written        |
| 16 MASK0   | Mask Field 0 Masks MPPDO0 in the same MPGPDO n register instance. 0b - MPPDO0 is ignored 1b - MPPDO0 is written        |
| 15 MPPDO15 | Masked Parallel Pad Data Out 15 Writes the data register that stores the value to be driven on the pad in output mode. |
| 14 MPPDO14 | Masked Parallel Pad Data Out 14 Writes the data register that stores the value to be driven on the pad in output mode. |
| 13 MPPDO13 | Masked Parallel Pad Data Out 13 Writes the data register that stores the value to be driven on the pad in output mode. |
| 12 MPPDO12 | Masked Parallel Pad Data Out 12 Writes the data register that stores the value to be driven on the pad in output mode. |
| 11 MPPDO11 | Masked Parallel Pad Data Out 11 Writes the data register that stores the value to be driven on the pad in output mode. |
| 10 MPPDO10 | Masked Parallel Pad Data Out 10 Writes the data register that stores the value to be driven on the pad in output mode. |
| 9 MPPDO9   | Masked Parallel Pad Data Out 9 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 8 MPPDO8   | Masked Parallel Pad Data Out 8 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 7 MPPDO7   | Masked Parallel Pad Data Out 7 Writes the data register that stores the value to be driven on the pad in output mode.  |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                              |
|----------|-----------------------------------------------------------------------------------------------------------------------|
| 6 MPPDO6 | Masked Parallel Pad Data Out 6 Writes the data register that stores the value to be driven on the pad in output mode. |
| 5 MPPDO5 | Masked Parallel Pad Data Out 5 Writes the data register that stores the value to be driven on the pad in output mode. |
| 4 MPPDO4 | Masked Parallel Pad Data Out 4 Writes the data register that stores the value to be driven on the pad in output mode. |
| 3 MPPDO3 | Masked Parallel Pad Data Out 3 Writes the data register that stores the value to be driven on the pad in output mode. |
| 2 MPPDO2 | Masked Parallel Pad Data Out 2 Writes the data register that stores the value to be driven on the pad in output mode. |
| 1 MPPDO1 | Masked Parallel Pad Data Out 1 Writes the data register that stores the value to be driven on the pad in output mode. |
| 0 MPPDO0 | Masked Parallel Pad Data Out 0 Writes the data register that stores the value to be driven on the pad in output mode. |

## 16.4.26 SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO11)

## Offset

| Register   | Offset   |
|------------|----------|
| MPGPDO11   | 17ACh    |

## Function

Each MPGPDOn register selectively modifies the pad values associated with PGPDOn.

## NOTE

MPGPDOn registers must only be accessed with 32-bit writes. 8-bit or 16-bit writes will not modify any bits in the register and cause a transfer error. Read access will return 0.

## NOTE

MPGPDOn registers support only 32-bit accesses. Byte and half-word accesses are not supported.

Accesses to each MPGPDOn register location is coherent with access to the bit-wise GPDOn.

For a given MPGPDOx[MPPDOy] where x is the register instance index and y is the field index, the following equation shows the equivalent GPDOn[PDO\_n] bit:

MPGPDOx[MPPDOy] = GPDO(x × 16) + (15 - y)[PDO\_(x × 16) + (15 - y)]

Some examples of the mapping:

- MPGPDO0[MPPDO15] = GPDO0[PDO\_0]
- MPGPDO2[MPPDO15] = GPDO32[PDO\_32]
- MPGPDO31[MPPDO0] = GPDO511[PDO\_511]

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16        |
|--------|----------|----------|----------|----------|----------|----------|---------|---------|---------|---------|---------|---------|---------|---------|---------|-----------|
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0         |
| W      | MASK 15  | MASK 14  | MASK 13  | MASK 12  | MASK 11  | MASK 10  | MASK 9  | MASK 8  | MASK 7  | MASK 6  | MASK 5  | MASK 4  | MASK 3  | MASK 2  | MASK 1  | Reserv ed |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0         |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0         |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0         |
| W      | MPPD O15 | MPPD O14 | MPPD O13 | MPPD O12 | MPPD O11 | MPPD O10 | MPPD O9 | MPPD O8 | MPPD O7 | MPPD O6 | MPPD O5 | MPPD O4 | MPPD O3 | MPPD O2 | MPPD O1 | Reserv ed |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0         |

## Fields

| Field     | Function                                                                                                            |
|-----------|---------------------------------------------------------------------------------------------------------------------|
| 31 MASK15 | Mask Field 15 Masks MPPDO15 in the same MPGPDO n register instance. 0b - MPPDO15 is ignored 1b - MPPDO15 is written |
| 30 MASK14 | Mask Field 14 Masks MPPDO14 in the same MPGPDO n register instance. 0b - MPPDO14 is ignored 1b - MPPDO14 is written |
| 29 MASK13 | Mask Field 13 Masks MPPDO13 in the same MPGPDO n register instance. 0b - MPPDO13 is ignored 1b - MPPDO13 is written |
| 28 MASK12 | Mask Field 12 Masks MPPDO12 in the same MPGPDO n register instance. 0b - MPPDO12 is ignored 1b - MPPDO12 is written |
| 27 MASK11 | Mask Field 11 Masks MPPDO11 in the same MPGPDO n register instance.                                                 |

Table continues on the next page...

System Integration Unit Lite2 (SIUL2)

## Table continued from the previous page...

| Field     | Function                                                                                                        |
|-----------|-----------------------------------------------------------------------------------------------------------------|
| 26 MASK10 | Mask Field 10 Masks MPPDO10 in the same MPGPDO n register instance. 0b - MPPDO10 is ignored                     |
| 25 MASK9  | Mask Field 9 Masks MPPDO9 in the same MPGPDO n register instance. 0b - MPPDO9 is ignored 1b - MPPDO9 is written |
| 24 MASK8  | Mask Field 8 Masks MPPDO8 in the same MPGPDO n register instance. 0b - MPPDO8 is ignored 1b - MPPDO8 is written |
| 23 MASK7  | Mask Field 7 Masks MPPDO7 in the same MPGPDO n register instance. 0b - MPPDO7 is ignored 1b - MPPDO7 is written |
| 22 MASK6  | Mask Field 6 Masks MPPDO6 in the same MPGPDO n register instance. 0b - MPPDO6 is ignored 1b - MPPDO6 is written |
| 21 MASK5  | Mask Field 5 Masks MPPDO5 in the same MPGPDO n register instance. 0b - MPPDO5 is ignored 1b - MPPDO5 is written |
| 20 MASK4  | Mask Field 4 Masks MPPDO4 in the same MPGPDO n register instance. 0b - MPPDO4 is ignored 1b - MPPDO4 is written |
| 19        | Mask Field 3                                                                                                    |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                               |
|------------|------------------------------------------------------------------------------------------------------------------------|
| MASK3      | Masks MPPDO3 in the same MPGPDO n register instance. 0b - MPPDO3 is ignored 1b - MPPDO3 is written                     |
| 18 MASK2   | Mask Field 2 Masks MPPDO2 in the same MPGPDO n register instance. 0b - MPPDO2 is ignored 1b - MPPDO2 is written        |
| 17 MASK1   | Mask Field 1 Masks MPPDO1 in the same MPGPDO n register instance. 0b - MPPDO1 is ignored 1b - MPPDO1 is written        |
| 16 -       | Reserved Always write zero to this field.                                                                              |
| 15 MPPDO15 | Masked Parallel Pad Data Out 15 Writes the data register that stores the value to be driven on the pad in output mode. |
| 14 MPPDO14 | Masked Parallel Pad Data Out 14 Writes the data register that stores the value to be driven on the pad in output mode. |
| 13 MPPDO13 | Masked Parallel Pad Data Out 13 Writes the data register that stores the value to be driven on the pad in output mode. |
| 12 MPPDO12 | Masked Parallel Pad Data Out 12 Writes the data register that stores the value to be driven on the pad in output mode. |
| 11 MPPDO11 | Masked Parallel Pad Data Out 11 Writes the data register that stores the value to be driven on the pad in output mode. |
| 10 MPPDO10 | Masked Parallel Pad Data Out 10 Writes the data register that stores the value to be driven on the pad in output mode. |
| 9 MPPDO9   | Masked Parallel Pad Data Out 9 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 8 MPPDO8   | Masked Parallel Pad Data Out 8 Writes the data register that stores the value to be driven on the pad in output mode.  |
| 7          | Masked Parallel Pad Data Out 7                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                              |
|----------|-----------------------------------------------------------------------------------------------------------------------|
| MPPDO7   | Writes the data register that stores the value to be driven on the pad in output mode.                                |
| 6 MPPDO6 | Masked Parallel Pad Data Out 6 Writes the data register that stores the value to be driven on the pad in output mode. |
| 5 MPPDO5 | Masked Parallel Pad Data Out 5 Writes the data register that stores the value to be driven on the pad in output mode. |
| 4 MPPDO4 | Masked Parallel Pad Data Out 4 Writes the data register that stores the value to be driven on the pad in output mode. |
| 3 MPPDO3 | Masked Parallel Pad Data Out 3 Writes the data register that stores the value to be driven on the pad in output mode. |
| 2 MPPDO2 | Masked Parallel Pad Data Out 2 Writes the data register that stores the value to be driven on the pad in output mode. |
| 1 MPPDO1 | Masked Parallel Pad Data Out 1 Writes the data register that stores the value to be driven on the pad in output mode. |
| 0 -      | Reserved Always write zero to this field.                                                                             |

## 16.5 Functional description

## 16.5.1 Pad Control

SIUL2 can control the electrical characteristics of as many as 512 pads. It provides a consistent interface for all pads, both on a by-port and a by-bit basis.

The setting of each pad out of reset is fixed per chip but can be configured individually. This way you can select special pull settings or peripheral pad ownership.

You can configure each pad independently of all other pads on the chip or other pads grouped within a single port. Thus you can group different pad types together in ports and operate the pads individually. Grouping the various functions for each pad into a single register allows you to configure each pad with a single write to a register, which further allows you to duplicate software for similar pads with index changes.

## 16.5.2 General Purpose Input and Output pads (GPIO)

SIUL2 allows each pad to be configured as either of the following:

- General Purpose Input or Output pad (GPIO)
- A pad for one or more alternate functions (input or output) determined by the peripheral that uses the pad

GPIO pads can also be implemented without any alternate function.

SIUL2 can manage as many as 512 GPIO pads organized as ports that can be accessed for data reads and writes as 8-bit, 16-bit, or 32-bit.

## NOTE

If you do not follow these steps you may get a false interrupt flag during interrupt initialization.

1. Set the appropriate IFER[IFEn] fields to enable the glitch filter.
2. Clear the DIRER0[EIREn] bits to mask interrupts.
3. Set the appropriate IREER0[IREEn] bits and IFEER0[IFEEn] bits as needed to select the pin polarity.

System Integration Unit Lite2 (SIUL2)

All port accesses are identical, with each read or write performed only at a different location to access a different port width:

<!-- image -->

SIUL2 has separate data input and data output registers for all pads. You can thus directly read back an input or output value of a pad to validate what is actually present on the pad instead of confirming the value that was written to the data input registers.

- The data output registers support both read and write operations.
- The data input registers support read access only.

When a pad is configured to use one of its alternate functions, the data input values reflect the respective value of the pad. If a write operation is performed to the data output register for a pad configured as an alternate function (non-GPIO), this write will not be reflected by the pad value until re-configured to GPIO. All general purpose pads are implemented as bidirectional.

If bidirectional operation impacts performance or is not required for a pad function, you can limit the functionality of the pad to input only.

## 16.5.3 Clocking

This module has no clocking considerations.

## 16.5.4 External interrupts

SIUL2 supports one to 32 external interrupts allocated to pads by the chip.

See the interrupt map file and the DMAMUX map file attached to this document (device reference manual) for mapping of interrupt and DMA sources to interrupt vectors and DMA channels.

SIUL2 supports one to four interrupt vectors to the interrupt controller of the chip .Each interrupt vector can support as many as eight external interrupt sources from the chip pads.

All the external interrupt pads within a single group have equal priority. You are responsible for searching through the group of sources in the appropriate way for the application.

## NOTE

Glitch filters applied to external interrupts require a running internal oscillator clock. If such a clock is not available, enabling the glitch filter on an external interrupt will disable the interrupt.

The external interrupt signals from a pad have internal synchronizers. Therefore, the width of the interrupt signals should be at least 2.5 or 3 times the IRC clock cycles to correctly capture the interrupts.

## 16.5.4.1 External interrupt initialization

Follow these steps to enable external interrupts:

System Integration Unit Lite2 (SIUL2)

4. Configure the appropriate bits in the MSCR register instances for the external interrupt pin(s):
- a. Clear the OBE and ODE bits to disable output.
- b. Set the IBE bit to enable the input buffer of the pin.
- c. If you are using the internal pull-up or pull-down, configure the appropriate PUE and PUS fields.

## NOTE

When you chose external interrupt inputs for external interrupt pins, do not configure them as outputs (that is, MSCR[OBE] bits must not be to 0) because it can cause false interrupts detection (such as from a GPIO configuration).

5. Write the appropriate DIRSR0[DIRSn] bits to select a request between DMA or interrupt.
6. Select the desired glitch filter setup for the pins:
- a. Write the appropriate value to IFMCRn[MAXCNT] register for the respective external interrupt to the filter counter.
- b. Write the appropriate value to IFCPR[IFCP] to set the filter clock prescaler.
- c. Set the appropriate IFER0[IFEn] bits to enable the glitch filter for the external interrupt pins.
7. Write to the appropriate DISR0[EIFn] bits to clear any flags.
8. Set the appropriate DIRER0[EIREn] bits to enable the interrupt pins.

## 16.5.4.2 External interrupt management

You can enable or disable each interrupt independently using a single rolled up register, DIRER0.

You can configure a pad defined as an external interrupt to recognize interrupts with an active rising edge, an active falling edge, or both, using the IREER and IFEER registers.

## NOTE

You must not disable both edge events of a given interrupt.

Each external interrupt has an individual flag, held in the DISR0 register. DISR0 is a clear-by-write-1 register, which prevents inadvertent overwriting of other flags in the same register.

This figure provides an overview of the external interrupt implementation:

<!-- image -->

## 16.5.4.3 External interrupt request

The REQ input pins on the chip are sources for interrupt or DMA requests. The chip provides one possible interrupt vector for SIUL2. The 32 interrupt request sources map to vectors and channels as follows:

Table 57. Interrupt source mapping to SIUL2 interrupt request output for 32 interrupt sources

|   Vector/Channel # | Interrupt vector source                                                                                          |
|--------------------|------------------------------------------------------------------------------------------------------------------|
|                  0 | REQ[07] &#124; REQ[06] &#124; REQ[05] &#124; REQ[04] &#124; REQ[03] &#124; REQ[02] &#124; REQ[01] &#124; REQ[00] |
|                  1 | REQ[15] &#124; REQ[14] &#124; REQ[13] &#124; REQ[12] &#124; REQ[11] &#124; REQ[10] &#124; REQ[09] &#124; REQ[08] |
|                  2 | REQ[23] &#124; REQ[22] &#124; REQ[21] &#124; REQ[20] &#124; REQ[19] &#124; REQ[18] &#124; REQ[17] &#124; REQ[16] |
|                  3 | REQ[31] &#124; REQ[30] &#124; REQ[29] &#124; REQ[28] &#124; REQ[27] &#124; REQ[26] &#124; REQ[25] &#124; REQ[24] |

## 16.5.5 DMA requests

The REQ pins on the chip map to independent DMA request channels in the DMA controller. See DMAMUX map file attached to this document for mapping of DMA sources to DMA channels.

DISR0 and DIRSR0 registers manage DMA requests in the following way:

- Servicing a DMA request clears the DISR0 register flags.
- Writing the appropriate DIRSR0[DIRSn] field, selects a request between DMA or interrupt.
- If DMA is selected in DIRSR0 and the corresponding DISR0 flag is set for that, SIUL2 sends DMA request signal as an output.

## 16.6 External signal description

See the IOMUX file attached to this document for more information.

## 16.7 Initialization

This module does not require initialization.

System Integration Unit Lite2 (SIUL2)

## Chapter 17 Semaphores2 (SEMA42)

## 17.1 Overview

SEMA42 is a memory-mapped module that provides robust hardware support needed in multi-core systems for implementing semaphores and provides a simple mechanism to achieve "lock and unlock" operations via a single - write access. The hardware semaphore module provides hardware-enforced gates as well as other useful system functions related to the gating mechanisms.

## 17.1.1 Block diagram

<!-- image -->

## 17.1.2 Features

SEMA42 implements hardware-enforced semaphores as an IPS-mapped slave peripheral device. The feature set includes:

- Support for 16 hardware-enforced gates in a multi-domain configuration that supports up to 15 domains.
- Each hardware gate appears as a 16-state, 4-bit state machine.
- Support for secure reset mechanisms to clear the contents of individual gates, as well as a clear-all capability.
- Memory-mapped slave peripheral that offers programming-model accesses.

## 17.2 Memory map/register definition

You can access these registers only in Supervisor mode. User accesses terminate with an error.

## 17.2.1 SEMA42 register descriptions

## 17.2.1.1 SEMA42 memory map

SEMA42 base address: 4029\_8000h

| Offset   | Register                   |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------|-------------------|----------|---------------|
| 0h - Fh  | Gate (GATE0 - GATE15) 1    |                 8 | RW       | 00h           |
| 42h      | Reset Gate Read (RSTGT_R)  |                16 | R        | 0000h         |
| 42h      | Reset Gate Write (RSTGT_W) |                16 | W        | See section   |

## 17.2.1.2 Gate (GATE0 - GATE15)

## Offset

For n = 0 to 15:

| Register   | Offset                       |
|------------|------------------------------|
| GATEn      | 0h + (n + 3 - 2 × (n mod 4)) |

## Function

Implements each semaphore gate in a 4-bit finite state machine, right-justified in a byte data structure. The hardware uses the logical domain-identifier number in conjunction with the data patterns to validate all attempted write operations. Only domain masters can modify the gate registers. After a gate locks, only the locking domain must open (unlock) the gate.

You can read multiple gate values in a single access. However, you can update only a single gate at a time, via a write operation. If you attempt to write a byte-wide value that is neither the unlock value (00h) nor the appropriate lock value (domainID\_number + 1), SEMA42 considers this as "no operation" and does not change any gate state. Attempts to write multiple gates in a single-aligned access with a size larger than 8 bits (byte) generate an error termination and do not allow any gate state changes.

Semaphores2 (SEMA42)

## Diagram

<!-- image -->

| Bits    |   7 |   6 |   5 |   4 | 3   | 2   | 1   | 0   |
|---------|-----|-----|-----|-----|-----|-----|-----|-----|
| R       |   0 |   0 |   0 |   0 |     |     |     |     |
| W Reset |   0 |   0 |   0 |   0 | 0   | 0   | 0   | 0   |

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-4 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 3-0 GTFSM | Gate Finite State Machine Indicates the state of the gate for the last domain that locked the gate. This can be useful during system debug. The hardware gate has a 16-state implementation, defined as: 0000b - The gate is unlocked (free). 0001b - Domain 0 locked the gate. 0010b - Domain 1 locked the gate. 0011b - Domain 2 locked the gate. 0100b - Domain 3 locked the gate. 0101b - Domain 4 locked the gate. 0110b - Domain 5 locked the gate. 0111b - Domain 6 locked the gate. 1000b - Domain 7 locked the gate. 1001b - Domain 8 locked the gate. 1010b - Domain 9 locked the gate. 1011b - Domain 10 locked the gate. 1100b - Domain 11 locked the gate. 1101b - Domain 12 locked the gate. 1110b - Domain 13 locked the gate. 1111b - Domain 14 locked the gate. |

## 17.2.1.3 Reset Gate Read (RSTGT\_R)

## Offset

| Register   | Offset   |
|------------|----------|
| RSTGT_R    | 42h      |

Semaphores2 (SEMA42)

## Function

Describes the specific hardware gate to be reset and records the logic number of domain. Reset Gate Write (RSTGT\_W) also describe the same register showing the fields when you write it.

## Diagram

<!-- image -->

| Bits   | 15   | 13 12   | 11   | 10     | 9   | 7   | 6   | 5   | 4      | 3 2   | 1   | 0   |
|--------|------|---------|------|--------|-----|-----|-----|-----|--------|-------|-----|-----|
| R      | 0    | RSTGSM  |      | RSTGMS |     |     |     |     | RSTGTN |       |     |     |
| W      |      |         |      |        |     |     |     |     |        |       |     |     |

## Fields

| Field        | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-14 -      | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 13-12 RSTGSM | Reset Gate Finite State Machine Indicates the encoded state machine value when you read the register. RSTGSM = 10b is valid for only a single machine cycle, so a read can never return this value. SEMA42 maintains the reset state machine in a 2-bit, 3-state implementation, defined as follows: 00b - Idle, waiting for the first data pattern write. 01b - Waiting for the second data pattern write 10b - The 2-write sequence has completed. Generate the specified gate reset(s). After the reset is performed, this machine returns to the idle (waiting for first data pattern write) state. 11b - This state encoding is never used and therefore reserved. |
| 11-8 RSTGMS  | Reset Gate Domain Records the logical number of the domain performing the gate reset function. The logical number is the domain number. This domain number is determined by the XRDC's Master Domain Assignment Controller (XRDC_MDAC). To succeed, this function requires that the same domain initiate the two consecutive writes to this register. SEMA42 updates the field each time a write to this register occurs.                                                                                                                                                                                                                                               |
| 7-0 RSTGTN   | Reset Gate Number Specifies the specific hardware gate to be reset. The second write updates this field. If RSTGTN < 64, SEMA42 resets the single gate defined by RSTGTN. Otherwise, SEMA42 resets all the gates.                                                                                                                                                                                                                                                                                                                                                                                                                                                       |

## 17.2.1.4 Reset Gate Write (RSTGT\_W)

## Offset

| Register   | Offset   |
|------------|----------|
| RSTGT_W    | 42h      |

Semaphores2 (SEMA42)

## Function

Specifies the hardware gate to reset when data patterns are specified.

## Diagram

<!-- image -->

1. Reset value is not applicable for writes.

## Fields

| Field       | Function                                                                                                                                                                                                                            |
|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-8 RSTGDP | Reset Gate Data Pattern You access this field with the specified data patterns on the two consecutive writes to enable the gate-reset mechanism. For the first write, RSTGDP must be E2h. For the second write, RSTGDP must be 1Dh. |
| 7-0 RSTGTN  | Reset Gate Number Specifies the specific hardware gate to be reset. The second write updates this field. If RSTGTN < 64, SEMA42 resets the single gate defined by RSTGTN. Otherwise, SEMA42 resets all the gates.                   |

## 17.3 Functional description

The intent of the hardware gate implementation is to specify a protocol where the locking domain must unlock the gate. However, some systems may require a reset function to re-initialize the state of any gate(s) without requiring a system-level reset. To support this special gate reset requirement, SEMA42 implements a secure reset mechanism that allows you to initialize a hardware gate (or all the gates) by following a specific dual-write access pattern. The secure-gate reset:

- Uses a technique similar to that required for the servicing of a software watchdog timer
- Requires two consecutive writes with pre-defined data patterns from the same domain

You must do this to force the clearing of the specified gate(s). The required access pattern as follows:

1. A domain performs a 16-bit write to the RSTGT memory location. The most significant byte ( RSTGT\_W[RSTGDP] ) must be E2h. The value of least significant byte is irrelevant for this reference and can be anything.
2. The same domain then performs a second 16-bit write to the RSTGT location. For this write, the upper byte ( RSTGT\_W[RSTGDP] ) is the logical complement of the first data pattern (1Dh) and the lower byte (RSTGT\_W[RSTGTN] ) specifies the gate(s) to be reset. This gate field can specify a single gate or all gates to be cleared. If the same domain writes incorrect data on the second access or another domain performs the second write access, SEMA42 aborts the special gate reset sequence and does not assert an error signal.
3. Reads of the RSTGT location return information on the 2-bit reset state machine (RSTGT\_R[RSTGSM] ) that implements these functions:
- The domain performing the reset ( RSTGT\_R[RSTGMS] )
- The last-cleared gate number(s) (RSTGT\_R[RSTGTN] )

Reads of the RSTGT register do not affect the secure-reset finite state machine in any manner.

Semaphores2 (SEMA42)

## 17.3.1 Multi-core programming: software gates

Multi-processor systems require a function that can be used to safely and easily provide a locking mechanism for system software to control access to shared data structures, shared hardware resources, and so on. The software uses the gating mechanisms to serialize (and synchronize) accesses to shared data and/or resources to prevent race conditions and preserve memory coherency between different processes and domains.

Consider the following description of a typical use-case: domainX enters a section of code, where shared data values are to be updated. The domain must first acquire a semaphore. Think of this as the locking (or closing) of a software gate. After the gate locks, a properly-architected software system does not allow other processes (or domains) to execute the same code segment or modify the shared data structure protected by the gate. In other words, the system locks out other processes/domains. Many software implementations include a spin-wait loop within the lock function until the gate locks. After domain X obtains the lock, domain X continues execution and updates the data values protected by the particular lock. After domain X completes the updates, it unlocks (or opens) the software gate, allowing other processes/domains access to the updated data values.

A correctly-implemented system solution must follow these important rules:

- A gate variable must protect all writes to shared data values or shared hardware resources.
- After a domain locks a gate, the system must block other processes/domains from accessing the shared data or resources. Software conventions enforce this.
- The domain that locks a particular gate is the only domain that can open (unlock) that gate.

Information in the hardware gate identifying the locking domain can be extremely useful for system-level debugging.

## 17.3.2 16 Hardware-enforced gates

Gates appear as a 16-entry byte-size array with read and write accesses.

Domains lock gates by writing "domainID\_number+1" to the appropriate gate and must read back the gate value to verify that the lock operation succeeded.

After the gate locks, the locking domain unlocks the gate by writing zeroes.

- 16-state implementation

```
If gate = 0h, then state = unlocked if gate = 1h, then state = locked by domain (master) 0 if gate = 2h, then state = locked by domain (master) 1 … if gate = Fh, then state = locked by domain (master) 14
```

SEMA42 uses the logical domain number and the specified data patterns as reference attributes to validate all write operation. After a gate locks, the locking domain must unlock the gate by writing zeroes.

## 17.3.3 State machine of the GATEn registers

This section describes more about the SEMA42 functional operation and specific details of the state machines of the GATEn registers.

As described previously, each of the GATEn registers implements a 4-bit, 16-state machine. The following figure shows a simplified diagram of the state transitions for each gate.

Semaphores2 (SEMA42)

<!-- image -->

In the figure above, "dmE" represents domain 14 (E in hexadecimal). The platform passes the domain number to SEMA42.

The following table defines the GATEn state transitions.

Table 58. GATEn state transitions

| Current state   | Next state   |   Transition | Description                                                                                                                |
|-----------------|--------------|--------------|----------------------------------------------------------------------------------------------------------------------------|
| -               | idle         |            1 | Any reset, whether a system reset or a software-initiated gate reset, unconditionally forces the gate into the idle state. |
| idle            | idle         |            2 | Unless a write of the appropriate lock value from the corresponding domain occurs, the gate remains in the idle state.     |
| idle            | dm0_lock     |            3 | When domain 0h initiates a write of the dm0_lock data value, the gate transitions into the dm0_lock state.                 |
| idle            | dmE_lock     |            4 | When domain Eh initiates a write of the dmE_lock value, the gate transitions into the dmE_lock state.                      |
| dm0_lock        | dm0_lock     |            5 | When in this state, the gate remains here if any attempted write is not from domain 0h with the unlock data value.         |
| dm0_lock        | idle         |            6 | The gate returns to the idle (unlocked) state after a write from domain 0h with the unlock data value occurs.              |

Table continues on the next page...

Table 58. GATEn state transitions (continued)

| Current state   | Next state   |   Transition | Description                                                                                                        |
|-----------------|--------------|--------------|--------------------------------------------------------------------------------------------------------------------|
| dmE_lock        | dmE_lock     |            7 | When in this state, the gate remains here if any attempted write is not from domain Eh with the unlock data value. |
| dmE_lock        | idle         |            8 | The gate returns to the idle (unlocked) state after a write from domain Eh with the unlock data value occurs.      |

SEMA42 uses these gate data values:

- The lock data value is (domain number) + 1.
- The unlock data value is 00h.

## 17.3.4 Clocking

This module has no clocking considerations.

## 17.3.5 Interrupts

This module has no interrupts.

## 17.4 External signals

This module has no external signals.

## 17.5 Initialization

This module does not require initialization.

## Chapter 18 System Resource Controller (SRC)

## 18.1 Introduction

SRC contains miscellaneous control and status registers.

## 18.2 SRC register descriptions

## 18.2.1 SRC memory map

SRC base address: 4007\_C000h

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Software-Triggered Faults (SW_NCF)                              |                32 | RW       | 0000_0000h    |
| 4h       | GMAC Control (GMAC_0_CTRL_STS)                                  |                32 | RW       | 0000_0000h    |
| 28h      | CMU Status 1 (CMU_STATUS_REG1)                                  |                32 | RW       | 0000_0000h    |
| 2Ch      | CMUs Status 2 (CMU_STATUS_REG2)                                 |                32 | RW       | 0000_0000h    |
| 30h      | FCCU EOUT Override Clear (FCCU_EOUT_OVERRIDE_CLEAR_REG)         |                32 | RW       | 0000_0000h    |
| 38h      | SRC POR Control (SRC_POR_CTRL_REG)                              |                32 | RW       | 0000_0000h    |
| 54h      | GPR21 (GPR21)                                                   |                32 | RW       | 0000_0000h    |
| CCh      | Debug Control (DEBUG_CONTROL)                                   |                32 | RW       | 0000_0000h    |
| F0h      | Timestamp Control (TIMESTAMP_CONTROL_REGISTER)                  |                32 | RW       | 0000_0000h    |
| F4h      | FlexRay OS Tick Input Select (FLEXRAY_OS_TICK_INPUT_SELECT_REG) |                32 | RW       | 0000_0000h    |

## 18.2.2 Software-Triggered Faults (SW\_NCF)

## Offset

| Register   | Offset   |
|------------|----------|
| SW_NCF     | 0h       |

## Function

Allow you to trigger faults to FCCU.

Reset phase: Functional

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R W    | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| Reset  | 0        | 0        | 0        | 0 0      |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12 11    |          | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R W    |          |          |          |          |          | Reserved |          |          |          |          |          | SW_ NCF5 | SW_ NCF4 | SW_ NCF3 | SW_ NCF2 | SW_ NCF1 |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field     | Function                                                                                                              |
|-----------|-----------------------------------------------------------------------------------------------------------------------|
| 31-5 -    | Reserved                                                                                                              |
| 4 SW_NCF5 | Software-Triggered Fault 5 Controls whether FCCU software fault 5 is asserted or not. 0b - Not asserted 1b - Asserted |
| 3 SW_NCF4 | Software-Triggered Fault 4 Controls whether FCCU software fault 4 is asserted or not. 0b - Not asserted 1b - Asserted |
| 2 SW_NCF3 | Software-Triggered Fault 3 Controls whether FCCU software fault 3 is asserted or not. 0b - Not asserted 1b - Asserted |
| 1 SW_NCF2 | Software-Triggered Fault 2 Controls whether FCCU software fault 2 is asserted or not. 0b - Not asserted 1b - Asserted |
| 0 SW_NCF1 | Software-Triggered Fault 1 Controls whether FCCU software fault 1 is asserted or not. 0b - Not asserted 1b - Asserted |

System Resource Controller (SRC)

## 18.2.3 GMAC Control (GMAC\_0\_CTRL\_STS)

## Offset

| Register        | Offset   |
|-----------------|----------|
| GMAC_0_CTRL_STS | 4h       |

## Function

Controls GMAC configuration options.

Reset phase: Functional

## Diagram

<!-- image -->

## Fields

| Field       | Function                                                                                      |
|-------------|-----------------------------------------------------------------------------------------------|
| 31-12 -     | Reserved                                                                                      |
| 11 FTM1_SEL | FTM_1 Select Controls whether the FTM_1 trigger connects to GMAC_0. 0b - GMAC_0 1b - Reserved |
| 10 FTM0_SEL | FTM_0 Select Controls whether the FTM_0 trigger connects to GMAC_0. 0b - GMAC_0 1b - Reserved |
| 9-4 -       | Reserved                                                                                      |

Table continues on the next page...

Table continued from the previous page...

| Field            | Function                                                                                                                                                       |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 3-1 PHY_INTF_SEL | PHY Interface Select Selects the PHY interface. These values are valid only for PHY_MODE=0. 000b - MII 001b - RGMII 100b - RMII All other values are reserved. |
| 0 PHY_MODE       | PHY Mode Selects the PHY mode. 0b - Other PHY modes (for example: RGMII, RMII, MII) 1b - SGMII mode                                                            |

## 18.2.4 CMU Status 1 (CMU\_STATUS\_REG1)

## Offset

| Register        | Offset   |
|-----------------|----------|
| CMU_STATUS_REG1 | 28h      |

## Function

Shows the status of these CMU events:

- If a monitored clock frequency is higher than high frequency reference (FHH)
- If a monitored clock frequency is lower than low frequency reference (FLL)

Reset phase: Destructive

## NOTE

Immediately after the functional reset, do not read the content of the CMU\_STATUS\_REG1 for diagnosing the clock monitoring errors. Before entering the normal operation, you must clear the register.

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21          | 20          | 19          | 18          | 17          | 16          |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| R      | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... |             | Reserved    | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... |
| W      | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         |             |             | W1C         | W1C         | W1C         | W1C         |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           | 0           |
| R      | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... | FLL_F HH... |
| W      | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         | W1C         |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           |

## Fields

| Field               | Function                                                                                  |
|---------------------|-------------------------------------------------------------------------------------------|
| 31 FLL_FHH_STA T_31 | CMU_21 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred            |
| 30 FLL_FHH_STA T_30 | CMU_21 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred            |
| 29 FLL_FHH_STA T_29 | cm7_cluster_2 CMU FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 28 FLL_FHH_STA T_28 | cm7_cluster_2 CMU FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 27 FLL_FHH_STA T_27 | cm7_cluster_1 CMU FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 26 FLL_FHH_STA T_26 | cm7_cluster_1 CMU FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 25 FLL_FHH_STA T_25 | cm7_cluster_0 CMU FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred |

Table continues on the next page...

System Resource Controller (SRC)

## Table continued from the previous page...

| Field               | Function                                                                                  |
|---------------------|-------------------------------------------------------------------------------------------|
| 24 FLL_FHH_STA T_24 | cm7_cluster_0 CMU FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 23 FLL_FHH_STA T_23 | CMU_20 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred            |
| 22 FLL_FHH_STA T_22 | CMU_20 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred            |
| 21-20 -             | Reserved                                                                                  |
| 19 FLL_FHH_STA T_19 | CMU_18 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred            |
| 18 FLL_FHH_STA T_18 | CMU_18 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred            |
| 17 FLL_FHH_STA T_17 | CMU_17 FHH Interrupt Event Status 0b - Event has not occurred. 1b - Event has occurred.   |
| 16 FLL_FHH_STA T_16 | CMU_17 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred            |
| 15 FLL_FHH_STA T_15 | CMU_16 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred            |
| 14 FLL_FHH_STA T_14 | CMU_16 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred            |
| 13 FLL_FHH_STA T_13 | CMU_15 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred            |

Table continues on the next page...

Table continued from the previous page...

| Field               | Function                                                                       |
|---------------------|--------------------------------------------------------------------------------|
| 12 FLL_FHH_STA T_12 | CMU_15 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 11 FLL_FHH_STA T_11 | CMU_14 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 10 FLL_FHH_STA T_10 | CMU_14 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 9 FLL_FHH_STA T_9   | CMU_13 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 8 FLL_FHH_STA T_8   | CMU_13 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 7 FLL_FHH_STA T_7   | CMU_12 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 6 FLL_FHH_STA T_6   | CMU_12 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 5 FLL_FHH_STA T_5   | CMU_11 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 4 FLL_FHH_STA T_4   | CMU_11 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 3 FLL_FHH_STA T_3   | CMU_10 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 2                   | CMU_10 FLL Interrupt Event Status                                              |

Table continues on the next page...

Table continued from the previous page...

| Field             | Function                                                                      |
|-------------------|-------------------------------------------------------------------------------|
| FLL_FHH_STA T_2   | 0b - Event did not occur 1b - Event occurred                                  |
| 1 FLL_FHH_STA T_1 | CMU_7 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 0 FLL_FHH_STA T_0 | CMU_7 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred |

## 18.2.5 CMUs Status 2 (CMU\_STATUS\_REG2)

## Offset

| Register        | Offset   |
|-----------------|----------|
| CMU_STATUS_REG2 | 2Ch      |

## Function

Shows the status of these CMU events:

- If a monitored clock frequency is higher than high frequency reference (FHH)
- If a monitored clock frequency is lower than low frequency reference (FLL)

Reset phase: Destructive

## NOTE

Immediately after the functional reset, do not read the content of the CMU\_STATUS\_REG2 for diagnosing the clock monitoring errors. Before entering the normal operation, you must clear the register.

## Diagram

<!-- image -->

## Fields

| Field             | Function                                                                             |
|-------------------|--------------------------------------------------------------------------------------|
| 31-6 -            | Reserved                                                                             |
| 5 FLL_FHH_STA T_5 | a53_cluster1 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 4 FLL_FHH_STA T_4 | a53_cluster1 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 3 FLL_FHH_STA T_3 | a53_cluster0 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 2 FLL_FHH_STA T_2 | a53_cluster0 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred |
| 1 FLL_FHH_STA T_1 | CMU_22 FHH Interrupt Event Status 0b - Event did not occur 1b - Event occurred       |
| 0 FLL_FHH_STA T_0 | CMU_22 FLL Interrupt Event Status 0b - Event did not occur 1b - Event occurred       |

## 18.2.6 FCCU EOUT Override Clear (FCCU\_EOUT\_OVERRIDE\_CLEAR\_REG)

## Offset

| Register                      | Offset   |
|-------------------------------|----------|
| FCCU_EOUT_OVERRID E_CLEAR_REG | 30h      |

## Function

Clears the override on the FCCU EOUT after a reset occurs due to the completion of the self-test/LBIST on the main reset domain.

A destructive reset resets this register.

Reset phase: Destructive

## Diagram

<!-- image -->

## Fields

| Field                                      | Function                                                                                                                                                                                                                                                                                                                                                                                    |
|--------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-2 -                                     | Reserved                                                                                                                                                                                                                                                                                                                                                                                    |
| 1 EOUT_OVERRI DE_DISABLE_ DURING_SELF TEST | EOUT Override Disable Disable FCCU EOUT override during main reset domain selftest. 0b - Move the FCCU_ERR0 to LOW and FCCU_ERR1 to HIGH during main reset domain selftest. The pad state will remain same after selftest if override is not cleared by FCCU_EOUT_OVERRIDE_CLEAR_REG[EOUT_OVERRIDE_CLEAR] 1b - Move the FCCU_ERR0 and FCCU_ERR1 to HIGH Z during main reset domain selftest |
| 0 EOUT_OVERRI DE_CLEAR                     | EOUT Override Clear Allow you to clear the EOUT override control. Write 1 to this field after: • The FCCU EOUT configuration completes after the self-test exit reset sequence. • You configure FCCU EOUT. After you write 1 to this field, write 0 to it to enable another clearing operation in the future. 0b - Do not clear 1b - Clear                                                  |

## 18.2.7 SRC POR Control (SRC\_POR\_CTRL\_REG)

## Offset

| Register         | Offset   |
|------------------|----------|
| SRC_POR_CTRL_REG | 38h      |

## Function

Boot ROM uses this register to implement the HSE\_H roll back mechanism.

System Resource Controller (SRC)

## Diagram

<!-- image -->

## Fields

| Field                          | Function                                                                                                                                                                                                                |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 HSE_FW_ROLL BACK_MARKE R | HSE_H Firmware Rollback Marker HSE_H firmware writes the HSE_H rollback marker. boot ROM defines only BADAh as a valid marker.                                                                                          |
| 15-8 HSE_FW_ROLL BACK_COUNT _B | HSE Firmware Rollback Count - Backup Image Represents the number of times that boot ROM passed control to the HSE_H firmware backup image, and the HSE_H firmware failed to write a valid HSE_FW_ROLLBACK_MARKER value. |
| 7-0 HSE_FW_ROLL BACK_COUNT _A  | HSE Firmware Rollback Count - Primary Image Represents the number of times that boot ROM passed control to the HSE_H firmware primary image, and HSE_H firmware failed to write a valid HSE_FW_ROLLBACK_MARKER value.   |

## 18.2.8 GPR21 (GPR21)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR21      | 54h      |

## Function

Controls parity mode for PCIe\_0.

The individual bits within the PCIE\_PARITY\_MODE\_data field select parity type (odd or even) in a logic that generates an error after comparing:

- Address bits that the PCIe controller generates
- The associated parity bits

See Table 59 for details.

System Resource Controller (SRC)

## Reset phase: Functional

Table 59. PCIE\_PARITY\_MODE\_data field details

|   Bit position in PCIE_PARITY_MODE_data | PARITY_MODE bus             |
|-----------------------------------------|-----------------------------|
|                                       0 | AXI 0 master read address   |
|                                       1 | AXI 0 master write address  |
|                                       2 | AXI 0 master write response |
|                                       3 | AXI 0 master read data      |
|                                       4 | AXI 0 master write data     |
|                                       5 | AXI 1 slave read address    |
|                                       6 | AXI 1 slave write address   |
|                                       7 | AXI 1 slave write response  |
|                                       8 | AXI 1 slave read data       |
|                                       9 | AXI 1 slave write data      |
|                                      10 | AXI 1 master read address   |
|                                      11 | AXI 1 master write address  |
|                                      12 | AXI 1 master write response |
|                                      13 | AXI 1 master read data      |
|                                      14 | AXI 1 master write data     |
|                                      15 | AXI 0 slave read address    |
|                                      16 | AXI 0 slave write address   |
|                                      17 | AXI 0 slave write response  |
|                                      18 | AXI 0 slave read data       |
|                                      19 | AXI 0 slave write data      |

## Diagram

<!-- image -->

## Fields

| Field                       | Function                                                                                                                                                                                                              |
|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-20 -                     | Reserved                                                                                                                                                                                                              |
| 19-0 PCIE_PARITY_ MODE_data | Parity Mode Data Select parity type. Table 59 shows the bit numbers within this field and the buses associated with that number. For each bit: • A value of 0 means "odd parity." • A value of 1 means "even parity." |

## 18.2.9 Debug Control (DEBUG\_CONTROL)

## Offset

| Register      | Offset   |
|---------------|----------|
| DEBUG_CONTROL | CCh      |

## Function

Controls debug features.

A destructive reset resets the non-reserved fields in this register.

Reset phase: Destructive

## Diagram

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-10   | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field                  | Function                                                                                                                                                                                                                                                                              |
|------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -                      |                                                                                                                                                                                                                                                                                       |
| 9 READY_FOR_ DEBUG     | Handshake With Debugger Used to initiate a handshake with the debugger to allow the debugger to start its setup. After the debugger completes its setup,itwrites1toDBG_SETUP_DONEtoallowthebootROMtoexecute. 0b - Debug configuration cannot start 1b - Debug configuration can start |
| 8 DBG_RST_MS K_1a      | Mask Domain Reset Allows you to mask a debug domain reset from a system functional reset. 0b - Not masked 1b - Masked                                                                                                                                                                 |
| 7 DBG_RST_MS K_0a      | Mask nPRESETDBG Allows you to mask nPRESETDBG of Cortex-A53 cores from a system functional reset. 0b - Not masked 1b - Masked                                                                                                                                                         |
| 6 CA53_1_L2RST DISABLE | L2RSTDISABLE Driver Input Of Cortex-A53 Cluster 1 Enables or disables the automatic invalidation of L2 data cache at reset. 0b - Enable 1b - Disable                                                                                                                                  |
| 5 CA53_0_L2RST DISABLE | L2RSTDISABLE Driver Input Of Cortex-A53 Cluster 0 Enables or disables the automatic invalidation of L2 data cache at reset. 0b - Enable 1b - Disable                                                                                                                                  |
| 4 JTAG_ACTIVE          | JTAG_ACTIVE Status When this field is 1, it indicates that: • JTAG_ACTIVE is high. • The debugger has established a connection to the TAPs. • You can run the AUX TAP state machine. 0b - JTAG_ACTIVE is low 1b - JTAG_ACTIVE is high                                                 |
| 3                      | Status Of Debug Setup Completion By Debugger The debugger writes 1 to this field when the debugger completes debug setup.                                                                                                                                                             |

Table continues on the next page...

## Table continued from the previous page...

| Field                     | Function                                                                                                                                                                                                                                                                                                                                          |
|---------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DBG_SETUP_D ONE           | This field is used in the handshake between the debugger and the boot ROM. 0b - Debug setup not complete 1b - Debug setup complete                                                                                                                                                                                                                |
| 2 CA53_1_DBGL 1RSTDISABLE | DBGL1RSTDISABLE Driver Input Of Cortex-A53 Cluster 1 Enables or disables the automatic invalidation of L1 data cache at reset. 0b - Enable 1b - Disable                                                                                                                                                                                           |
| 1 CA53_0_DBGL 1RSTDISABLE | DBGL1RSTDISABLE Driver Input Of Cortex-A53 Cluster 0 Enables or disables the automatic invalidation of L1 data cache at reset. 0b - Enable 1b - Disable                                                                                                                                                                                           |
| 0 DEBUG_CLK_D ISABLE      | Disable Clocks Of Debug And Trace Components In Functional Mode Writing 1 to this field disables all the clocks related to debug and trace (except clocks related to DAP and JTAGC to save run-time power. This field takes effect only when no debug is authorized (such as external or self-hosted debug). 0b - Enable clock 1b - Disable clock |

## 18.2.10 Timestamp Control (TIMESTAMP\_CONTROL\_REGISTER)

## Offset

| Register                    | Offset   |
|-----------------------------|----------|
| TIMESTAMP_CONTROL _REGISTER | F0h      |

## Function

Control the following operations:

- Select the Timestamp counter source
- Enable Timestamp

This register helps Timestamp to distribute and synchronize up to three counter sources from different clock domains to one common domain, for use by communication peripherals such as FlexCAN and LLCE. See the Timestamp chapter for more information on the sources.

Reset phase: Functional

## Diagram

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                                                                                                    |
|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-3 -              | Reserved                                                                                                                                                                                                                                                                    |
| 2 TS_ENABLE         | Timestamp Enable Control Enables or disables Timestamp. When this field is 0, the clocks to the FIFOs and flops are gated off to save power. When this field is 1, the asynchronous Timestamp FIFOs read and write during every cycle. 0b - Disable 1b - Enable             |
| 1-0 CAN_TS_CNT_ SEL | Timestamp Counter Select Selects one of several possible counter sources as the Timestamp output. 00b - Select Timestamp 0 counter output 01b - Select Timestamp 1 counter output 10b - Select Timestamp 2 counter output 11b - Reserved-causes Timestamp output to go to 0 |

## 18.2.11 FlexRay OS Tick Input Select (FLEXRAY\_OS\_TICK\_INPUT\_SELECT\_REG)

## Offset

| Register                          | Offset   |
|-----------------------------------|----------|
| FLEXRAY_OS_TICK_IN PUT_SELECT_REG | F4h      |

## Function

Selects the OS tick source for the FlexRay stopwatch counter.

System Resource Controller (SRC)

System Resource Controller (SRC)

FlexRay has a 32-bit stopwatch counter that runs on the system clock and increments at every cycle until the counter receives an OS tick event. The fields in this register allow you to select various PIT and STM sources as the OS tick source.

Reset phase: Functional

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25       | 24       | 23   | 22   | 21   | 20   | 19                  | 18                  | 17                  | 16                  |
|--------|------|------|------|------|------|------|----------|----------|------|------|------|------|---------------------|---------------------|---------------------|---------------------|
| R W    |      |      |      |      |      |      |          | Reserved |      |      |      |      |                     |                     |                     |                     |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0        | 0    | 0    | 0    | 0    | 0                   | 0                   | 0                   | 0                   |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9        | 8        | 7    | 6    | 5    | 4    | 3                   | 2                   | 1                   | 0                   |
| R W    |      |      |      |      |      |      | Reserved |          |      |      |      |      | FLEXRAY_1_S TOPW... | FLEXRAY_1_S TOPW... | FLEXRAY_0_S TOPW... | FLEXRAY_0_S TOPW... |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0        | 0    | 0    | 0    | 0    | 0                   | 0                   | 0                   | 0                   |

## Fields

| Field                                | Function                                                                                                       |
|--------------------------------------|----------------------------------------------------------------------------------------------------------------|
| 31-4 -                               | Reserved                                                                                                       |
| 3-2 FLEXRAY_1_S TOPWATCH_M UX_SELECT | FlexRay_1 Stopwatch Mux Select 00b - PIT_1 channel number 5 01b - STM_0 int0 10b - STM_1 int0 11b - STM_2 int0 |
| 1-0 FLEXRAY_0_S TOPWATCH_M UX_SELECT | FlexRay_0 Stopwatch Mux Select 00b - PIT_0 channel number 4 01b - STM_0 int0 10b - STM_1 int0 11b - STM_2 int0 |

## Chapter 19 Main General Purpose Registers (Main GPRs)

## 19.1 Introduction

S32G\_GPR configures and provides status of various system options.

## 19.2 Memory map and register definition

## 19.2.1 S32G\_GPR register descriptions

S32G Main GPRs support several miscellaneous functions of the accelerator portion of the chip.

## 19.2.1.1 S32G\_MAIN\_GPR memory map

S32G\_GPR base address: 4007\_CA00h

| Offset   | Register                                                 |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------------------|-------------------|----------|---------------|
| 0h       | PFE Port Coherency Enable (PFE_COH_EN)                   |                32 | RW       | 0000_0000h    |
| 4h       | PFE EMAC Interface Mode (PFE_EMACX_INTF_SEL)             |                32 | RW       | 0000_0000h    |
| 20h      | PFE EMACX Power Control (PFE_PWR_CTRL)                   |                32 | RW       | 0000_0000h    |
| 40h      | LLCE Subsystem Status (LLCE_STAT)                        |                32 | R        | 0000_0000h    |
| 44h      | LLCE Power Control (LLCE_CTRL)                           |                32 | RW       | 0000_0000h    |
| 4Ch      | FlexTimer Global Load Control (FLXTIM_CTRL)              |                32 | RW       | 0000_0000h    |
| 50h      | FlexTimer LDOK Status (FLXTIM_STAT)                      |                32 | R        | 0000_0000h    |
| 54h      | Top CMU_FC Status (CMU_STAT)                             |                32 | RW       | 0000_0000h    |
| 58h      | Accelerator NoC NoPendingTrans Status (NOC_NOPEND_TRANS) |                32 | R        | 0000_0000h    |
| 90h      | SerDes RD/WD Toggle Control (PCIE_TOGGLE)                |                32 | RW       | 0000_0000h    |
| 94h      | SerDes Toggle Done Status (PCIE_TOGGLEDONE_STAT)         |                32 | R        | 0000_0000h    |
| E0h      | Generic Control 0 (GENCTRL0)                             |                32 | RW       | 0000_0004h    |
| E4h      | Generic Control 1 (GENCTRL1)                             |                32 | RW       | 0000_0000h    |
| F0h      | Generic Status 0 (GENSTAT0)                              |                32 | R        | 0000_0000h    |

## 19.2.1.2 PFE Port Coherency Enable (PFE\_COH\_EN)

## Offset

| Register   | Offset   |
|------------|----------|
| PFE_COH_EN | 0h       |

## Function

Enables coherency for PFE ports.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-6 -  | Reserved                                                                                                                                                                                                                                                                                                                           |
| 5 UTIL  | PFE UTIL Coherency Enable 0b - PFE UTIL interface not coherent 1b - PFE UTIL interface coherent to A53                                                                                                                                                                                                                             |
| 4 HIF3  | PFE_HIF Data Read Coherency Enable You must set this field to 1 for coherency over HIF channels. Setting this field to 1 changes the awdomain/ardomain of the master to shareable and you must configure Ncore for this case. 0b - PFE_HIF data read interface not coherent. 1b - PFE_HIF data read interface coherent to A53.     |
| 3 HIF2  | PFE_HIF Data Write Coherency Enable. You must set this field to 1 for coherency over HIF channels. Setting this field to 1 changes the awdomain/ardomain of the master to shareable and you must configure Ncore for this case. 0b - PFE_HIF data write interface not coherent. 1b - PFE_HIF data write interface coherent to A53. |
| 2 HIF1  | PFE_HIF Data Write Coherency Enable You must set this field to 1 for coherency over HIF channels. Setting this field to 1 changes the awdomain/ardomain of the master to shareable and you must configure Ncore for this case. 0b - PFE_HIF BD update interface not coherent. 1b - PFE_HIF BD fetch interface coherent to A53.     |
| 1 HIF0  | PFE_HIF BD Update Coherency Enable You must set this field to 1 for coherency over HIF channels. Setting this field to 1 changes the awdomain/ardomain of the master to shareable and you must configure Ncore for this case.                                                                                                      |

Table continues on the next page...

Main General Purpose Registers (Main GPRs)

Table continued from the previous page...

| Field   | Function                                                                       |
|---------|--------------------------------------------------------------------------------|
|         | 0b - PFE HIF0 interface not coherent. 1b - PFE HIF0 interface coherent to A53. |
| 0       | PFE DDR Coherency Enable                                                       |
| DDR     | 0b - PFE DDR interface not coherent                                            |
|         | 1b - PFE DDR interface coherent to A53                                         |

## 19.2.1.3 PFE EMAC Interface Mode (PFE\_EMACX\_INTF\_SEL)

## Offset

| Register           | Offset   |
|--------------------|----------|
| PFE_EMACX_INTF_SEL | 4h       |

## Function

Selects the PFE EMAC interface mode on a per-MAC basis. PFE samples these fields at reset, and therefore must be programmed before bringing PFE out of reset.

The EMACn fields select the Ethernet interface and the PCIePHY. 0000b selects the PCIE\_0 PHY. The other three valid values route the Ethernet signals to the GPIOs.

Modes not listed are reserved and are not supported.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27    | 26    | 25    | 24       | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|----------|----------|----------|----------|-------|-------|-------|----------|-------|-------|-------|-------|-------|-------|-------|-------|
| R W    |          |          |          |          |       |       |       | Reserved |       |       |       |       |       |       |       |       |
| Reset  | 0        | 0        | 0        | 0        | 0     | 0     | 0     | 0        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15       | 14       | 13       | 12       | 11    | 10    | 9     | 8        | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R W    | Reserved | Reserved | Reserved | Reserved | EMAC2 | EMAC2 | EMAC2 | EMAC2    | EMAC1 | EMAC1 | EMAC1 | EMAC1 | EMAC0 | EMAC0 | EMAC0 | EMAC0 |
| Reset  | 0        | 0        | 0        | 0        | 0     | 0     | 0     | 0        | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field   | Function   |
|---------|------------|
| 31-12   | Reserved   |

Table continues on the next page...

Main General Purpose Registers (Main GPRs)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                     |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 11-8 EMAC2 | EMAC2 Interface Select 0000b - Selects SGMII and PCIE_0 PHY 0001b - Selects MII and external pads/PHY 0010b - Selects RGMII and external pads/PHY 1001b - Selects RMII and external pads/PHY |
| 7-4 EMAC1  | EMAC1 Interface Select 0000b - Selects SGMII and PCIE_1 PHY 0001b - Selects MII and external pads/PHY 0010b - Selects RGMII and external pads/PHY 1001b - Selects RMII and external pads/PHY |
| 3-0 EMAC0  | EMAC0 Interface Select 0000b - Selects SGMII and PCIE_1 PHY 0001b - Selects MII and external pads/PHY 0010b - Selects RGMII and external pads/PHY 1001b - Selects RMII and external pads/PHY |

## 19.2.1.4 PFE EMACX Power Control (PFE\_PWR\_CTRL)

## Offset

| Register     | Offset   |
|--------------|----------|
| PFE_PWR_CTRL | 20h      |

## Function

Drives PFE signals:

- emacx\_pwr\_clamp[2:0]
- emacx\_pwr\_down\_ctrl[2:0]
- emacx\_pwr\_isolate[2:0]

It also captures the value of the emacx\_sbd\_pwr\_down\_ack[2:0] pins.

Main General Purpose Registers (Main GPRs)

## Diagram

Main General Purpose Registers (Main GPRs)

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R W    | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| Reset  | 0        | 0        | 0 0      | 0        | 0        |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13 12    | 11       | 10       |          | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R W    |          | Reserved |          |          | PWRACK   | PWRACK   | PWRACK   | PWRISO   | PWRISO   | PWRISO   |          | PWRDWN   |          |          | PWRCLAMP |          |
| Reset  | 0        | 0        | 0 0      | 0        |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field        | Function                                                       |
|--------------|----------------------------------------------------------------|
| 31-12 -      | Reserved                                                       |
| 11-9 PWRACK  | Power Down Acknoledge Samples outputs emacx_pwr_down_ack[2:0]. |
| 8-6 PWRISO   | Power Isolate Drives inputs emacx_pwr_isolate[2:0].            |
| 5-3 PWRDWN   | Power Down Drives inputs emacx_pwr_down_ctrl[2:0].             |
| 2-0 PWRCLAMP | PFE Power Clamp Drives inputs emacx_pwr_clamp_ctrl[2:0].       |

## 19.2.1.5 LLCE Subsystem Status (LLCE\_STAT)

## Offset

| Register   | Offset   |
|------------|----------|
| LLCE_STAT  | 40h      |

## Function

Provides status signals for the LLCE subsystem and its M0+ cores.

## Diagram

<!-- image -->

| Bits   | 31                | 30                | 29                | 28                | 27                | 26                | 25                | 24                | 23          | 22          | 21          | 20          | 19       | 18       | 17       | 16       |
|--------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------|-------------|-------------|-------------|----------|----------|----------|----------|
| R W    | Reserved          | Reserved          | Reserved          | Reserved          | Reserved          | Reserved          | Reserved          | Reserved          | Reserved    | Reserved    | Reserved    | Reserved    | Reserved | Reserved | Reserved | Reserved |
| Reset  | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0           | 0           | 0           | 0           | 0        | 0        | 0        | 0        |
| Bits   | 15                | 14                | 13                | 12                | 11                | 10                | 9                 | 8                 | 7           | 6           | 5           | 4           | 3        | 2        | 1        | 0        |
| R      | LLCE_LSPI_TRIG_FM | LLCE_LSPI_TRIG_FM | LLCE_LSPI_TRIG_FM | LLCE_LSPI_TRIG_FM | LLCE_LSPI_TRIG_RX | LLCE_LSPI_TRIG_RX | LLCE_LSPI_TRIG_RX | LLCE_LSPI_TRIG_RX | SYSRESETREQ | SYSRESETREQ | SYSRESETREQ | SYSRESETREQ | SLEEPING | SLEEPING | SLEEPING | SLEEPING |
| W      |                   |                   |                   |                   |                   |                   |                   |                   |             |             |             |             |          |          |          |          |
| Reset  | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0           | 0           | 0           | 0           | 0        | 0        | 0        | 0        |

## Fields

| Field                    | Function                                                                                                                                                                                                                                           | Function                                                                                                                                                                                                                                           | Function                                                                                                                                                                                                                                           |
|--------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -                  | Reserved                                                                                                                                                                                                                                           | Reserved                                                                                                                                                                                                                                           | Reserved                                                                                                                                                                                                                                           |
| 15-12 LLCE_LSPI_TR IG_FM | LLCE LSPI Trigger Frame Status of the llce_lspi_trig_frame[3:0] output bus.                                                                                                                                                                        | LLCE LSPI Trigger Frame Status of the llce_lspi_trig_frame[3:0] output bus.                                                                                                                                                                        | LLCE LSPI Trigger Frame Status of the llce_lspi_trig_frame[3:0] output bus.                                                                                                                                                                        |
| 11-8 LLCE_LSPI_TR IG_RX  | LLCE LSPI Trigger Receive Status of the llce_lspi_trig_receive[3:0] output bus.                                                                                                                                                                    | LLCE LSPI Trigger Receive Status of the llce_lspi_trig_receive[3:0] output bus.                                                                                                                                                                    | LLCE LSPI Trigger Receive Status of the llce_lspi_trig_receive[3:0] output bus.                                                                                                                                                                    |
| 7-4 SYSRESETRE Q         | System Reset Request Provides the status of the LLCE Cortex-M0+ core's SYS_RESET_REQ output-signal. Each bit of this field represents the status of one of the LLCE cores: • High (when reset has been requested) • Low (when no request of reset) | System Reset Request Provides the status of the LLCE Cortex-M0+ core's SYS_RESET_REQ output-signal. Each bit of this field represents the status of one of the LLCE cores: • High (when reset has been requested) • Low (when no request of reset) | System Reset Request Provides the status of the LLCE Cortex-M0+ core's SYS_RESET_REQ output-signal. Each bit of this field represents the status of one of the LLCE cores: • High (when reset has been requested) • Low (when no request of reset) |
| 7-4 SYSRESETRE Q         | Bit                                                                                                                                                                                                                                                | Core                                                                                                                                                                                                                                               | Value                                                                                                                                                                                                                                              |
| 7-4 SYSRESETRE Q         | 0                                                                                                                                                                                                                                                  | c0                                                                                                                                                                                                                                                 | 0                                                                                                                                                                                                                                                  |
| 7-4 SYSRESETRE Q         | 0                                                                                                                                                                                                                                                  | c0                                                                                                                                                                                                                                                 | 1                                                                                                                                                                                                                                                  |
| 7-4 SYSRESETRE Q         | 1                                                                                                                                                                                                                                                  | c1                                                                                                                                                                                                                                                 | 0                                                                                                                                                                                                                                                  |
| 7-4 SYSRESETRE Q         | 1                                                                                                                                                                                                                                                  | c1                                                                                                                                                                                                                                                 | 1                                                                                                                                                                                                                                                  |
| 7-4 SYSRESETRE Q         | 2                                                                                                                                                                                                                                                  | c2                                                                                                                                                                                                                                                 | 0                                                                                                                                                                                                                                                  |
| 7-4 SYSRESETRE Q         | 2                                                                                                                                                                                                                                                  | c2                                                                                                                                                                                                                                                 | 1                                                                                                                                                                                                                                                  |
| 7-4 SYSRESETRE Q         | 3                                                                                                                                                                                                                                                  | c3                                                                                                                                                                                                                                                 | 0                                                                                                                                                                                                                                                  |
| 7-4 SYSRESETRE Q         | 3                                                                                                                                                                                                                                                  | c3                                                                                                                                                                                                                                                 | 1                                                                                                                                                                                                                                                  |

Main General Purpose Registers (Main GPRs)

Table continued from the previous page...

| Field        | Function                                                                                                                                                                                                                                    | Function                                                                                                                                                                                                                                    | Function                                                                                                                                                                                                                                    |
|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 3-0 SLEEPING | Sleeping Provides the status of the LLCE Cortex-M0+ core's sleeping status. Each bit of this field represents the status of one of the LLCE cores: • High (indicates the processor is idle) • Low (indicates that the processor is running) | Sleeping Provides the status of the LLCE Cortex-M0+ core's sleeping status. Each bit of this field represents the status of one of the LLCE cores: • High (indicates the processor is idle) • Low (indicates that the processor is running) | Sleeping Provides the status of the LLCE Cortex-M0+ core's sleeping status. Each bit of this field represents the status of one of the LLCE cores: • High (indicates the processor is idle) • Low (indicates that the processor is running) |
|              | Bit                                                                                                                                                                                                                                         | Core                                                                                                                                                                                                                                        | Value                                                                                                                                                                                                                                       |
|              | 0                                                                                                                                                                                                                                           | c0                                                                                                                                                                                                                                          | 0                                                                                                                                                                                                                                           |
|              |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                             | 1                                                                                                                                                                                                                                           |
|              | 1                                                                                                                                                                                                                                           | c1                                                                                                                                                                                                                                          | 0                                                                                                                                                                                                                                           |
|              |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                             | 1                                                                                                                                                                                                                                           |
|              | 2                                                                                                                                                                                                                                           | c2                                                                                                                                                                                                                                          | 0                                                                                                                                                                                                                                           |
|              |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                             | 1                                                                                                                                                                                                                                           |
|              | 3                                                                                                                                                                                                                                           | c3                                                                                                                                                                                                                                          | 0                                                                                                                                                                                                                                           |
|              |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                             | 1                                                                                                                                                                                                                                           |

## 19.2.1.6 LLCE Power Control (LLCE\_CTRL)

## Offset

| Register   | Offset   |
|------------|----------|
| LLCE_CTRL  | 44h      |

## Function

Controls the LLCE subsystem and its M0+ cores.

## Diagram

<!-- image -->

Main General Purpose Registers (Main GPRs)

## Fields

| Field                    | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|--------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 -                  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 11 PFE_2_LLCE_I NT_HS_BP | PFE 2 LLCE Interrupt Bypass Controls the PFE-to-LLCE interrupt bypass enable. If this field equals 1, PFE does not clear the interrupt immediately. Instead, it reads the buffer descriptor status (for example, in LLCE RAM) prior to clearing interrupt. Interrupt-stretching logic is bypassed, but synchronization is still required. If this field equals 0, PFE clears its own LLCE interrupt. Logic holds the interrupt long enough for LLCE to latch it in NVIC. 0b - Interrupt bypass disabled 1b - Interrupt bypass enabled |
| 10 LLCE_HTM1_T RC_DIS    | LLCE HTM1 Trace Disable Drives the LLCE HTM1 tracedisable input. This functionality can be used by software and not with the debugger attached as the debugger might overwrite this bit.                                                                                                                                                                                                                                                                                                                                              |
| 9 LLCE_HTM0_T RC_DIS     | LLCE HTM0 Trace Disable Drives the LLCE HTM0 tracedisable input. This functionality can be used by software and not with the debugger attached as the debugger might overwrite this bit.                                                                                                                                                                                                                                                                                                                                              |
| 8-5 LLCE_LSPI_TR IG_IN   | LLCE LSPI Trigger Drives the llce_lspi_trg_input[3:0] bus.                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 4 LINDIVSEL              | LINFlexD Divide Select Selects which clock drives the LLCE ipg_clk_lin_pe_div2 clock. 0b - LIN_CLK (a divided-by-2 version of LIN_BAUD_CLK) drives ipg_clk_lin_pe_div2 1b - LIN_BAUD_CLK drives the ipg_clk_lin_pe_div2xE2 pin                                                                                                                                                                                                                                                                                                        |
| 3-0 EXEVENT              | External Event Controls the external event inputs of the LLCE M0+ cores. Each bit in this field corresponds to the external event input for a particular core and can be programmed to wake up a core from WFE. The least significant bit corresponds to the c0 EXEV input signal. Bits 1, 2, and 3 correspond to c1, c2, and c3 EXEV input signals, respectively. The value written to this field is written to the input signals.                                                                                                   |

## 19.2.1.7 FlexTimer Global Load Control (FLXTIM\_CTRL)

## Offset

| Register    | Offset   |
|-------------|----------|
| FLXTIM_CTRL | 4Ch      |

## Function

Main General Purpose Registers (Main GPRs)

Controls the FlexTimer global load OK control signals. See the FlexTimer "Global Load" section for details.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|
| R W    |          |          |          |          |          |          |          | Reserved |          |          |          |          |          |          |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1    | 0    |
| R      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |      |      |
| W      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | 1    | 1    |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    |

## Fields

| Field              | Function                                                   |
|--------------------|------------------------------------------------------------|
| 31-2 -             | Reserved                                                   |
| 1 GLOBAL_LDOK _IN1 | Global LDOK Input 1 Drives the FTM_1 PWMLOAD[GLDOK] input. |
| 0 GLOBAL_LDOK _IN0 | Global LDOK Input 0 Drives the FTM_0 PWMLOAD[GLDOK] input. |

## 19.2.1.8 FlexTimer LDOK Status (FLXTIM\_STAT)

## Offset

| Register    | Offset   |
|-------------|----------|
| FLXTIM_STAT | 50h      |

## Function

Provides the FlexTimer global LDOK status signals. See the FlexTimer "Global Load" section for details.

## Diagram

<!-- image -->

## Fields

| Field            | Function                                            |
|------------------|-----------------------------------------------------|
| 31-2 -           | Reserved                                            |
| 1 GLB_LDOK_OU T1 | Global Load OK Out 1 Value of FTM_1 PWMLOAD[GLDOK]. |
| 0 GLB_LDOK_OU T0 | Global Load OK Out 0 Value of FTM_0 PWMLOAD[GLDOK]. |

## 19.2.1.9 Top CMU\_FC Status (CMU\_STAT)

## Offset

| Register   | Offset   |
|------------|----------|
| CMU_STAT   | 54h      |

## Function

Contains one field, FLL\_FHH, that provides FLL and FHH status as described in Table 60.

Table 60. FLL\_FHH bits and corresponding CMU\_FC events

|   Bit | Event      |
|-------|------------|
|     0 | CMU_39 FLL |
|     1 | CMU_39 FHH |
|     2 | CMU_46 FLL |

Table continues on the next page...

Main General Purpose Registers (Main GPRs)

Table 60. FLL\_FHH bits and corresponding CMU\_FC events (continued)

| Bit     | Bit      | Bit      | Bit      | Bit      | Bit      | Bit      | Bit      | Event      | Event      | Event      | Event      | Event      | Event      | Event      | Event      | Event      |
|---------|----------|----------|----------|----------|----------|----------|----------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| 3       | 3        | 3        | 3        | 3        | 3        | 3        | 3        | CMU_46 FHH | CMU_46 FHH | CMU_46 FHH | CMU_46 FHH | CMU_46 FHH | CMU_46 FHH | CMU_46 FHH | CMU_46 FHH | CMU_46 FHH |
| 4       | 4        | 4        | 4        | 4        | 4        | 4        | 4        | CMU_47 FLL | CMU_47 FLL | CMU_47 FLL | CMU_47 FLL | CMU_47 FLL | CMU_47 FLL | CMU_47 FLL | CMU_47 FLL | CMU_47 FLL |
| 5       | 5        | 5        | 5        | 5        | 5        | 5        | 5        | CMU_47 FHH | CMU_47 FHH | CMU_47 FHH | CMU_47 FHH | CMU_47 FHH | CMU_47 FHH | CMU_47 FHH | CMU_47 FHH | CMU_47 FHH |
| 6       | 6        | 6        | 6        | 6        | 6        | 6        | 6        | CMU_48 FLL | CMU_48 FLL | CMU_48 FLL | CMU_48 FLL | CMU_48 FLL | CMU_48 FLL | CMU_48 FLL | CMU_48 FLL | CMU_48 FLL |
| 7       | 7        | 7        | 7        | 7        | 7        | 7        | 7        | CMU_48 FHH | CMU_48 FHH | CMU_48 FHH | CMU_48 FHH | CMU_48 FHH | CMU_48 FHH | CMU_48 FHH | CMU_48 FHH | CMU_48 FHH |
| 8       | 8        | 8        | 8        | 8        | 8        | 8        | 8        | CMU_49 FLL | CMU_49 FLL | CMU_49 FLL | CMU_49 FLL | CMU_49 FLL | CMU_49 FLL | CMU_49 FLL | CMU_49 FLL | CMU_49 FLL |
| 9       | 9        | 9        | 9        | 9        | 9        | 9        | 9        | CMU_49 FHH | CMU_49 FHH | CMU_49 FHH | CMU_49 FHH | CMU_49 FHH | CMU_49 FHH | CMU_49 FHH | CMU_49 FHH | CMU_49 FHH |
| 10      | 10       | 10       | 10       | 10       | 10       | 10       | 10       | CMU_50 FLL | CMU_50 FLL | CMU_50 FLL | CMU_50 FLL | CMU_50 FLL | CMU_50 FLL | CMU_50 FLL | CMU_50 FLL | CMU_50 FLL |
| 11      | 11       | 11       | 11       | 11       | 11       | 11       | 11       | CMU_50 FHH | CMU_50 FHH | CMU_50 FHH | CMU_50 FHH | CMU_50 FHH | CMU_50 FHH | CMU_50 FHH | CMU_50 FHH | CMU_50 FHH |
| 12      | 12       | 12       | 12       | 12       | 12       | 12       | 12       | CMU_51 FLL | CMU_51 FLL | CMU_51 FLL | CMU_51 FLL | CMU_51 FLL | CMU_51 FLL | CMU_51 FLL | CMU_51 FLL | CMU_51 FLL |
| 13      | 13       | 13       | 13       | 13       | 13       | 13       | 13       | CMU_51 FHH | CMU_51 FHH | CMU_51 FHH | CMU_51 FHH | CMU_51 FHH | CMU_51 FHH | CMU_51 FHH | CMU_51 FHH | CMU_51 FHH |
| Diagram | Diagram  | Diagram  | Diagram  | Diagram  | Diagram  | Diagram  | Diagram  |            |            |            |            |            |            |            |            |            |
| Bits    | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24         | 23         | 22         | 21         | 20         | 19         | 18         | 17         | 16         |
| R W     | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved   | Reserved   | Reserved   | Reserved   | Reserved   | Reserved   | Reserved   | Reserved   | Reserved   |
| Reset   | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |
| Bits    | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8          | 7          | 6          | 5          | 4          | 3          | 2          | 1          | 0          |
| R       | Reserved |          | FLL_FHH  | FLL_FHH  | FLL_FHH  | FLL_FHH  | FLL_FHH  | FLL_FHH    | FLL_FHH    | FLL_FHH    | FLL_FHH    | FLL_FHH    | FLL_FHH    | FLL_FHH    | FLL_FHH    | FLL_FHH    |
| W       | W1C      | W1C      | W1C      | W1C      | W1C      | W1C      | W1C      | W1C        | W1C        | W1C        | W1C        | W1C        | W1C        | W1C        | W1C        | W1C        |
| Reset   | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |

<!-- image -->

## Fields

| Field   | Function                                                                                                                                       |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-14   | Reserved                                                                                                                                       |
| 13-0    | CMU FLL FHH Status                                                                                                                             |
| FLL_FHH | CMU FLL and FHH interrupt event status 1. See Table 60 for the encoding of the individual bits in this field. Resettable on destructive reset. |

Main General Purpose Registers (Main GPRs)

Main General Purpose Registers (Main GPRs)

## 19.2.1.10 Accelerator NoC NoPendingTrans Status (NOC\_NOPEND\_TRANS)

## Offset

| Register         | Offset   |
|------------------|----------|
| NOC_NOPEND_TRANS | 58h      |

## Function

Presents the Accelerator NoC NoPendingTrans status signals.

A 1 indicates there are no pending transactions for that port of the NoC. A 0 indicates there are pending transactions for that port. You must wait until noPendingTrans is 1 when deciding to place a NoC domain in Idle.

## Table 61. STAT encoding

| Bit   | Description                                |
|-------|--------------------------------------------|
| 0     | m_pcie_1 noPendingTrans status             |
| 1     | m_ppfe_ddr noPendingTrans status           |
| 2     | m_ppfe_hif0 noPendingTrans status          |
| 3     | m_ppfe_hif1 noPendingTrans status          |
| 4     | m_ppfe_hif2 noPendingTrans status          |
| 5     | m_ppfe_hif3 noPendingTrans status          |
| 6     | m_ppfe_util noPendingTrans status          |
| 7     | m_usb noPendingTrans status                |
| 8     | m_to_off_chassis noPendingTrans status     |
| 9     | m_dbg_apb noPendingTrans status            |
| 10    | service_regs noPendingTrans status         |
| 11    | s_pcie_1 noPendingTrans status             |
| 12    | s_ppfe noPendingTrans status               |
| 13    | s_off_chassis_dram_0 noPendingTrans status |
| 14    | s_off_chassis_sram_0 noPendingTrans status |
| 15    | s_llce noPendingTrans status               |
| 16    | s_stdby_sram noPendingTrans status         |
| 17    | s_concerto noPendingTrans status           |
| 18    | s_from_off_chassis noPendingTrans status   |
| 19    | s_ocp2ips noPendingTrans status            |
| 20:31 | Reserved. Behaves as read-only-one.        |

## Diagram

Main General Purpose Registers (Main GPRs)

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-0    | Port Status                                    |
| STAT    | Provides the port status as shown in Table 61. |

## 19.2.1.11 SerDes RD/WD Toggle Control (PCIE\_TOGGLE)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCIE_TOGGLE | 90h      |

## Function

Controls SerDes\_0 and SerDes\_1 toggle signals. This register is applicable only when DMA is in linked mode and will be ignored when DMA is in non-linked mode.

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R W    |               |               |               |               |               |               |               | Reserved      |               |               |               |               |               |               |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R W    | PCIE0_RD_TOGG | PCIE0_RD_TOGG | PCIE0_RD_TOGG | PCIE0_RD_TOGG | PCIE0_WD_TOGG | PCIE0_WD_TOGG | PCIE0_WD_TOGG | PCIE0_WD_TOGG | PCIE1_RD_TOGG | PCIE1_RD_TOGG | PCIE1_RD_TOGG | PCIE1_RD_TOGG | PCIE1_WD_TOGG | PCIE1_WD_TOGG | PCIE1_WD_TOGG | PCIE1_WD_TOGG |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field                | Function                                       |
|----------------------|------------------------------------------------|
| 31-16 -              | Reserved                                       |
| 15-12 PCIE0_RD_TO GG | Drives the RD TOGGLE [3:0] inputs of SerDes_0. |
| 11-8 PCIE0_WD_TO GG  | Drives the WD TOGGLE [3:0] inputs of SerDes_0. |
| 7-4 PCIE1_RD_TO GG   | Drives the RD TOGGLE [3:0] inputs of SerDes_1. |
| 3-0 PCIE1_WD_TO GG   | Drives the WD TOGGLE [3:0] inputs of SerDes_1. |

## 19.2.1.12 SerDes Toggle Done Status (PCIE\_TOGGLEDONE\_STAT)

## Offset

| Register              | Offset   |
|-----------------------|----------|
| PCIE_TOGGLEDONE_S TAT | 94h      |

## Function

Provides status of SerDes\_0 and SerDes\_1 toggle done signals.

## Diagram

<!-- image -->

Main General Purpose Registers (Main GPRs)

## Fields

| Field                           | Function                                           |
|---------------------------------|----------------------------------------------------|
| 31-16 -                         | Reserved                                           |
| 15-12 PCIE0_RD_TO GG_DONE_ST AT | Status of the RD TOGGLE [3:0] outputs of SerDes_0. |
| 11-8 PCIE0_WD_TO GG_DONE_ST AT  | Status of the WD TOGGLE [3:0] outputs of SerDes_0. |
| 7-4 PCIE1_RD_TO GG_DONE_ST AT   | Status of the RD TOGGLE [3:0] outputs of SerDes_1. |
| 3-0 PCIE1_WD_TO GG_DONE_ST AT   | Status of the WD TOGGLE [3:0] outputs of SerDes_1. |

## 19.2.1.13 Generic Control 0 (GENCTRL0)

## Offset

| Register   | Offset   |
|------------|----------|
| GENCTRL0   | E0h      |

## Function

Controls certain NoC and USBOTG functions.

Main General Purpose Registers (Main GPRs)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19          | 18                  | 17                  | 16          |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-------------|---------------------|---------------------|-------------|
| R W    | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved    | Reserved            | Reserved            | Reserved    |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           | 0                   | 0                   | 0           |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3           | 2                   | 1                   | 0           |
| R W    | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | ACCE L_F... | ACCEL_FLXNC _REF... | ACCEL_FLXNC _REF... | USBP WRF... |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           | 1                   | 0                   | 0           |

## Fields

| Field                       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-4 -                      | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 3 ACCEL_FLXNC _RD0_IDLERE Q | Accelerator NoC RD0 IdleReq Drives the accelerator NoC's IdleReq signal for the main domain. Writing 1 causes NoC to enter an Idle state. NoC waits for any existing transactions (except for PFE and LLCE portions, which have their own Idle controls in PCM) to complete, then asserts the Idle signal (bit 1 in Generic Status 0 (GENSTAT0)). 0b - Accelerator NoC in normal operation 1b - Request accelerator NoC to go into Idle state |
| 2-1 ACCEL_FLXNC _REF_DIV    | Accelerator NoC Reference Divide Controls the rate of the NoC timeout counter reference. The counter is clocked at 200 MHz. NoC slaves time out at 4096 counts and masters at 32768 counts. 00b - Divide by 2 01b - Divide by 4 10b - Divide by 8 11b - Divide by 16                                                                                                                                                                          |
| 0 USBPWRFLT                 | USB Power Fault Drives the USBOTG otg_vbus_pwr_fault power fault indicator.                                                                                                                                                                                                                                                                                                                                                                   |

## 19.2.1.14 Generic Control 1 (GENCTRL1)

## Offset

| Register   | Offset   |
|------------|----------|
| GENCTRL1   | E4h      |

Main General Purpose Registers (Main GPRs)

## Function

Controls SGMII\_CSEL.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                               |
|---------|--------------------------------------------------------------------------------------------------------|
| 31-0    | Bit 0 - SGMII_CSEL                                                                                     |
| CTRL    | • 0b - Not running PFE EMAC0 in SGMII mode • 1b - Running PFE EMAC0 in SGMII mode Bits 32:1 - Reserved |

## 19.2.1.15 Generic Status 0 (GENSTAT0)

## Offset

| Register   | Offset   |
|------------|----------|
| GENSTAT0   | F0h      |

## Function

Provides NoC main domain (RD0) Idle and IdleAck status.

Main General Purpose Registers (Main GPRs)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT | STAT |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                    |
|---------|-------------------------------------------------------------------------------------------------------------|
| 31-0    | Status                                                                                                      |
| STAT    | Bit 0 - NoC main domain (RD0) IdleAck status Bit 1 - NoC main domain (RD0) Idle status Bits 31-2 - Reserved |

Main General Purpose Registers (Main GPRs)

## Chapter 20 Standby General Purpose Registers (Stby GPRs)

## 20.1 Introduction

S32G\_STDBY\_GPR controls various functions related to Standby mode.

## 20.2 S32G\_STDBY\_GPR register descriptions

These registers reside inside the Standby domain. Therefore, the values stored in these registers are not lost when the chip enters Standby mode.

## 20.2.1 S32G\_STDBY\_GPR memory map

S32G\_STDBY\_GPR base address: 4007\_CB00h

| Offset   | Register                                   |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------|-------------------|----------|---------------|
| 4h       | WKUP Pad Pullup/Pulldown Select (WKUP_PUS) |                32 | RW       | 0000_0000h    |

## 20.2.2 WKUP Pad Pullup/Pulldown Select (WKUP\_PUS)

## Offset

| Register   | Offset   |
|------------|----------|
| WKUP_PUS   | 4h       |

## Function

Selects pullup or pulldown for each WKUP pad.

## Diagram

<!-- image -->

## Fields

| Field                | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 WKUP_PU_OV ERRIDE | WKUP Pullup Override This field selects one of two methods to control the WKUP pins. If the value is 1, that overrides SIUL2's MSCR[PUE] and MSCR[PUS] fields. It is observed that the wakeup pads configured pulled up or pulled down from the SIUL2 module retains their pull in standby mode also. This occurs even when the WKUP_PUS[WKIP_PU_OVERRIDE] = 0, which disabled the WKPUto drive the pull on the wakeup pads. NOTE 0b - Use SIUL2's MSCR[PUE] and MSCR[PUS] fields 1b - Use WKPU and GPR modules |
| 30-23 -              | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 22-0 WKUP_PUSn       | WKUP Pad n Pullup Select Selects pullup or pulldown on WKUP pad n if SIUL2's MSCR[PUE]=1 on the pad. 0b - Pulldown 1b - Pullup                                                                                                                                                                                                                                                                                                                                                                                  |

Standby General Purpose Registers (Stby GPRs)

## Chapter 21 Register Protection (REG\_PROT)

## 21.1 Overview

REG\_PROT offers a mechanism to protect defined memory-mapped address locations, in a module under protection, from being written.

REG\_PROT is a protection module that is located between the module under protection and the peripheral interface. The address locations to be protected exist in the module under protection and the address locations that can be protected are module specific. Writes to these protected address locations are locked using a Soft Lock Bit Register (SLBRn). Any access to address locations in the module under protection is restricted if their corresponding Soft lock fields in a Soft Lock Bit Register (SLBRn) are 1.

The configured soft-lock fields can also be write-restricted by using GCR[HLB]. When GCR[HLB]=1, you cannot write to the soft-lock fields. The address locations in the module under protection can be restricted to Supervisor mode access using GCR[UAA].

## 21.1.1 Block Diagram

The following figure shows the block diagram of this module.

<!-- image -->

## 21.1.2 Features

REG\_PROT includes these distinctive features:

- Write accesses for the module under protection can be restricted to the supervisor mode only.
- Registers of modules with their register slot size occupying 1 KB to 32 KB of memory-mapped address space, depending on the PROT\_MEM parameter, can be dynamically locked. See Memory space and Protection size.
- Multiple ways are present to set the lock bits.
- After the lock bits are configured, they can be protected from changes.

## 21.2 Functional description

The following sections describe the functional characteristics of the REG\_PROT module.

## 21.2.1 Modes of operation

The mode of REG\_PROT depends on the Module Under Protection (MUP). The REG\_PROT is operable when the MUP is operable.

The below table shows the write operations in user mode.

Table 62. User mode access table

|   GCR[UAA] |   SLBRn[SLBm] | Write Operation on MUP                                                                                                                                                                                                                                                                       | Write Operation on REG_PROT                                                                                                                                                                                                                                                                  |
|------------|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          0 |             0 | Transfer error generated, write operation unsuccessful.                                                                                                                                                                                                                                      | Transfer error generated, write operation unsuccessful.                                                                                                                                                                                                                                      |
|          0 |             1 | Transfer error generated, write operation unsuccessful.                                                                                                                                                                                                                                      | Transfer error generated, write operation unsuccessful.                                                                                                                                                                                                                                      |
|          1 |             0 | • If register is implemented and write operation allowed on accessed address location then write operation is successful. • If register is not implemented or write operation is not allowed on accessed address location then transfer error is generated, write operation is unsuccessful. | • If register is implemented and write operation allowed on accessed address location then write operation is successful. • If register is not implemented or write operation is not allowed on accessed address location then transfer error is generated, write operation is unsuccessful. |
|          1 |             1 | Transfer error generated, write operation unsuccessful.                                                                                                                                                                                                                                      | • If register is implemented and write operation allowed on accessed address location then write operation is successful. • If register is not implemented or write operation is not allowed on accessed address location then transfer error is generated.                                  |

## Note:

- Read operation is always allowed
- n &gt;= 0, m = [0,3]

## 21.2.2 REG\_PROT register descriptions

This register information documents memory area #3 and area #4.

## 21.2.2.1 REG\_PROT memory map

REG\_PROT base address: base address of protected module instance

Register Protection (REG\_PROT)

Table 63. REG\_PROT memory map

| PROT_MEM   | Offset            | Register                            |   Width (In bits) | Access   | Reset value   |
|------------|-------------------|-------------------------------------|-------------------|----------|---------------|
| 1kB        | 0x800 - 0x8FF     | Soft Lock Bit Register (SLBR0-255)  |                 8 | RW       | 00h           |
| 1kB        | 0x900 - 0x9FF     | Global Configuration Register (GCR) |                32 | RW       | 0000_0000h    |
| 2kB        | 0x1000 - 0x11FF   | Soft Lock Bit Register (SLBR0-511)  |                 8 | RW       | 00h           |
| 2kB        | 0x1200 - 0x12FF   | Global Configuration Register (GCR) |                32 | RW       | 0000_0000h    |
| 4kB        | 0x2000 - 0x23FF   | Soft Lock Bit Register (SLBR0-1023) |                 8 | RW       | 00h           |
| 4kB        | 0x2400 - 0x24FF   | Global Configuration Register (GCR) |                32 | RW       | 0000_0000h    |
| 8kB        | 0x4000 - 0x47FF   | Soft Lock Bit Register (SLBR0-2047) |                 8 | RW       | 00h           |
| 8kB        | 0x4800 - 0x48FF   | Global Configuration Register (GCR) |                32 | RW       | 0000_0000h    |
| 16kB       | 0x8000 - 0x8FFF   | Soft Lock Bit Register (SLBR0-4095) |                 8 | RW       | 00h           |
| 16kB       | 0x9000-0x9FFF     | Global Configuration Register (GCR) |                32 | RW       | 0000_0000h    |
| 32kB       | 0x10000-0x11FFF   | Soft Lock Bit Register (SLBR0-8191) |                 8 | RW       | 00h           |
| 32kB       | 0x12000 - 0x12FFF | Global Configuration Register (GCR) |                32 | RW       | 0000_0000h    |

## 21.2.2.2 Soft Lock Bit Register (SLBRn)

## Offset

See REG\_PROT memory map for SLBRn offset ranges. For SLBRn addresses, see the REG\_PROT details file attached to this document.

## Function

These registers hold the Soft Lock Bits (SLBs) for the protected registers in memory area #1, which is the normal register address space of the protected module. Multiple Soft Lock Bit Registers (SLBRn) can be implemented, depending on the number of protected module register bytes. Each SLBRn has four soft lock fields (SLB0-SLB3), each of which controls write access to a byte in memory area #1. Each soft lock field also has a corresponding write enable field in the same register that controls whether the soft lock field can be written. The following table shows the mapping between the soft lock fields to the bytes in memory area #1.

Table 64. SLBs vs. protected address

| SLB         | Protected address   |
|-------------|---------------------|
| SLBR0[SLB0] | MR0                 |
| SLBR0[SLB1] | MR1                 |
| SLBR0[SLB2] | MR2                 |
| SLBR0[SLB3] | MR3                 |
| SLBR1[SLB0] | MR4                 |
| SLBR1[SLB1] | MR5                 |
| SLBR1[SLB2] | MR6                 |

Table continues on the next page...

Table 64. SLBs vs. protected address (continued)

| SLB         | Protected address   |
|-------------|---------------------|
| SLBR1[SLB3] | MR7                 |
| SLBR2[SLB0] | MR8                 |
| ...         | ...                 |

## Diagram

<!-- image -->

| Bits   | 7   | 6   | 5   | 4   | 3    | 2    | 1    | 0    |
|--------|-----|-----|-----|-----|------|------|------|------|
| R      | 0   | 0   | 0   | 0   | SLB0 | SLB1 | SLB2 | SLB3 |
| W      | WE0 | WE1 | WE2 | WE3 | SLB0 |      |      |      |
| Reset  | 0   | 0   | 0   | 0   | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                        |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7 WE0   | Write enable fields for SLB WE0 enables writing to SLB0. 0b - SLB is not modified. 1b - Value is written to SLB.                                                                                |
| 6 WE1   | Write enable fields for SLB WE1 enables writing to SLB1. 0b - SLB is not modified. 1b - Value is written to SLB.                                                                                |
| 5 WE2   | Write enable fields for SLB WE2 enables writing to SLB2. 0b - SLB is not modified. 1b - Value is written to SLB.                                                                                |
| 4 WE3   | Write enable bits for SLB WE3 enables writing to SLB3. 0b - SLB is not modified. 1b - Value is written to SLB.                                                                                  |
| 3 SLB0  | Soft lock fields for one MRn register SLB0 can block accesses to MR[n *4 + 0]. 0b - Associated MRn byte is unprotected and writable. 1b - Associated MRn byte is locked against write accesses. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                        |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2 SLB1  | Soft lock bits for one MRn register SLB1 can block accesses to MR[n *4 + 1]. 0b - Associated MRn byte is unprotected and writable. 1b - Associated MRn byte is locked against write accesses.   |
| 1 SLB2  | Soft lock fields for one MRn register SLB2 can block accesses to MR[n *4 + 2]. 0b - Associated MRn byte is unprotected and writable. 1b - Associated MRn byte is locked against write accesses. |
| 0 SLB3  | Soft lock fields for one MRn register SLB3 can block accesses to MR[n *4 + 3]. 0b - Associated MRn byte is unprotected and writable. 1b - Associated MRn byte is locked against write accesses. |

## 21.2.2.3 Global Configuration Register (GCR)

## Offset

See REG\_PROT memory map for GCR offset.

## Function

This register controls module level configurations.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 HLB  | Hard Lock Bit This field cannot be cleared after it is set by the software. It can only be cleared by a system reset. 0b - All SLB fields are accessible and can be modified. 1b - All SLB fields are write protected and cannot be modified.                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 30-24 - | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 23 UAA  | User Access Allowed Controls the user and supervisor mode access to registers of the module under protection. 0b - The registers in the module under protection can only be written in the supervisor mode (user access is not allowed). All the write accesses in user (non-supervisor) mode are not executed and a transfer error is issued. This access restriction is in addition to any access restrictions imposed by the protected IP module. 1b - The registers in the module under protection can be accessed in the mode defined for the module registers without any additional restrictions. It can be modified in both user (non- supervisor) and supervisory mode. |
| 22-0 -  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |

## 21.2.3 Memory space and Protection size

This section provides a detailed description of the memory space and protection size of a module using REG\_PROT.

The PROT\_MEM size varies per chips. It can be:

- 1 KB
- 2 KB
- 4 KB
- 8 KB
- 16 KB
- 32 KB

The resulting memory space is divided into four areas. Memory locations within area #1 and area #2 are a part of the module under protection. Area #3 and area #4 are a part of REG\_PROT.

The proper register slot size for each protected module is mentioned in the REG\_PROT details file attached to this document.

Following is the memory space for a module that is protected by the REG\_PROT module. Reserved registers in area #1 are handled as specified in the protected module's documentation. There is a single register in configuration space that corresponds to area #4 while the size mentioned in Area size column is to turn the whole area multiple of 4 KB. See the Offset column to know the exact location of the GCR register.

Register Protection (REG\_PROT)

Table 65. Area offset based on protection size

| PROT_MEM   | Area   | Area size   | Use                                                   | Offset        |
|------------|--------|-------------|-------------------------------------------------------|---------------|
| 1 KB       | Area 1 | 1 KB        | Module Register(MR0-MR1023)                           | 0000h-03FFh   |
| 1 KB       | Area 2 | 1 KB        | Module Register and Set Soft Lock Bit (LMR0-LMR1023)  | 0400h-07FFh   |
| 1 KB       | Area 3 | 256 B       | Soft Lock Bit Register (SLBR0-255)                    | 0800h-08FFh   |
| 1 KB       | Area 4 | 256 B       | Global Configuration Register (GCR)                   | 0900h-09FFh   |
| 1 KB       | Area 4 | 1.5 KB      | Reserved                                              | 0A00h- 0FFFh  |
| 2 KB       | Area 1 | 2 KB        | Module Register (MR0-MR2047)                          | 0000h-07FFh   |
| 2 KB       | Area 2 | 2KB         | Module Register and Set Soft Lock Bit (LMR0-LMR2047)  | 0800h-0FFFh   |
| 2 KB       | Area 3 | 512 B       | Soft Lock Bit Register (SLBR0-511)                    | 1000h-11FFh   |
| 2 KB       | Area 4 | 256 B       | Global Configuration Register (GCR)                   | 1200h-12FFh   |
| 2 KB       | Area 4 | 3.25 KB     | Reserved                                              | 1300h-1FFFh   |
| 4 KB       | Area 1 | 4 KB        | Module Register (MR0-MR4095)                          | 0000h-0FFFh   |
| 4 KB       | Area 2 | 4 KB        | Module Register and Set Soft Lock Bit (LMR0-LMR4095)  | 1000h-1FFFh   |
| 4 KB       | Area 3 | 1 KB        | Soft Lock Bit Register (SLBR0-1023)                   | 2000h-23FFh   |
| 4 KB       | Area 4 | 256 B       | Global Configuration Register (GCR)                   | 2400h-24FFh   |
| 4 KB       | Area 4 | 6.75 KB     | Reserved                                              | 2500h-3FFFh   |
| 8 KB       | Area 1 | 8 KB        | Module Register (MR0-MR8191)                          | 0000h-1FFFh   |
| 8 KB       | Area 2 | 8 KB        | Module Register and Set Soft Lock Bit (LMR0-LMR8191)  | 2000h-3FFFh   |
| 8 KB       | Area 3 | 2 KB        | Soft Lock Bit Register (SLBR0-2047)                   | 4000h-47FFh   |
| 8 KB       | Area 4 | 256 B       | Global Configuration Register (GCR)                   | 4800h-48FFh   |
| 8 KB       | Area 4 | 1.75 KB     | Reserved                                              | 4900h-4FFFh   |
| 16 KB      | Area 1 | 16 KB       | Module Register (MR0-MR16383)                         | 0000h-3FFFh   |
| 16 KB      | Area 2 | 16 KB       | Module Register and Set Soft Lock Bit (LMR0-LMR16383) | 4000h-7FFFh   |
| 16 KB      | Area 3 | 4 KB        | Soft Lock Bit Register (SLBR0-4095)                   | 8000h-8FFFh   |
| 16 KB      | Area 4 | 4 KB        | Global Configuration Register (GCR)                   | 9000h-9FFFh   |
| 32 KB      | Area 1 | 32 KB       | Module Register (MR0-MR32767)                         | 0000h-7FFFh   |
| 32 KB      | Area 2 | 32 KB       | Module Register and Set Soft Lock Bit (LMR0-LMR32767) | 8000h-FFFFh   |
| 32 KB      | Area 3 | 8 KB        | Soft Lock Bit Register (SLBR0-8191)                   | 10000h-11FFFh |
| 32 KB      | Area 4 | 4 KB        | Global Configuration Register (GCR)                   | 12000h-12FFFh |

- Area #1 can take the memory space of 1 KB/2 KB/4 KB/8 KB/16 KB/32 KB, which holds the normal functional module registers and is transparent for all read/write operations.
- Area #2 can take the memory space of 1 KB/2 KB/4 KB/8 KB/16 KB/32 KB and is a mirror of area #1. For an example, if area #1 takes 8 KB of memory space, then read/write access to an offset 2000+X reads/writes the register at offset X. However, a write access to offset 2000+X additionally sets the optional soft lock bits for this offset X in the same cycle as the register at offset X is written. This provides for an automatic write and lock operation. Not all registers in area #1

Register Protection (REG\_PROT)

need to have protection defined by the associated soft lock bits. For unprotected registers at offset Y, accesses to offset 2000+Y are identical to accesses at offset Y.

- Area #3 can take the memory space of 256 B/512 B/1 KB/2 KB/4 KB/8 KB and hold soft lock bits, one bit per byte in area #1. The four soft lock bits associated with one module register word are arranged at byte boundaries in the memory map. The Soft Lock Bit registers can be directly written using a bit mask.
- Area #4 can take the memory space of 1.75 KB/3.5 KB/7 KB/2 KB/4 KB/4 KB and holds the configuration bits of the protection mode. There is one configuration Hard lock bit per module that prevents all further modifications to the soft lock bits and can only be cleared by a system reset after it is set. When user access allowed bit is set, it allows user access to the protected module.

If you access a locked byte with a write transaction, a bus error is issued to the system and the write transaction is not executed. This is true even if not all accessed bytes are locked.

Accessing unimplemented 32-bit registers in area #3 results in a bus transfer error. In area #4, there will not be any transfer error for the address range mentioned in the table above because these address spaces of area #4 are mapped to the GCR register. Accesses in area #4, beyond the address range mentioned in the Module memory map table, are prohibited and might or might not result into a bus abort.

## 21.2.3.1 Module register (MR)

Each functional module has its own unique set of registers. This chapter refers to these registers generically as module registers (MR), which exist in the lower module memory space (memory area 1), and receive protection from the REG\_PROT module.

## 21.2.3.2 Module Register and Set Soft Lock Bit (LMR)

This is memory area #2 that provides mirrored access to module registers with the side-effect of setting soft lock bits in case of a write access to a register that is defined as protectable by the locking mechanism. Each MR byte is protectable by one associated bit in SLBRn [SLBm], according to the mapping described in Soft Lock Bit Register (SLBRn).

## 21.2.4 General

This module provides a generic register (address) write-protection mechanism. The register protection size can be:

- 32 bits (address == multiples of 4)
- 16 bits (address == multiples of 2)
- 8 bits (address == multiples of 1)

The addresses that are protected and the register protection size depends on the chip and/or module.

For all addresses that are protected, there are SLBRn[SLBm] bits that specify whether the address is locked. When an address is locked, it can only be read but not written in any mode (supervisor/normal). If an address is unprotected, the corresponding SLBRn[SLBm] bit is always 0, regardless of what the software writes to that field.

## NOTE

For more information on register protection specification, see the REG\_PROT details file attached to this document.

## 21.2.5 Change lock settings

To change the setting whether an address is locked or unlocked, the corresponding SLBRn[SLBm] bit needs to be changed. This can be done using the following methods:

- Set the SLBRn[SLBm] bit(s) by writing to area #2
- Modify the SLBRn[SLBm] directly by writing to area #3

Both methods are explained in the following sections.

## 21.2.5.1 Change lock settings via area #2

You can lock a register after writing to it. Note that reading area #2 does not affect soft lock bits. To do so, you must use area # 2.

The following shows an example with PROT\_MEM = 8 KB where SLBs are modified using area #2.

When writing 16-bit to address 0008h, MR9 and MR8 in the protected module are updated. The corresponding lock fields remain unchanged (see the left part of Figure 44).

When writing 16-bit to address 2008h, MR9 and MR8 in the protected module are updated. The corresponding lock fields SLBR2[SLB0:1] become 1, and the lock fields SLBR2[SLB2:3] remain unchanged (see the right part of Figure 44).

<!-- image -->

The following figure shows an example where some addresses are protected and some are not.

In Figure 45, addresses 000Ch and 000Dh are unprotected. Therefore, their corresponding lock fields SLBR3[SLB0:1] are always 0 (shown in bold). During a 32-bit write access to address 200Ch, the lock fields in SLBR3 change as follows:

- SLBR3[SLB2:3] become 1.
- SLBR3[SLB0:1] remain 0.

<!-- image -->

## 21.2.5.2 Change lock settings via area #3

The lock bits are located in area #3 (see Table 65). You can modify them by writing to them. Each SLBm field in Soft Lock Bit Register (SLBRn) has a mask field, WEm, that protects SLBm from modification. This masking makes read-modify-write operations unnecessary.

Figure 46 shows two modification examples for registers with 8-bit protection. In part A, a write access to SLBRn specifies a mask value that allows modification of all SLBRn[SLB0:3] fields. Part B specifies a mask that allows modification only to SLBRn[SLB1:3].

<!-- image -->

Register Protection (REG\_PROT)

Figure 47 shows examples for registers with 16-bit protection.

Part A of Figure 47 shows that for SLBRn:

- The data written to SLBRn[SLB0] is automatically written to SLBRn[SLB1].
- The data written to SLBRn[SLB2] is automatically written to SLBRn[SLB3].

This is because the address reflected by SLBRn[SLB0] and SLBRn[SLB2] are protected 16-bit wise. Note that in this case, the write enable SLBRn[WE0] and SLBRn[WE2] must be set while SLBRn[WE1] and SLBRn[WE3] don't matter.

Part B of Figure 47 shows that the data written to SLBRn[SLB0] is automatically written to SLBRn[SLB1]. This is done because the address reflected by SLBRn[SLB0] has 16-bit protection. In this case, SLBRn[WE0] must be 1 and SLBRn[WE1] does not matter. SLBRn[SLB2] and SLBRn[SLB3] remain unchanged because SLBRn[WE2] and SLBRn[WE3] are 0.

<!-- image -->

Figure 48 shows a register with 32-bit protection. In SLBRn:

- When SLBRn[WE0]=1, the data written to SLBRn[SLB0] is automatically written to SLBRn[SLB1:3] as well.
- When SLBRn[WE0]=0, then SLBRn[SLB0:3] remain unchanged. Note that in this case, the write enable SLBRn[WE0] must be set while SLBRn[WE1:3] does not matter.

Figure 48. Change lock settings for addresses with 32-bit protection

<!-- image -->

The following figure shows a mixed protection size configuration.

In SLBRn:

- The data written to SLBRn[SLB0] is mirrored to SLBRn[SLB1] because the corresponding register has 16-bit protection.
- The data written to SLBRn[SLB2] is blocked because the corresponding register is unprotected.
- The data written to SLBRn[SLB3] is successfully written to SLBRn[SLB3] because the corresponding register has 8-bit protection.

Register Protection (REG\_PROT)

Register Protection (REG\_PROT)

<!-- image -->

## 21.2.5.3 Write protection for locking bits

Changing the locking bits through any of the procedures mentioned in Change lock settings via area #3 and Change lock settings via area #2 is only possible as long as the field GCR.HLB is cleared. After you write 1 to this field, the locking bits cannot be modified until there is a system reset.

## 21.2.6 Access errors

REG\_PROT generates transfer errors under several circumstances, as described below. For the area definition, see Memory space and Protection size.

- If accessing area #1 or area #2, REG\_PROT sends any access error from the underlying module under protection.
- If User mode is not allowed, the attempted User mode writes to all areas cause a transfer error, and the writes are blocked.
- If accessing the reserved area, a transfer error is asserted.
- If accessing unimplemented 32-bit registers in areas #3 and #4, a transfer error is asserted.
- If writing to a register in areas #1 and #2, and an SLB field is 1 for any of the affected bytes, then:
- A transfer error is asserted.
- The write is blocked.
- The complete write operation to non-protected bytes in this word is ignored.
- If writing to an SLBR in area #3 with GCR[HLB]=1, a transfer error is asserted.
- Any write operation in any access mode to area #2, when GCR[HLB]=1, is not allowed.

## NOTE

The transfer error generated by REG\_PROT can only be observed on the CPU that initiates the target register write and has defined the strongly ordered memory region (through its MPU or MMU) covering the target register address.

## 21.3 External Signals

There are no external signals.

## 21.4 Initialization

The following sections contain information related to initialization of the Register Protection module.

## 21.4.1 Sequence

You must configure the REG\_PROT first. And then, you need to write 1 to the HLB field in REG\_PROT. This ensures that registers under protection are not updated in the user access mode. You need to follow these steps:

Register Protection (REG\_PROT)

1. Enable XRDC protection for the module to enable writes in the supervisor mode only. This step is mandatory, if protected registers of the module are expected to be configured multiple times.
2. Configure REG\_PROT to enable write on registers of module under protection.
3. Configure the registers of module under protection.
4. Configure the REG\_PROT for the required SLB fields.
5. Set the HLB field in REG\_PROT. This step is mandatory, if protected registers of module are expected to be configured only once.

## 21.4.2 Reset

It is a single clock IP, with single reset.

## Chapter 22 Wakeup Unit (WKPU)

## 22.1 Chip-specific WKPU information

## 22.1.1 WKPU configuration

The following table shows the WKPU configuration on this chip.

## Table 66. WKUP expose pads

| Number of                              |   Value |
|----------------------------------------|---------|
| NMI sources                            |       1 |
| Internal interrupt sources             |       1 |
| External interrupt sources             |      23 |
| Glitch filters for external interrupts |      23 |
| External interrupt vectors             |       1 |

## NOTE

Wake-up sources 0 to 22 map to the pads with the corresponding WKPUx signal and I/O supplies are described in the attached IOMUX spreadsheet, IO Signal tab. Wake-up source 31 is mapped to the internal RTC module. For the IO voltage supply range, refer to the Absolute Maximum Ratings section in the chip DataSheet.

## 22.1.2 Chip-specific NMI Configuration Register (NCR)

The NMI Configuration Register (NCR) does not support the NDSS0 and NWRE0 fields.

Although these fields support read/write access, writing a value other than the reset value is prohibited, and can produce unexpected results.

## 22.1.3 Interrupts

WKPU allows an external NMI pin to assert non-maskable interrupts in this chip.

- NMI implementation: NMI is a dedicated pin and it does not require pad configuration.
- Control the NMI destination interrupt by configuring the NMI Destination Source Select fields of the NMI Configuration register (NCR[NDSSn]).
- Control enabling of rising edge, falling edge, or either edge reaction to the NMI pin for each core independently with the NMI Falling-edge Events Enable (NCR[NFEEn]) and NMI Rising-edge Events Enable (NCR[NREEn]) fields.
- WKPU supports the capturing of a second event per NMI input before the interrupt is cleared, thus reducing the chance of losing an NMI event.
- The NMI supports a status flag and an overrun flag with the NMI Status Flag and NMI Overrun Status Flag fields of the NMI Status Flag register (NSR[NOVFn] and NSR[NOVFn]).

## 22.1.4 NMI on Standby exit

Entering Standby mode always resets the NMI Configuration register (NCR). Therefore, exiting Standby mode does not generate NMI from WKPU. To generate NMI, software must first initialize the NCR.

## NOTE

Only NCR[NLOCK0] is reset by STANDBY mode. The NMI from WKPU will not be generated on STANDBY as software need to disable NMI before standby entry, and NMI pads will be powered off during standby.

## 22.1.5 Asynchronous wake-up sources for various modes

In this chip, the following modules can provide wake-up in Standby mode:

- WKPU
- RTC

## NOTE

This chip only supports the rising-edge detection of RTC wake-up.

## 22.1.6 Pull control of wake-up pads

This table shows how the PULL value of WKPU pads are controlled by SIUL2 and WKPU configuration.

| Device Mode              | SIUL2_MSCRn[ PUE]   | SIUL2_MSCRn[ PUS]   |   WKUP_PUS[W KUP_PU_OVE RRIDE] | WKPU_WIPER[ IPUE]   | WKPU_PUS[W KUP_PUS]   | Affect on WKPU PAD   |
|--------------------------|---------------------|---------------------|--------------------------------|---------------------|-----------------------|----------------------|
| All except STANDBY modes | 0                   | x                   |                              0 | x                   | x                     | Highz                |
| All except STANDBY modes | x                   | x                   |                              1 | 0                   | x                     | Highz                |
| All except STANDBY modes | x                   | x                   |                              1 | 1                   | 0                     | Pull down            |
| All except STANDBY modes | x                   | x                   |                              1 | 1                   | 1                     | Pull up              |
| All except STANDBY modes | 1                   | 0                   |                              0 | x                   | x                     | Pull down            |
| All except STANDBY modes | 1                   | 1                   |                              0 | x                   | x                     | Pull up              |

## NOTE

Wake-up pads pull controls must be configured via the WKPU and not by the SIUL during STANDBY. The proper procedure for managing the wake-up pads pulls is described in the "Wake-up pin pullup/pulldown control during Run and Standby modes" section of the Power chapter.

## 22.1.7 Enabling wakeup pads

Before enabling a wakeup using the Wakeup Request Enable Register (WRER) register, enable the input buffer (IBE) for the corresponding wakeup pin using SIUL*.MSCR[IBE] control field.

## 22.1.8 Wakeup/Interrupt Pull Enable Register (WIPUER\_WIPDER)

This register is used to enable a Pull on the corresponding interrupt pads to pull an unconnected wakeup/interrupt input to a specified voltage level. The register is described in the WKPU register descriptions in this chapter.

## NOTE

Enabling pull-ups on the wake-up pins during the Standby mode will increase the overall standby power consumption.

## NOTE

If a wake-up source is not being used, then the software should ensure that the corresponding wake-up interrupt is disabled.

Wakeup Unit (WKPU)

Wakeup Unit (WKPU)

## 22.1.9 Wakeup/Interrupt Falling-Edge and Rising-Edge Event Enable Registers (WIFEER/WIREER)

You need to configure Wakeup Request Enable Register (WRER) or Interrupt Request Enable Register (IRER) before you configure WIFEER or WIREER. Failure to do so may cause the module to trigger a false interrupt or wakeup event.

## 22.2 Overview

The WKPU supports 32 external sources that can generate interrupts or wakeup events and 1 external source(s) that can cause non-maskable interrupt request(s) or wakeup event(s). In addition, it combines its wakeup events with those generated from other wakeup sources to supply a single wakeup to the system.

## 22.2.1 Block diagram

The block diagram of WKPU and its interfaces to other system components is shown below.

## NOTE

The signal widths in the following diagram might not depict this device's particular configuration. See chip-specific WKPU for more information.

Figure 50. WKPU and connected system components

<!-- image -->

## 22.2.2 Features

The WKPU supports these features:

- Non-maskable interrupt support with:
- 1 NMI source
- 1 analog glitch filter
- Active (rise/fall) edge selection control for events
- Configurable system wakeup triggering from NMI source
- External wakeup/interrupt support with:
- System interrupt vector for interrupt sources

- 31 analog glitch filters
- Independent interrupt mask
- Edge detection
- Configurable system wakeup triggering from all interrupt sources
- Configurable pullup
- On-chip wakeup support:
- Wakeup sources
- Wakeup status mapped to same register as external wakeup/interrupt status

## 22.3 WKPU memory map and registers

## 22.3.1 WKPU register descriptions

This section provides a detailed description of all the registers accessible in the WKPU module.

## NOTE

Reserved registers read as zero and writes have no effect. A transfer error is generated when trying to access a completely reserved register space. The field length of external pad control registers depends on the number of WKPU channels implemented in a chip.

## 22.3.1.1 WKPU memory map

WKPU base address: 4009\_0000h

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | NMI Status Flag Register (NSR)                               |                32 | RW       | 0000_0000h    |
| 8h       | NMI Configuration Register (NCR)                             |                32 | RW       | 0000_0000h    |
| 10h      | Wakeup Boot Mode Select Register (WBMSR)                     |                32 | RW       | 0000_0000h    |
| 14h      | Wakeup/Interrupt Status Flag Register (WISR)                 |                32 | RW       | 0000_0000h    |
| 18h      | Interrupt Request Enable Register (IRER)                     |                32 | RW       | 0000_0000h    |
| 1Ch      | Wakeup Request Enable Register (WRER)                        |                32 | RW       | 0000_0000h    |
| 28h      | Wakeup/Interrupt Rising-Edge Event Enable Register (WIREER)  |                32 | RW       | 0000_0000h    |
| 2Ch      | Wakeup/Interrupt Falling-Edge Event Enable Register (WIFEER) |                32 | RW       | 0000_0000h    |
| 30h      | Wakeup/Interrupt Filter Enable Register (WIFER)              |                32 | RW       | 0000_0000h    |
| 34h      | Wakeup/Interrupt Pull Enable Register (WIPUER_WIPDER)        |                32 | RW       | 0000_0000h    |

## 22.3.1.2 NMI Status Flag Register (NSR)

## Offset

| Register   | Offset   |
|------------|----------|
| NSR        | 0h       |

Wakeup Unit (WKPU)

## Function

This register holds the non-maskable interrupt status flags.

Access: User read/write

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | NIF0     | NOVF 0   | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| W      | W1C      | W1C      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field    | Function                                                                                                                                                                                                                                                                                                                                                                                                                              |
|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 NIF0  | NMI Status Flag 0 This flag can be cleared only by writing 1. Writing 0 has no effect. If enabled (NREE0 or NFEE0 set), NIF0 causes an interrupt request. 0b - No event has occurred on the pad 1b - An event as defined by NREE0 and NFEE0 has occurred                                                                                                                                                                              |
| 30 NOVF0 | NMI Overrun Status Flag 0 This flag can be cleared only by writing 1. Writing 0 has no effect. It will be a copy of the current NIF0 value whenever an NMI event occurs, thereby indicating to the software that the NMI occurred when the last one was not yet serviced. If enabled (NREE0 or NFEE0 set), NOVF0 causes an interrupt request. 0b - No overrun has occurred on NMI input 0 1b - An overrun has occurred on NMI input 0 |
| 29-24 -  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 23-22 -  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 21-16 -  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                              |

Table continues on the next page...

## NOTE

This register is accessible by 8-, 16-, and 32-bit read/write operations.

Wakeup Unit (WKPU)

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 15-14 - | Reserved   |
| 13-8 -  | Reserved   |
| 7-6 -   | Reserved   |
| 5-0 -   | Reserved   |

## 22.3.1.3 NMI Configuration Register (NCR)

## Offset

| Register   | Offset   |
|------------|----------|
| NCR        | 8h       |

## Function

This register holds the configuration bits for the non-maskable interrupt settings.

## NOTE

- This register is accessible by 8-, 16-, and 32-bit read/write operations.
- Writing 0 to both NREE[n] and NFEE[n] disables the NMI functionality completely (that is, no non-maskable interrupt is generated on any pad activity).

## Access: User read/write

## Diagram

<!-- image -->

Wakeup Unit (WKPU)

## Fields

| Field       | Function                                                                                                                                                                                                                                                                                                               |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 NLOCK0   | NMI Configuration Lock Register 0 Writing 1 to this bit locks the configuration for the NMI until it is unlocked by a system reset or STANDBY0 mode exit. Writing 0 has no effect.                                                                                                                                     |
| 30-29 NDSS0 | NMI Destination Source Select 0 Aswakeupdoesnotsupport another interrupt than NMI, the destination source select signal bits are reserved andalways retain their reset value. This meansnootherrequest other than NMI can be generated. NOTE 00b - Non-maskable interrupt 01b - Reserved 10b - Reserved 11b - Reserved |
| 28 NWRE0    | NMI Wakeup Request Enable 0 0b - System wakeup requests from the corresponding NIF0 field are disabled 1b - Causes a system wakeup request when NIF0 = 1 or NOVF0 = 1                                                                                                                                                  |
| 27 -        | Reserved                                                                                                                                                                                                                                                                                                               |
| 26 NREE0    | NMI Rising-Edge Events Enable 0 0b - Rising-edge event is disabled 1b - Rising-edge event is enabled                                                                                                                                                                                                                   |
| 25 NFEE0    | NMI Falling-edge Events Enable 0 0b - Falling-edge event is disabled 1b - Falling-edge event is enabled                                                                                                                                                                                                                |
| 24 NFE0     | NMI Filter Enable 0 Enable analog glitch filter on the NMI pad input. 0b - Filter is disabled 1b - Filter is enabled                                                                                                                                                                                                   |
| 23-16 -     | Reserved                                                                                                                                                                                                                                                                                                               |
| 15-8 -      | Reserved                                                                                                                                                                                                                                                                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 7-0     | Reserved   |

## 22.3.1.4 Wakeup Boot Mode Select Register (WBMSR)

## Offset

| Register   | Offset   |
|------------|----------|
| WBMSR      | 10h      |

## Function

This register is used by the boot software to select between a short boot or a full boot. Application software should write '0' or '1' for each wakeup event in this register. You must ensure that the selected Boot mode matches the corresponding wakeup source.

<!-- image -->

## Fields

| Field   | Function                                                                  |
|---------|---------------------------------------------------------------------------|
| 31-0    | Wakeup Short or Long Boot Select                                          |
| WBMS_32 | 0b - Short boot execution by boot software after wakeup from STANDBY mode |

## 22.3.1.5 Wakeup/Interrupt Status Flag Register (WISR)

## Offset

| Register   | Offset   |
|------------|----------|
| WISR       | 14h      |

## Function

This register holds the wakeup/interrupt flags.

<!-- image -->

## Fields

| Field    | Function                                                                                                                                                                 |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 EIF | External Wakeup/Interrupt Status Flag x This flag can be cleared only by writing 1. Writing 0 has no effect. If interrupt request. 0b - No event has occurred on the pad |

Wakeup Unit (WKPU)

## 22.3.1.6 Interrupt Request Enable Register (IRER)

## Offset

| Register   | Offset   |
|------------|----------|
| IRER       | 18h      |

## Function

This register is used to enable the interrupt messaging from the wakeup/interrupt pads to the interrupt controller.

<!-- image -->

## Fields

| Field   | Function                                                               |
|---------|------------------------------------------------------------------------|
| 31-0    | External Interrupt Request Enable x                                    |
| EIRE    | 0b - Interrupt requests from the corresponding EIF[x] bit are disabled |

## 22.3.1.7 Wakeup Request Enable Register (WRER)

## Offset

| Register   | Offset   |
|------------|----------|
| WRER       | 1Ch      |

## Function

This register is used to enable the system wakeup messaging from the wakeup/interrupt pads to the mode entry and power control modules.

Wakeup Unit (WKPU)

Access: User read/write

## NOTE

This register is accessible only by 32-bit read/write operations.

If a pin is disabled through this register, the corresponding bits in the WIFEER and WIREER registers must be written to 0 to ensure that the pin does not respond to any change.

## Access: User read/write

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                    |
|---------|-----------------------------------------------------------------------------------------------------------------------------|
| 31-0    | External Wakeup Request Enable x                                                                                            |
| WRE     | 0b - System wakeup requests from corresponding EIF[x] bit are disabled 1b - A set EIF[x] bit causes a system wakeup request |

## 22.3.1.8 Wakeup/Interrupt Rising-Edge Event Enable Register (WIREER)

## Offset

| Register   | Offset   |
|------------|----------|
| WIREER     | 28h      |

## Function

This register is used to enable rising-edge triggered events on the corresponding wakeup/interrupt pads.

## NOTE

This register is accessible only by 32-bit read/write operations.

Wakeup Unit (WKPU)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-0    | External Interrupt Rising-edge Events Enable x |
| IREE    | 0b - Rising-edge event is disabled             |
|         | 1b - Rising-edge event is enabled              |

## 22.3.1.9 Wakeup/Interrupt Falling-Edge Event Enable Register (WIFEER)

## Offset

| Register   | Offset   |
|------------|----------|
| WIFEER     | 2Ch      |

## Function

This register is used to enable falling-edge triggered events on the corresponding wakeup/interrupt pads.

## NOTE

This register is accessible only by 32-bit read/write operations.

Access: User read/write

Wakeup Unit (WKPU)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                        |
|---------|-------------------------------------------------|
| 31-0    | External Interrupt Falling-edge Events Enable x |
| IFEEx   | 0b - Falling-edge event is disabled             |
|         | 1b - Falling-edge event is enabled              |

## 22.3.1.10 Wakeup/Interrupt Filter Enable Register (WIFER)

## Offset

| Register   | Offset   |
|------------|----------|
| WIFER      | 30h      |

## Function

This register is used to enable an analog filter on the corresponding interrupt pads to filter out glitches on the inputs.

## NOTE

This register is accessible only by 32-bit read/write operations.

Access: User read/write

Wakeup Unit (WKPU)

## Diagram

<!-- image -->

## Fields

| Field    | Function                                                                                                                                           |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| 31       | Reserved                                                                                                                                           |
| 30-0 IFE | External Interrupt Filter Enable x Enable analog glitch filter on the external interrupt pad input. 0b - Filter is disabled 1b - Filter is enabled |

## 22.3.1.11 Wakeup/Interrupt Pull Enable Register (WIPUER\_WIPDER)

## Offset

| Register      | Offset   |
|---------------|----------|
| WIPUER_WIPDER | 34h      |

## Function

This register is used to enable a Pull on the corresponding interrupt pads to pull an unconnected wakeup/interrupt input to a specified voltage level (See the chip-specific WKPU information for the exact level of voltage). When enabling a PULL, you must ensure that the wakeup or interrupt is disabled to prevent any unintended events.

## NOTE

This register is accessible only by 32-bit read/write operations.

Access: User read/write

Wakeup Unit (WKPU)

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                      |
|-----------|-------------------------------------------------------------------------------|
| 31        | Reserved                                                                      |
| 30-0 IPUE | External Interrupt Pull Enable x 0b - Pull is disabled. 1b - Pull is enabled. |

## 22.4 Functional description

This section provides functional description of WKPU.

## 22.4.1 Non-maskable interrupts

The WKPU supports the capturing of a second event per NMI input before the interrupt is cleared, thus reducing the chance of losing an NMI event, although it creates an overrun condition.

Each NMI passes through a bypassable analog glitch filter.

## NOTE

Glitch filter control and pad configuration should be performed when NMI is disabled, to avoid erroneous triggering by glitches caused by the configuration process itself.

## NOTE

The figure below represents a generic configuration and might not represent this particular device's configuration. See the chip-specific information for details on this chip's WKPU.

Wakeup Unit (WKPU)

Wakeup Unit (WKPU)

Figure 51. NMI pad diagram

<!-- image -->

## 22.4.1.1 NMI management

Each NMI can be enabled or disabled independently. This can be performed using the single NCR register laid out to contain all configuration bits for a given NMI in a single byte (see NMI Configuration Register (NCR)). A pad defined as an NMI can be configured by the user to recognize interrupts with an active rising edge, an active falling edge, or both edges being active. A setting of having both edge events disabled results in no interrupt being detected and should not be configured.

The active NMI edge is controlled by the user through the configuration of the NCR[NREEn] and NCR[NFEEn] bits.

## NOTE

After reset, NREE and NFEE are set to '0'; therefore, the NMI functionality is disabled after reset and must be enabled explicitly by software.

After a pad's NMI functionality is enabled, the pad cannot be reconfigured to override or disable the NMI. See the chip-specific WKPU information for details of NMI implementation.

The NMI destination interrupt is controlled by the user through the configuration of the NCR[NDSSn] bits. See NMI Configuration Register (NCR) for details.

Each NMI supports a status flag and an overrun flag, which are located in the NSR register (see NMI Status Flag Register (NSR)).

This register is a clear-by-write-1 register type, preventing inadvertent overwriting of other flags in the same register. The status flag is set whenever an NMI event is detected. The overrun flag is set whenever an NMI event is detected and the status flag is set (that is, status flag has not been cleared).

## NOTE

The overrun flag is cleared by writing a '1' to the appropriate overrun bit in the NSR register. If the status bit is cleared and the overrun bit is still set, the pending interrupt is not cleared.

During an NMI ISR, on wakeup of the chip from an NMI, any writes to the ECC-protected memory must have the correct ECC.

## 22.4.2 On-chip wakeups

The WKPU supports on-chip wakeup sources. In Standby mode, a single wakeup is generated to the system through WKPU.

## 22.4.3 Clocking

This module has no clocking considerations.

## 22.4.4 Interrupts

The WKPU supports 1 interrupt vector to the interrupt controller of the chip. Each interrupt vector can support up to the number of external interrupt sources from the device pads, with the total across all vectors being equal to the number of external interrupt sources. Each external interrupt source is assigned to exactly one interrupt vector. The interrupt vector assignment is sequential so that one interrupt vector is for external interrupt sources 0 through N-1, the next is for N through N+M-1, and so forth.

See the following figure for an overview of the external interrupt implementation, showing an example of four interrupt vectors with eight external interrupt sources each.

## NOTE

The figure below shows a generic representation of WKPU. See the chip-specific WKPU information for details on how this device's configuration might differ from this figure.

<!-- image -->

All of the external interrupt pads within a single group have equal priority. It is the responsibility of the user software to search through the group of sources in the most appropriate way for their application.

Non-maskable interrupts

Wakeup Unit (WKPU)

The priority of the vectors used by the external interrupt pads is set based on the platform and the interrupt controller's priority levels, but the allocation of pads to each group of interrupts can be independently configured by the chip.

External interrupt lines have a digital glitch filter applied to them.

## 22.4.4.1 External interrupt management

Each interrupt can be enabled or disabled independently. This can be performed using a single rolled-up register (Interrupt Request Enable Register (IRER)). A pad defined as an external interrupt can be configured by the user to recognize interrupts with an active rising edge, an active falling edge, or both edges being active.

## NOTE

Writing a '0' to both IREE[x] and IFEE[x] disables the external interrupt functionality for that pad completely (that is, no system wakeup or interrupt is generated on any activity of that pad).

The active IRQ edge is controlled by users through the configuration of the registers WIREER and WIFEER.

Each external interrupt supports an individual flag, which is held in the flag register, WISR. This register is a clear-by-write-1 register type, preventing inadvertent overwriting of other flags in the same register.

## 22.5 External Signals

This module has no external signals.

## 22.6 Initialization

This section discusses initialization for the following features:

- Glitch filter and pad configuration
- Non-maskable interrupts

## 22.6.1 Glitch filter and pad configuration

Glitch filter control and pad configuration should be performed when the NMI is disabled. This is to avoid erroneous triggering by glitches caused by the configuration process.

When enabling the glitch filter, do not enable the rising-/falling-edge events bits, i.e., the NCR[NREE], NCR[NFEE], NCR[RREE], and NCR[RFEE] bits in the same register write.

## 22.6.2 Non-maskable interrupts

If MSCR82[IBE] (see 'SIUL2' chapter for details) is set before NCR[NFEE] or NCR[NREE] are configured, then no false interrupt is generated.

## 22.7 Glossary

NMI

## Chapter 23 Clocking

## 23.1 Introduction

This chapter describes the architecture of the system-level clocks and includes the following:

- System clock specifics
- Clock sources
- Clock architecture
- Clock control registers
- Clock monitoring
- Clock gating
- Module clocking

The chapter covers information related to clocks generated on the chip. Protocol clocks provided by external chips are covered in the respective chapters where they are used.

## 23.1.1 Features

The chip-clocking architecture supports the following features:

- Multiple clock sources supported for clock generation:
- Fast Internal RC Oscillator (FIRC)
- Slow Internal RC Oscillator (SIRC)
- Fast External Crystal Oscillator (FXOSC)
- Phase-Locked Loops (PLLs)
- Digital Frequency Synthesizer (DFS) modules
- Frequency Modulated (FM) clock to reduce electromagnetic emissions
- Precise clocks for timers and communication functions
- Glitchless clock switching of Clock Generation Module (MC\_CGM) clock selectors
- Progressive Clock Frequency Switching (PCFS) for system clocks driving cores
- Clock monitor units to check the integrity of the clocks
- Module clock gating using the MC\_ME Partition n Process Configuration registers

## 23.1.2 Overview

## 23.1.2.1 Core-related clock overview

<!-- image -->

Clocking

## 23.1.2.2 Peripheral-related clock overview

<!-- image -->

## 23.1.2.3 DDR PLL clock overview

<!-- image -->

## 23.1.2.4 Accelerator PLL clock overview

<!-- image -->

## 23.1.2.5 Aurora clocking overview

<!-- image -->

## NOTE

See section "Aurora PLL" in chapter "Aurora Trace Port (ATP) Subsystem" for clocking connection details on the ATP block and AURORA\_PLL.

Clocking

## 23.1.2.6 CLKOUTn overview

<!-- image -->

## IMPORTANT

CLKOUTn output should be disabled prior to disabling the CLKOUTn source.

## 23.1.2.6.1 CLKOUTn clock configuration

## Table 67. CLKOUTn clock configuration

| Destination clock   | Source clock                                                                      | I/O port   | SIUL2   | SIUL2         | SIUL2         | SIUL2         | SIUL2   | SIUL2        |
|---------------------|-----------------------------------------------------------------------------------|------------|---------|---------------|---------------|---------------|---------|--------------|
|                     |                                                                                   |            | MSCR a  | MSCR a fields | MSCR a fields | MSCR a fields | IMCR b  | IMCR b [SSS] |
|                     |                                                                                   |            |         | OBE           | IBE           | SSS           |         |              |
| CLKOUT0             | See row "MC_CGM_0" and "Clock mux 1 selector" in Application clock source options | PF_03      | 83      | 1             | 0             | 001b          | -       | -            |
| CLKOUT1             | See row "Clock mux 2 selector" in Application clock source options                | PF_04      | 84      | 1             | 0             | 001b          | -       | -            |

## 23.1.2.7 Other clocks

## 23.1.2.7.1 PFE\_MAC\_0 clocking overview

<!-- image -->

## NOTE

Before switching clock source for PFE\_MAC\_0\_TX\_CLK, both mux clock inputs must be disabled (for example, PFE\_MAC\_0\_TX\_DIV\_CLK and SERDES\_1\_XPCS\_0\_TX\_CLK).

## 23.1.2.7.2 PFE\_MAC\_1 clocking overview

<!-- image -->

## 23.1.2.7.3 PFE\_MAC\_2 clocking overview

<!-- image -->

## 23.1.2.7.4 PFE clocking

<!-- image -->

## 23.2 Clock sources

## 23.2.1 Introduction

The internal clocks are generated from one of these input clock sources:

- FIRC - 48 MHz (mainly used as a backup clock) (see note)
- SIRC - 32 kHz (see note)
- FXOSC - 20-40 MHz (see note)
- PLLs:
- CORE\_PLL (FM)
- PERIPH\_PLL (Non-FM)
- DDR\_PLL (FM)
- ACCEL\_PLL (FM)
- AURORA\_PLL (Non-FM)
- DFS blocks:
- CORE\_PLL DFS
- PERIPH\_PLL DFS

NOTE

Nominal frequencies are shown in the list above. Detailed clock operating parameters can be found in this chip's data sheet.

The PLL outputs (direct output or DFS outputs), FXOSC, SIRC, and FIRC can be selected to drive system peripherals, cores, and infrastructure depending on MC\_CGM configuration.

## 23.2.2 Input clock pins

## Table 68. Input clock pins

| Description                           | Pin                     |
|---------------------------------------|-------------------------|
| FXOSC pins                            | XTAL                    |
| FXOSC pins                            | EXTAL                   |
| FTM_0 external reference clock        | FTM0_EXT_REF            |
| FTM_1 external reference clock        | FTM1_EXT_REF            |
| SPI_ n clock                          | DSPI n _SCK_I           |
| Ethernet timestamp clock              | GMAC0_TS_CLK_I          |
| Ethernet TX clock                     | GMAC0_TX_CLK_I          |
| Ethernet RX clock                     | GMAC0_RX_CLK_I          |
| Ethernet RMII REF clock               | GMAC0_RMII_REF_CLK_I    |
| Aurora reference clock (differential) | AUR_CLK_P, AUR_CLK_N    |
| JTAG clock                            | TCK                     |
| RTC external clock                    | RTC_EXT_CLK             |
| PFE_MAC_0 Ethernet TX clock           | PFE_MAC0_TX_CLK_I       |
| PFE_MAC_0 Ethernet RX clock           | PFE_MAC0_RX_CLK_I       |
| PFE_MAC_0 Ethernet RMII REF clock     | PFE_MAC0_RMII_REF_CLK_I |
| PFE_MAC_1 Ethernet TX clock           | PFE_MAC1_TX_CLK_I       |
| PFE_MAC_1 Ethernet RX clock           | PFE_MAC1_RX_CLK_I       |
| PFE_MAC_1 Ethernet RMII REF clock     | PFE_MAC1_RMII_REF_CLK_I |
| PFE_MAC_2 Ethernet TX clock           | PFE_MAC2_TX_CLK_I       |
| PFE_MAC_2 Ethernet RX clock           | PFE_MAC2_RX_CLK_I       |
| PFE_MAC_2 Ethernet RMII REF clock     | PFE_MAC2_RMII_REF_CLK_I |

## 23.2.3 Output clock pins

## Table 69. Output clock pins

| Description   | Pin     |
|---------------|---------|
| Output clock  | CLKOUT0 |
| Output clock  | CLKOUT1 |

## 23.2.4 FIRC

This chip has a 48 MHz FIRC (output FIRC\_CLK) with the following features:

- Always enabled
- PLL clock source when FXOSC is not available
- Clock source for the following modules:

- Power Management Controller (PMC)
- Reset Generation Module (MC\_RGM)
- Fault Collection and Control Unit (FCCU)
- FCCU Output Supervision Unit (FOSU)
- Software Watchdog Timer (SWT)
- System Integration Unit Lite2 (SIUL2) (input filter)
- Default system clock after reset
- Serves as the system clock source in case loss of lock or loss of clock detection
- Turned off while entering the Standby mode

## 23.2.5 SIRC

This chip has a 32 kHz SIRC (output SIRC\_CLK) with the following features:

- Always enabled
- Used as a clock source for the following modules:
- Real-time clock (RTC)
- POR\_WDOG

## 23.2.6 FXOSC

This chip has a 20-40 MHz FXOSC (output FXOSC\_CLK) with the following features:

- Reference for the chip PLLs
- Reference clock source for the following:
- FlexCAN
- FlexRay
- Available to drive the CLKOUT pin
- Allows a crystal or external clock source reference clock for the chip
- Uses crystals with a fundamental frequency range of 20-40 MHz
- Supports the following input clock modes:
- Crystal
- Single-ended bypass
- Differential bypass

## 23.2.6.1 FXOSC register interface

Please see the "FXOSC" chapter for details.

## 23.2.7 PLL

This chip contains the following PLLs:

- CORE\_PLL - Programmable FM PLL (SSCG) used for the following:
- Cortex-A53 clusters
- Cortex-M7 clusters
- HSE\_H

Clocking

- High-speed chip interconnect
- PERIPH\_PLL - For peripherals including the following:
- GMAC
- FlexCAN
- FlexRay (non-FM)

- ...

- ACCEL\_PLL - Programmable accelerators supporting FM (SSCG)
- DDR\_PLL - For DRAM interface (FM)
- AURORA\_PLL - For Aurora interface (non-FM)

These PLLs have the following features:

- One or all of the following modes of operation:
- Normal PLL mode with crystal reference
- Normal PLL mode with external reference
- Normal PLL mode with internal RC oscillator (FIRC) input (used during boot)
- Lock status indication from the monitoring circuitry
- Option to turn on/off frequency modulation (applies to CORE\_PLL, DDR\_PLL, ACCEL\_PLL)
- Fractionally divided outputs using Digital Frequency Synthesizer (DFS) for additional clock domains

## 23.2.7.1 PLL input clocks

Clock sources for the PLLs can be either the 20-40 MHz FXOSC or 48 MHz FIRC. During boot, FIRC\_CLK is used as the default PLL reference clock. After boot, the PLL reference must be changed to FXOSC\_CLK.

## 23.2.7.2 PLL output clocks

PLLs have VCO and multiple PHIn output clocks. PLL output clocks can be configured to be divided for use by modules (see Overview for details).

## 23.2.7.3 PLL register interface

See chapter "PLL digital interface (PLLDIG)" for details.

## 23.2.7.4 DFS

The chip includes two DFS modules:

- CORE\_PLL DFS
- PERIPH\_PLL DFS

DFS uses the VCO output clock of the PLLs as its source clock.

DFS modules provide the following features:

- Multiple-phase divider outputs
- Phase divider outputs that are controlled independently
- Phase dividers that have independent resets
- CORE\_PLL DFS that supports six outputs
- PERIPH\_PLL DFS that supports six outputs

Clocking

The DFS clocks are mapped to the DFS ports as follows:

Table 70. DFS clock and port mapping

| DFS instance   | Clock           | Port               |
|----------------|-----------------|--------------------|
| CORE_DFS       | CORE_DFS1_CLK   | CORE_DFS_DVPORT0   |
| CORE_DFS       | CORE_DFS2_CLK   | CORE_DFS_DVPORT1   |
| CORE_DFS       | CORE_DFS3_CLK   | CORE_DFS_DVPORT2   |
| CORE_DFS       | CORE_DFS4_CLK   | CORE_DFS_DVPORT3   |
| CORE_DFS       | CORE_DFS5_CLK   | CORE_DFS_DVPORT4   |
| CORE_DFS       | CORE_DFS6_CLK   | CORE_DFS_DVPORT5   |
| PERIPH_DFS     | PERIPH_DFS1_CLK | PERIPH_DFS_DVPORT0 |
| PERIPH_DFS     | PERIPH_DFS2_CLK | PERIPH_DFS_DVPORT1 |
| PERIPH_DFS     | PERIPH_DFS3_CLK | PERIPH_DFS_DVPORT2 |
| PERIPH_DFS     | PERIPH_DFS4_CLK | PERIPH_DFS_DVPORT3 |
| PERIPH_DFS     | PERIPH_DFS5_CLK | PERIPH_DFS_DVPORT4 |
| PERIPH_DFS     | PERIPH_DFS6_CLK | PERIPH_DFS_DVPORT5 |

## 23.3 Clock generation

## 23.3.1 Clock source mapping on MC\_CGM clock selectors

Table 71. Clock source mapping on MC\_CGM clock selectors

|   Clock selector index 1 | Clock source        |
|--------------------------|---------------------|
|                        0 | FIRC_CLK            |
|                        1 | SIRC_CLK            |
|                        2 | FXOSC_CLK           |
|                        4 | CORE_PLL_PHI0_CLK   |
|                        5 | CORE_PLL_PHI1_CLK   |
|                       12 | CORE_DFS1_CLK       |
|                       13 | CORE_DFS2_CLK       |
|                       14 | CORE_DFS3_CLK       |
|                       15 | CORE_DFS4_CLK       |
|                       16 | CORE_DFS5_CLK       |
|                       17 | CORE_DFS6_CLK       |
|                       18 | PERIPH_PLL_PHI0_CLK |
|                       19 | PERIPH_PLL_PHI1_CLK |
|                       20 | PERIPH_PLL_PHI2_CLK |

Table continues on the next page...

Table 71. Clock source mapping on MC\_CGM clock selectors (continued)

|   Clock selector index 1 | Clock source                            |
|--------------------------|-----------------------------------------|
|                       21 | PERIPH_PLL_PHI3_CLK                     |
|                       22 | PERIPH_PLL_PHI4_CLK                     |
|                       23 | PERIPH_PLL_PHI5_CLK                     |
|                       24 | PERIPH_PLL_PHI6_CLK                     |
|                       25 | PERIPH_PLL_PHI7_CLK                     |
|                       26 | PERIPH_DFS1_CLK                         |
|                       27 | PERIPH_DFS2_CLK                         |
|                       28 | PERIPH_DFS3_CLK                         |
|                       29 | PERIPH_DFS4_CLK                         |
|                       30 | PERIPH_DFS5_CLK                         |
|                       31 | PERIPH_DFS6_CLK                         |
|                       32 | ACCEL_PLL_PHI0_CLK                      |
|                       33 | ACCEL_PLL_PHI1_CLK                      |
|                       34 | FTM0_EXT_CLK                            |
|                       35 | FTM1_EXT_CLK                            |
|                       36 | DDR_PLL PHI0                            |
|                       37 | GMAC0_TX_CLK                            |
|                       38 | GMAC0_RX_CLK                            |
|                       39 | GMAC0_RMII_REF_CLK                      |
|                       40 | Reserved                                |
|                       41 | SERDES_0_XPCS_0_CDR_CLK                 |
|                       44 | GMAC0_TS_CLK                            |
|                       45 | GMAC_0_REF_DIV_CLK                      |
|                       46 | Reserved                                |
|                       47 | SERDES_0_XPCS_1_CDR_CLK (MC_CGM_2 only) |
|                       48 | PFE_MAC0_TX_CLK                         |
|                       49 | PFE_MAC0_RX_CLK                         |
|                       50 | PFE_MAC0_RMII_REF_CLK                   |
|                       51 | PFE_MAC1_TX_CLK                         |
|                       52 | PFE_MAC1_RX_CLK                         |
|                       53 | PFE_MAC1_RMII_REF_CLK                   |
|                       54 | PFE_MAC2_TX_CLK                         |

Table continues on the next page...

Table 71. Clock source mapping on MC\_CGM clock selectors (continued)

|   Clock selector index 1 | Clock source            |
|--------------------------|-------------------------|
|                       55 | PFE_MAC2_RX_CLK         |
|                       56 | PFE_MAC2_RMII_REF_CLK   |
|                       57 | Reserved                |
|                       58 | SERDES_1_XPCS_0_CDR_CLK |
|                       59 | PFE_MAC_0_REF_DIV_CLK   |
|                       60 | PFE_MAC_1_REF_DIV_CLK   |
|                       61 | PFE_MAC_2_REF_DIV_CLK   |
|                       62 | Reserved                |
|                       63 | SERDES_1_XPCS_1_CDR_CLK |

## 23.3.2 MC\_CGM\_n registers

The tables in the following sections show relationships between MC\_CGM\_n registers and output clocks.

## 23.3.2.1 MC\_CGM\_0 registers relationship to output clocks

Table 72. MC\_CGM\_0 registers relationship to output clocks

| Clock mux   | Description                | Register          | Selector output   | Divider output   |
|-------------|----------------------------|-------------------|-------------------|------------------|
| MC_CGM_0    | MC_CGM_0                   | MC_CGM_0          | MC_CGM_0          | MC_CGM_0         |
| Clock mux 0 | Select Control Register    | MC_CGM_MUX_0_CSC  | XBAR_2X_CLK       | -                |
| Clock mux 0 | Select Status Register     | MC_CGM_MUX_0_CSS  | XBAR_2X_CLK       | -                |
| Clock mux 0 | Divider 0 Control Register | MC_CGM_MUX_0_DC_0 | XBAR_2X_CLK       | LBIST_CLK        |
| Clock mux 0 | Divider 1 Control Register | MC_CGM_MUX_0_DC_1 | XBAR_2X_CLK       | DAPB_CLK 1       |
| Clock mux 1 | Select Control Register    | MC_CGM_MUX_1_CSC  | -                 | -                |
| Clock mux 1 | Select Status Register     | MC_CGM_MUX_1_CSS  | -                 | -                |
| Clock mux 1 | Divider 0 Control Register | MC_CGM_MUX_1_DC_0 | -                 | CLKOUT0          |
| Clock mux 2 | Select Control Register    | MC_CGM_MUX_2_CSC  | -                 | -                |
| Clock mux 2 | Select Status Register     | MC_CGM_MUX_2_CSS  | -                 | -                |
| Clock mux 2 | Divider 0 Control Register | MC_CGM_MUX_2_DC_0 | -                 | CLKOUT1          |

Table continues on the next page...

Table 72. MC\_CGM\_0 registers relationship to output clocks (continued)

| Clock mux    | Description                | Register           | Selector output   | Divider output   |
|--------------|----------------------------|--------------------|-------------------|------------------|
| MC_CGM_0     | MC_CGM_0                   | MC_CGM_0           | MC_CGM_0          | MC_CGM_0         |
| Clock mux 3  | Select Control Register    | MC_CGM_MUX_3_CSC   | -                 | -                |
| Clock mux 3  | Select Status Register     | MC_CGM_MUX_3_CSS   | -                 | -                |
| Clock mux 3  | Divider 0 Control Register | MC_CGM_MUX_3_DC_0  | -                 | PER_CLK          |
| Clock mux 4  | Select Control Register    | MC_CGM_MUX_4_CSC   | -                 | -                |
| Clock mux 4  | Select Status Register     | MC_CGM_MUX_4_CSS   | -                 | -                |
| Clock mux 4  | Divider 0 Control Register | MC_CGM_MUX_4_DC_0  | -                 | FTM_0_REF_CLK    |
| Clock mux 5  | Select Control Register    | MC_CGM_MUX_5_CSC   | -                 | -                |
| Clock mux 5  | Select Status Register     | MC_CGM_MUX_5_CSS   | -                 | -                |
| Clock mux 5  | Divider 0 Control Register | MC_CGM_MUX_5_DC_0  | -                 | FTM_1_REF_CLK    |
| Clock mux 6  | Select Control Register    | MC_CGM_MUX_6_CSC   | -                 | -                |
| Clock mux 6  | Select Status Register     | MC_CGM_MUX_6_CSS   | -                 | -                |
| Clock mux 6  | Divider 0 Control Register | MC_CGM_MUX_6_DC_0  | -                 | FLEXRAY_PE_CLK   |
| Clock mux 7  | Select Control Register    | MC_CGM_MUX_7_CSC   | CAN_PE_CLK        | -                |
| Clock mux 7  | Select Status Register     | MC_CGM_MUX_7_CSS   | CAN_PE_CLK        | -                |
| Clock mux 8  | Select Control Register    | MC_CGM_MUX_8_CSC   | LIN_BAUD_CLK      | -                |
| Clock mux 8  | Select Status Register     | MC_CGM_MUX_8_CSS   | LIN_BAUD_CLK      | -                |
| Clock mux 9  | Select Control Register    | MC_CGM_MUX_9_CSC   | -                 | -                |
| Clock mux 9  | Select Status Register     | MC_CGM_MUX_9_CSS   | -                 | -                |
| Clock mux 9  | Divider 0 Control Register | MC_CGM_MUX_9_DC_0  | -                 | GMAC0_TS_CLK     |
| Clock mux 10 | Select Control Register    | MC_CGM_MUX_10_CSC  | -                 | -                |
| Clock mux 10 | Select Status Register     | MC_CGM_MUX_10_CSS  | -                 | -                |
| Clock mux 10 | Divider 0 Control Register | MC_CGM_MUX_10_DC_0 | -                 | GMAC_0_TX_CLK    |

Table continues on the next page...

Table 72. MC\_CGM\_0 registers relationship to output clocks (continued)

| Clock mux    | Description                | Register           | Selector output   | Divider output     |
|--------------|----------------------------|--------------------|-------------------|--------------------|
| MC_CGM_0     | MC_CGM_0                   | MC_CGM_0           | MC_CGM_0          | MC_CGM_0           |
| Clock mux 11 | Select Control Register    | MC_CGM_MUX_11_CSC  | GMAC_0_RX_CLK     | -                  |
| Clock mux 11 | Select Status Register     | MC_CGM_MUX_11_CSS  | GMAC_0_RX_CLK     | -                  |
| Clock mux 12 | Select Control Register    | MC_CGM_MUX_12_CSC  | -                 | -                  |
| Clock mux 12 | Select Status Register     | MC_CGM_MUX_12_CSS  | -                 | -                  |
| Clock mux 12 | Divider 0 Control Register | MC_CGM_MUX_12_DC_0 | -                 | QSPI_2X_CLK        |
| Clock mux 14 | Select Control Register    | MC_CGM_MUX_14_CSC  |                   | -                  |
| Clock mux 14 | Select Status Register     | MC_CGM_MUX_14_CSS  |                   | -                  |
| Clock mux 14 | Divider 0 Control Register | MC_CGM_MUX_14_DC_0 |                   | USDHC_CLK          |
| Clock mux 15 | Select Control Register    | MC_CGM_MUX_15_CSC  | GMAC_0_REF_CLK    | -                  |
| Clock mux 15 | Select Status Register     | MC_CGM_MUX_15_CSS  | GMAC_0_REF_CLK    | -                  |
| Clock mux 15 | Divider 0 Control Register | MC_CGM_MUX_15_DC_0 | GMAC_0_REF_CLK    | GMAC_0_REF_DIV_CLK |
| Clock mux 16 | Select Control Register    | MC_CGM_MUX_16_CSC  | SPI_CLK           | -                  |
| Clock mux 16 | Select Status Register     | MC_CGM_MUX_16_CSS  | SPI_CLK           | -                  |

## 23.3.2.2 MC\_CGM\_1 register relationship to output clocks

## Table 73. MC\_CGM\_1 register relationship to output clocks

| Clock mux   | Description             | Register         | Selector output   | Divider output   |
|-------------|-------------------------|------------------|-------------------|------------------|
| MC_CGM_1    | MC_CGM_1                | MC_CGM_1         | MC_CGM_1          | MC_CGM_1         |
| Clock mux 0 | Select Control Register | MC_CGM_MUX_0_CSC | A53_CORE_CLK      | -                |
| Clock mux 0 | Select Status Register  | MC_CGM_MUX_0_CSS | A53_CORE_CLK      | -                |

## 23.3.2.3 MC\_CGM\_2 registers relationship to output clocks

Table 74. MC\_CGM\_2 registers relationship to output clocks

| Clock mux   | Description                | Register           | Selector output   | Divider output        |
|-------------|----------------------------|--------------------|-------------------|-----------------------|
| MC_CGM_2    | MC_CGM_2                   | MC_CGM_2           | MC_CGM_2          | MC_CGM_2              |
| Clock mux 0 | Select Control Register    | MC_CGM_MUX_0_CSC   | -                 | -                     |
| Clock mux 0 | Select Status Register     | MC_CGM_MUX_0_CSS   | -                 | -                     |
| Clock mux 0 | Divider 0 Control Register | MC_CGM_MUX_ 0_DC_0 | -                 | PFE_PE_CLK            |
| Clock mux 1 | Select Control Register    | MC_CGM_MUX_1_CSC   | -                 | -                     |
| Clock mux 1 | Select Status Register     | MC_CGM_MUX_1_CSS   | -                 | -                     |
| Clock mux 1 | Divider 0 Control Register | MC_CGM_MUX_1_DC_0  | -                 | PFE_MAC0_TX_DIV_CLK 1 |
| Clock mux 2 | Select Control Register    | MC_CGM_MUX_2_CSC   | -                 | -                     |
| Clock mux 2 | Select Status Register     | MC_CGM_MUX_2_CSS   | -                 | -                     |
| Clock mux 2 | Divider 0 Control Register | MC_CGM_MUX_2_DC_0  | -                 | PFE_MAC1_TX_DIV_CLK   |
| Clock mux 3 | Select Control Register    | MC_CGM_MUX_3_CSC   | -                 | -                     |
| Clock mux 3 | Select Status Register     | MC_CGM_MUX_3_CSS   | -                 | -                     |
| Clock mux 3 | Divider 0 Control Register | MC_CGM_MUX_3_DC_0  | -                 | PFE_MAC2_TX_DIV_CLK   |
| Clock mux 4 | Select Control Register    | MC_CGM_MUX_4_CSC   | PEF_MAC0_RX_CLK   | -                     |
| Clock mux 4 | Select Status Register     | MC_CGM_MUX_4_CSS   | PEF_MAC0_RX_CLK   | -                     |
| Clock mux 5 | Select Control Register    | MC_CGM_MUX_5_CSC   | PEF_MAC1_RX_CLK   | -                     |
| Clock mux 5 | Select Status Register     | MC_CGM_MUX_5_CSS   | PEF_MAC1_RX_CLK   | -                     |
| Clock mux 6 | Select Control Register    | MC_CGM_MUX_6_CSC   | PEF_MAC2_RX_CLK   | -                     |
| Clock mux 6 | Select Status Register     | MC_CGM_MUX_6_CSS   | PEF_MAC2_RX_CLK   | -                     |
| Clock mux 7 | Select Control Register    | MC_CGM_MUX_7_CSC   | -                 | -                     |

Table continues on the next page...

Table 74. MC\_CGM\_2 registers relationship to output clocks (continued)

| Clock mux   | Description                | Register          | Selector output   | Divider output        |
|-------------|----------------------------|-------------------|-------------------|-----------------------|
| MC_CGM_2    | MC_CGM_2                   | MC_CGM_2          | MC_CGM_2          | MC_CGM_2              |
|             | Select Status Register     | MC_CGM_MUX_7_CSS  |                   | PFE_MAC_0_REF_DIV_CLK |
|             | Divider 0 Control Register | MC_CGM_MUX_7_DC_0 |                   |                       |
| Clock mux 8 | Select Control Register    | MC_CGM_MUX_8_CSC  | -                 | -                     |
| Clock mux 8 | Select Status Register     | MC_CGM_MUX_8_CSS  | -                 | -                     |
| Clock mux 8 | Divider 0 Control Register | MC_CGM_MUX_8_DC_0 | -                 | PFE_MAC_1_REF_DIV_CLK |
| Clock mux 9 | Select Control Register    | MC_CGM_MUX_9_CSC  | -                 | -                     |
| Clock mux 9 | Select Status Register     | MC_CGM_MUX_9_CSS  | -                 | -                     |
| Clock mux 9 | Divider 0 Control Register | MC_CGM_MUX_9_DC_0 | -                 | PFE_MAC_2_REF_DIV_CLK |

1. See PFE\_MAC\_0 clocking overview for details.

## 23.3.2.4 MC\_CGM\_5 registers relationship to output clocks

Table 75. MC\_CGM\_5 registers relationship to output clocks

| Clock mux   | Description             | Register         | Selector output   | Divider output   |
|-------------|-------------------------|------------------|-------------------|------------------|
| MC_CGM_5    | MC_CGM_5                | MC_CGM_5         | MC_CGM_5          | MC_CGM_5         |
| Clock mux 0 | Select Control Register | MC_CGM_MUX_0_CSC | DDR_CLK           | -                |
| Clock mux 0 | Select Status Register  | MC_CGM_MUX_0_CSS | DDR_CLK           | -                |

## 23.3.3 Application clock source options

## Table 76. Application clock source options

| MC_CGM instance   | Clock selector 1     | Target application mode clock selection options               |
|-------------------|----------------------|---------------------------------------------------------------|
| MC_CGM_0          | Clock mux 0 selector | CORE_DFS1_CLK                                                 |
| MC_CGM_0          | Clock mux 1 selector | FXOSC_CLK PERIPH_DFS5_CLK PERIPH_DFS2_CLK PERIPH_PLL_PHI0_CLK |

Table continues on the next page...

Table 76. Application clock source options (continued)

| MC_CGM instance   | Clock selector 1      | Target application mode clock selection options                            |
|-------------------|-----------------------|----------------------------------------------------------------------------|
| MC_CGM_0          | Clock mux 2 selector  | FXOSC_CLK PERIPH_DFS5_CLK PERIPH_DFS2_CLK PERIPH_PLL_PHI0_CLK              |
| MC_CGM_0          | Clock mux 3 selector  | PERIPH_PLL_PHI1_CLK                                                        |
| MC_CGM_0          | Clock mux 4 selector  | PERIPH_PLL_PHI1_CLK FTM0_EXT_CLK                                           |
| MC_CGM_0          | Clock mux 5 selector  | PERIPH_PLL_PHI1_CLK FTM1_EXT_CLK                                           |
| MC_CGM_0          | Clock mux 6 selector  | PERIPH_PLL_PHI1_CLK FXOSC_CLK                                              |
| MC_CGM_0          | Clock mux 7 selector  | PERIPH_PLL_PHI2_CLK FXOSC_CLK                                              |
| MC_CGM_0          | Clock mux 8 selector  | PERIPH_PLL_PHI3_CLK FXOSC_CLK                                              |
| MC_CGM_0          | Clock mux 9 selector  | PERIPH_PLL_PHI4_CLK GMAC0_TS_CLK FIRC_CLK                                  |
| MC_CGM_0          | Clock mux 10 selector | PERIPH_PLL_PHI5_CLK SERDES_0_XPCS_0_TX_CLK GMAC0_TX_CLK GMAC0_RMII_REF_CLK |
| MC_CGM_0          | Clock mux 11 selector | SERDES_0_XPCS_0_CDR_CLK GMAC0_RX_CLK GMAC_0_REF_DIV_CLK                    |
| MC_CGM_0          | Clock mux 12 selector | PERIPH_DFS1_CLK                                                            |
| MC_CGM_0          | Clock mux 14 selector | PERIPH_DFS3_CLK                                                            |
| MC_CGM_0          | Clock mux 15 selector | GMAC0_RMII_EXT_REF_CLK                                                     |
| MC_CGM_0          | Clock mux 16 selector | PERIPH_PLL_PHI7_CLK                                                        |
| MC_CGM_1          | Clock mux 0 selector  | CORE_PLL_PHI0_CLK                                                          |
| MC_CGM_2          | Clock mux 0 Selector  | ACCEL_PLL_PHI1_CLK                                                         |

Table continues on the next page...

Table 76. Application clock source options (continued)

| MC_CGM instance   | Clock selector 1     | Target application mode clock selection options                                  |
|-------------------|----------------------|----------------------------------------------------------------------------------|
| MC_CGM_2          | Clock mux 1 Selector | SERDES_1_XPCS_0_TX_CLK PERIPH_PLL_PHI5_CLK PFE_MAC0_TX_CLK PFE_MAC0_RMII_REF_CLK |
| MC_CGM_2          | Clock mux 2 Selector | SERDES_1_XPCS_1_TX_CLK PERIPH_PLL_PHI5_CLK PFE_MAC1_TX_CLK PFE_MAC1_RMII_REF_CLK |
| MC_CGM_2          | Clock mux 3 Selector | SERDES_0_XPCS_1_TX_CLK PERIPH_PLL_PHI5_CLK PFE_MAC2_TX_CLK PFE_MAC2_RMII_REF_CLK |
| MC_CGM_2          | Clock mux 4 Selector | SERDES_1_XPCS_0_CDR_CLK PFE_MAC0_RX_CLK PFE_MAC_0_REF_DIV_CLK                    |
| MC_CGM_2          | Clock mux 5 Selector | SERDES_1_XPCS_1_CDR_CLK PFE_MAC1_RX_CLK PFE_MAC_1_REF_DIV_CLK                    |
| MC_CGM_2          | Clock mux 6 Selector | SERDES_0_XPCS_1_CDR_CLK PFE_MAC2_RX_CLK PFE_MAC_2_REF_DIV_CLK                    |
| MC_CGM_2          | Clock mux 7 Selector | PFE_MAC0_RMII_REF_CLK                                                            |
| MC_CGM_2          | Clock mux 8 Selector | PFE_MAC1_RMII_REF_CLK                                                            |
| MC_CGM_2          | Clock mux 9 Selector | PFE_MAC2_RMII_REF_CLK                                                            |
| MC_CGM_5          | Clock mux 0 Selector | DDR_PLL_PHI0_CLK                                                                 |

## NOTE

Current and target clocks must be operational before switching source clocks.

## 23.3.4 System clock frequency limitations

The maximum operating frequency of system level clocks is shown in the product data sheet. The limits shown in the data sheet must not be exceeded.

## 23.3.5 Default clock configuration

FIRC\_CLK is the default clock for the entire system at power-up. All system clock dividers are set to their default or reset values.

## 23.3.6 Standby clock configuration

SIRC\_CLK is the only clock available during the Standby mode. FIRC\_CLK is the clock used after Standby mode exit.

## 23.4 Software resettable domain

Before deassertion of software resettable domain 1, you must switch the input source of MC\_CGM\_1 mux 0 (A53\_CORE\_CLK output) to FIRC\_CLK. After switching the clock, deassert the reset of software domain 1.

Before deassertion of software resettable domain 2, you must switch the input source of MC\_CGM\_2 mux [0:9] to FIRC\_CLK. After switching the clocks, deassert the reset of software domain 2.

Before deassertion of software resettable domain 3, you must switch the input source of the following to FIRC\_CLK:

- MC\_CGM\_0 mux\_3 (PER\_CLK)
- MC\_CGM\_0 mux\_6 (FLEXRAY\_PE\_CLK)
- MC\_CGM\_0 mux\_7 (CAN\_PE\_CLK)
- MC\_CGM\_0 mux\_8 (LINFLEXD\_CLK, LIN\_BAUD\_CLK)

After switching the clocks, deassert the reset of software domain 3.

## NOTE

No clock need to be switched to FIRC.

## 23.5 Clock on/off procedures

The sections below describe the correct procedures for turning clock signals on and off.

Clocking

## 23.5.1 Clock-on

<!-- image -->

## 23.5.1.1 PLL SSCG Setup

Some PLL instances support SSCG via frequency modulation (FM) to help reduce EMI. See PLL for a list of which PLLs support this feature.

When enabling SSCG for such a PLL, use the center-spread modulation type. To do this, configure the PLL's PLLFM register fields as follows:

- SSCGBYP = 0b
- SPREADCTL = 0b

In this case, refer to the maximum frequencies in the data sheet labeled "with center-spread SSCG enabled" when configuring the PLL. In all other cases, refer to those labeled "without center-spread SSCG enabled".

## NOTE

See PLL turn on sequence for details on correct PLL turn on sequencing.

Clocking

## 23.5.2 Clock-off

<!-- image -->

## 23.5.3 PLL turn on sequence

Perform the following PLL turn on sequence for correct chip operation:

1. Turn on the AURORA\_PLL.
2. Check the AURORA\_PLL lock status.
3. Repeat the previous step if the AURORA\_PLL is not locked. Else, go to the next step.
4. Turn on the CORE\_PLL.
5. Check the CORE\_PLL lock status.
6. Repeat the previous step if the CORE\_PLL is not locked. Else, go to the next step.

7. Turn on the PERIPH\_PLL.
8. Check the PERIPH\_PLL lock status.
9. Repeat the previous step if the PERIPH\_PLL is not locked. Else, go to the next step.
10. Turn on the DDR\_PLL.
11. Check the DDR\_PLL lock status.
12. Repeat the previous set if the DDR\_PLL is not locked. Else, go to the next step.
13. Turn on the ACCEL\_PLL.
14. Check the ACCEL\_PLL lock status.
15. Repeat the previous step if the ACCEL\_PLL is not locked. Else, the PLL turn on sequencing is complete.

## NOTE

AURORA\_PLL turn-on step is required only during trace function.

## 23.5.4 Turning on the CLKOUTn signals

To avoid glitches on the CLKOUTn signals when turning on the output clocks, you must observe the following:

1. Select the CLKOUTn signal functionality by configuring the SIUL2 (for example, SIUL2\_MSCRn).
2. Configure and turn on the desired output clock source.
3. Select the desired output clock source in the MC\_CGM\_0 (as shown in Application clock source options).
4. Configure and enable the corresponding output clock divider in the MC\_CGM\_0 (for example, writing 1 to MC\_CGM\_0\_MUX\_1\_DC[DE]).

## 23.5.5 Turning off the CLKOUTn signals

To avoid glitches on the CLKOUTn signals when turning off the output clocks, you must observe the following:

1. Disable the corresponding output clock divider in the MC\_CGM\_0 (for example, writing 0 to MC\_CGM\_0\_MUX\_1\_DC[DE]).
2. Optionally turn off the previously selected output clock source.
3. Optionally reconfigure the CLKOUTn pin via the SIUL2 for an alternate functionality.

## IMPORTANT

If there is a reset event, a glitch may occur on the CLKOUTn signals. In this case, RESET\_B asserts indicating to any peripheral monitoring RESET\_B that CLKOUTn is no longer valid.

## 23.6 Clock gating

See the partition mapping tables in section "MC\_ME partition mapping" of the "Mode Entry Module (MC\_ME)" chapter for module clock gating possibilities.

## NOTE

For module behavior when the module clock is gated, see the Software resettable domains section in the Reset overview chapter.

## 23.7 Module clocking

## 23.7.1 Safety modules

Figure 62 shows the REG\_INTF\_CLK and MODULE\_CLK connections, and Table 77 shows the REG\_INTF\_CLK and MODULE\_CLK signals used by these modules. Any module diagram that does not explicitly show a REG\_INTF\_CLK, uses the same source for REG\_INTF\_CLK as used by the MODULE\_CLK.

<!-- image -->

Table 77. Safety module clocking

| Module    | MODULE_CLK                                     | REG_INTF_CLK                                   |
|-----------|------------------------------------------------|------------------------------------------------|
| CRC       | XBAR_DIV3_CLK                                  | XBAR_DIV3_CLK                                  |
| EIM_0     | A53_CORE_DIV10_CLK                             | A53_CORE_DIV10_CLK                             |
| EIM_[1:3] | XBAR_DIV6_CLK                                  | XBAR_DIV6_CLK                                  |
| EIM       | XBAR_DIV6_CLK                                  | XBAR_DIV6_CLK                                  |
| ERM       |                                                |                                                |
| FCCU      |                                                |                                                |
| RCCU      | See Redundancy control and checker unit (RCCU) | See Redundancy control and checker unit (RCCU) |
| SBSW      |                                                |                                                |
| STCU2     |                                                |                                                |

## 23.7.1.1 ERM

The following figure shows the ERM clocking configuration.

MEM\_CLK connects to the memory clock of the connected module's memories (see the chapter "Error Reporting Module (ERM)" for memory clock details).

<!-- image -->

## 23.7.1.2 FCCU

<!-- image -->

## 23.7.1.3 Redundancy control and checker unit (RCCU)

In this chip, the RCCU performs lockstep checking for the following:

- Cortex-M7
- Cortex-A53
- Enhanced Direct Memory Access (eDMA3)

The RCCU uses the same clock sources as the modules for which it performs lockstep checking (see the section named after each listed module).

## 23.7.1.4 SBSW

<!-- image -->

## 23.7.1.5 STCU2

<!-- image -->

## 23.7.2 Communication modules

Figure 67 shows the REG\_INTF\_CLK and MODULE\_CLK connections, and Table 78 shows the REG\_INTF\_CLK and MODULE\_CLK signals used by these modules. Any module diagram that does not explicitly show a REG\_INTF\_CLK, uses the same source for REG\_INTF\_CLK as used by the MODULE\_CLK.

<!-- image -->

Table 78. Communication module clocking

| Module            | MODULE_CLK                                     | REG_INTF_CLK   |
|-------------------|------------------------------------------------|----------------|
| SerDes            | See SerDes                                     |                |
| Ethernet router   | See Ethernet router (PFE) clocking             |                |
| Ethernet (GMAC_0) | See Ethernet (GMAC_0)                          |                |
| SPI               | See Serial peripheral interface (SPI) clocking |                |
| FlexCAN           | See FlexCAN clocking                           |                |
| FlexRay           | See FlexRay communication controller clocking  |                |
| I 2 C             | See I 2 C clocking                             |                |
| LINFlexD          | See LINFlexD clocking                          |                |
| USB               | See Universal serial bus (USB) clocking        |                |

## 23.7.2.1 SerDes

The following figure and table show the SerDes\_n clocking configuration.

Clocking

<!-- image -->

## NOTE

If using SerDes\_n output clocks for Ethernet operation, you must configure one of the following inputs:

- PCIEn\_CLK\_N and PCIEn\_CLK\_P
- SERDES\_REF\_CLK

Table 79. Permissible clock sources for PCIe modes

| PCIe mode   | Permissible clock source                                                             |
|-------------|--------------------------------------------------------------------------------------|
| Gen1        | • External clock                                                                     |
| Gen2        | • Internal PLL                                                                       |
| Gen3        | Use PCIE n _CLK_N and PCIE n _CLK_P source only (due to tighter jitter requirements) |

## NOTE

When you configure SerDes\_n to use internal clocking, ground PCIEn\_CLK\_N and PCIEn\_CLK\_P to avoid noise on the SerDes\_n clock inputs.

## 23.7.2.2 Ethernet (GMAC\_0)

Figure 70 shows the overall GMAC\_0 Ethernet clocking.

<!-- image -->

## NOTE

You should not use FIRC\_CLK as the source for any GMAC\_0 clock signal.

## 23.7.2.2.1 Ethernet (GMAC\_0) RGMII configuration

Figure 71 shows the GMAC\_0 RGMII Ethernet clocking, and Table 80 shows the SIUL2 clock signal configuration for RGMII.

Clocking

<!-- image -->

Table 80. GMAC\_0 RGMII clock configuration

|                   |                     |          | SIUL2   | SIUL2         | SIUL2         | SIUL2         | SIUL2   | SIUL2        |
|-------------------|---------------------|----------|---------|---------------|---------------|---------------|---------|--------------|
| Destination clock | Source clock        | I/O Port | MSCR a  | MSCR a fields | MSCR a fields | MSCR a fields | IMCR b  | IMCR b [SSS] |
|                   |                     |          |         | OBE           | IBE           | SSS           |         |              |
| GMAC0_TS_CLK 1    | GMAC0_TS_CLK_I      | PF_01    | 81      | 0             | 1             | X             | 27      | 010b         |
| GMAC0_TS_CLK      | PERIPH_PLL_PHI4_CLK | -        | -       | -             | -             | -             | -       | -            |
| GMAC0_TX_CLK_O    | GMAC0_TX_CLK        | PE_02    | 66      | 1             | 0             | 001b          | 26      | X            |
| GMAC0_TX_CLK      | PERIPH_PLL_PHI5_CLK | -        | -       | -             | -             | -             | -       | -            |
| GMAC0_RX_CLK      | GMAC0_RX_CLK_I      | PE_08    | 72      | 0             | 1             | X             | 17      | 010b         |

1. See figure GMAC\_0 clocking for more details on GMAC0\_TS\_CLK

## 23.7.2.2.2 Ethernet (GMAC\_0) RMII configuration

Figure 72 shows the GMAC\_0 RMII Ethernet clocking using and external reference, and Table 81 shows the SIUL2 clock signal configuration for RMII.

Clocking

<!-- image -->

Table 81. GMAC\_0 RMII clock configuration

|                    |                      |          | SIUL2   | SIUL2         | SIUL2         | SIUL2         | SIUL2   | SIUL2        |
|--------------------|----------------------|----------|---------|---------------|---------------|---------------|---------|--------------|
| Destination clock  | Source clock         | I/O Port | MSCR a  | MSCR a fields | MSCR a fields | MSCR a fields | IMCR b  | IMCR b [SSS] |
|                    |                      |          |         | OBE           | IBE           | SSS           |         |              |
| GMAC0_TS_CLK 1     | GMAC0_TS_CLK_I       | PF_01    | 81      | 0             | 1             | X             | 27      | 010b         |
| GMAC0_TS_CLK       | PERIPH_PLL_PHI4_CLK  | -        | -       | -             | -             | -             | -       | -            |
| GMAC0_RMII_REF_CLK | GMAC0_RMII_REF_CLK_I | PE_07    | 71      | 0             | 1             | X             | 23      | 010b         |
| GMAC0_RX_CLK       | GMAC0_RMII_REF_CLK_I | PE_07    | 71      | 0             | 1             | X             | 23      | 010b         |
| GMAC0_TX_CLK_O     | GMAC0_TX_CLK         | PE_02    | 66      | 1             | 0             | 001b          | 26      | X            |

1. See figure GMAC\_0 clocking for more details on GMAC0\_TS\_CLK

## 23.7.2.2.3 Ethernet (GMAC\_0) MII configuration

Figure 73 shows the GMAC\_0 MII Ethernet clocking, and Table 82 shows the SIUL2 clock signal configuration for MII.

<!-- image -->

Table 82. GMAC\_0 MII clock configuration

|                   |                     |          | SIUL2   | SIUL2         | SIUL2         | SIUL2         | SIUL2   | SIUL2        |
|-------------------|---------------------|----------|---------|---------------|---------------|---------------|---------|--------------|
| Destination clock | Source clock        | I/O Port | MSCR a  | MSCR a fields | MSCR a fields | MSCR a fields | IMCR b  | IMCR b [SSS] |
|                   |                     |          |         | OBE           | IBE           | SSS           |         |              |
| GMAC0_TS_CLK 1    | GMAC0_TS_CLK_I      | PF_01    | 81      | 0             | 1             | X             | 27      | 010b         |
| GMAC0_TS_CLK      | PERIPH_PLL_PHI4_CLK | -        | -       | -             | -             | -             | -       | -            |
| GMAC0_TX_CLK      | GMAC0_TX_CLK_I      | PE_02    | 66      | 0             | 1             | X             | 26      | 010b         |
| GMAC0_RX_CLK      | GMAC0_RX_CLK_I      | PE_08    | 72      | 0             | 1             | X             | 17      | 010b         |

1. See figure GMAC\_0 clocking for more details on GMAC0\_TS\_CLK

## 23.7.2.2.4 Ethernet (GMAC\_0) SGMII configuration

Figure 74 shows the GMAC\_0 SGMII Ethernet clocking, and Table 83 shows the SIUL2 clock signal configuration for SGMII.

Clocking

<!-- image -->

Table 83. GMAC\_0 SGMII clock configuration

|                   |                          |          | SIUL2   | SIUL2         | SIUL2         | SIUL2         | SIUL2   | SIUL2        |
|-------------------|--------------------------|----------|---------|---------------|---------------|---------------|---------|--------------|
| Destination clock | Source clock             | I/O Port | MSCR a  | MSCR a fields | MSCR a fields | MSCR a fields | IMCR b  | IMCR b [SSS] |
|                   |                          |          |         | OBE           | IBE           | SSS           |         |              |
| GMAC0_TS_CLK 1    | GMAC0_TS_CLK_I           | PF_01    | 81      | 0             | 1             | X             | 27      | 010b         |
| GMAC0_TS_CLK      | PERIPH_PLL_PHI4_CLK      | -        | -       | -             | -             | -             | -       | -            |
| GMAC0_TX_CLK      | SERDES_0_XPCS_0_TX_ CLK  | -        | -       | -             | -             | -             | -       | -            |
| GMAC0_TX_CLK_O    | GMAC0_TX_CLK             | PE_02    | 66      | 1             | 0             | 001b          | 26      | X            |
| GMAC0_RX_CLK      | SERDES_0_XPCS_0_CDR _CLK | -        | -       | -             | -             | -             | -       | -            |

1. See figure GMAC\_0 clocking for more details on GMAC0\_TS\_CLK

## 23.7.2.3 Ethernet router (PFE) clocking

Figure 75 shows the PFE\_MAC\_n Ethernet router clocking overview (see Ethernet (GMAC\_0) for details on GMAC\_TS\_CLK generation).

Clocking

<!-- image -->

## NOTE

You should not use FIRC\_CLK as the source for any PFE\_MAC\_n clock signal.

Table 84. SerDes\_m to PFE\_MAC\_n clock signal relationship

| SerDes_ m clock signal     | PFE_MAC_ n destination   |
|----------------------------|--------------------------|
| SERDES_1_LANE_0_TX/CDR_CLK | PFE_MAC_0                |
| SERDES_1_LANE_1_TX/CDR_CLK | PFE_MAC_1                |
| SERDES_0_LANE_1_TX/CDR_CLK | PFE_MAC_2                |

Table 85. Clock selection at multiplexer

| Mode   | MC_CGM_2 mux clock select (RX_CLK)   | MC_CGM_2 mux clock select (TX_CLK)   |
|--------|--------------------------------------|--------------------------------------|
| MII    | PFE_MAC n _RX_CLK_I                  | PFE_MAC n _TX_CLK_I                  |
| RGMII  | PFE_MAC n _RX_CLK_I                  | PERIPH_PLL_PHI5_CLK                  |
| SGMII  | SERDES_ m _LANE_ k _CDR_CLK          | SERDES_ m _LANE_ k _TX_CLK           |
| RMII   | PFE_MAC n _RMII_REF_CLK_I            | PFE_MAC n _RMII_REF_CLK_I            |

## 23.7.2.3.1 PFE\_MAC\_0 clocking overview

<!-- image -->

## NOTE

Before switching clock source for PFE\_MAC\_0\_TX\_CLK, both mux clock inputs must be disabled (for example, PFE\_MAC\_0\_TX\_DIV\_CLK and SERDES\_1\_XPCS\_0\_TX\_CLK).

## 23.7.2.3.1.1 PFE\_MAC\_0 RGMII configuration

Figure 76 shows the PFE\_MAC\_0 RMII Ethernet clocking, and Table 86 shows the SIUL2 clock signal configuration for RMII.

<!-- image -->

Clocking

Table 86. PFE\_MAC\_0 RGMII clock configuration

|                   |                                           |                                           | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     |
|-------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|
| Destination clock | Source clock                              | I/O Port                                  | MSCR a                                    | MSCR a fields                             | MSCR a fields                             | MSCR a fields                             | IMCR b                                    | IMCR b [SSS]                              |
|                   |                                           |                                           |                                           | OBE                                       | IBE                                       | SSS                                       |                                           |                                           |
|                   | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration |
| PFE_MAC0_TX_CLK   | PERIPH_PLL_PHI5_CLK                       | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         |
| PFE_MAC0_TX_CLK_O |                                           | PH_10                                     | 122                                       | 1                                         | 0                                         | 001b                                      | -                                         | X                                         |
| PFE_MAC0_RX_CLK   | PFE_MAC0_RX_CLK_I                         | PH_04                                     | 116                                       | 0                                         | 1                                         | X                                         | 327                                       | 010b                                      |

## 23.7.2.3.1.2 PFE\_MAC\_0 RMII configuration

Figure 77 shows the PFE\_MAC\_0 RMII Ethernet clocking, and Table 87 shows the SIUL2 clock signal configuration for RMII. For RMII configuration, mux and divider of MC\_CGM\_2 must be programmed such that RX\_CLK, TX\_CLK, and RMII\_CLK for PFE\_MAC\_0 are the same.

<!-- image -->

Table 87. PFE\_MAC\_0 RMII clock configuration

<!-- image -->

|                   |                                          |                                          | SIUL2                                    | SIUL2                                    | SIUL2                                    | SIUL2                                    | SIUL2                                    | SIUL2                                    |
|-------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|
| Destination clock | Source clock                             | I/O Port                                 |                                          | MSCR a fields                            | MSCR a fields                            | MSCR a fields                            | IMCR b                                   | IMCR b [SSS]                             |
|                   |                                          |                                          |                                          | OBE                                      | IBE                                      | SSS                                      |                                          |                                          |
|                   | MSCR a                                   |                                          |                                          |                                          |                                          |                                          |                                          |                                          |
| GMAC_TS_CLK       | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration |

Table continues on the next page...

Table 87. PFE\_MAC\_0 RMII clock configuration (continued)

|                        |                          |          | SIUL2   | SIUL2         | SIUL2         | SIUL2         | SIUL2   | SIUL2        |
|------------------------|--------------------------|----------|---------|---------------|---------------|---------------|---------|--------------|
| Destination clock      | Source clock             | I/O Port | MSCR a  | MSCR a fields | MSCR a fields | MSCR a fields | IMCR b  | IMCR b [SSS] |
|                        |                          |          |         | OBE           | IBE           | SSS           |         |              |
| PFE_MAC0_TX_CLK_O      | PFE_MAC0_RMII_REF_C LK_I | PH_10    | 122     | 1             | 0             | 001b          | -       | X            |
| PFE_MAC0_RMII_REF_C LK | PFE_MAC0_RMII_REF_C LK_I | PH_03    | 7       | 0             | 1             | X             | 326     | 010b         |
| PFE_MAC0_TX_CLK        | PFE_MAC0_RMII_REF_C LK_I | PH_03    | 7       | 0             | 1             | X             | 326     | 010b         |
| PFE_MAC0_RX_CLK        | PFE_MAC0_RMII_REF_C LK_I | PH_03    | 7       | 0             | 1             | X             | 326     | 010b         |

## 23.7.2.3.1.3 PFE\_MAC\_0 MII configuration

Figure 78 shows the PFE\_MAC\_0 MII Ethernet clocking, and Table 88 shows the SIUL2 clock signal configuration for MII.

<!-- image -->

Table 88. PFE\_MAC\_0 MII clock configuration

<!-- image -->

|                   |                                         |                                         | SIUL2                                   | SIUL2                                   | SIUL2                                   | SIUL2                                   | SIUL2                                   | SIUL2                                   |
|-------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| Destination clock | Source clock                            | I/O Port                                | MSCR a                                  | MSCR a fields                           | MSCR a fields                           | MSCR a fields                           | IMCR b                                  | IMCR b [SSS]                            |
|                   |                                         |                                         |                                         | OBE                                     | IBE                                     | SSS                                     |                                         |                                         |
| GMAC_TS_CLK       | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration |
| PFE_MAC0_TX_CLK   | PFE_MAC0_TX_CLK_I                       | PH_10                                   | 122                                     | 0                                       | 1                                       | X                                       | 334                                     | 010b                                    |

Table continues on the next page...

Clocking

## Table 88. PFE\_MAC\_0 MII clock configuration (continued)

|                   |                   |          | SIUL2   | SIUL2         | SIUL2         | SIUL2         | SIUL2   | SIUL2        | SIUL2   |
|-------------------|-------------------|----------|---------|---------------|---------------|---------------|---------|--------------|---------|
| Destination clock | Source clock      | I/O Port | MSCR a  | MSCR a fields | MSCR a fields | MSCR a fields | IMCR b  | IMCR b [SSS] |         |
|                   |                   |          |         | OBE           | IBE           | SSS           |         |              |         |
| PFE_MAC0_RX_CLK   |                   |          |         |               |               |               |         |              |         |
|                   |                   |          |         |               |               | X             |         |              |         |
|                   | PFE_MAC0_RX_CLK_I |          | 116     |               | 1             |               | 327     |              |         |
|                   |                   | PH_04    |         | 0             |               |               |         |              |         |
|                   |                   |          |         |               |               |               |         | 010b         |         |

## 23.7.2.3.1.4 PFE\_MAC\_0 SGMII configuration

Figure 79 shows the PFE\_MAC\_0 SGMII Ethernet clocking, and Table 89 shows the SIUL2 clock signal configuration for SGMII.

<!-- image -->

Table 89. PFE\_MAC\_0 SGMII clock configuration

|                   |                                           |                                           | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     |
|-------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|
| Destination clock | Source clock                              | I/O Port                                  | MSCR a                                    | MSCR a fields                             | MSCR a fields                             | MSCR a fields                             | IMCR b                                    | IMCR b [SSS]                              |
|                   |                                           |                                           | MSCR a                                    | OBE                                       | IBE                                       | SSS                                       | IMCR b                                    |                                           |
| GMAC_TS_CLK       | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration |
| PFE_MAC0_TX_CLK   | SERDES_1_XPCS_0_TX_ CLK                   | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         |
| PFE_MAC0_RX_CLK   | SERDES_1_XPCS_0_CD R_CLK                  | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         |

## 23.7.2.3.2 PFE\_MAC\_1 clocking overview

<!-- image -->

## 23.7.2.3.2.1 PFE\_MAC\_1 RGMII configuration

Figure 80 shows the PFE\_MAC\_1 RGMII Ethernet clocking, and Table 90 shows the SIUL2 clock signal configuration for RGMII.

<!-- image -->

Table 90. PFE\_MAC\_1 RGMII clock configuration

|                   |                                           |                                           | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     |
|-------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|
| Destination clock | Source clock                              | I/O Port                                  | MSCR a                                    | MSCR a fields                             | MSCR a fields                             | MSCR a fields                             | IMCR b                                    | IMCR b [SSS]                              |
|                   |                                           |                                           |                                           | OBE                                       | IBE                                       | SSS                                       |                                           |                                           |
|                   | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration |
| PFE_MAC1_TX_CLK   | PERIPH_PLL_PHI5_CLK                       | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         |
| PFE_MAC1_TX_CLK_O |                                           | PE_02                                     | 66                                        | 1                                         | 0                                         | 010b                                      | -                                         | X                                         |
| PFE_MAC1_RX_CLK   | PFE_MAC1_RX_CLK_I                         | PE_08                                     | 72                                        | 0                                         | 1                                         | X                                         | 347                                       | 010b                                      |

## 23.7.2.3.2.2 PFE\_MAC\_1 RMII configuration

Figure 81 shows the PFE\_MAC\_1 RMII Ethernet clocking, and Table 91 shows the SIUL2 clock signal configuration for RMII. For RMII configuration, mux and divider of MC\_CGM\_2 must be programmed such that RX\_CLK, TX\_CLK, and RMII\_CLK for PFE\_MAC\_1 are the same.

<!-- image -->

Table 91. PFE\_MAC\_1 RMII clock configuration

<!-- image -->

|                        |                                          |                                          | SIUL2                                    | SIUL2                                    | SIUL2                                    | SIUL2                                    | SIUL2                                    | SIUL2                                    |
|------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|
| Destination clock      | Source clock                             | I/O Port                                 | MSCR a                                   | MSCR a fields                            | MSCR a fields                            | MSCR a fields                            | IMCR b                                   | IMCR b [SSS]                             |
|                        |                                          |                                          |                                          | OBE                                      | IBE                                      | SSS                                      |                                          |                                          |
| GMAC_TS_CLK            | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration |
| PFE_MAC1_RMII_REF_CL K | PFE_MAC1_RMII_REF_CL K_I                 | PE_07                                    | 71                                       | 0                                        | 1                                        | X                                        | 326                                      | 010b                                     |

Table continues on the next page...

Table 91. PFE\_MAC\_1 RMII clock configuration (continued)

|                   |              |          | SIUL2   | SIUL2         | SIUL2         | SIUL2         | SIUL2   | SIUL2        |
|-------------------|--------------|----------|---------|---------------|---------------|---------------|---------|--------------|
| Destination clock | Source clock | I/O Port |         | MSCR a fields | MSCR a fields | MSCR a fields | IMCR b  | IMCR b [SSS] |
|                   |              |          |         | OBE           | IBE           | SSS           |         |              |
| PFE_MAC1_TX_CLK   |              |          |         |               |               |               |         |              |
| PFE_MAC1_RX_CLK   |              |          |         |               |               |               |         |              |

## 23.7.2.3.2.3 PFE\_MAC\_1 MII configuration

Figure 82 shows the PFE\_MAC\_1 MII Ethernet clocking, and Table 92 shows the SIUL2 clock signal configuration for PFE\_MAC1 MII.

<!-- image -->

Table 92. PFE\_MAC\_1 MII clock configuration

|                   |                                         |                                         | SIUL2                                   | SIUL2                                   | SIUL2                                   | SIUL2                                   | SIUL2                                   | SIUL2                                   |
|-------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| Destination clock | Source clock                            | I/O Port                                | MSCR a                                  | MSCR a fields                           | MSCR a fields                           | MSCR a fields                           | IMCR b                                  | IMCR b [SSS]                            |
|                   |                                         |                                         |                                         | OBE                                     | IBE                                     | SSS                                     |                                         |                                         |
| GMAC_TS_CLK       | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration |
| PFE_MAC1_TX_CLK   | PFE_MAC1_TX_CLK_I                       | PE_02                                   | 66                                      | 0                                       | 1                                       | X                                       | 354                                     | 010b                                    |

## 23.7.2.3.2.4 PFE\_MAC\_1 SGMII configuration

Figure 83 shows the PFE\_MAC\_1 SGMII Ethernet clocking, and Table 93 shows the SIUL2 clock signal configuration for PFE\_MAC\_1 SGMII.

Clocking

<!-- image -->

Table 93. PFE\_MAC\_1 SGMII clock configuration

|                   |                                           |                                           | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     |
|-------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|
| Destination clock | Source clock                              |                                           |                                           | MSCR a fields                             | MSCR a fields                             | MSCR a fields                             | IMCR b                                    | IMCR b [SSS]                              |
|                   |                                           |                                           |                                           | OBE                                       | IBE                                       | SSS                                       | IMCR b                                    |                                           |
| GMAC_TS_CLK       | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration |
| PFE_MAC1_TX_CLK   | SERDES_1_XPCS_1_TX_ CLK                   | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         |
| PFE_MAC1_RX_CLK   | SERDES_1_XPCS_1_CDR _CLK                  | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         |

## 23.7.2.3.3 PFE\_MAC\_2 clocking overview

<!-- image -->

## 23.7.2.3.3.1 PFE\_MAC\_2 RGMII configuration

Figure 85 shows the PFE\_MAC\_2 RGMII Ethernet clocking, and Table 94 shows the SIUL2 clock signal configuration for RGMII.

<!-- image -->

Table 94. PFE\_MAC\_2 RGMII clock configuration

|                   |                                           |                                           | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     |
|-------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|
| Destination clock | Source clock                              | I/O Port                                  | MSCR a                                    | MSCR a fields                             | MSCR a fields                             | MSCR a fields                             | IMCR b                                    | IMCR b [SSS]                              |
|                   |                                           |                                           |                                           | OBE                                       | IBE                                       | SSS                                       |                                           |                                           |
| GMAC_TS_CLK       | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration | See Ethernet (GMAC_0) RGMII configuration |
| PFE_MAC2_TX_CLK   | PERIPH_PLL_PHI5_CLK                       | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         |
| PFE_MAC2_TX_CLK_O |                                           | PH_10 122                                 |                                           | 1                                         | 0                                         | 010b                                      | -                                         | X                                         |
| PFE_MAC2_TX_CLK_O |                                           | PL_08                                     | 184                                       | 1                                         | 0                                         | 101b                                      | -                                         | X                                         |
| PFE_MAC2_RX_CLK   | PFE_MAC2_RX_CLK_I                         | PH_04                                     | 116                                       | 0                                         | 1                                         | X                                         | 367                                       | 011b                                      |
| PFE_MAC2_RX_CLK   | PFE_MAC2_RX_CLK_I                         | PE_00                                     | 64                                        | 0                                         | 1                                         | X                                         | 367                                       | 010b                                      |

## 23.7.2.3.3.2 PFE\_MAC\_2 RMII configuration

Figure 86 shows the PFE\_MAC\_2 RMII Ethernet clocking, and Table 95 shows the SIUL2 clock signal configuration for RMII. For RMII configuration, mux and divider of MC\_CGM\_2 must be programmed such that RX\_CLK, TX\_CLK, and RMII\_CLK for PFE\_MAC\_2 are the same.

<!-- image -->

Table 95. PFE\_MAC\_2 RMII clock configuration

<!-- image -->

|                   |                                          |                                          | SIUL2                                    | SIUL2                                    | SIUL2                                    | SIUL2                                    | SIUL2                                    | SIUL2                                    |
|-------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------|
| Destination clock | Source clock                             | I/O Port                                 |                                          | MSCR a fields                            | MSCR a fields                            | MSCR a fields                            | IMCR b                                   | IMCR b [SSS]                             |
|                   |                                          |                                          |                                          | OBE                                      | IBE                                      | SSS                                      |                                          |                                          |
| GMAC_TS_CLK       | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration | See Ethernet (GMAC_0) RMII configuration |

Table continues on the next page...

Clocking

Table 95. PFE\_MAC\_2 RMII clock configuration (continued)

|                        |                          |          | SIUL2   | SIUL2         | SIUL2         | SIUL2         | SIUL2   | SIUL2        |
|------------------------|--------------------------|----------|---------|---------------|---------------|---------------|---------|--------------|
| Destination clock      | Source clock             | I/O Port |         | MSCR a fields | MSCR a fields | MSCR a fields | IMCR b  | IMCR b [SSS] |
|                        |                          |          |         | OBE           | IBE           | SSS           |         |              |
| PFE_MAC2_RMII_REF_CL K | PFE_MAC2_RMII_REF_CL K_I | PH_03    | 115     | 0             | 1             | X             | 326     | 010b         |
| PFE_MAC2_TX_CLK        | PFE_MAC2_RMII_REF_CL K_I | PH_03    | 115     | 0             | 1             | X             | 326     | 010b         |
| PFE_MAC2_RX_CLK        | PFE_MAC2_RMII_REF_CL K_I | PH_03    | 115     | 0             | 1             | X             | 326     | 010b         |

## 23.7.2.3.3.3 PFE\_MAC\_2 MII configuration

Figure 87 shows the PFE\_MAC\_2 MII Ethernet clocking, and Table 96 shows the SIUL2 clock signal configuration for PFE\_MAC2 MII.

Figure 87. PFE\_MAC\_2 MII clocking

<!-- image -->

Table 96. PFE\_MAC\_2 MII clock configuration

|                   |                                         |                                         | SIUL2                                   | SIUL2                                   | SIUL2                                   | SIUL2                                   | SIUL2                                   | SIUL2                                   |
|-------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| Destination clock | Source clock                            | I/O Port                                | MSCR a                                  | MSCR a fields                           | MSCR a fields                           | MSCR a fields                           | IMCR b                                  | IMCR b [SSS]                            |
|                   |                                         |                                         |                                         | OBE                                     | IBE                                     | SSS                                     |                                         |                                         |
| GMAC_TS_CLK       | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration | See Ethernet (GMAC_0) MII configuration |
| PFE_MAC2_TX_CLK   | PFE_MAC2_TX_CLK_I                       | PH_10                                   | 122                                     | 0                                       | 1                                       | X                                       | 374                                     | 011b                                    |
| PFE_MAC2_TX_CLK   | PFE_MAC2_TX_CLK_I                       | PL_08                                   | 184                                     | 0                                       | 1                                       | X                                       | 374                                     | 010b                                    |

Clocking

## 23.7.2.3.3.4 PFE\_MAC\_2 SGMII configuration

Figure 88 shows the PFE\_MAC\_2 SGMII Ethernet clocking, and Table 97 shows the SIUL2 clock signal configuration for PFE\_MAC\_2 SGMII.

<!-- image -->

Table 97. PFE\_MAC\_2 SGMII clock configuration

|                   |                                           |                                           | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     | SIUL2                                     |
|-------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------------------|
| Destination clock | Source clock                              | I/O Port                                  |                                           | MSCR a fields                             | MSCR a fields                             | MSCR a fields                             | IMCR b                                    | IMCR b [SSS]                              |
|                   |                                           |                                           |                                           | OBE                                       | IBE                                       | SSS                                       | IMCR b                                    |                                           |
| GMAC_TS_CLK       | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration | See Ethernet (GMAC_0) SGMII configuration |
| PFE_MAC2_TX_CLK   | SERDES_0_XPCS_1_TX_ CLK                   | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         |
| PFE_MAC2_RX_CLK   | SERDES_0_XPCS_1_CDR _CLK                  | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         | -                                         |

## 23.7.2.4 LLCE subsystem clocking overview

Figure 89 shows the LLCE clocking, and Table 98 shows the SIUL2 clock signal configuration for LLCE LPSPIn.

Clocking

<!-- image -->

Table 98. SIUL2 options for LLCE\_LPSPIn I/O clocks

| LPSPI n     | SPI mode   | I/O Signal         | Port   | MSCR a   | MSCR fields   | MSCR fields   | MSCR fields   | IMCR b   | IMCR[SSS]   |
|-------------|------------|--------------------|--------|----------|---------------|---------------|---------------|----------|-------------|
| LPSPI n     |            |                    |        |          | OBE           | IBE           | SSS           |          |             |
| LPSPI0_S CK | Slave      | LLCE_LPSPI 0_SCK_I | PA_09  | 9        | 0             | 1             | X             | 288      | 010b        |
| LPSPI0_S CK | Maste r    | LLCE_LPSPI 0_SCK_O | PA_09  | 9        | 1             | 0             | 001b          | 288      | X           |
|             | Slave      | LLCE_LPSPI 1_SCK_I | PH_06  | 118      | 0             | 1             | X             | 296      | 011b        |
|             | Maste r    | LLCE_LPSPI 1_SCK_O | PH_06  | 118      | 1             | 0             | 010b          | 296      | X           |
|             | Slave      | LLCE_LPSPI 1_SCK_I | PL_13  | 189      | 0             | 1             | X             | 296      | 010b        |
|             | Maste r    | LLCE_LPSPI 1_SCK_O | PL_13  | 189      | 1             | 0             | 101b          | 296      | X           |

Table continues on the next page...

Table 98. SIUL2 options for LLCE\_LPSPIn I/O clocks (continued)

| LPSPI n     | SPI mode   | I/O Signal         | Port   | MSCR a   | MSCR fields   | MSCR fields   | MSCR fields   | IMCR b   | IMCR[SSS]   |
|-------------|------------|--------------------|--------|----------|---------------|---------------|---------------|----------|-------------|
| LPSPI n     | SPI mode   | I/O Signal         | Port   | MSCR a   | OBE           | IBE           | SSS           | IMCR b   | IMCR[SSS]   |
| LPSPI2_S CK | Slave      | LLCE_LPSPI 2_SCK_I | PB_11  | 27       | 0             | 1             | X             | 304      | 010b        |
| LPSPI2_S CK | Maste r    | LLCE_LPSPI 2_SCK_O | PB_11  | 27       | 1             | 0             | 100b          | 304      | X           |
| LPSPI3_S CK | Slave      | LLCE_LPSPI 3_SCK_I | PL_01  | 177      | 0             | 1             | X             | 312      | 010b        |
| LPSPI3_S CK | Maste r    | LLCE_LPSPI 3_SCK_O | PL_01  | 177      | 1             | 0             | 010b          | 312      | X           |

## 23.7.2.5 Serial peripheral interface (SPI) clocking

Figure 90. Serial peripheral interface (SPI) clocking

<!-- image -->

Table 99. SIUL2 options for SPIn\_SCK\_I/O clock

| SPI_ n signal   | SPI mode   | I/O signal   | Port   | MSCR a   | MSCR fields   | MSCR fields   | MSCR fields   | IMCR b   | IMCR[SSS]   |
|-----------------|------------|--------------|--------|----------|---------------|---------------|---------------|----------|-------------|
| SPI_ n signal   | SPI mode   | I/O signal   | Port   | MSCR a   | OBE           | IBE           | SSS           | IMCR b   | IMCR[SSS]   |
| SPI_0 SCK       | Slave      | SPI0_SCK_I   | PA_13  | 13       | 0             | 1             | X             | 469      | 010b        |
| SPI_0 SCK       | Master     | SPI0_SCK_O   | PA_13  | 13       | 1             | 0             | 001b          | 469      | X           |
| SPI_1 SCK       | Slave      | SPI1_SCK_I   | PA_08  | 8        | 0             | 1             | X             | 474      | 010b        |
| SPI_1 SCK       | Master     | SPI1_SCK_O   | PA_08  | 8        | 1             | 0             | 011b          | 474      | X           |

Table continues on the next page...

Clocking

Table 99. SIUL2 options for SPIn\_SCK\_I/O clock (continued)

| SPI_ n signal   | SPI mode   | I/O signal   | Port        | MSCR a   | MSCR fields   | MSCR fields   | MSCR fields   | IMCR b   | IMCR[SSS]   |
|-----------------|------------|--------------|-------------|----------|---------------|---------------|---------------|----------|-------------|
| SPI_ n signal   | SPI mode   | I/O signal   | Port        | MSCR a   | OBE           | IBE           | SSS           | IMCR b   | IMCR[SSS]   |
|                 | Slave      | SPI2_SCK_I   | PI_09       | 153      | 0             | 1             | X             |          | 011b        |
|                 | Master     | SPI2_SCK_O   | PI_09       | 153      | 1             | 0             | 010b          |          | X           |
|                 | Slave      | SPI2_SCK_I   | PI_08       | 184      | 0             | 1             | X             |          | 010b        |
|                 | Master     | SPI2_SCK_O   | PI_08       | 184      | 1             | 0             | 001b          |          | X           |
|                 | Slave      | SPI2_SCK_I   | PJ_12       | 156      | 0             | 1             | X             |          | 100b        |
|                 | Slave      | SPI3_SCK_I   | PJ_15       | 159      | 0             | 1             | X             |          | 011b        |
|                 | Master     | SPI3_SCK_O   | PJ_15       | 159      | 1             | 0             | 010b          |          | X           |
|                 | Slave      | SPI3_SCK_I   | PL_13       | 189      | 0             | 1             | X             |          | 010b        |
|                 | Master     | SPI3_SCK_O   | PL_13       | 189      | 1             | 0             | 010b          |          | X           |
|                 | Slave      | SPI3_SCK_I   | PK_02       | 162      | 0             | 1             | X             |          | 100b        |
|                 | Slave      | SPI4_SCK_I   | PC_09 PK_05 | 41       | 0             | 1             | X             |          | 010b        |
|                 | Master     | SPI4_SCK_O   | PC_09 PK_05 | 41       | 1             | 0             | 100b          |          | X           |
|                 | Slave      | SPI4_SCK_I   |             | 165      | 0             | 1             | X             |          | 011b        |
|                 | Master     | SPI4_SCK_O   |             | 165      | 1             | 0             | 010b          |          | X           |
|                 | Slave      | SPI4_SCK_I   | PK_06       | 162      | 0             | 1             | X             |          | 100b        |
|                 | Slave      | SPI5_SCK_I   | PA_09       | 9        | 0             | 1             | X             |          | 010b        |
|                 | Master     | SPI5_SCK_O   | PA_09       | 9        | 1             | 0             | 011b          |          | X           |
|                 | Slave      | SPI5_SCK_I   | PK_15       | 175      | 0             | 1             | X             |          | 100b        |
|                 | Master     | SPI5_SCK_O   | PK_15       | 175      | 1             | 0             | 100b          |          | X           |
|                 | Slave      | SPI5_SCK_I   | PK_12       | 172      | 0             | 1             | X             |          | 011b        |

Clocking

## 23.7.2.6 FlexCAN clocking

<!-- image -->

## 23.7.2.7 FlexRay communication controller clocking

<!-- image -->

## 23.7.2.8 I 2 C clocking

Figure 93 shows I 2 C\_n clocking and Figure 94 shows the I 2 C SIUL2 configuration.

<!-- image -->

Clocking

<!-- image -->

Table 100. SIUL2 options for I2Cn\_SCL\_I/O clock

| I 2 C_ n signal   | I 2 C mode   | I/O signal   | Port   |     | MSCR fields   | MSCR fields   | MSCR fields   | IMCR b   | IMCR[SSS]   |
|-------------------|--------------|--------------|--------|-----|---------------|---------------|---------------|----------|-------------|
| I 2 C_ n signal   | I 2 C mode   | I/O signal   | Port   |     | OBE           | IBE           | SSS           | IMCR b   | IMCR[SSS]   |
|                   | Slave        | I2C0_SCL_I   | PB_01  | 17  | 0             | 1             | X             | 54       | 010b        |
|                   | Master       | I2C0_SCL_O   | PB_01  | 17  | 1             | 0             | 001b          | 54       | X           |
|                   | Slave        | I2C0_SCL_I   | PC_00  | 32  | 0             | 1             | X             | 54       | 011b        |
|                   | Master       | I2C0_SCL_O   | PC_00  | 32  | 1             | 0             | 001b          | 54       | X           |
|                   | Slave        | I2C0_SCL_I   | PD_07  | 55  | 0             | 1             | X             | 54       | 100b        |
|                   | Master       | I2C0_SCL_O   | PD_07  | 55  | 1             | 0             | 011b          | 54       | X           |
|                   | Slave        | I2C0_SCL_I   | PJ_00  | 144 | 0             | 1             | X             | 54       | 101b        |
|                   | Master       | I2C0_SCL_O   | PJ_00  | 144 | 1             | 0             | 011b          | 54       | X           |
|                   | Slave        | I2C0_SCL_I   | PJ_00  | 15  | 0             | 1             | X             | 54       | 110b        |
|                   | Master       | I2C0_SCL_O   | PJ_00  | 15  | 1             | 0             | 011b          | 54       | X           |
|                   | Slave        | I2C1_SCL_I   | PB_03  | 19  | 0             | 1             | X             | 205      | 010b        |
|                   | Master       | I2C1_SCL_O   | PB_03  | 19  | 1             | 0             | 001b          | 205      | X           |
|                   | Slave        | I2C1_SCL_I   | PD_01  |     | 0             | 1             | X             | 205      | 011b        |
|                   | Master       | I2C1_SCL_O   | PD_01  |     | 1             | 0             | 001b          | 205      | X           |
|                   | Slave        | I2C1_SCL_I   | PH_02  | 114 | 0             | 1             | X             | 205      | 100b        |
|                   | Master       | I2C1_SCL_O   | PH_02  | 114 | 1             | 0             | 100b          | 205      | X           |
|                   | Slave        | I2C1_SCL_I   | PK_03  | 163 | 0             | 1             | X             | 205      | 101b        |
|                   | Master       | I2C1_SCL_O   | PK_03  | 163 | 1             | 0             | 011b          | 205      | X           |
|                   | Slave        | I2C1_SCL_I   | PK_15  | 175 | 0             | 1             | X             | 205      | 110b        |
|                   | Master       | I2C1_SCL_O   | PK_15  | 175 | 1             | 0             | 101b          | 205      | X           |

Table continues on the next page...

Table 100. SIUL2 options for I2Cn\_SCL\_I/O clock (continued)

| I 2 C_ n signal   | I 2 C mode   | I/O signal   | Port   |     | MSCR fields   | MSCR fields   | MSCR fields   | IMCR b   | IMCR[SSS]   |
|-------------------|--------------|--------------|--------|-----|---------------|---------------|---------------|----------|-------------|
| I 2 C_ n signal   |              |              |        |     | OBE           | IBE           | SSS           |          |             |
|                   | Slave        | I2C2_SCL_I   | PB_05  | 21  | 0             | 1             | X             | 207      | 010b        |
|                   | Master       | I2C2_SCL_O   | PB_05  | 21  | 1             | 0             | 001b          | 207      | X           |
|                   | Slave        | I2C2_SCL_I   | PD_00  | 48  | 0             | 1             | X             | 207      | 011b        |
|                   | Master       | I2C2_SCL_O   | PD_00  | 48  | 1             | 0             | 011b          | 207      | X           |
|                   | Slave        | I2C2_SCL_I   | PH_08  | 120 | 0             | 1             | X             | 207      | 100b        |
|                   | Master       | I2C2_SCL_O   | PH_08  | 120 | 1             | 0             | 001b          | 207      | X           |
|                   | Slave        | I2C3_SCL_I   | PB_07  | 23  | 0             | 1             | X             | 209      | 010b        |
|                   | Master       | I2C3_SCL_O   | PB_07  | 23  | 1             | 0             | 001b          | 209      | X           |
|                   | Slave        | I2C3_SCL_I   | PB_14  | 30  | 0             | 1             | X             | 209      | 011b        |
|                   | Master       | I2C3_SCL_O   | PB_14  | 30  | 1             | 0             | 100b          | 209      | X           |
|                   | Slave        | I2C3_SCL_I   | PD_03  | 51  | 0             | 1             | X             | 209      | 100b        |
|                   | Master       | I2C3_SCL_O   | PD_03  | 51  | 1             | 0             | 011b          | 209      | X           |
|                   | Slave        | I2C3_SCL_I   | PE_15  | 79  | 0             | 1             | X             | 209      | 101b        |
|                   | Master       | I2C3_SCL_O   | PE_15  | 79  | 1             | 0             | 011b          | 209      | X           |
|                   | Slave        | I2C4_SCL_I   | PB_01  | 17  | 0             | 1             | X             | 211      | 010b        |
|                   | Master       | I2C4_SCL_O   | PB_01  | 17  | 1             | 0             | 100b          | 211      | X           |
|                   | Slave        | I2C4_SCL_I   | PC_02  | 34  | 0             | 1             | X             | 211      | 011b        |
|                   | Master       | I2C4_SCL_O   | PC_02  | 34  | 1             | 0             | 010b          | 211      | X           |

## 23.7.2.9 LINFlexD clocking

<!-- image -->

Clocking

## 23.7.2.10 Universal serial bus (USB) clocking

<!-- image -->

## 23.7.3 Timer modules

Figure 96 shows the REG\_INTF\_CLK and MODULE\_CLK connections, and Table 101 shows the REG\_INTF\_CLK and MODULE\_CLK signals used by these modules. Any module diagram that does not explicitly show a REG\_INTF\_CLK, uses the same source for REG\_INTF\_CLK as used by the MODULE\_CLK.

<!-- image -->

Table 101. Timer module clocking

| Module   | MODULE_CLK       | REG_INTF_CLK   |
|----------|------------------|----------------|
| FTM      | See FTM clocking |                |
| PIT      | XBAR_DIV3_CLK    |                |
| RTC      | See RTC clocking |                |
| STM      | XBAR_DIV3_CLK    |                |
| SWT      | See SWT clocking |                |

SSS]

## 23.7.3.1 FTM clocking

<!-- image -->

## NOTE

Output mux and output buffer in solid lined red box does not apply to port PJ\_08.

Table 102. SIUL2 options for FTMn\_EXT\_CLK clock

| FTM n _EXT_CLK signal   | FTM_ n _SC[CLKS]   | I/O Signal   | Port   | MSCR a   | MSCR fields   | MSCR fields   | IMCR b   | IMCR[SSS]   |
|-------------------------|--------------------|--------------|--------|----------|---------------|---------------|----------|-------------|
| FTM n _EXT_CLK signal   | FTM_ n _SC[CLKS]   | I/O Signal   | Port   | MSCR a   | OBE           | IBE           | IMCR b   | IMCR[SSS]   |
| FTM0_EXT_CLK            | 11b                | FTM0_EXT_CLK | PA_13  | 13       | 0             | 1             | 661      | 010b        |
| FTM0_EXT_CLK            | !(11b)             | FTM0_EXT_CLK | PA_13  | 13       | X             | X             | 661      | X           |
| FTM0_EXT_CLK            | 11b                | FTM0_EXT_CLK | PH_04  | 116      | 0             | 1             | 661      | 010b        |
| FTM0_EXT_CLK            | !(11b)             | FTM0_EXT_CLK | PH_04  | 116      | X             | X             | 661      | X           |
| FTM0_EXT_CLK            | 11b                | FTM0_EXT_CLK | PJ_08  | -        | -             | -             | 661      | 100b        |

Table continues on the next page...

Table 102. SIUL2 options for FTMn\_EXT\_CLK clock (continued)

| FTM n _EXT_CLK signal   | FTM_ n _SC[CLKS]   | I/O Signal   | Port   | MSCR a   | MSCR fields   | MSCR fields   | IMCR b   | IMCR[SSS]   |
|-------------------------|--------------------|--------------|--------|----------|---------------|---------------|----------|-------------|
|                         |                    |              |        |          | OBE           | IBE           |          |             |
|                         | !(11b)             |              |        |          |               |               |          | X           |
| FTM1_EXT_CLK            | 11b                | FTM1_EXT_CLK | PB_11  | 27       | 0             | 1             | 671      | 010b        |
| FTM1_EXT_CLK            | !(11b)             | FTM1_EXT_CLK | PB_11  | 27       | X             | X             | 671      | X           |
| FTM1_EXT_CLK            | 11b                | FTM1_EXT_CLK | PD_15  | 63       | 0             | 1             | 671      | 011b        |
| FTM1_EXT_CLK            | !(11b)             | FTM1_EXT_CLK | PD_15  | 63       | X             | X             | 671      | X           |

## 23.7.3.2 RTC clocking

Figure 98 shows the RTC clock configuration and Figure 99 shows the SIUL2 port configuration for the external RTC clock.

<!-- image -->

Clocking

Table 103. SIUL2 options for RTC\_EXT\_CLK

| RTC_RTCC[CLKSEL]   | Port   | MSCR a   | MSCR fields   | MSCR fields   | IMCR b   | IMCR[SSS]   |
|--------------------|--------|----------|---------------|---------------|----------|-------------|
| RTC_RTCC[CLKSEL]   | Port   | MSCR a   | OBE           | IBE           | IMCR b   | IMCR[SSS]   |
| 11b                | PJ_11  | 155      | 0             | 1             | 979      | 010b        |
| !(11b)             | PJ_11  | 155      | X             | X             | 979      | X           |

## NOTE

When in Standby mode, SIRC\_CLK is the only available clock. RTC can only use SIRC\_CLK or FIRC\_CLK as clock sources if you want to preserve RTC contents across functional resets. The chip reconfigures the RTC\_EXT\_CLK pin multiplexing on reset.

## 23.7.3.3 SWT clocking

<!-- image -->

## 23.7.4 Generic modules

Figure 101 shows the REG\_INTF\_CLK and MODULE\_CLK connections, and Table 104 shows the REG\_INTF\_CLK and MODULE\_CLK signals used by these modules. Any module diagram that does not explicitly show a REG\_INTF\_CLK, uses the same source for REG\_INTF\_CLK as used by the MODULE\_CLK.

<!-- image -->

<!-- image -->

Table 104. Generic module clocking

| Module      | MODULE_CLK         | REG_INTF_CLK   |
|-------------|--------------------|----------------|
| WKPU        | XBAR_DIV6_CLK      |                |
| SRC         | XBAR_DIV6_CLK      |                |
| SRC_TOP     | XBAR_DIV6_CLK      |                |
| SIUL2_[0:1] | See SIUL2 clocking |                |
| TMU         | XBAR_DIV3_CLK      |                |

## 23.7.4.1 SIUL2 clocking

<!-- image -->

## 23.7.5 Analog modules

Figure 103 shows the REG\_INTF\_CLK and MODULE\_CLK connections, and Table 105 shows the REG\_INTF\_CLK and MODULE\_CLK signals used by these modules. Any module diagram that does not explicitly show a REG\_INTF\_CLK, uses the same source for REG\_INTF\_CLK as used by the MODULE\_CLK.

<!-- image -->

Table 105. Analog module clocking

| Module   | MODULE_CLK           | REG_INTF_CLK   |
|----------|----------------------|----------------|
| CTU      | See CTU clocking     |                |
| SAR_ADC  | See SAR_ADC clocking |                |

## 23.7.5.1 CTU clocking

<!-- image -->

## 23.7.5.2 SAR\_ADC clocking

<!-- image -->

## 23.7.6 Debug modules

Please see the debug chapter for details.

## 23.7.6.1 Debug trace unit clocking

The following diagram shows an overview of Debug trace clocking in the Accelerator subsystem.

<!-- image -->

## 23.7.7 Memory-controller modules

Figure 107 shows the REG\_INTF\_CLK and MODULE\_CLK connections, and Table 106 shows the REG\_INTF\_CLK and MODULE\_CLK signals used by these modules. Any module diagram that does not explicitly show a REG\_INTF\_CLK, uses the same source for REG\_INTF\_CLK as used by the MODULE\_CLK.

<!-- image -->

Table 106. Memory-controller module clocking

| Module                               | MODULE_CLK                                        | REG_INTF_CLK   |
|--------------------------------------|---------------------------------------------------|----------------|
| DDR                                  | See DDR controller clocking                       |                |
| OS task-aware cache controller (OTC) | See OS task-aware cache controller (OTC) clocking |                |
| SRAM controller                      | See SRAM controller clocking                      |                |
| uSDHC                                | See uSDHC clocking                                |                |

## 23.7.7.1 DDR controller clocking

<!-- image -->

Clocking

## 23.7.7.2 OS task-aware cache controller (OTC) clocking

Figure 109. OS task-aware cache controller (OTC) clocking

<!-- image -->

## 23.7.7.3 SRAM controller clocking

<!-- image -->

## 23.7.7.4 uSDHC clocking

<!-- image -->

## 23.7.8 Clocking modules

Figure 112 shows the REG\_INTF\_CLK and MODULE\_CLK connections, and Table 107 shows the REG\_INTF\_CLK and MODULE\_CLK signals used by these modules. Any module diagram that does not explicitly show a REG\_INTF\_CLK, uses the same source for REG\_INTF\_CLK as used by the MODULE\_CLK.

<!-- image -->

Table 107. Clocking module clocking

| Module   | MODULE_CLK                                                                         | REG_INTF_CLK                                                                       |
|----------|------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|
| CMU      | XBAR_DIV6_CLK (See Clock input sources for reference and monitored clock details.) | XBAR_DIV6_CLK (See Clock input sources for reference and monitored clock details.) |
| DFS      | XBAR_DIV6_CLK                                                                      | XBAR_DIV6_CLK                                                                      |
| FIRC     | See FIRC for details.                                                              | See FIRC for details.                                                              |
| MC_CGM   | XBAR_DIV6_CLK                                                                      | XBAR_DIV6_CLK                                                                      |
| PLLDIG   | XBAR_DIV6_CLK                                                                      | XBAR_DIV6_CLK                                                                      |
| SIRC     | See SIRC for details.                                                              | See SIRC for details.                                                              |
| FXOSC    | XBAR_DIV6_CLK (see FXOSC for details)                                              | XBAR_DIV6_CLK (see FXOSC for details)                                              |

## 23.7.9 Reset modules

Figure 113 shows the REG\_INTF\_CLK and MODULE\_CLK connections, and Table 108 shows the REG\_INTF\_CLK and MODULE\_CLK signals used by these modules. Any module diagram that does not explicitly show a REG\_INTF\_CLK, uses the same source for REG\_INTF\_CLK as used by the MODULE\_CLK.

<!-- image -->

Table 108. Reset module clocking

| Module   | MODULE_CLK       | REG_INTF_CLK   |
|----------|------------------|----------------|
| MC_RGM   | FIRC_CLK         |                |
| RDC      | See RDC clocking |                |

## 23.7.9.1 RDC clocking

<!-- image -->

## 23.7.10 Power-modes modules

Figure 115 shows the REG\_INTF\_CLK and MODULE\_CLK connections, and Table 109 shows the REG\_INTF\_CLK and MODULE\_CLK signals used by these modules. Any module diagram that does not explicitly show a REG\_INTF\_CLK, uses the same source for REG\_INTF\_CLK as used by the MODULE\_CLK.

<!-- image -->

Table 109. Power module clocking

| Module   | MODULE_CLK       | REG_INTF_CLK   |
|----------|------------------|----------------|
| MC_ME    | XBAR_DIV6_CLK    |                |
| PMC      | See PMC clocking |                |
| MC_PCU   | SIRC_CLK         | -              |

## 23.7.10.1 PMC clocking

<!-- image -->

## 23.7.11 Core platform modules

Figure 117 shows the REG\_INTF\_CLK and MODULE\_CLK connections, and Table 110 shows the REG\_INTF\_CLK and MODULE\_CLK signals used by these modules. Any module diagram that does not explicitly show a REG\_INTF\_CLK, uses the same source for REG\_INTF\_CLK as used by the MODULE\_CLK.

<!-- image -->

Table 110. Core platform module clocking

| Module                                    | MODULE_CLK                                                          | REG_INTF_CLK                                                        |
|-------------------------------------------|---------------------------------------------------------------------|---------------------------------------------------------------------|
| Cortex-A53 cluster                        | See Cortex-A53 cluster clocking                                     |                                                                     |
| Cortex-M7                                 | See Cortex-M7 clocking                                              |                                                                     |
| DMAMUX                                    | XBAR_DIV3_CLK                                                       |                                                                     |
| eDMA                                      | See eDMA clocking                                                   |                                                                     |
| Arm generic interrupt controller (GIC500) | See Arm generic interrupt controller (GIC500) clocking for details. | See Arm generic interrupt controller (GIC500) clocking for details. |

Table continues on the next page...

Table 110. Core platform module clocking (continued)

| Module   | MODULE_CLK    | REG_INTF_CLK   |
|----------|---------------|----------------|
| MSCM     | XBAR_DIV3_CLK |                |
| SEMA42   | XBAR_DIV3_CLK |                |
| XRDC_0   | XBAR_DIV6_CLK |                |
| XRDC_1   | XBAR_DIV6_CLK |                |

## 23.7.11.1 Cortex-A53 cluster clocking

<!-- image -->

## NOTE

Generic timer uses FXOSC\_CLK.

## 23.7.11.2 Cortex-M7 clocking

<!-- image -->

## 23.7.11.3 eDMA clocking

<!-- image -->

## 23.7.11.4 Arm generic interrupt controller (GIC500) clocking

<!-- image -->

## 23.8 Clock monitoring

## 23.8.1 Introduction

For all safety critical clocks, the chip must detect a missing clock or incorrect frequency. The use of CMUs achieve this result. The reference clock used depends on the CMU instance (either FIRC\_CLK or FXOSC\_CLK). For detailed information on CMUs, see the "Clock monitor unit (CMU)" chapter.

## NOTE

If the FIRC is not operating within operating parameters, recovery must be done with a POR. The methods used to trigger the POR are as follows:

- The software executing on the master safety core detects the FIRC that is not operating correctly (based on the CMU\_FM metering FIRC\_CLK with FXOSC\_CLK as reference clock). Then it sends a POR command to the external PMIC via SPI (assuming that the software is able to issue the reset).
- If the software stops functioning correctly because of FIRC failure, or if it stops PMIC servicing, the PMIC watchdog timer expires (within the FTTI) and a POR asserts.

## NOTE

Configure peripheral clocks before enabling peripherals. To verify that the peripheral clocks are operating within the expected parameters, check CMUs corresponding to the peripheral clocks. If a CMU shows an incorrect frequency, despite correct configuration, software should issue a destructive reset to correct the problem.

## 23.8.2 Clock input sources

The table below shows the clocks monitored by each CMU. These signals are connected internally on the chip, but are not accessible via pins on the boundary of the chip. The second column of the table shows the address offset for the corresponding CMU instance.

## NOTE

All "CMU instances" shown in parenthesis are for future use and their associated register space is reserved.

Table 111. Clock input sources

| CMU instance   | Address offset   | Reference clock   | Monitored clock   | Error response                                |
|----------------|------------------|-------------------|-------------------|-----------------------------------------------|
| CMU_FC_0       | 0000h            | FIRC_CLK          | FXOSC_CLK         | FXOSC_FAIL (MC_RGM destructive reset)         |
| CMU_FM_1       | 0020h            | FXOSC_CLK         | FIRC_CLK          | -                                             |
| CMU_FM_2       | 0040h            | FXOSC_CLK         | SIRC_CLK          | -                                             |
| CMU_FM_3       | 0060h            | FXOSC_CLK         | FTM0_EXT_CLK      | -                                             |
| CMU_FM_4       | 0080h            | FXOSC_CLK         | FTM1_EXT_CLK      | -                                             |
| CMU_FC_5       | 00A0h            | FIRC_CLK          | XBAR_DIV3_CLK     | XBAR_DIV3_CLK_FAIL (MC_RGM destructive reset) |
| CMU_FC_6       | 00C0h            | FIRC_CLK          | XBAR_CLK (M7_0)   | CMU_REPORT_0 (FCCU NCF)                       |
| CMU_FC_7       | 00E0h            | FXOSC_CLK         | XBAR_DIV3_CLK     | CMU_REPORT_0 (FCCU NCF)                       |
| CMU_FC_8       | 0100h            | FIRC_CLK          | XBAR_CLK (M7_1)   | CMU_REPORT_0 (FCCU NCF)                       |
| CMU_FC_9       | 0120h            | FIRC_CLK          | XBAR_CLK (M7_2)   | CMU_REPORT_0 (FCCU NCF)                       |
| CMU_FC_10      | 0140h            | FIRC_CLK          | PER_CLK           | CMU_REPORT_0 (FCCU NCF)                       |
| CMU_FC_11      | 0160h            | FXOSC_CLK         | SERDES_REF_CLK    | CMU_REPORT_0 (FCCU NCF)                       |

Table continues on the next page...

Table 111. Clock input sources (continued)

| CMU instance   | Address offset   | Reference clock   | Monitored clock          | Error response          |
|----------------|------------------|-------------------|--------------------------|-------------------------|
| CMU_FC_12      | 0180h            | FXOSC_CLK         | FLEXRAY_PE_CLK           | CMU_REPORT_0 (FCCU NCF) |
| CMU_FC_13      | 01A0h            | FXOSC_CLK         | CAN_PE_CLK               | CMU_REPORT_0 (FCCU NCF) |
| CMU_FC_14      | 01C0h            | FXOSC_CLK         | GMAC0_TX_CLK             | CMU_REPORT_0 (FCCU NCF) |
| CMU_FC_15      | 01E0h            | FXOSC_CLK         | GMAC0_TS_CLK             | CMU_REPORT_0 (FCCU NCF) |
| CMU_FC_16      | 0200h            | FXOSC_CLK         | LINFLEXD_CLK             | CMU_REPORT_0 (FCCU NCF) |
| CMU_FC_17      | 0220h            | FXOSC_CLK         | QSPI_1X_CLK              | CMU_REPORT_0 (FCCU NCF) |
| CMU_FC_18      | 0240h            | FXOSC_CLK         | USDHC_CLK                | CMU_REPORT_0 (FCCU NCF) |
| (19)           | 0260h            | Reserved          | Reserved                 | Reserved                |
| CMU_FC_20      | 0280h            | FIRC_CLK          | DDR_CLK                  | CMU_REPORT_0 (FCCU NCF) |
| CMU_FC_21      | 02A0h            | FXOSC_CLK         | GMAC0_RX_CLK             | CMU_REPORT_0 (FCCU NCF) |
| CMU_FC_22      | 02C0h            | FXOSC_CLK         | SPI_CLK                  | CMU_REPORT_0 (FCCU NCF) |
| (23)           | 02E0h            | Reserved          | Reserved                 | Reserved                |
| (24)           | 0300h            | Reserved          | Reserved                 | Reserved                |
| (25)           | 0320h            | Reserved          | Reserved                 | Reserved                |
| (26)           | 0340h            | Reserved          | Reserved                 | Reserved                |
| CMU_FC_27      | 0360h            | FXOSC_CLK         | A53_CORE_CLK (cluster 0) | CMU_REPORT_1 (FCCU NCF) |
| CMU_FC_28      | 0380h            | FIRC_CLK          | A53_CORE_CLK (cluster 1) | CMU_REPORT_1 (FCCU NCF) |
| (29)           | 03A0h            | Reserved          | Reserved                 | Reserved                |
| (30)           | 03C0h            | Reserved          | Reserved                 | Reserved                |
| (31)           | 03E0h            | Reserved          | Reserved                 | Reserved                |
| (32)           | 0400h            | Reserved          | Reserved                 | Reserved                |
| (33)           | 0420h            | Reserved          | Reserved                 | Reserved                |
| (34)           | 0440h            | Reserved          | Reserved                 | Reserved                |
| (35)           | 0460h            | Reserved          | Reserved                 | Reserved                |
| (36)           | 0480h            | Reserved          | Reserved                 | Reserved                |
| (37)           | 04A0h            | Reserved          | Reserved                 | Reserved                |
| (38)           | 04C0h            | Reserved          | Reserved                 | Reserved                |
| CMU_FC_39      | 04E0h            | FXOSC_CLK         | PFE_SYS_CLK              | CMU_REPORT_3 (FCCU NCF) |
| (40)           | 0500h            | Reserved          | Reserved                 | Reserved                |
| (41)           | 0520h            | Reserved          | Reserved                 | Reserved                |
| (42)           | 0540h            | Reserved          | Reserved                 | Reserved                |
| (43)           | 0560h            | Reserved          | Reserved                 | Reserved                |

Table continues on the next page...

Clocking

Table 111. Clock input sources (continued)

| CMU instance   | Address offset   | Reference clock   | Monitored clock     | Error response          |
|----------------|------------------|-------------------|---------------------|-------------------------|
| (44)           | 0580h            | Reserved          | Reserved            | Reserved                |
| (45)           | 05A0h            | Reserved          | Reserved            | Reserved                |
| CMU_FC_46      | 05C0h            | FXOSC_CLK         | PFE_MAC0_TX_DIV_CLK | CMU_REPORT_3 (FCCU NCF) |
| CMU_FC_47      | 05E0h            | FXOSC_CLK         | PFE_MAC0_RX_CLK     | CMU_REPORT_3 (FCCU NCF) |
| CMU_FC_48      | 0600h            | FXOSC_CLK         | PFE_MAC1_TX_CLK     | CMU_REPORT_3 (FCCU NCF) |
| CMU_FC_49      | 0620h            | FXOSC_CLK         | PFE_MAC1_RX_CLK     | CMU_REPORT_3 (FCCU NCF) |
| CMU_FC_50      | 0640h            | FXOSC_CLK         | PFE_MAC2_TX_CLK     | CMU_REPORT_3 (FCCU NCF) |
| CMU_FC_51      | 0660h            | FXOSC_CLK         | PFE_MAC2_RX_CLK     | CMU_REPORT_3 (FCCU NCF) |
| (52)           | 0680h            | Reserved          | Reserved            | Reserved                |
| (53)           | 06A0h            | Reserved          | Reserved            | Reserved                |
| (54)           | 06C0h            | Reserved          | Reserved            | Reserved                |

## 23.8.3 Enabling and disabling CMU\_FC\_0 and CMU\_FC\_5

CMU\_FC\_0 and CMU\_FC\_5 need to be enabled and running in order to properly detect loss of clock events.

- CMU\_FC\_0:
- You must enable CMU\_FC\_0 as soon as the FXOSC has been turned on and is stable.
- You must disable CMU\_FC\_0 just prior to turning off the FXOSC.
- CMU\_FC\_5:
- You must enable CMU\_FC\_5 as soon as the XBAR\_DIV3\_CLK has been configured, that is, after source configuration and selection.
- You must disable CMU\_FC\_5 just prior to reconfiguring the XBAR\_DIV3\_CLK, that is, prior to source reconfiguration or source selection change.

Clocking

## Chapter 24 Clock Generation Module (MC\_CGM)

## 24.1 Chip-specific MC\_CGM information

## 24.1.1 MC\_CGM instances

The following table shows the MC\_CGM instances on this chip and the clocks they generate.

Table 112. MC\_CGM instances

| Instance   | Generates clocks for   |
|------------|------------------------|
| MC_CGM_0   | System peripherals     |
| MC_CGM_1   | Cortex-A53 cores       |
| MC_CGM_2   | PFE                    |
| MC_CGM_5   | DDR peripheral         |

## 24.1.2 Clock source numbers

In this chapter, each numbered clock source represented as clk\_src\_n refers to the clock source with the same index number in the "MC\_CGM clock source mapping" table of the "Clock source mapping on MC\_CGM clock selectors" section.

## 24.1.3 Switch trigger status

If you select the pad clock as a source of the MC\_CGM hardware clock mux, the clock source becomes inactive during reset. After reset, the value of the MC\_CGM.MUX\_*\_CSS[SWTRG] is read as 5.

## 24.1.4 Programming PCFS registers

Table 113. Programming PCFS registers

|   Target frequency (MHz) |   Step duration (SDUR) |   Divider change initial value (INIT) |   Divider change rate (RATE) |   Divider end value (DIVE) |   Divider start value (DIVS) |
|--------------------------|------------------------|---------------------------------------|------------------------------|----------------------------|------------------------------|
|                     1300 |                    480 |                                  1215 |                           27 |                      81249 |                        28945 |
|                     1000 |                    480 |                                  1410 |                           47 |                      62499 |                        22855 |
|                      985 |                    480 |                                  1440 |                           48 |                      61562 |                        23320 |
|                      800 |                    480 |                                  1606 |                           73 |                      49999 |                        19469 |
|                      788 |                    480 |                                  1575 |                           75 |                      49249 |                        18325 |
|                      640 |                    480 |                                  1770 |                          118 |                      39999 |                        15160 |
|                      600 |                    480 |                                  1834 |                          131 |                      37499 |                        14755 |
|                      500 |                    480 |                                  2013 |                          183 |                      31249 |                        13078 |
|                      450 |                    480 |                                  2320 |                          232 |                      28124 |                        13760 |
|                      400 |                    480 |                                  2286 |                          254 |                      24999 |                        12430 |

## 24.2 Chip-specific MC\_CGM\_2 information

## 24.2.1 MC\_CGM feature configuration

MC\_CGM instances on this chip do not implement Divider Trigger Control Registers or Divider Trigger Registers. Disregard their references in the MC\_CGM\_2 register descriptions.

## 24.3 Introduction

The clock generation module (MC\_CGM) is used to set up the configurable clock domains used by various chip blocks as per the application needs. It includes the clock multiplexers that allow software to select the desired clock sources for these domains. This is managed by the MC\_CGM to ensure that the changing of the clock selection from one source to another occurs in a glitch-less fashion. In addition, the MC\_CGM includes the clock dividers that can be configured by software.

See following figure for the MC\_CGM block diagram:

<!-- image -->

## NOTE

The block diagram is generic and does not necessarily reflect any specific MC\_CGM implementation.

## 24.4 Features

MC\_CGM includes the following features:

- Implements software configurable clock multiplexers for selecting from various clock sources
- Provides hardware-controlled multiplexers that guarantee glitchless transition, while the software-controlled multiplexers need a software sequence to ensure such a transition
- Provides software configurable automatic PCFS on certain clocks to minimize the impact of a sudden power consumption change through a gentle ramp-down and -up of the clock frequency when switching clock sources
- Implements software configurable clock dividers

Clock Generation Module (MC\_CGM)

## 24.5 MC\_CGM\_0 register descriptions

MC\_CGM implements a set of clock multiplexers that share PCFS configuration registers. MC\_CGM registers have the following properties:

- All registers are 32-bit wide.
- Only 32-bit read and write accesses are supported.
- Read/write accesses of less than 32 bits do not terminate with an error, and hardware behavior is unpredictable.
- Writes to read-only register fields in writable registers are ignored and do not provide an error response.
- Writes to read-only registers are aborted with an error response.

## 24.5.1 MC\_CGM\_0 memory map

MC\_CGM\_0 base address: 4003\_0000h

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | PCFS Step Duration (PCFS_SDUR)                                  |                32 | RW       | 0000_0000h    |
| 88h      | PCFS Divider Change 12 Register (PCFS_DIVC12)                   |                32 | RW       | 0000_0000h    |
| 8Ch      | PCFS Divider End 12 Register (PCFS_DIVE12)                      |                32 | RW       | 0000_03E7h    |
| 90h      | PCFS Divider Start 12 Register (PCFS_DIVS12)                    |                32 | RW       | 0000_03E7h    |
| 300h     | Clock Mux 0 Select Control Register (MUX_0_CSC)                 |                32 | RW       | 0000_0000h    |
| 304h     | Clock Mux 0 Select Status Register (MUX_0_CSS)                  |                32 | R        | 0008_0000h    |
| 308h     | Clock Mux 0 Divider 0 Control Register (MUX_0_DC_0)             |                32 | RW       | 0000_0000h    |
| 30Ch     | Clock Mux 0 Divider 1 Control Register (MUX_0_DC_1)             |                32 | RW       | 8005_0000h    |
| 33Ch     | Clock Mux 0 Divider Update Status Register (MUX_0_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 340h     | Clock Mux 1 Select Control Register (MUX_1_CSC)                 |                32 | RW       | 0200_0000h    |
| 344h     | Clock Mux 1 Select Status Register (MUX_1_CSS)                  |                32 | R        | 0202_0000h    |
| 348h     | Clock Mux 1 Divider 0 Control Register (MUX_1_DC_0)             |                32 | RW       | 0000_0000h    |
| 37Ch     | Clock Mux 1 Divider Update Status Register (MUX_1_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 380h     | Clock Mux 2 Select Control Register (MUX_2_CSC)                 |                32 | RW       | 0200_0000h    |
| 384h     | Clock Mux 2 Select Status Register (MUX_2_CSS)                  |                32 | R        | 0202_0000h    |
| 388h     | Clock Mux 2 Divider 0 Control Register (MUX_2_DC_0)             |                32 | RW       | 0000_0000h    |
| 3BCh     | Clock Mux 2 Divider Update Status Register (MUX_2_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 3C0h     | Clock Mux 3 Select Control Register (MUX_3_CSC)                 |                32 | RW       | 0000_0000h    |
| 3C4h     | Clock Mux 3 Select Status Register (MUX_3_CSS)                  |                32 | R        | 0008_0000h    |
| 3C8h     | Clock Mux 3 Divider 0 Control Register (MUX_3_DC_0)             |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Clock Generation Module (MC\_CGM)

Table continued from the previous page...

| Offset   | Register                                                          |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------------------|-------------------|----------|---------------|
| 3FCh     | Clock Mux 3 Divider Update Status Register (MUX_3_DIV_UPD_STAT)   |                32 | R        | 0000_0000h    |
| 400h     | Clock Mux 4 Select Control Register (MUX_4_CSC)                   |                32 | RW       | 0000_0000h    |
| 404h     | Clock Mux 4 Select Status Register (MUX_4_CSS)                    |                32 | R        | 0008_0000h    |
| 408h     | Clock Mux 4 Divider 0 Control Register (MUX_4_DC_0)               |                32 | RW       | 0000_0000h    |
| 43Ch     | Clock Mux 4 Divider Update Status Register (MUX_4_DIV_UPD_STAT)   |                32 | R        | 0000_0000h    |
| 440h     | Clock Mux 5 Select Control Register (MUX_5_CSC)                   |                32 | RW       | 0000_0000h    |
| 444h     | Clock Mux 5 Select Status Register (MUX_5_CSS)                    |                32 | R        | 0008_0000h    |
| 448h     | Clock Mux 5 Divider 0 Control Register (MUX_5_DC_0)               |                32 | RW       | 0000_0000h    |
| 47Ch     | Clock Mux 5 Divider Update Status Register (MUX_5_DIV_UPD_STAT)   |                32 | R        | 0000_0000h    |
| 480h     | Clock Mux 6 Select Control Register (MUX_6_CSC)                   |                32 | RW       | 0000_0000h    |
| 484h     | Clock Mux 6 Select Status Register (MUX_6_CSS)                    |                32 | R        | 0008_0000h    |
| 488h     | Clock Mux 6 Divider 0 Control Register (MUX_6_DC_0)               |                32 | RW       | 0000_0000h    |
| 4BCh     | Clock Mux 6 Divider Update Status Register (MUX_6_DIV_UPD_STAT)   |                32 | R        | 0000_0000h    |
| 4C0h     | Clock Mux 7 Select Control Register (MUX_7_CSC)                   |                32 | RW       | 0000_0000h    |
| 4C4h     | Clock Mux 7 Select Status Register (MUX_7_CSS)                    |                32 | R        | 0008_0000h    |
| 500h     | Clock Mux 8 Select Control Register (MUX_8_CSC)                   |                32 | RW       | 0000_0000h    |
| 504h     | Clock Mux 8 Select Status Register (MUX_8_CSS)                    |                32 | R        | 0008_0000h    |
| 540h     | Clock Mux 9 Select Control Register (MUX_9_CSC)                   |                32 | RW       | 0000_0000h    |
| 544h     | Clock Mux 9 Select Status Register (MUX_9_CSS)                    |                32 | R        | 0008_0000h    |
| 548h     | Clock Mux 9 Divider 0 Control Register (MUX_9_DC_0)               |                32 | RW       | 0000_0000h    |
| 57Ch     | Clock Mux 9 Divider Update Status Register (MUX_9_DIV_UPD_STAT)   |                32 | R        | 0000_0000h    |
| 580h     | Clock Mux 10 Select Control Register (MUX_10_CSC)                 |                32 | RW       | 0000_0000h    |
| 584h     | Clock Mux 10 Select Status Register (MUX_10_CSS)                  |                32 | R        | 0008_0000h    |
| 588h     | Clock Mux 10 Divider 0 Control Register (MUX_10_DC_0)             |                32 | RW       | 0000_0000h    |
| 5BCh     | Clock Mux 10 Divider Update Status Register (MUX_10_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 5C0h     | Clock Mux 11 Select Control Register (MUX_11_CSC)                 |                32 | RW       | 0000_0000h    |
| 5C4h     | Clock Mux 11 Select Status Register (MUX_11_CSS)                  |                32 | R        | 0008_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                                          |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------------------|-------------------|----------|---------------|
| 600h     | Clock Mux 12 Select Control Register (MUX_12_CSC)                 |                32 | RW       | 0000_0000h    |
| 604h     | Clock Mux 12 Select Status Register (MUX_12_CSS)                  |                32 | R        | 0008_0000h    |
| 608h     | Clock Mux 12 Divider 0 Control Register (MUX_12_DC_0)             |                32 | RW       | 0000_0000h    |
| 63Ch     | Clock Mux 12 Divider Update Status Register (MUX_12_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 680h     | Clock Mux 14 Select Control Register (MUX_14_CSC)                 |                32 | RW       | 0000_0000h    |
| 684h     | Clock Mux 14 Select Status Register (MUX_14_CSS)                  |                32 | R        | 0008_0000h    |
| 688h     | Clock Mux 14 Divider 0 Control Register (MUX_14_DC_0)             |                32 | RW       | 0000_0000h    |
| 6BCh     | Clock Mux 14 Divider Update Status Register (MUX_14_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 6C0h     | Clock Mux 15 Select Control Register (MUX_15_CSC)                 |                32 | RW       | 0000_0000h    |
| 6C4h     | Clock Mux 15 Select Status Register (MUX_15_CSS)                  |                32 | R        | 0008_0000h    |
| 6C8h     | Clock Mux 15 Divider 0 Control Register (MUX_15_DC_0)             |                32 | RW       | 0000_0000h    |
| 6FCh     | Clock Mux 15 Divider Update Status Register (MUX_15_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 700h     | Clock Mux 16 Select Control Register (MUX_16_CSC)                 |                32 | RW       | 0000_0000h    |
| 704h     | Clock Mux 16 Select Status Register (MUX_16_CSS)                  |                32 | R        | 0008_0000h    |

## 24.5.2 PCFS Step Duration (PCFS\_SDUR)

## Offset

| Register   | Offset   |
|------------|----------|
| PCFS_SDUR  | 0h       |

## Function

This register specifies the step duration of each PCFS step. The value provided in this register specifies the PCFS step duration in terms of the number of cycles of clk\_src\_0.

This register is reset only by a destructive reset. For details, see PCFS.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-16   | This field is reserved and reads return zeros. |
| 15-0    | Step duration                                  |
| SDUR    | Count value of the step duration               |

## 24.5.3 PCFS Divider Change 12 Register (PCFS\_DIVC12)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC12 | 88h      |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_12.

This register is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                       |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_12.       |
| 15-8    | This field is reserved and reads return zeros.                                                                     |
| -       |                                                                                                                    |
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_12. |

## 24.5.4 PCFS Divider End 12 Register (PCFS\_DIVE12)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE12 | 8Ch      |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_12.

This registers is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_12 ramp-down phase. |

## 24.5.5 PCFS Divider Start 12 Register (PCFS\_DIVS12)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS12 | 90h      |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_12. This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W       |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

Clock Generation Module (MC\_CGM)

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_12 ramp-up phase |

## 24.5.6 Clock Mux 0 Select Control Register (MUX\_0\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_0_CSC  | 300h     |

## Function

This register provides the clock source selection control for clock mux 0. Clock mux 0 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

An update to all the PCFS-related fields of this register must be an atomic write, which means a single write must update the CLK\_SW, RAMPDOWN, and RAMPUP fields. It is necessary to set both RAMPUP and RAMPDOWN bits together even if you want to trigger either RAMPUP or RAMPDOWN process otherwise the desired PCFS sequence will not be executed.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-28   | This field is reserved and reads return zeros. |

Table continues on the next page...

## Table continued from the previous page...

| Field        | Function                                                                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -            |                                                                                                                                                                                                                            |
| 27-24 SELCTL | Clock source selection control Selects the source clock for clock mux 0. The reserved values are not displayed. 0000b - clk_src_0 1100b - clk_src_12                                                                       |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 2 CLK_SW     | Clock switch Writing 1 to this bit makes a clock switch request to clock mux 0. After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.               |
| 1 RAMPDOWN   | PCFS ramp-down Writing 1 to this bit makes a PCFS ramp-down request to clock mux 0. After a PCFS ramp-down operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.         |
| 0 RAMPUP     | PCFS ramp-up Writing 1 to this bit makes a PCFS ramp-up request to clock mux 0. After a PCFS ramp-up operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.               |

## 24.5.7 Clock Mux 0 Select Status Register (MUX\_0\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_0_CSS  | 304h     |

## Function

This register provides the current clock source selection status for clock mux 0.

This register is reset on destructive reset only.

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17        | 16      |
|--------|------|------|------|------|---------|---------|---------|---------|------|------|------|------|----------|---------|-----------|---------|
| R      | 0    | 0    | 0    | 0    | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG     | SWIP    |
| W      |      |      |      |      |         |         |         |         |      |      |      |      |          |         |           |         |
| Reset  | 0    | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0         | 0       |
| Bits   | 15   | 14   | 13   | 12   | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1         | 0       |
| R      |      |      |      |      |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | RAMP DOWN | RAMP UP |
| W      |      |      |      |      |         |         |         |         |      |      |      |      |          |         |           |         |
| Reset  | 0    | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0         | 0       |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-28 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 27-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 0. The reserved values are not displayed. 0000b - clk_src_0 1100b - clk_src_12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch. If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. |

Table continues on the next page...

Clock Generation Module (MC\_CGM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                    |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 16 SWIP    | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete.                                                                                                                                                                                                                |
| 15-4 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                              |
| 3 SAFE_SW  | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 0. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested.                                                                                                                       |
| 2 CLK_SW   | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 0. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                                                                                                                                              |
| 1 RAMPDOWN | PCFS ramp-down This field provides an indication of whether a PCFS ramp-down operation was requested during the previous/ongoing request on clock mux 0. In case of safe clock switching, the ramp-down operation runs internally, but the value of the corresponding status field is not set to 1. NOTE 0b - No ramp-down operation was requested. 1b - Ramp-down operation was requested. |
| 0 RAMPUP   | PCFS ramp-up This field provides an indication of whether a PCFS ramp-up operation was requested during the previous/ ongoing request on clock mux 0. 0b - No ramp-up operation was requested.                                                                                                                                                                                              |

## 24.5.8 Clock Mux 0 Divider 0 Control Register (MUX\_0\_DC\_0)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_0_DC_0 | 308h     |

## Function

This register controls the clock divider 0 for clock mux 0.

This divider is a 50% duty cycle divider.

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DE     | Divider enable 0b - Divider is disabled. 1b - Divider is enabled.                                                                                                                                     |
| 30-24 -   | This field is reserved and reads return zeros.                                                                                                                                                        |
| 23-16 DIV | Division value This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-3 -    | Reserved                                                                                                                                                                                              |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 2-0     | Reserved   |

## 24.5.9 Clock Mux 0 Divider 1 Control Register (MUX\_0\_DC\_1)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_0_DC_1 | 30Ch     |

## Function

This register controls the clock divider 1 for clock mux 0.

This divider is a 50% duty cycle divider.

<!-- image -->

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31      | Divider enable                                 |
| DE      | 0b - Divider is disabled.                      |
|         | 1b - Divider is enabled.                       |
| 30-24   | This field is reserved and reads return zeros. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                               |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -       |                                                                                                                                                                                        |
| 23-16   | Division value                                                                                                                                                                         |
| DIV     | This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-0 -  | This field is reserved and reads return zeros.                                                                                                                                         |

## 24.5.10 Clock Mux 0 Divider Update Status Register (MUX\_0\_DIV\_UPD\_STAT)

## Offset

| Register           | Offset   |
|--------------------|----------|
| MUX_0_DIV_UPD_STAT | 33Ch     |

## Function

This register provides the update status of the clock dividers corresponding to clock mux 0. When a write operation on any divider control register is performed, the divider status bit in this register is set to logic-1. The bit is set to logic-0 when the divider has sampled the new divider configuration. Performing multiple writes without tracking the status bit on same or other clock dividers inside the same clock mux leads to inconsistent reporting, that is, the divider status maybe be set to logic-0 when the corresponding divider update is pending.

Read accesses to MUX\_n\_DIV\_UPD\_STAT always complete without returning bus transfer error independent of whether any divider(s) are implemented inside MC\_CGM clock mux. NOTE

## Diagram

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 0 DIV_STAT | Divider status for clock mux 0 On reading MUX_n_DIV_UPD_STAT after updating a divider control register, if the value of this field is fixed to 1 because of an error in the selected clock source, perform the following steps to switch the mux to a new clock source: 1. Switch the mux to a working clock source without polling this field. 2. Update MUX_n_DC_m and poll this field. This field clears once divider configuration is updated or on destructive reset. If functional reset comes when this field is 1 then it can remain fixed to 1 until divider input clock is restored. NOTE 0b - No divider configuration update is pending. 1b - Divider configuration update on at least one divider associated with this multiplexer is pending. |

## 24.5.11 Clock Mux 1 Select Control Register (MUX\_1\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_1_CSC  | 340h     |

## Function

This register provides the clock source selection control of clock mux 1. Clock mux 1 implements software control clock switching, and a graceful clock switch can be performed by executing a sequence of steps in software. See "Software-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29     | 28     | 27     | 26     | 25     | 24     | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|--------|--------|--------|--------|--------|--------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    |        |        |        |        |        |        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      | SELCTL | SELCTL | SELCTL | SELCTL | SELCTL | SELCTL |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0      | 0      | 0      | 0      | 1      | 0      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13     | 12     | 11     | 10     | 9      | 8      | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0      | 0    | 0    | 0    | 0    | FCG  | CG   | 0    | 0    |
| W      |      |      |        |        |        |        |        |        |      |      |      |      | FCG  | CG   |      |      |
| Reset  | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field        | Function                                                                                                                                                                                                                                                                       |
|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -      | This field is reserved and reads return zeros.                                                                                                                                                                                                                                 |
| 29-24 SELCTL | Clock source selection control Selects the source clock for clock mux 1. The reserved values are not displayed. 00_0010b - clk_src_2 01_0010b - clk_src_18 01_1011b - clk_src_27 01_1110b - clk_src_30                                                                         |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                 |
| 3 FCG        | Force clock gate Writing 1 to this bit gates the clock at the output of clock mux 1 to logic-0 irrespective of the logic level of the currently selected clock. Clock gating using this bit should only be performed when it is insured that current clock source is inactive. |
| 2 CG         | Clock gate Writing 1 to this bit gates the clock at the output of clock mux 1 to logic-0. Using this bit it is insured that no glitches are resulted when gating the clock.                                                                                                    |
| 1-0 -        | This field is reserved and reads return zeros.                                                                                                                                                                                                                                 |

Clock Generation Module (MC\_CGM)

## 24.5.12 Clock Mux 1 Select Status Register (MUX\_1\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_1_CSS  | 344h     |

## Function

This register provides the current clock source selection status for clock mux 1.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29      | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|---------|---------|---------|---------|---------|---------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | 0    | 0    | CS   | GRIP |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 1       | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    |
| Bits   | 15   | 14   | 13      | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field         | Function                                                                                                                                                                                                                      |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -       | This field is reserved and reads return zeros.                                                                                                                                                                                |
| 29-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 1. The reserved values are not displayed. 00_0010b - clk_src_2 01_0010b - clk_src_18 01_1011b - clk_src_27 01_1110b - clk_src_30 |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                                                |
| 19-18 -       | This field is reserved and reads return zeros.                                                                                                                                                                                |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17 CS   | Clock status This field indicates state of the clock at the output of the clock mux. 0b - Clock is gated to logic-0 at output of clock mux 1b - Clock mux is transparent. Active clock pulses at input of clock mux results in same number of pulses at its output |
| 16 GRIP | Gating request is in progress. When a clock gate request is given this bit indicates if the clock gating at the output of mux has completed or not. 0b - Clock source gating or ungating has completed. 1b - Clock source gating or ungating is in progress.       |
| 15-0 -  | This field is reserved and reads return zeros.                                                                                                                                                                                                                     |

## 24.5.13 Clock Mux 1 Divider 0 Control Register (MUX\_1\_DC\_0)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_1_DC_0 | 348h     |

## Function

This register controls the clock divider 0 for clock mux 1.

This divider is a 50% duty cycle divider.

## NOTE

The update to the fields of this register should be an atomic write, that is, one single write should update the complete register.

## NOTE

Software-controlled clock multiplexer dividers are not expected to return to the default state on the hardware transitions and handshakes occurring as part of the functional reset entry sequence (only hardware-controlled clock multiplexer dividers return to the default state).

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W    | DE   | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DE     | Divider enable 0b - Divider is disabled. 1b - Divider is enabled.                                                                                                                                     |
| 30-24 -   | This field is reserved and reads return zeros.                                                                                                                                                        |
| 23-16 DIV | Division value This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-0 -    | This field is reserved and reads return zeros.                                                                                                                                                        |

## 24.5.14 Clock Mux 1 Divider Update Status Register (MUX\_1\_DIV\_UPD\_STAT)

## Offset

| Register           | Offset   |
|--------------------|----------|
| MUX_1_DIV_UPD_STAT | 37Ch     |

## Function

This register provides the update status of the clock dividers corresponding to clock mux 1. When a write operation on any divider control register is performed, the divider status bit in this register is set to logic-1. The bit is set to logic-0 when the divider has sampled the new divider configuration. Performing multiple writes without tracking the status bit on same or other clock dividers inside the same clock mux leads to inconsistent reporting, that is, the divider status maybe be set to logic-0 when the corresponding divider update is pending.

## NOTE

Read accesses to MUX\_n\_DIV\_UPD\_STAT always complete without returning bus transfer error independent of whether any divider(s) are implemented inside MC\_CGM clock mux.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16        |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-----------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |           |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0         |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | DIV_ STAT |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |           |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 0 DIV_STAT | Divider status for clock mux 1 On reading MUX_n_DIV_UPD_STAT after updating a divider control register, if the value of this field is fixed to 1 because of an error in the selected clock source, perform the following steps to switch the mux to a new clock source: 1. Switch the mux to a working clock source without polling this field. 2. Update MUX_n_DC_m and poll this field. This field clears once divider configuration is updated or on destructive reset. If functional reset comes when this field is 1 then it can remain fixed to 1 until divider input clock is restored. NOTE 0b - No divider configuration update is pending. 1b - Divider configuration update on at least one divider associated with this multiplexer is pending. |

## 24.5.15 Clock Mux 2 Select Control Register (MUX\_2\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_2_CSC  | 380h     |

## Function

This register provides the clock source selection control of clock mux 2. Clock mux 2 implements software control clock switching, and a graceful clock switch can be performed by executing a sequence of steps in software. See "Software-controlled clock multiplexer" section for details.

Clock Generation Module (MC\_CGM)

This register is reset on destructive reset only.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                                                                                                       |
|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -      | This field is reserved and reads return zeros.                                                                                                                                                                                                                                 |
| 29-24 SELCTL | Clock source selection control Selects the source clock for clock mux 2. The reserved values are not displayed. 00_0010b - clk_src_2 01_0010b - clk_src_18 01_1011b - clk_src_27 01_1110b - clk_src_30                                                                         |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                 |
| 3 FCG        | Force clock gate Writing 1 to this bit gates the clock at the output of clock mux 2 to logic-0 irrespective of the logic level of the currently selected clock. Clock gating using this bit should only be performed when it is insured that current clock source is inactive. |
| 2 CG         | Clock gate Writing 1 to this bit gates the clock at the output of clock mux 2 to logic-0. Using this bit it is insured that no glitches are resulted when gating the clock.                                                                                                    |
| 1-0 -        | This field is reserved and reads return zeros.                                                                                                                                                                                                                                 |

Clock Generation Module (MC\_CGM)

## 24.5.16 Clock Mux 2 Select Status Register (MUX\_2\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_2_CSS  | 384h     |

## Function

This register provides the current clock source selection status for clock mux 2.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29      | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|---------|---------|---------|---------|---------|---------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | 0    | 0    | CS   | GRIP |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 1       | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    |
| Bits   | 15   | 14   | 13      | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field         | Function                                                                                                                                                                                                                      |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -       | This field is reserved and reads return zeros.                                                                                                                                                                                |
| 29-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 2. The reserved values are not displayed. 00_0010b - clk_src_2 01_0010b - clk_src_18 01_1011b - clk_src_27 01_1110b - clk_src_30 |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                                                |
| 19-18 -       | This field is reserved and reads return zeros.                                                                                                                                                                                |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17 CS   | Clock status This field indicates state of the clock at the output of the clock mux. 0b - Clock is gated to logic-0 at output of clock mux 1b - Clock mux is transparent. Active clock pulses at input of clock mux results in same number of pulses at its output |
| 16 GRIP | Gating request is in progress. When a clock gate request is given this bit indicates if the clock gating at the output of mux has completed or not. 0b - Clock source gating or ungating has completed. 1b - Clock source gating or ungating is in progress.       |
| 15-0 -  | This field is reserved and reads return zeros.                                                                                                                                                                                                                     |

## 24.5.17 Clock Mux 2 Divider 0 Control Register (MUX\_2\_DC\_0)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_2_DC_0 | 388h     |

## Function

This register controls the clock divider 0 for clock mux 2.

This divider is a 50% duty cycle divider.

## NOTE

The update to the fields of this register should be an atomic write, that is, one single write should update the complete register.

## NOTE

Software-controlled clock multiplexer dividers are not expected to return to the default state on the hardware transitions and handshakes occurring as part of the functional reset entry sequence (only hardware-controlled clock multiplexer dividers return to the default state).

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W    | DE   | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DE     | Divider enable 0b - Divider is disabled. 1b - Divider is enabled.                                                                                                                                     |
| 30-24 -   | This field is reserved and reads return zeros.                                                                                                                                                        |
| 23-16 DIV | Division value This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-0 -    | This field is reserved and reads return zeros.                                                                                                                                                        |

## 24.5.18 Clock Mux 2 Divider Update Status Register (MUX\_2\_DIV\_UPD\_STAT)

## Offset

| Register           | Offset   |
|--------------------|----------|
| MUX_2_DIV_UPD_STAT | 3BCh     |

## Function

This register provides the update status of the clock dividers corresponding to clock mux 2. When a write operation on any divider control register is performed, the divider status bit in this register is set to logic-1. The bit is set to logic-0 when the divider has sampled the new divider configuration. Performing multiple writes without tracking the status bit on same or other clock dividers inside the same clock mux leads to inconsistent reporting, that is, the divider status maybe be set to logic-0 when the corresponding divider update is pending.

## NOTE

Read accesses to MUX\_n\_DIV\_UPD\_STAT always complete without returning bus transfer error independent of whether any divider(s) are implemented inside MC\_CGM clock mux.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16        |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-----------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |           |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0         |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | DIV_ STAT |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |           |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 0 DIV_STAT | Divider status for clock mux 2 On reading MUX_n_DIV_UPD_STAT after updating a divider control register, if the value of this field is fixed to 1 because of an error in the selected clock source, perform the following steps to switch the mux to a new clock source: 1. Switch the mux to a working clock source without polling this field. 2. Update MUX_n_DC_m and poll this field. This field clears once divider configuration is updated or on destructive reset. If functional reset comes when this field is 1 then it can remain fixed to 1 until divider input clock is restored. NOTE 0b - No divider configuration update is pending. 1b - Divider configuration update on at least one divider associated with this multiplexer is pending. |

## 24.5.19 Clock Mux 3 Select Control Register (MUX\_3\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_3_CSC  | 3C0h     |

## Function

This register provides the clock source selection control for clock mux 3. Clock mux 3 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

Clock Generation Module (MC\_CGM)

This register is reset on destructive reset only.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -      | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 28-24 SELCTL | Clock source selection control Selects the source clock for clock mux 3. The reserved values are not displayed. 0_0000b - clk_src_0 1_0011b - clk_src_19                                                                   |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 2 CLK_SW     | Clock switch Writing 1 to this bit makes a clock switch request to clock mux 3. After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.               |
| 1-0 -        | This field is reserved and reads return zeros.                                                                                                                                                                             |

Clock Generation Module (MC\_CGM)

## 24.5.20 Clock Mux 3 Select Status Register (MUX\_3\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_3_CSS  | 3C4h     |

## Function

This register provides the current clock source selection status for clock mux 3.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|------|---------|---------|---------|---------|---------|------|------|------|------|----------|---------|-------|------|
| R      | 0    | 0    | 0    | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG | SWIP |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13   | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |      |         |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field         | Function                                                                                                                                                                        |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -       | This field is reserved and reads return zeros.                                                                                                                                  |
| 28-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 3. The reserved values are not displayed. 0_0000b - clk_src_0 1_0011b - clk_src_19 |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                  |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch.                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. 110b - Reserved 111b - Reserved |
| 16 SWIP   | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 15-4 -    | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 3 SAFE_SW | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 3. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested.                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2 CLK_SW  | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 3. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 1-0 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |

## 24.5.21 Clock Mux 3 Divider 0 Control Register (MUX\_3\_DC\_0)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_3_DC_0 | 3C8h     |

## Function

This register controls the clock divider 0 for clock mux 3.

This divider is a 50% duty cycle divider.

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DE     | Divider enable 0b - Divider is disabled. 1b - Divider is enabled.                                                                                                                                     |
| 30-24 -   | This field is reserved and reads return zeros.                                                                                                                                                        |
| 23-16 DIV | Division value This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-0 -    | This field is reserved and reads return zeros.                                                                                                                                                        |

Clock Generation Module (MC\_CGM)

## 24.5.22 Clock Mux 3 Divider Update Status Register (MUX\_3\_DIV\_UPD\_STAT)

## Offset

| Register           | Offset   |
|--------------------|----------|
| MUX_3_DIV_UPD_STAT | 3FCh     |

## Function

This register provides the update status of the clock dividers corresponding to clock mux 3. When a write operation on any divider control register is performed, the divider status bit in this register is set to logic-1. The bit is set to logic-0 when the divider has sampled the new divider configuration. Performing multiple writes without tracking the status bit on same or other clock dividers inside the same clock mux leads to inconsistent reporting, that is, the divider status maybe be set to logic-0 when the corresponding divider update is pending.

## NOTE

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                  |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                            |
| 0 DIV_STAT | Divider status for clock mux 3 On reading MUX_n_DIV_UPD_STAT after updating a divider control register, if the value of this field is fixed to 1 because of an error in the selected clock source, perform the following steps to switch the mux to a new clock source: 1. Switch the mux to a working clock source without polling this field. 2. Update MUX_n_DC_m and poll this field. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                          |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | This field clears once divider configuration is updated or on destructive reset. If functional reset comes when this field is 1 then it can remain fixed to 1 until divider input clock is restored. NOTE 0b - No divider configuration update is pending. 1b - Divider configuration update on at least one divider associated with this multiplexer is pending. |

## 24.5.23 Clock Mux 4 Select Control Register (MUX\_4\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_4_CSC  | 400h     |

## Function

This register provides the clock source selection control for clock mux 4. Clock mux 4 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-30   | This field is reserved and reads return zeros. |

Table continues on the next page...

## Table continued from the previous page...

| Field        | Function                                                                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -            |                                                                                                                                                                                                                            |
| 29-24 SELCTL | Clock source selection control Selects the source clock for clock mux 4. The reserved values are not displayed. 00_0000b - clk_src_0 01_0011b - clk_src_19 10_0010b - clk_src_34                                           |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 2 CLK_SW     | Clock switch Writing 1 to this bit makes a clock switch request to clock mux 4. After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.               |
| 1-0 -        | This field is reserved and reads return zeros.                                                                                                                                                                             |

## 24.5.24 Clock Mux 4 Select Status Register (MUX\_4\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_4_CSS  | 404h     |

## Function

This register provides the current clock source selection status for clock mux 4.

This register is reset on destructive reset only.

## Diagram

| Bits   | 31   | 30   | 29      | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|---------|---------|---------|---------|---------|---------|------|------|------|------|----------|---------|-------|------|
| R      | 0    | 0    | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG | SWIP |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13      | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |         |         |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 29-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 4. The reserved values are not displayed. 00_0000b - clk_src_0 01_0011b - clk_src_19 10_0010b - clk_src_34                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch. If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. |

Table continues on the next page...

Clock Generation Module (MC\_CGM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                              |
|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 110b - Reserved 111b - Reserved                                                                                                                                                                                                                                       |
| 16 SWIP   | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                              |
| 15-4 -    | This field is reserved and reads return zeros.                                                                                                                                                                                                                        |
| 3 SAFE_SW | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 4. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested. |
| 2 CLK_SW  | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 4. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                        |
| 1-0 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                        |

## 24.5.25 Clock Mux 4 Divider 0 Control Register (MUX\_4\_DC\_0)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_4_DC_0 | 408h     |

## Function

This register controls the clock divider 0 for clock mux 4.

This divider is a 50% duty cycle divider.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W    | DE   | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DE     | Divider enable 0b - Divider is disabled. 1b - Divider is enabled.                                                                                                                                     |
| 30-24 -   | This field is reserved and reads return zeros.                                                                                                                                                        |
| 23-16 DIV | Division value This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-0 -    | This field is reserved and reads return zeros.                                                                                                                                                        |

## 24.5.26 Clock Mux 4 Divider Update Status Register (MUX\_4\_DIV\_UPD\_STAT)

## Offset

| Register           | Offset   |
|--------------------|----------|
| MUX_4_DIV_UPD_STAT | 43Ch     |

## Function

This register provides the update status of the clock dividers corresponding to clock mux 4. When a write operation on any divider control register is performed, the divider status bit in this register is set to logic-1. The bit is set to logic-0 when the divider has sampled the new divider configuration. Performing multiple writes without tracking the status bit on same or other

## NOTE

The update to the fields of this register should be an atomic write, that is, one single write should update the complete register.

Clock Generation Module (MC\_CGM)

Clock Generation Module (MC\_CGM)

clock dividers inside the same clock mux leads to inconsistent reporting, that is, the divider status maybe be set to logic-0 when the corresponding divider update is pending.

## NOTE

Read accesses to MUX\_n\_DIV\_UPD\_STAT always complete without returning bus transfer error independent of whether any divider(s) are implemented inside MC\_CGM clock mux.

## Diagram

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 0 DIV_STAT | Divider status for clock mux 4 On reading MUX_n_DIV_UPD_STAT after updating a divider control register, if the value of this field is fixed to 1 because of an error in the selected clock source, perform the following steps to switch the mux to a new clock source: 1. Switch the mux to a working clock source without polling this field. 2. Update MUX_n_DC_m and poll this field. This field clears once divider configuration is updated or on destructive reset. If functional reset comes when this field is 1 then it can remain fixed to 1 until divider input clock is restored. NOTE 0b - No divider configuration update is pending. 1b - Divider configuration update on at least one divider associated with this multiplexer is pending. |

## 24.5.27 Clock Mux 5 Select Control Register (MUX\_5\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_5_CSC  | 440h     |

## Function

This register provides the clock source selection control for clock mux 5. Clock mux 5 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29     | 28     | 27     | 26     | 25     | 24     | 23   | 22   | 21   | 20   | 19    | 18   | 17   | 16   |
|--------|------|------|--------|--------|--------|--------|--------|--------|------|------|------|------|-------|------|------|------|
| R      | 0    | 0    |        |        |        |        |        |        | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |
| W      |      |      | SELCTL | SELCTL | SELCTL | SELCTL | SELCTL | SELCTL |      |      |      |      |       |      |      |      |
| Reset  | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0      | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13     | 12     | 11     | 10     | 9      | 8      | 7    | 6    | 5    | 4    | 3     | 2    | 1    | 0    |
| R      | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0      | 0    | 0    | 0    | 0    | SAFE_ | CLK_ | 0    | 0    |
| W      |      |      |        |        |        |        |        |        |      |      |      |      | SW    | SW   |      |      |
| Reset  | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0      | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |

## Fields

| Field        | Function                                                                                                                                                                         |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -      | This field is reserved and reads return zeros.                                                                                                                                   |
| 29-24 SELCTL | Clock source selection control Selects the source clock for clock mux 5. The reserved values are not displayed. 00_0000b - clk_src_0 01_0011b - clk_src_19 10_0011b - clk_src_35 |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                   |
| 3 SAFE_SW    | Safe clock request                                                                                                                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 2       | Clock switch                                                                                                                                                                                            |
| CLK_SW  | Writing 1 to this bit makes a clock switch request to clock mux 5. After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.         |
| 1-0     | This field is reserved and reads return zeros.                                                                                                                                                          |
| -       |                                                                                                                                                                                                         |

## 24.5.28 Clock Mux 5 Select Status Register (MUX\_5\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_5_CSS  | 444h     |

## Function

This register provides the current clock source selection status for clock mux 5.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29      | 28      | 27      | 26      | 25      | 24   | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|---------|---------|---------|---------|---------|------|------|------|------|------|----------|---------|-------|------|
| R      | 0    |      | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT |      |      | 0    | 0    | 0    |          | SWTRG   | SWTRG | SWIP |
| W      |      |      |         |         |         |         |         |      |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13      | 12      | 11      | 10      | 9       | 8    | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |         |         |         |         |         |      |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |         |         |         |         |         |      |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-30   | This field is reserved and reads return zeros. |

Table continues on the next page...

## Table continued from the previous page...

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 5. The reserved values are not displayed. 00_0000b - clk_src_0 01_0011b - clk_src_19 10_0011b - clk_src_35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch. If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. 110b - Reserved |
| 16 SWIP       | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 15-4 -        | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 3 SAFE_SW     | Safe clock request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |

Table continues on the next page...

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                           |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 5. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested. |
| 2 CLK_SW | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 5. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.     |
| 1-0 -    | This field is reserved and reads return zeros.                                                                                                                                                                                                     |

## 24.5.29 Clock Mux 5 Divider 0 Control Register (MUX\_5\_DC\_0)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_5_DC_0 | 448h     |

## Function

This register controls the clock divider 0 for clock mux 5.

This divider is a 50% duty cycle divider.

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DE     | Divider enable 0b - Divider is disabled. 1b - Divider is enabled.                                                                                                                                     |
| 30-24 -   | This field is reserved and reads return zeros.                                                                                                                                                        |
| 23-16 DIV | Division value This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-0 -    | This field is reserved and reads return zeros.                                                                                                                                                        |

## 24.5.30 Clock Mux 5 Divider Update Status Register (MUX\_5\_DIV\_UPD\_STAT)

## Offset

| Register           | Offset   |
|--------------------|----------|
| MUX_5_DIV_UPD_STAT | 47Ch     |

## Function

This register provides the update status of the clock dividers corresponding to clock mux 5. When a write operation on any divider control register is performed, the divider status bit in this register is set to logic-1. The bit is set to logic-0 when the divider has sampled the new divider configuration. Performing multiple writes without tracking the status bit on same or other clock dividers inside the same clock mux leads to inconsistent reporting, that is, the divider status maybe be set to logic-0 when the corresponding divider update is pending.

## NOTE

Read accesses to MUX\_n\_DIV\_UPD\_STAT always complete without returning bus transfer error independent of whether any divider(s) are implemented inside MC\_CGM clock mux.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16        |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-----------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |           |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0         |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | DIV_ STAT |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |           |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 0 DIV_STAT | Divider status for clock mux 5 On reading MUX_n_DIV_UPD_STAT after updating a divider control register, if the value of this field is fixed to 1 because of an error in the selected clock source, perform the following steps to switch the mux to a new clock source: 1. Switch the mux to a working clock source without polling this field. 2. Update MUX_n_DC_m and poll this field. This field clears once divider configuration is updated or on destructive reset. If functional reset comes when this field is 1 then it can remain fixed to 1 until divider input clock is restored. NOTE 0b - No divider configuration update is pending. 1b - Divider configuration update on at least one divider associated with this multiplexer is pending. |

## 24.5.31 Clock Mux 6 Select Control Register (MUX\_6\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_6_CSC  | 480h     |

## Function

This register provides the clock source selection control for clock mux 6. Clock mux 6 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

Clock Generation Module (MC\_CGM)

This register is reset on destructive reset only.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -      | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 28-24 SELCTL | Clock source selection control Selects the source clock for clock mux 6. The reserved values are not displayed. 0_0000b - clk_src_0 0_0010b - clk_src_2 1_0011b - clk_src_19                                               |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 2 CLK_SW     | Clock switch Writing 1 to this bit makes a clock switch request to clock mux 6. After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.               |
| 1-0 -        | This field is reserved and reads return zeros.                                                                                                                                                                             |

Clock Generation Module (MC\_CGM)

## 24.5.32 Clock Mux 6 Select Status Register (MUX\_6\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_6_CSS  | 484h     |

## Function

This register provides the current clock source selection status for clock mux 6.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|------|---------|---------|---------|---------|---------|------|------|------|------|----------|---------|-------|------|
| R      | 0    | 0    | 0    | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG | SWIP |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13   | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |      |         |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field         | Function                                                                                                                                                                                            |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -       | This field is reserved and reads return zeros.                                                                                                                                                      |
| 28-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 6. The reserved values are not displayed. 0_0000b - clk_src_0 0_0010b - clk_src_2 1_0011b - clk_src_19 |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                      |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch.                                                                                                             |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. 110b - Reserved 111b - Reserved |
| 16 SWIP   | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 15-4 -    | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 3 SAFE_SW | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 6. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested.                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2 CLK_SW  | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 6. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 1-0 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |

## 24.5.33 Clock Mux 6 Divider 0 Control Register (MUX\_6\_DC\_0)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_6_DC_0 | 488h     |

## Function

This register controls the clock divider 0 for clock mux 6.

This divider is a 50% duty cycle divider.

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DE     | Divider enable 0b - Divider is disabled. 1b - Divider is enabled.                                                                                                                                     |
| 30-24 -   | This field is reserved and reads return zeros.                                                                                                                                                        |
| 23-16 DIV | Division value This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-0 -    | This field is reserved and reads return zeros.                                                                                                                                                        |

Clock Generation Module (MC\_CGM)

## 24.5.34 Clock Mux 6 Divider Update Status Register (MUX\_6\_DIV\_UPD\_STAT)

## Offset

| Register           | Offset   |
|--------------------|----------|
| MUX_6_DIV_UPD_STAT | 4BCh     |

## Function

This register provides the update status of the clock dividers corresponding to clock mux 6. When a write operation on any divider control register is performed, the divider status bit in this register is set to logic-1. The bit is set to logic-0 when the divider has sampled the new divider configuration. Performing multiple writes without tracking the status bit on same or other clock dividers inside the same clock mux leads to inconsistent reporting, that is, the divider status maybe be set to logic-0 when the corresponding divider update is pending.

## NOTE

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                  |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                            |
| 0 DIV_STAT | Divider status for clock mux 6 On reading MUX_n_DIV_UPD_STAT after updating a divider control register, if the value of this field is fixed to 1 because of an error in the selected clock source, perform the following steps to switch the mux to a new clock source: 1. Switch the mux to a working clock source without polling this field. 2. Update MUX_n_DC_m and poll this field. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                          |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | This field clears once divider configuration is updated or on destructive reset. If functional reset comes when this field is 1 then it can remain fixed to 1 until divider input clock is restored. NOTE 0b - No divider configuration update is pending. 1b - Divider configuration update on at least one divider associated with this multiplexer is pending. |

## 24.5.35 Clock Mux 7 Select Control Register (MUX\_7\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_7_CSC  | 4C0h     |

## Function

This register provides the clock source selection control for clock mux 7. Clock mux 7 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-29   | This field is reserved and reads return zeros. |

Table continues on the next page...

## Table continued from the previous page...

| Field        | Function                                                                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -            |                                                                                                                                                                                                                            |
| 28-24 SELCTL | Clock source selection control Selects the source clock for clock mux 7. The reserved values are not displayed. 0_0000b - clk_src_0 0_0010b - clk_src_2 1_0100b - clk_src_20                                               |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 2 CLK_SW     | Clock switch Writing 1 to this bit makes a clock switch request to clock mux 7. After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.               |
| 1-0 -        | This field is reserved and reads return zeros.                                                                                                                                                                             |

## 24.5.36 Clock Mux 7 Select Status Register (MUX\_7\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_7_CSS  | 4C4h     |

## Function

This register provides the current clock source selection status for clock mux 7.

This register is reset on destructive reset only.

## Diagram

| Bits   | 31   | 30   | 29   | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|------|---------|---------|---------|---------|---------|------|------|------|------|----------|---------|-------|------|
| R      | 0    | 0    | 0    | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG | SWIP |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13   | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |      |         |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 28-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 7. The reserved values are not displayed. 0_0000b - clk_src_0 0_0010b - clk_src_2 1_0100b - clk_src_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch. If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. |

Table continues on the next page...

Clock Generation Module (MC\_CGM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                              |
|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 110b - Reserved 111b - Reserved                                                                                                                                                                                                                                       |
| 16 SWIP   | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                              |
| 15-4 -    | This field is reserved and reads return zeros.                                                                                                                                                                                                                        |
| 3 SAFE_SW | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 7. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested. |
| 2 CLK_SW  | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 7. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                        |
| 1-0 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                        |

## 24.5.37 Clock Mux 8 Select Control Register (MUX\_8\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_8_CSC  | 500h     |

## Function

This register provides the clock source selection control for clock mux 8. Clock mux 8 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26     | 25   | 24   | 23   | 22   | 21   | 20   | 19    | 18   | 17   | 16   |
|--------|------|------|------|------|------|--------|------|------|------|------|------|------|-------|------|------|------|
| R      | 0    | 0    |      |      |      | SELCTL |      |      | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |
| W      |      |      |      |      |      |        |      |      |      |      |      |      |       |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10     | 9    | 8    | 7    | 6    | 5    | 4    | 3     | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0    | 0    | 0    | SAFE_ | CLK_ | 0    | 0    |
| W      |      |      |      |      |      |        |      |      |      |      |      |      | SW    | SW   |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0      | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |

## Fields

| Field        | Function                                                                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -      | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 28-24 SELCTL | Clock source selection control Selects the source clock for clock mux 8. The reserved values are not displayed. 0_0000b - clk_src_0 0_0010b - clk_src_2 1_0101b - clk_src_21                                               |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 2 CLK_SW     | Clock switch Writing 1 to this bit makes a clock switch request to clock mux 8. After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.               |
| 1-0 -        | This field is reserved and reads return zeros.                                                                                                                                                                             |

## 24.5.38 Clock Mux 8 Select Status Register (MUX\_8\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_8_CSS  | 504h     |

Clock Generation Module (MC\_CGM)

## Function

This register provides the current clock source selection status for clock mux 8.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|------|---------|---------|---------|---------|---------|------|------|------|------|----------|---------|-------|------|
| R      | 0    | 0    | 0    | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG | SWIP |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13   | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |      |         |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                           |
| 28-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 8. The reserved values are not displayed. 0_0000b - clk_src_0 0_0010b - clk_src_2 1_0101b - clk_src_21                                                                                                                                                                                                                      |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                           |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch. If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                                                                                                                          |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. 110b - Reserved 111b - Reserved |
| 16 SWIP   | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                                                                                                                          |
| 15-4 -    | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                    |
| 3 SAFE_SW | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 8. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested.                                                                                             |
| 2 CLK_SW  | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 8. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                                                                                                                    |
| 1-0 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                    |

## 24.5.39 Clock Mux 9 Select Control Register (MUX\_9\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_9_CSC  | 540h     |

## Function

This register provides the clock source selection control for clock mux 9. Clock mux 9 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -      | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 29-24 SELCTL | Clock source selection control Selects the source clock for clock mux 9. The reserved values are not displayed. 00_0000b - clk_src_0 01_0110b - clk_src_22 10_1100b - clk_src_44                                           |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 2 CLK_SW     | Clock switch Writing 1 to this bit makes a clock switch request to clock mux 9. After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.               |
| 1-0 -        | This field is reserved and reads return zeros.                                                                                                                                                                             |

Clock Generation Module (MC\_CGM)

## 24.5.40 Clock Mux 9 Select Status Register (MUX\_9\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_9_CSS  | 544h     |

## Function

This register provides the current clock source selection status for clock mux 9.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29      | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|---------|---------|---------|---------|---------|---------|------|------|------|------|----------|---------|-------|------|
| R      | 0    |      | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG | SWIP |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13      | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |         |         |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field         | Function                                                                                                                                                                                                |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -       | This field is reserved and reads return zeros.                                                                                                                                                          |
| 29-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 9. The reserved values are not displayed. 00_0000b - clk_src_0 01_0110b - clk_src_22 10_1100b - clk_src_44 |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                          |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch.                                                                                                                 |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. 110b - Reserved 111b - Reserved |
| 16 SWIP   | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 15-4 -    | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 3 SAFE_SW | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 9. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested.                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2 CLK_SW  | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 9. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 1-0 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |

## 24.5.41 Clock Mux 9 Divider 0 Control Register (MUX\_9\_DC\_0)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_9_DC_0 | 548h     |

## Function

This register controls the clock divider 0 for clock mux 9.

This divider is a 50% duty cycle divider.

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DE     | Divider enable 0b - Divider is disabled. 1b - Divider is enabled.                                                                                                                                     |
| 30-24 -   | This field is reserved and reads return zeros.                                                                                                                                                        |
| 23-16 DIV | Division value This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-0 -    | This field is reserved and reads return zeros.                                                                                                                                                        |

Clock Generation Module (MC\_CGM)

## 24.5.42 Clock Mux 9 Divider Update Status Register (MUX\_9\_DIV\_UPD\_STAT)

## Offset

| Register           | Offset   |
|--------------------|----------|
| MUX_9_DIV_UPD_STAT | 57Ch     |

## Function

This register provides the update status of the clock dividers corresponding to clock mux 9. When a write operation on any divider control register is performed, the divider status bit in this register is set to logic-1. The bit is set to logic-0 when the divider has sampled the new divider configuration. Performing multiple writes without tracking the status bit on same or other clock dividers inside the same clock mux leads to inconsistent reporting, that is, the divider status maybe be set to logic-0 when the corresponding divider update is pending.

## NOTE

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                  |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                            |
| 0 DIV_STAT | Divider status for clock mux 9 On reading MUX_n_DIV_UPD_STAT after updating a divider control register, if the value of this field is fixed to 1 because of an error in the selected clock source, perform the following steps to switch the mux to a new clock source: 1. Switch the mux to a working clock source without polling this field. 2. Update MUX_n_DC_m and poll this field. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                          |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | This field clears once divider configuration is updated or on destructive reset. If functional reset comes when this field is 1 then it can remain fixed to 1 until divider input clock is restored. NOTE 0b - No divider configuration update is pending. 1b - Divider configuration update on at least one divider associated with this multiplexer is pending. |

## 24.5.43 Clock Mux 10 Select Control Register (MUX\_10\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_10_CSC | 580h     |

## Function

This register provides the clock source selection control for clock mux 10. Clock mux 10 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-30   | This field is reserved and reads return zeros. |

Table continues on the next page...

## Table continued from the previous page...

| Field        | Function                                                                                                                                                                                                                      |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -            |                                                                                                                                                                                                                               |
| 29-24 SELCTL | Clock source selection control Selects the source clock for clock mux 10. The reserved values are not displayed. 00_0000b - clk_src_0 01_0111b - clk_src_23 10_0101b - clk_src_37 10_0111b - clk_src_39 10_1000b - clk_src_40 |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                                |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.    |
| 2 CLK_SW     | Clock switch Writing 1 to this bit makesaclock switch request to clock mux10.After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.                     |
| 1-0 -        | This field is reserved and reads return zeros.                                                                                                                                                                                |

## 24.5.44 Clock Mux 10 Select Status Register (MUX\_10\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_10_CSS | 584h     |

## Function

This register provides the current clock source selection status for clock mux 10.

This register is reset on destructive reset only.

## Diagram

| Bits   | 31   | 30   | 29      | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|---------|---------|---------|---------|---------|---------|------|------|------|------|----------|---------|-------|------|
| R      | 0    |      | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG | SWIP |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13      | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |         |         |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 29-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 10. The reserved values are not displayed. 00_0000b - clk_src_0 01_0111b - clk_src_23 10_0101b - clk_src_37 10_0111b - clk_src_39 10_1000b - clk_src_40                                                                                                                                                                                                                                                                                     |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch. If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. |

Table continues on the next page...

Clock Generation Module (MC\_CGM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                               |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. 110b - Reserved 111b - Reserved                      |
| 16 SWIP   | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                               |
| 15-4 -    | This field is reserved and reads return zeros.                                                                                                                                                                                                                         |
| 3 SAFE_SW | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 10. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested. |
| 2 CLK_SW  | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 10. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                        |
| 1-0 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                         |

## 24.5.45 Clock Mux 10 Divider 0 Control Register (MUX\_10\_DC\_0)

## Offset

| Register    | Offset   |
|-------------|----------|
| MUX_10_DC_0 | 588h     |

## Function

This register controls the clock divider 0 for clock mux 10.

This divider is a 50% duty cycle divider.

## NOTE

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | DE       | 0        | 0        | 0        | 0        | 0        | 0        | 0        |          |          |          |          |          |          |          |          |
| W      |          |          |          |          |          |          |          |          | DIV      | DIV      | DIV      | DIV      | DIV      | DIV      | DIV      | DIV      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |          |          |
| W      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DE     | Divider enable 0b - Divider is disabled. 1b - Divider is enabled.                                                                                                                                     |
| 30-24 -   | This field is reserved and reads return zeros.                                                                                                                                                        |
| 23-16 DIV | Division value This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-2 -    | Reserved                                                                                                                                                                                              |
| 1-0 -     | Reserved                                                                                                                                                                                              |

## 24.5.46 Clock Mux 10 Divider Update Status Register (MUX\_10\_DIV\_UPD\_STAT)

## Offset

| Register             | Offset   |
|----------------------|----------|
| MUX_10_DIV_UPD_STA T | 5BCh     |

Clock Generation Module (MC\_CGM)

## Function

Clock Generation Module (MC\_CGM)

This register provides the update status of the clock dividers corresponding to clock mux 10. When a write operation on any divider control register is performed, the divider status bit in this register is set to logic-1. The bit is set to logic-0 when the divider has sampled the new divider configuration. Performing multiple writes without tracking the status bit on same or other clock dividers inside the same clock mux leads to inconsistent reporting, that is, the divider status maybe be set to logic-0 when the corresponding divider update is pending.

## NOTE

| Diagram   | Diagram   |    |       |    |    |    |    |    |    |    |    |    |    |    |    |           |
|-----------|-----------|----|-------|----|----|----|----|----|----|----|----|----|----|----|----|-----------|
| Bits      | 31        | 30 | 29    | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16        |
| R         | 0         | 0  | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0         |
| W         |           |    |       |    |    |    |    |    |    |    |    |    |    |    |    |           |
| Reset     | 0         | 0  | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0         |
| Bits      | 15        | 14 | 13 12 | 11 |    | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0         |
| R         | 0         | 0  | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | DIV_ STAT |
| W         |           |    |       |    |    |    |    |    |    |    |    |    |    |    |    |           |
| Reset     | 0         | 0  | 0 0   | 0  |    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0         |

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 0 DIV_STAT | Divider status for clock mux 10 On reading MUX_n_DIV_UPD_STAT after updating a divider control register, if the value of this field is fixed to 1 because of an error in the selected clock source, perform the following steps to switch the mux to a new clock source: 1. Switch the mux to a working clock source without polling this field. 2. Update MUX_n_DC_m and poll this field. This field clears once divider configuration is updated or on destructive reset. If functional reset comes when this field is 1 then it can remain fixed to 1 until divider input clock is restored. NOTE 0b - No divider configuration update is pending. 1b - Divider configuration update on at least one divider associated with this multiplexer is pending. |

## 24.5.47 Clock Mux 11 Select Control Register (MUX\_11\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_11_CSC | 5C0h     |

## Function

This register provides the clock source selection control for clock mux 11. Clock mux 11 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29     | 28     | 27     | 26     | 25     | 24     | 23   | 22   | 21   | 20   | 19    | 18   | 17   | 16   |
|--------|------|------|--------|--------|--------|--------|--------|--------|------|------|------|------|-------|------|------|------|
| R      | 0    | 0    |        |        |        |        |        |        | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |
| W      |      |      | SELCTL | SELCTL | SELCTL | SELCTL | SELCTL | SELCTL |      |      |      |      |       |      |      |      |
| Reset  | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0      | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13     | 12     | 11     | 10     | 9      | 8      | 7    | 6    | 5    | 4    | 3     | 2    | 1    | 0    |
| R      | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0      | 0    | 0    | 0    | 0    | SAFE_ | CLK_ | 0    | 0    |
| W      |      |      |        |        |        |        |        |        |      |      |      |      | SW    | SW   |      |      |
| Reset  | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0      | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |

## Fields

| Field        | Function                                                                                                                                                                                                |
|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -      | This field is reserved and reads return zeros.                                                                                                                                                          |
| 29-24 SELCTL | Clock source selection control Selects the source clock for clock mux 11. The reserved values are not displayed. 00_0000b - clk_src_0 10_0110b - clk_src_38 10_1001b - clk_src_41 10_1101b - clk_src_45 |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                          |
| 3            | Safe clock request                                                                                                                                                                                      |

Table continues on the next page...

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                  |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SAFE_SW  | Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.   |
| 2 CLK_SW | Clock switch Writing 1 to this bit makesaclock switch request to clock mux11.After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 1-0 -    | This field is reserved and reads return zeros.                                                                                                                                                            |

## 24.5.48 Clock Mux 11 Select Status Register (MUX\_11\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_11_CSS | 5C4h     |

## Function

This register provides the current clock source selection status for clock mux 11.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29      | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|---------|---------|---------|---------|---------|---------|------|------|------|------|----------|---------|-------|------|
| R      | 0    |      | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG | SWIP |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13      | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |         |         |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-30   | This field is reserved and reads return zeros. |

Table continues on the next page...

## Table continued from the previous page...

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 11. The reserved values are not displayed. 00_0000b - clk_src_0 10_0110b - clk_src_38 10_1001b - clk_src_41 10_1101b - clk_src_45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch. If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. 110b - Reserved |
| 16 SWIP       | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 15-4 -        | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

Table continues on the next page...

Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                               |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 3 SAFE_SW | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 11. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested. |
| 2 CLK_SW  | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 11. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                        |
| 1-0 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                         |

## 24.5.49 Clock Mux 12 Select Control Register (MUX\_12\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_12_CSC | 600h     |

## Function

This register provides the clock source selection control for clock mux 12. Clock mux 12 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -      | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 28-24 SELCTL | Clock source selection control Selects the source clock for clock mux 12. The reserved values are not displayed. 0_0000b - clk_src_0 1_1010b - clk_src_26                                                                  |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 2 CLK_SW     | Clock switch Writing 1 to this bit makesaclock switch request to clock mux12.After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.                  |
| 1-0 -        | This field is reserved and reads return zeros.                                                                                                                                                                             |

## 24.5.50 Clock Mux 12 Select Status Register (MUX\_12\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_12_CSS | 604h     |

## Function

This register provides the current clock source selection status for clock mux 12.

This register is reset on destructive reset only.

## Diagram

| Bits   | 31   | 30   | 29   | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|------|---------|---------|---------|---------|---------|------|------|------|------|----------|---------|-------|------|
| R      | 0    | 0    | 0    | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG | SWIP |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13   | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |      |         |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 28-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 12. The reserved values are not displayed. 0_0000b - clk_src_0 1_1010b - clk_src_26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch. If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. |

Table continues on the next page...

Clock Generation Module (MC\_CGM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                               |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 110b - Reserved 111b - Reserved                                                                                                                                                                                                                                        |
| 16 SWIP   | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                               |
| 15-4 -    | This field is reserved and reads return zeros.                                                                                                                                                                                                                         |
| 3 SAFE_SW | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 12. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested. |
| 2 CLK_SW  | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 12. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                        |
| 1-0 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                         |

## 24.5.51 Clock Mux 12 Divider 0 Control Register (MUX\_12\_DC\_0)

## Offset

| Register    | Offset   |
|-------------|----------|
| MUX_12_DC_0 | 608h     |

## Function

This register controls the clock divider 0 for clock mux 12.

This divider is a 50% duty cycle divider.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W    | DE   | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DE     | Divider enable 0b - Divider is disabled. 1b - Divider is enabled.                                                                                                                                     |
| 30-24 -   | This field is reserved and reads return zeros.                                                                                                                                                        |
| 23-16 DIV | Division value This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-0 -    | This field is reserved and reads return zeros.                                                                                                                                                        |

## 24.5.52 Clock Mux 12 Divider Update Status Register (MUX\_12\_DIV\_UPD\_STAT)

## Offset

| Register             | Offset   |
|----------------------|----------|
| MUX_12_DIV_UPD_STA T | 63Ch     |

## Function

This register provides the update status of the clock dividers corresponding to clock mux 12. When a write operation on any divider control register is performed, the divider status bit in this register is set to logic-1. The bit is set to logic-0 when the divider has sampled the new divider configuration. Performing multiple writes without tracking the status bit on same or other

## NOTE

The update to the fields of this register should be an atomic write, that is, one single write should update the complete register.

Clock Generation Module (MC\_CGM)

Clock Generation Module (MC\_CGM)

clock dividers inside the same clock mux leads to inconsistent reporting, that is, the divider status maybe be set to logic-0 when the corresponding divider update is pending.

## NOTE

Read accesses to MUX\_n\_DIV\_UPD\_STAT always complete without returning bus transfer error independent of whether any divider(s) are implemented inside MC\_CGM clock mux.

## Diagram

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 0 DIV_STAT | Divider status for clock mux 12 On reading MUX_n_DIV_UPD_STAT after updating a divider control register, if the value of this field is fixed to 1 because of an error in the selected clock source, perform the following steps to switch the mux to a new clock source: 1. Switch the mux to a working clock source without polling this field. 2. Update MUX_n_DC_m and poll this field. This field clears once divider configuration is updated or on destructive reset. If functional reset comes when this field is 1 then it can remain fixed to 1 until divider input clock is restored. NOTE 0b - No divider configuration update is pending. 1b - Divider configuration update on at least one divider associated with this multiplexer is pending. |

## 24.5.53 Clock Mux 14 Select Control Register (MUX\_14\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_14_CSC | 680h     |

## Function

This register provides the clock source selection control for clock mux 14. Clock mux 14 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28     | 27     | 26     | 25     | 24     | 23   | 22   | 21   | 20   | 19    | 18   | 17   | 16   |
|--------|------|------|------|--------|--------|--------|--------|--------|------|------|------|------|-------|------|------|------|
| R      | 0    | 0    |      |        |        |        |        |        | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |
| W      |      |      |      | SELCTL | SELCTL | SELCTL | SELCTL | SELCTL |      |      |      |      |       |      |      |      |
| Reset  | 0    | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12     | 11     | 10     | 9      | 8      | 7    | 6    | 5    | 4    | 3     | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0    | 0    | 0    | 0    | SAFE_ | CLK_ | 0    | 0    |
| W      |      |      |      |        |        |        |        |        |      |      |      |      | SW    | SW   |      |      |
| Reset  | 0    | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |

## Fields

| Field        | Function                                                                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -      | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 28-24 SELCTL | Clock source selection control Selects the source clock for clock mux 14. The reserved values are not displayed. 0_0000b - clk_src_0 1_1100b - clk_src_28                                                                  |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                     |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2       | Clock switch                                                                                                                                                                                 |
| CLK_SW  | Writing 1 to this bit makesaclock switch request to clock mux14.After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 1-0 -   | This field is reserved and reads return zeros.                                                                                                                                               |

## 24.5.54 Clock Mux 14 Select Status Register (MUX\_14\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_14_CSS | 684h     |

## Function

This register provides the current clock source selection status for clock mux 14.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|------|---------|---------|---------|---------|---------|------|------|------|------|----------|---------|-------|------|
| R      | 0    | 0    | 0    | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG | SWIP |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13   | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |      |         |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-29   | This field is reserved and reads return zeros. |
| 28-24   | Clock source selection status                  |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | This value indicates the current source selected for clock mux 14. The reserved values are not displayed. 0_0000b - clk_src_0 1_1100b - clk_src_28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 23-20 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 19-17 SWTRG | Switch trigger cause This value indicates the cause for the latest clock source switch. If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. 110b - Reserved |
| 16 SWIP     | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 15-4 -      | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 3 SAFE_SW   | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 14.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |

Table continues on the next page...

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                        |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested.                                                                                                                                              |
| 2 CLK_SW | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 14. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested. |
| 1-0 -    | This field is reserved and reads return zeros.                                                                                                                                                                                                  |

## 24.5.55 Clock Mux 14 Divider 0 Control Register (MUX\_14\_DC\_0)

## Offset

| Register    | Offset   |
|-------------|----------|
| MUX_14_DC_0 | 688h     |

## Function

This register controls the clock divider 0 for clock mux 14.

This divider is a 50% duty cycle divider.

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DE     | Divider enable 0b - Divider is disabled. 1b - Divider is enabled.                                                                                                                                     |
| 30-24 -   | This field is reserved and reads return zeros.                                                                                                                                                        |
| 23-16 DIV | Division value This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-0 -    | This field is reserved and reads return zeros.                                                                                                                                                        |

## 24.5.56 Clock Mux 14 Divider Update Status Register (MUX\_14\_DIV\_UPD\_STAT)

## Offset

| Register             | Offset   |
|----------------------|----------|
| MUX_14_DIV_UPD_STA T | 6BCh     |

## Function

This register provides the update status of the clock dividers corresponding to clock mux 14. When a write operation on any divider control register is performed, the divider status bit in this register is set to logic-1. The bit is set to logic-0 when the divider has sampled the new divider configuration. Performing multiple writes without tracking the status bit on same or other clock dividers inside the same clock mux leads to inconsistent reporting, that is, the divider status maybe be set to logic-0 when the corresponding divider update is pending.

## NOTE

Read accesses to MUX\_n\_DIV\_UPD\_STAT always complete without returning bus transfer error independent of whether any divider(s) are implemented inside MC\_CGM clock mux.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16        |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-----------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |           |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0         |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | DIV_ STAT |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |           |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 0 DIV_STAT | Divider status for clock mux 14 On reading MUX_n_DIV_UPD_STAT after updating a divider control register, if the value of this field is fixed to 1 because of an error in the selected clock source, perform the following steps to switch the mux to a new clock source: 1. Switch the mux to a working clock source without polling this field. 2. Update MUX_n_DC_m and poll this field. This field clears once divider configuration is updated or on destructive reset. If functional reset comes when this field is 1 then it can remain fixed to 1 until divider input clock is restored. NOTE 0b - No divider configuration update is pending. 1b - Divider configuration update on at least one divider associated with this multiplexer is pending. |

## 24.5.57 Clock Mux 15 Select Control Register (MUX\_15\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_15_CSC | 6C0h     |

## Function

This register provides the clock source selection control for clock mux 15. Clock mux 15 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

Clock Generation Module (MC\_CGM)

This register is reset on destructive reset only.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -      | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 29-24 SELCTL | Clock source selection control Selects the source clock for clock mux 15. The reserved values are not displayed. 00_0000b - clk_src_0 10_0111b - clk_src_39                                                                |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 2 CLK_SW     | Clock switch Writing 1 to this bit makesaclock switch request to clock mux15.After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.                  |
| 1-0 -        | This field is reserved and reads return zeros.                                                                                                                                                                             |

Clock Generation Module (MC\_CGM)

## 24.5.58 Clock Mux 15 Select Status Register (MUX\_15\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_15_CSS | 6C4h     |

## Function

This register provides the current clock source selection status for clock mux 15.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29      | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|---------|---------|---------|---------|---------|---------|------|------|------|------|----------|---------|-------|------|
| R      | 0    |      | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG | SWIP |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13      | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |         |         |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |         |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field         | Function                                                                                                                                                                           |
|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30 -       | This field is reserved and reads return zeros.                                                                                                                                     |
| 29-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 15. The reserved values are not displayed. 00_0000b - clk_src_0 10_0111b - clk_src_39 |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                     |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch.                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. 110b - Reserved 111b - Reserved |
| 16 SWIP   | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 15-4 -    | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 3 SAFE_SW | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 15. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested.                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 2 CLK_SW  | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 15. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 1-0 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |

## 24.5.59 Clock Mux 15 Divider 0 Control Register (MUX\_15\_DC\_0)

## Offset

| Register    | Offset   |
|-------------|----------|
| MUX_15_DC_0 | 6C8h     |

## Function

This register controls the clock divider 0 for clock mux 15.

This divider is a 50% duty cycle divider.

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 DE     | Divider enable 0b - Divider is disabled. 1b - Divider is enabled.                                                                                                                                     |
| 30-24 -   | This field is reserved and reads return zeros.                                                                                                                                                        |
| 23-16 DIV | Division value This field provides the division value for the clock divider. The clock period of the clock after division is 'DIV+1' times the time period of the current input clock to the divider. |
| 15-0 -    | This field is reserved and reads return zeros.                                                                                                                                                        |

Clock Generation Module (MC\_CGM)

Clock Generation Module (MC\_CGM)

## 24.5.60 Clock Mux 15 Divider Update Status Register (MUX\_15\_DIV\_UPD\_STAT)

## Offset

| Register             | Offset   |
|----------------------|----------|
| MUX_15_DIV_UPD_STA T | 6FCh     |

## Function

This register provides the update status of the clock dividers corresponding to clock mux 15. When a write operation on any divider control register is performed, the divider status bit in this register is set to logic-1. The bit is set to logic-0 when the divider has sampled the new divider configuration. Performing multiple writes without tracking the status bit on same or other clock dividers inside the same clock mux leads to inconsistent reporting, that is, the divider status maybe be set to logic-0 when the corresponding divider update is pending.

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                   |
|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                             |
| 0 DIV_STAT | Divider status for clock mux 15 On reading MUX_n_DIV_UPD_STAT after updating a divider control register, if the value of this field is fixed to 1 because of an error in the selected clock source, perform the following steps to switch the mux to a new clock source: 1. Switch the mux to a working clock source without polling this field. 2. Update MUX_n_DC_m and poll this field. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                          |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | This field clears once divider configuration is updated or on destructive reset. If functional reset comes when this field is 1 then it can remain fixed to 1 until divider input clock is restored. NOTE 0b - No divider configuration update is pending. 1b - Divider configuration update on at least one divider associated with this multiplexer is pending. |

## 24.5.61 Clock Mux 16 Select Control Register (MUX\_16\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_16_CSC | 700h     |

## Function

This register provides the clock source selection control for clock mux 16. Clock mux 16 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-29   | This field is reserved and reads return zeros. |

Table continues on the next page...

## Table continued from the previous page...

| Field        | Function                                                                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -            |                                                                                                                                                                                                                            |
| 28-24 SELCTL | Clock source selection control Selects the source clock for clock mux 16. The reserved values are not displayed. 0_0000b - clk_src_0 1_1001b - clk_src_25                                                                  |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 2 CLK_SW     | Clock switch Writing 1 to this bit makesaclock switch request to clock mux16.After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.                  |
| 1-0 -        | This field is reserved and reads return zeros.                                                                                                                                                                             |

## 24.5.62 Clock Mux 16 Select Status Register (MUX\_16\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_16_CSS | 704h     |

## Function

This register provides the current clock source selection status for clock mux 16.

This register is reset on destructive reset only.

## Diagram

| Bits   | 31   | 30   | 29   | 28      | 27      | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17    | 16   |
|--------|------|------|------|---------|---------|---------|---------|---------|------|------|------|------|----------|---------|-------|------|
| R      | 0    | 0    | 0    | SELSTAT | SELSTAT | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG | SWIP |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0     | 0    |
| Bits   | 15   | 14   | 13   | 12      | 11      | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1     | 0    |
| R      |      |      |      |         |         |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | 0     | 0    |
| W      |      |      |      |         |         |         |         |         |      |      |      |      |          |         |       |      |
| Reset  | 0    | 0    | 0    | 0       | 0       | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0     | 0    |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 28-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 16. The reserved values are not displayed. 0_0000b - clk_src_0 1_1001b - clk_src_25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch. If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. |

Table continues on the next page...

Clock Generation Module (MC\_CGM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                               |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 110b - Reserved 111b - Reserved                                                                                                                                                                                                                                        |
| 16 SWIP   | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                               |
| 15-4 -    | This field is reserved and reads return zeros.                                                                                                                                                                                                                         |
| 3 SAFE_SW | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 16. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested. |
| 2 CLK_SW  | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 16. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                        |
| 1-0 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                         |

## 24.6 MC\_CGM\_1 register descriptions

MC\_CGM implements a set of clock multiplexers that share PCFS configuration registers. MC\_CGM registers have the following properties:

- All registers are 32-bit wide.
- Only 32-bit read and write accesses are supported.
- Read/write accesses of less than 32 bits do not terminate with an error, and hardware behavior is unpredictable.
- Writes to read-only register fields in writable registers are ignored and do not provide an error response.
- Writes to read-only registers are aborted with an error response.

## 24.6.1 MC\_CGM\_1 memory map

MC\_CGM\_1 base address: 4003\_4000h

| Offset   | Register                                        |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------|-------------------|----------|---------------|
| 0h       | PCFS Step Duration (PCFS_SDUR)                  |                32 | RW       | 0000_0000h    |
| 28h      | PCFS Divider Change 4 Register (PCFS_DIVC4)     |                32 | RW       | 0000_0000h    |
| 2Ch      | PCFS Divider End 4 Register (PCFS_DIVE4)        |                32 | RW       | 0000_03E7h    |
| 30h      | PCFS Divider Start 4 Register (PCFS_DIVS4)      |                32 | RW       | 0000_03E7h    |
| 300h     | Clock Mux 0 Select Control Register (MUX_0_CSC) |                32 | RW       | 0000_0000h    |
| 304h     | Clock Mux 0 Select Status Register (MUX_0_CSS)  |                32 | R        | 0008_0000h    |

## 24.6.2 PCFS Step Duration (PCFS\_SDUR)

## Offset

| Register   | Offset   |
|------------|----------|
| PCFS_SDUR  | 0h       |

## Function

This register specifies the step duration of each PCFS step. The value provided in this register specifies the PCFS step duration in terms of the number of cycles of clk\_src\_0.

This register is reset only by a destructive reset. For details, see PCFS.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-16   | This field is reserved and reads return zeros. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                         |
|---------|----------------------------------|
| 15-0    | Step duration                    |
| SDUR    | Count value of the step duration |

## 24.6.3 PCFS Divider Change 4 Register (PCFS\_DIVC4)

## Offset

| Register   | Offset   |
|------------|----------|
| PCFS_DIVC4 | 28h      |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_4.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28    | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|-------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |       |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0 0   |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12 11 |      | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |       |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                          |
|---------|-------------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                      |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_4.       |
| 15-8    | This field is reserved and reads return zeros.                                                                    |
| -       |                                                                                                                   |
| 7-0     | Divider change rate                                                                                               |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_4. |

## 24.6.4 PCFS Divider End 4 Register (PCFS\_DIVE4)

## Offset

| Register   | Offset   |
|------------|----------|
| PCFS_DIVE4 | 2Ch      |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_4. This registers is reset only on destructive reset.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider end value                                                                         |
| DIVE    | This field provides the end value of the clock divider for the clk_src_4 ramp-down phase. |

## 24.6.5 PCFS Divider Start 4 Register (PCFS\_DIVS4)

## Offset

| Register   | Offset   |
|------------|----------|
| PCFS_DIVS4 | 30h      |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_4.

This register is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                 |
|---------|------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                           |
| 19-0    | Divider start value                                                                      |
| DIVS    | This field provides the start value of the clock divider for the clk_src_4 ramp-up phase |

## 24.6.6 Clock Mux 0 Select Control Register (MUX\_0\_CSC)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_0_CSC  | 300h     |

## Function

This register provides the clock source selection control for clock mux 0. Clock mux 0 implements hardware control clock switching ensuring that the clock switch happens in a graceful manner (without glitches). See the "Hardware-controlled clock multiplexer" section for details.

This register is reset on destructive reset only.

An update to all the PCFS-related fields of this register must be an atomic write, which means a single write must update the CLK\_SW, RAMPDOWN, and RAMPUP fields. It is necessary to set both RAMPUP and RAMPDOWN bits together even if you want to trigger either RAMPUP or RAMPDOWN process otherwise the desired PCFS sequence will not be executed.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26     | 25     | 24     | 23   | 22   | 21   | 20   | 19    | 18   | 17   | 16   |
|--------|------|------|------|------|------|--------|--------|--------|------|------|------|------|-------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    |        |        |        | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |
| W      |      |      |      |      |      | SELCTL | SELCTL | SELCTL |      |      |      |      |       |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0      | 0      | 0      | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10     | 9      | 8      | 7    | 6    | 5    | 4    | 3     | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0      | 0      | 0      | 0    | 0    | 0    | 0    | SAFE_ | CLK_ | RAMP | RAMP |
| W      |      |      |      |      |      |        |        |        |      |      |      |      | SW    | SW   | DOWN | UP   |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0      | 0      | 0      | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    |

## Fields

| Field        | Function                                                                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-27 -      | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 26-24 SELCTL | Clock source selection control Selects the source clock for clock mux 0. The reserved values are not displayed. 000b - clk_src_0 100b - clk_src_4                                                                          |
| 23-4 -       | This field is reserved and reads return zeros.                                                                                                                                                                             |
| 3 SAFE_SW    | Safe clock request Writing 1 to this bit makes a safe clock switch request to clk_src_0. After a safe clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set. |
| 2 CLK_SW     | Clock switch Writing 1 to this bit makes a clock switch request to clock mux 0. After a clock switch operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.               |
| 1 RAMPDOWN   | PCFS ramp-down Writing 1 to this bit makes a PCFS ramp-down request to clock mux 0. After a PCFS ramp-down operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.         |
| 0 RAMPUP     | PCFS ramp-up Writing 1 to this bit makes a PCFS ramp-up request to clock mux 0. After a PCFS ramp-up operation is requested, this bit is auto cleared and a corresponding bit in the status register is set.               |

Clock Generation Module (MC\_CGM)

## 24.6.7 Clock Mux 0 Select Status Register (MUX\_0\_CSS)

## Offset

| Register   | Offset   |
|------------|----------|
| MUX_0_CSS  | 304h     |

## Function

This register provides the current clock source selection status for clock mux 0.

This register is reset on destructive reset only.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26      | 25      | 24      | 23   | 22   | 21   | 20   | 19       | 18      | 17        | 16      |
|--------|------|------|------|------|------|---------|---------|---------|------|------|------|------|----------|---------|-----------|---------|
| R      | 0    | 0    | 0    | 0    | 0    | SELSTAT | SELSTAT | SELSTAT | 0    | 0    | 0    | 0    | SWTRG    | SWTRG   | SWTRG     | SWIP    |
| W      |      |      |      |      |      |         |         |         |      |      |      |      |          |         |           |         |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 1        | 0       | 0         | 0       |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10      | 9       | 8       | 7    | 6    | 5    | 4    | 3        | 2       | 1         | 0       |
| R      |      |      |      |      |      |         |         |         |      |      |      |      | SAFE_ SW | CLK_ SW | RAMP DOWN | RAMP UP |
| W      |      |      |      |      |      |         |         |         |      |      |      |      |          |         |           |         |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0       | 0       | 0       | 0    | 0    | 0    | 0    | 0        | 0       | 0         | 0       |

## Fields

| Field         | Function                                                                                                                                                                 |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-27 -       | This field is reserved and reads return zeros.                                                                                                                           |
| 26-24 SELSTAT | Clock source selection status This value indicates the current source selected for clock mux 0. The reserved values are not displayed. 000b - clk_src_0 100b - clk_src_4 |
| 23-20 -       | This field is reserved and reads return zeros.                                                                                                                           |
| 19-17 SWTRG   | Switch trigger cause This value indicates the cause for the latest clock source switch.                                                                                  |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | If the clock fails, followed by multiple safe clock switch requests for MC_CGM hardware clock mux, the value of the SWTRG field can be either 4 or 5. NOTE 000b - Reserved 001b - Switch after request succeeded. 010b - Switch after the request failed because of an inactive target clock and the current clock is clk_src_0. 011b - Switch after the request failed because of an inactive current clock and the current clock is clk_src_0. 100b - Switch to clk_src_0 because of a safe clock request or reset succeeded. 101b - Switch to clk_src_0 because of a safe clock request or reset succeeded, but the previous current clock source was inactive. 110b - Reserved 111b - Reserved |
| 16 SWIP    | Switch in progress New clock switch request can only be given three clock cycles after the completion of the previous request. NOTE 0b - Clock source switching is complete. 1b - Clock source switching is in progress.                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 15-4 -     | This field is reserved and reads return zeros.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 3 SAFE_SW  | Safe clock request This field provides an indication of whether a switch to safe clock operation was requested during the previous/ongoing request on clock mux 0. 0b - No safe clock switch operation was requested. 1b - Safe clock switch operation was requested.                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2 CLK_SW   | Clock switch This field provides an indication of whether a clock switch operation was requested during the previous/ ongoing request on clock mux 0. 0b - No clock switch operation was requested. 1b - Clock switch operation was requested.                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 1 RAMPDOWN | PCFS ramp-down                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |

Table continues on the next page...

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                                                                                                     |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | This field provides an indication of whether a PCFS ramp-down operation was requested during the previous/ongoing request on clock mux 0. In case of safe clock switching, the ramp-down operation runs internally, but the value of the corresponding status field is not set to 1. NOTE 0b - No ramp-down operation was requested. 1b - Ramp-down operation was requested. |
| 0 RAMPUP | PCFS ramp-up This field provides an indication of whether a PCFS ramp-up operation was requested during the previous/ ongoing request on clock mux 0. 0b - No ramp-up operation was requested. 1b - Ramp-up operation was requested.                                                                                                                                         |

## 24.7 MC\_CGM\_2 register descriptions

MC\_CGM implements a set of clock multiplexers that share PCFS configuration registers. MC\_CGM registers have the following properties:

- All registers are 32-bit wide.
- Only 32-bit read and write accesses are supported.
- Read/write accesses of less than 32 bits do not terminate with an error, and hardware behavior is unpredictable.
- Writes to read-only register fields in writable registers are ignored and do not provide an error response.
- Writes to read-only registers are aborted with an error response.

## 24.7.1 MC\_CGM\_2 memory map

MC\_CGM\_2 base address: 4401\_8000h

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 0h       | PCFS Step Duration (PCFS_SDUR)                |                32 | RW       | 0000_0000h    |
| 10Ch     | PCFS Divider Change 23 Register (PCFS_DIVC23) |                32 | RW       | 0000_0000h    |
| 110h     | PCFS Divider End 23 Register (PCFS_DIVE23)    |                32 | RW       | 0000_03E7h    |
| 114h     | PCFS Divider Start 23 Register (PCFS_DIVS23)  |                32 | RW       | 0000_03E7h    |
| 184h     | PCFS Divider Change 33 Register (PCFS_DIVC33) |                32 | RW       | 0000_0000h    |
| 188h     | PCFS Divider End 33 Register (PCFS_DIVE33)    |                32 | RW       | 0000_03E7h    |
| 18Ch     | PCFS Divider Start 33 Register (PCFS_DIVS33)  |                32 | RW       | 0000_03E7h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 220h     | PCFS Divider Change 46 Register (PCFS_DIVC46) |                32 | RW       | 0000_0000h    |
| 224h     | PCFS Divider End 46 Register (PCFS_DIVE46)    |                32 | RW       | 0000_03E7h    |
| 228h     | PCFS Divider Start 46 Register (PCFS_DIVS46)  |                32 | RW       | 0000_03E7h    |
| 22Ch     | PCFS Divider Change 47 Register (PCFS_DIVC47) |                32 | RW       | 0000_0000h    |
| 230h     | PCFS Divider End 47 Register (PCFS_DIVE47)    |                32 | RW       | 0000_03E7h    |
| 234h     | PCFS Divider Start 47 Register (PCFS_DIVS47)  |                32 | RW       | 0000_03E7h    |
| 238h     | PCFS Divider Change 48 Register (PCFS_DIVC48) |                32 | RW       | 0000_0000h    |
| 23Ch     | PCFS Divider End 48 Register (PCFS_DIVE48)    |                32 | RW       | 0000_03E7h    |
| 240h     | PCFS Divider Start 48 Register (PCFS_DIVS48)  |                32 | RW       | 0000_03E7h    |
| 244h     | PCFS Divider Change 49 Register (PCFS_DIVC49) |                32 | RW       | 0000_0000h    |
| 248h     | PCFS Divider End 49 Register (PCFS_DIVE49)    |                32 | RW       | 0000_03E7h    |
| 24Ch     | PCFS Divider Start 49 Register (PCFS_DIVS49)  |                32 | RW       | 0000_03E7h    |
| 250h     | PCFS Divider Change 50 Register (PCFS_DIVC50) |                32 | RW       | 0000_0000h    |
| 254h     | PCFS Divider End 50 Register (PCFS_DIVE50)    |                32 | RW       | 0000_03E7h    |
| 258h     | PCFS Divider Start 50 Register (PCFS_DIVS50)  |                32 | RW       | 0000_03E7h    |
| 25Ch     | PCFS Divider Change 51 Register (PCFS_DIVC51) |                32 | RW       | 0000_0000h    |
| 260h     | PCFS Divider End 51 Register (PCFS_DIVE51)    |                32 | RW       | 0000_03E7h    |
| 264h     | PCFS Divider Start 51 Register (PCFS_DIVS51)  |                32 | RW       | 0000_03E7h    |
| 268h     | PCFS Divider Change 52 Register (PCFS_DIVC52) |                32 | RW       | 0000_0000h    |
| 26Ch     | PCFS Divider End 52 Register (PCFS_DIVE52)    |                32 | RW       | 0000_03E7h    |
| 270h     | PCFS Divider Start 52 Register (PCFS_DIVS52)  |                32 | RW       | 0000_03E7h    |
| 274h     | PCFS Divider Change 53 Register (PCFS_DIVC53) |                32 | RW       | 0000_0000h    |
| 278h     | PCFS Divider End 53 Register (PCFS_DIVE53)    |                32 | RW       | 0000_03E7h    |
| 27Ch     | PCFS Divider Start 53 Register (PCFS_DIVS53)  |                32 | RW       | 0000_03E7h    |
| 280h     | PCFS Divider Change 54 Register (PCFS_DIVC54) |                32 | RW       | 0000_0000h    |
| 284h     | PCFS Divider End 54 Register (PCFS_DIVE54)    |                32 | RW       | 0000_03E7h    |
| 288h     | PCFS Divider Start 54 Register (PCFS_DIVS54)  |                32 | RW       | 0000_03E7h    |
| 28Ch     | PCFS Divider Change 55 Register (PCFS_DIVC55) |                32 | RW       | 0000_0000h    |
| 290h     | PCFS Divider End 55 Register (PCFS_DIVE55)    |                32 | RW       | 0000_03E7h    |
| 294h     | PCFS Divider Start 55 Register (PCFS_DIVS55)  |                32 | RW       | 0000_03E7h    |
| 298h     | PCFS Divider Change 56 Register (PCFS_DIVC56) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 29Ch     | PCFS Divider End 56 Register (PCFS_DIVE56)                      |                32 | RW       | 0000_03E7h    |
| 2A0h     | PCFS Divider Start 56 Register (PCFS_DIVS56)                    |                32 | RW       | 0000_03E7h    |
| 2A4h     | PCFS Divider Change 57 Register (PCFS_DIVC57)                   |                32 | RW       | 0000_0000h    |
| 2A8h     | PCFS Divider End 57 Register (PCFS_DIVE57)                      |                32 | RW       | 0000_03E7h    |
| 2ACh     | PCFS Divider Start 57 Register (PCFS_DIVS57)                    |                32 | RW       | 0000_03E7h    |
| 2B0h     | PCFS Divider Change 58 Register (PCFS_DIVC58)                   |                32 | RW       | 0000_0000h    |
| 2B4h     | PCFS Divider End 58 Register (PCFS_DIVE58)                      |                32 | RW       | 0000_03E7h    |
| 2B8h     | PCFS Divider Start 58 Register (PCFS_DIVS58)                    |                32 | RW       | 0000_03E7h    |
| 2BCh     | PCFS Divider Change 59 Register (PCFS_DIVC59)                   |                32 | RW       | 0000_0000h    |
| 2C0h     | PCFS Divider End 59 Register (PCFS_DIVE59)                      |                32 | RW       | 0000_03E7h    |
| 2C4h     | PCFS Divider Start 59 Register (PCFS_DIVS59)                    |                32 | RW       | 0000_03E7h    |
| 2C8h     | PCFS Divider Change 60 Register (PCFS_DIVC60)                   |                32 | RW       | 0000_0000h    |
| 2CCh     | PCFS Divider End 60 Register (PCFS_DIVE60)                      |                32 | RW       | 0000_03E7h    |
| 2D0h     | PCFS Divider Start 60 Register (PCFS_DIVS60)                    |                32 | RW       | 0000_03E7h    |
| 2D4h     | PCFS Divider Change 61 Register (PCFS_DIVC61)                   |                32 | RW       | 0000_0000h    |
| 2D8h     | PCFS Divider End 61 Register (PCFS_DIVE61)                      |                32 | RW       | 0000_03E7h    |
| 2DCh     | PCFS Divider Start 61 Register (PCFS_DIVS61)                    |                32 | RW       | 0000_03E7h    |
| 2E0h     | PCFS Divider Change 62 Register (PCFS_DIVC62)                   |                32 | RW       | 0000_0000h    |
| 2E4h     | PCFS Divider End 62 Register (PCFS_DIVE62)                      |                32 | RW       | 0000_03E7h    |
| 2E8h     | PCFS Divider Start 62 Register (PCFS_DIVS62)                    |                32 | RW       | 0000_03E7h    |
| 2ECh     | PCFS Divider Change 63 Register (PCFS_DIVC63)                   |                32 | RW       | 0000_0000h    |
| 2F0h     | PCFS Divider End 63 Register (PCFS_DIVE63)                      |                32 | RW       | 0000_03E7h    |
| 2F4h     | PCFS Divider Start 63 Register (PCFS_DIVS63)                    |                32 | RW       | 0000_03E7h    |
| 300h     | Clock Mux 0 Select Control Register (MUX_0_CSC)                 |                32 | RW       | 0000_0000h    |
| 304h     | Clock Mux 0 Select Status Register (MUX_0_CSS)                  |                32 | R        | 0008_0000h    |
| 308h     | Clock Mux 0 Divider 0 Control Register (MUX_0_DC_0)             |                32 | RW       | 8001_0000h    |
| 33Ch     | Clock Mux 0 Divider Update Status Register (MUX_0_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 340h     | Clock Mux 1 Select Control Register (MUX_1_CSC)                 |                32 | RW       | 0000_0000h    |
| 344h     | Clock Mux 1 Select Status Register (MUX_1_CSS)                  |                32 | R        | 0008_0000h    |
| 348h     | Clock Mux 1 Divider 0 Control Register (MUX_1_DC_0)             |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 34Ch     | Clock Mux 1 Divider 1 Control Register (MUX_1_DC_1)             |                32 | RW       | 0003_0000h    |
| 37Ch     | Clock Mux 1 Divider Update Status Register (MUX_1_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 380h     | Clock Mux 2 Select Control Register (MUX_2_CSC)                 |                32 | RW       | 0000_0000h    |
| 384h     | Clock Mux 2 Select Status Register (MUX_2_CSS)                  |                32 | R        | 0008_0000h    |
| 388h     | Clock Mux 2 Divider 0 Control Register (MUX_2_DC_0)             |                32 | RW       | 0000_0000h    |
| 38Ch     | Clock Mux 2 Divider 1 Control Register (MUX_2_DC_1)             |                32 | RW       | 0003_0000h    |
| 3BCh     | Clock Mux 2 Divider Update Status Register (MUX_2_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 3C0h     | Clock Mux 3 Select Control Register (MUX_3_CSC)                 |                32 | RW       | 0000_0000h    |
| 3C4h     | Clock Mux 3 Select Status Register (MUX_3_CSS)                  |                32 | R        | 0008_0000h    |
| 3C8h     | Clock Mux 3 Divider 0 Control Register (MUX_3_DC_0)             |                32 | RW       | 0000_0000h    |
| 3CCh     | Clock Mux 3 Divider 1 Control Register (MUX_3_DC_1)             |                32 | RW       | 0003_0000h    |
| 3FCh     | Clock Mux 3 Divider Update Status Register (MUX_3_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 400h     | Clock Mux 4 Select Control Register (MUX_4_CSC)                 |                32 | RW       | 0000_0000h    |
| 404h     | Clock Mux 4 Select Status Register (MUX_4_CSS)                  |                32 | R        | 0008_0000h    |
| 440h     | Clock Mux 5 Select Control Register (MUX_5_CSC)                 |                32 | RW       | 0000_0000h    |
| 444h     | Clock Mux 5 Select Status Register (MUX_5_CSS)                  |                32 | R        | 0008_0000h    |
| 480h     | Clock Mux 6 Select Control Register (MUX_6_CSC)                 |                32 | RW       | 0000_0000h    |
| 484h     | Clock Mux 6 Select Status Register (MUX_6_CSS)                  |                32 | R        | 0008_0000h    |
| 4C0h     | Clock Mux 7 Select Control Register (MUX_7_CSC)                 |                32 | RW       | 0000_0000h    |
| 4C4h     | Clock Mux 7 Select Status Register (MUX_7_CSS)                  |                32 | R        | 0008_0000h    |
| 4C8h     | Clock Mux 7 Divider 0 Control Register (MUX_7_DC_0)             |                32 | RW       | 0000_0000h    |
| 4FCh     | Clock Mux 7 Divider Update Status Register (MUX_7_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 500h     | Clock Mux 8 Select Control Register (MUX_8_CSC)                 |                32 | RW       | 0000_0000h    |
| 504h     | Clock Mux 8 Select Status Register (MUX_8_CSS)                  |                32 | R        | 0008_0000h    |
| 508h     | Clock Mux 8 Divider 0 Control Register (MUX_8_DC_0)             |                32 | RW       | 0000_0000h    |
| 53Ch     | Clock Mux 8 Divider Update Status Register (MUX_8_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |
| 540h     | Clock Mux 9 Select Control Register (MUX_9_CSC)                 |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                                        |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------------------|-------------------|----------|---------------|
| 544h     | Clock Mux 9 Select Status Register (MUX_9_CSS)                  |                32 | R        | 0008_0000h    |
| 548h     | Clock Mux 9 Divider 0 Control Register (MUX_9_DC_0)             |                32 | RW       | 0000_0000h    |
| 57Ch     | Clock Mux 9 Divider Update Status Register (MUX_9_DIV_UPD_STAT) |                32 | R        | 0000_0000h    |

## 24.7.2 PCFS Step Duration (PCFS\_SDUR)

## Offset

| Register   | Offset   |
|------------|----------|
| PCFS_SDUR  | 0h       |

## Function

This register specifies the step duration of each PCFS step. The value provided in this register specifies the PCFS step duration in terms of the number of cycles of clk\_src\_0.

This register is reset only by a destructive reset. For details, see PCFS.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                       |
|---------|------------------------------------------------|
| 31-16   | This field is reserved and reads return zeros. |
| -       |                                                |
| 15-0    | Step duration                                  |
| SDUR    | Count value of the step duration               |

## 24.7.3 PCFS Divider Change 23 Register (PCFS\_DIVC23)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC23 | 10Ch     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_23.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                       |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_23.       |
| 15-8    | This field is reserved and reads return zeros.                                                                     |
| -       |                                                                                                                    |
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_23. |

## 24.7.4 PCFS Divider End 23 Register (PCFS\_DIVE23)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE23 | 110h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_23. This registers is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W       |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_23 ramp-down phase. |

## 24.7.5 PCFS Divider Start 23 Register (PCFS\_DIVS23)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS23 | 114h     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_23.

This register is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_23 ramp-up phase |

## 24.7.6 PCFS Divider Change 33 Register (PCFS\_DIVC33)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC33 | 184h     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_33.

This register is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                       |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_33.       |
| 15-8    | This field is reserved and reads return zeros.                                                                     |
| -       |                                                                                                                    |
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_33. |

## 24.7.7 PCFS Divider End 33 Register (PCFS\_DIVE33)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE33 | 188h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_33.

This registers is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_33 ramp-down phase. |

## 24.7.8 PCFS Divider Start 33 Register (PCFS\_DIVS33)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS33 | 18Ch     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_33. This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W       |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

Clock Generation Module (MC\_CGM)

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_33 ramp-up phase |

## 24.7.9 PCFS Divider Change 46 Register (PCFS\_DIVC46)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC46 | 220h     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_46.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                 |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_46. |
| 15-8    | This field is reserved and reads return zeros.                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_46. |

## 24.7.10 PCFS Divider End 46 Register (PCFS\_DIVE46)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE46 | 224h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_46. This registers is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_46 ramp-down phase. |

## 24.7.11 PCFS Divider Start 46 Register (PCFS\_DIVS46)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS46 | 228h     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_46.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_46 ramp-up phase |

## 24.7.12 PCFS Divider Change 47 Register (PCFS\_DIVC47)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC47 | 22Ch     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_47.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                       |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_47.       |
| 15-8    | This field is reserved and reads return zeros.                                                                     |
| -       |                                                                                                                    |
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_47. |

## 24.7.13 PCFS Divider End 47 Register (PCFS\_DIVE47)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE47 | 230h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_47.

This registers is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_47 ramp-down phase. |

## 24.7.14 PCFS Divider Start 47 Register (PCFS\_DIVS47)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS47 | 234h     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_47. This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W       |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

Clock Generation Module (MC\_CGM)

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_47 ramp-up phase |

## 24.7.15 PCFS Divider Change 48 Register (PCFS\_DIVC48)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC48 | 238h     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_48.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                 |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_48. |
| 15-8    | This field is reserved and reads return zeros.                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_48. |

## 24.7.16 PCFS Divider End 48 Register (PCFS\_DIVE48)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE48 | 23Ch     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_48. This registers is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_48 ramp-down phase. |

## 24.7.17 PCFS Divider Start 48 Register (PCFS\_DIVS48)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS48 | 240h     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_48.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_48 ramp-up phase |

## 24.7.18 PCFS Divider Change 49 Register (PCFS\_DIVC49)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC49 | 244h     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_49.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                       |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_49.       |
| 15-8    | This field is reserved and reads return zeros.                                                                     |
| -       |                                                                                                                    |
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_49. |

## 24.7.19 PCFS Divider End 49 Register (PCFS\_DIVE49)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE49 | 248h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_49.

This registers is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_49 ramp-down phase. |

## 24.7.20 PCFS Divider Start 49 Register (PCFS\_DIVS49)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS49 | 24Ch     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_49. This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W       |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

Clock Generation Module (MC\_CGM)

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_49 ramp-up phase |

## 24.7.21 PCFS Divider Change 50 Register (PCFS\_DIVC50)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC50 | 250h     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_50.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                 |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_50. |
| 15-8    | This field is reserved and reads return zeros.                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_50. |

## 24.7.22 PCFS Divider End 50 Register (PCFS\_DIVE50)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE50 | 254h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_50. This registers is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_50 ramp-down phase. |

## 24.7.23 PCFS Divider Start 50 Register (PCFS\_DIVS50)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS50 | 258h     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_50.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_50 ramp-up phase |

## 24.7.24 PCFS Divider Change 51 Register (PCFS\_DIVC51)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC51 | 25Ch     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_51.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                       |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_51.       |
| 15-8    | This field is reserved and reads return zeros.                                                                     |
| -       |                                                                                                                    |
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_51. |

## 24.7.25 PCFS Divider End 51 Register (PCFS\_DIVE51)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE51 | 260h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_51.

This registers is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_51 ramp-down phase. |

## 24.7.26 PCFS Divider Start 51 Register (PCFS\_DIVS51)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS51 | 264h     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_51. This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W       |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

Clock Generation Module (MC\_CGM)

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_51 ramp-up phase |

## 24.7.27 PCFS Divider Change 52 Register (PCFS\_DIVC52)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC52 | 268h     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_52.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                 |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_52. |
| 15-8    | This field is reserved and reads return zeros.                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_52. |

## 24.7.28 PCFS Divider End 52 Register (PCFS\_DIVE52)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE52 | 26Ch     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_52. This registers is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_52 ramp-down phase. |

## 24.7.29 PCFS Divider Start 52 Register (PCFS\_DIVS52)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS52 | 270h     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_52.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_52 ramp-up phase |

## 24.7.30 PCFS Divider Change 53 Register (PCFS\_DIVC53)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC53 | 274h     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_53.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                       |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_53.       |
| 15-8    | This field is reserved and reads return zeros.                                                                     |
| -       |                                                                                                                    |
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_53. |

## 24.7.31 PCFS Divider End 53 Register (PCFS\_DIVE53)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE53 | 278h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_53.

This registers is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_53 ramp-down phase. |

## 24.7.32 PCFS Divider Start 53 Register (PCFS\_DIVS53)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS53 | 27Ch     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_53. This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W       |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

Clock Generation Module (MC\_CGM)

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_53 ramp-up phase |

## 24.7.33 PCFS Divider Change 54 Register (PCFS\_DIVC54)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC54 | 280h     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_54.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                 |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_54. |
| 15-8    | This field is reserved and reads return zeros.                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_54. |

## 24.7.34 PCFS Divider End 54 Register (PCFS\_DIVE54)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE54 | 284h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_54. This registers is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_54 ramp-down phase. |

## 24.7.35 PCFS Divider Start 54 Register (PCFS\_DIVS54)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS54 | 288h     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_54.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_54 ramp-up phase |

## 24.7.36 PCFS Divider Change 55 Register (PCFS\_DIVC55)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC55 | 28Ch     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_55.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                       |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_55.       |
| 15-8    | This field is reserved and reads return zeros.                                                                     |
| -       |                                                                                                                    |
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_55. |

## 24.7.37 PCFS Divider End 55 Register (PCFS\_DIVE55)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE55 | 290h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_55.

This registers is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_55 ramp-down phase. |

## 24.7.38 PCFS Divider Start 55 Register (PCFS\_DIVS55)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS55 | 294h     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_55. This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W       |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

Clock Generation Module (MC\_CGM)

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_55 ramp-up phase |

## 24.7.39 PCFS Divider Change 56 Register (PCFS\_DIVC56)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC56 | 298h     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_56.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                 |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_56. |
| 15-8    | This field is reserved and reads return zeros.                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_56. |

## 24.7.40 PCFS Divider End 56 Register (PCFS\_DIVE56)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE56 | 29Ch     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_56. This registers is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_56 ramp-down phase. |

## 24.7.41 PCFS Divider Start 56 Register (PCFS\_DIVS56)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS56 | 2A0h     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_56.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_56 ramp-up phase |

## 24.7.42 PCFS Divider Change 57 Register (PCFS\_DIVC57)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC57 | 2A4h     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_57.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                       |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_57.       |
| 15-8    | This field is reserved and reads return zeros.                                                                     |
| -       |                                                                                                                    |
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_57. |

## 24.7.43 PCFS Divider End 57 Register (PCFS\_DIVE57)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE57 | 2A8h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_57.

This registers is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_57 ramp-down phase. |

## 24.7.44 PCFS Divider Start 57 Register (PCFS\_DIVS57)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS57 | 2ACh     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_57. This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W       |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

Clock Generation Module (MC\_CGM)

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_57 ramp-up phase |

## 24.7.45 PCFS Divider Change 58 Register (PCFS\_DIVC58)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC58 | 2B0h     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_58.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                 |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_58. |
| 15-8    | This field is reserved and reads return zeros.                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_58. |

## 24.7.46 PCFS Divider End 58 Register (PCFS\_DIVE58)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE58 | 2B4h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_58. This registers is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_58 ramp-down phase. |

## 24.7.47 PCFS Divider Start 58 Register (PCFS\_DIVS58)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS58 | 2B8h     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_58.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                  |
|---------|-------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                            |
| 19-0    | Divider start value                                                                       |
| DIVS    | This field provides the start value of the clock divider for the clk_src_58 ramp-up phase |

## 24.7.48 PCFS Divider Change 59 Register (PCFS\_DIVC59)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVC59 | 2BCh     |

## Function

This register defines the rate of frequency change and initial change value on frequency ramp-up for the Progressive Clock Frequency switching of clk\_src\_59.

This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      | RATE | RATE | RATE | RATE | RATE | RATE | RATE | RATE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                           |
|---------|--------------------------------------------------------------------------------------------------------------------|
| 31-16   | Divider change initial value                                                                                       |
| INIT    | This field provides the initial change value of the clock divider for the clock ramp-up phase of clk_src_59.       |
| 15-8    | This field is reserved and reads return zeros.                                                                     |
| -       |                                                                                                                    |
| 7-0     | Divider change rate                                                                                                |
| RATE    | This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase of clk_src_59. |

## 24.7.49 PCFS Divider End 59 Register (PCFS\_DIVE59)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVE59 | 2C0h     |

## Function

This register defines the final division value on frequency ramp-down for the progressive system clock switching of clk\_src\_59.

This registers is reset only on destructive reset.

Clock Generation Module (MC\_CGM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE | DIVE |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                   |
|---------|--------------------------------------------------------------------------------------------|
| 31-20   | This field is reserved and reads return zeros.                                             |
| 19-0    | Divider end value                                                                          |
| DIVE    | This field provides the end value of the clock divider for the clk_src_59 ramp-down phase. |

## 24.7.50 PCFS Divider Start 59 Register (PCFS\_DIVS59)

## Offset

| Register    | Offset   |
|-------------|----------|
| PCFS_DIVS59 | 2C4h     |

## Function

This register defines the initial division value on frequency ramp-up for the progressive system clock switching of clk\_src\_59. This register is reset only on destructive reset.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |
| W       |      |      |      |      |      |      |      |      |      |      |      |      | DIVS | DIVS | DIVS | DIVS |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1    | 0    | 0    | 1    | 1    | 1    |

Clock Generation Module (MC\_CGM)