<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Duncan/git/ForthCPU/aluB/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/constants.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v(3,10-3,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/testSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v(3,10-3,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v'
WARNING - C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v(87,14-87,27) (VERI-1158) use of undefined macro 'ALUB_SRCX_U6'
ERROR - C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v(87,27-87,28) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v(94,14-94,29) (VERI-1158) use of undefined macro 'ALUB_SRCX_U6_0'
ERROR - C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v(94,29-94,30) (VERI-1137) syntax error near ';'
WARNING - C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v(34,9-102,4) (VERI-1988) empty statement in sequential block
ERROR - C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v(5,1-104,10) (VERI-1072) module 'aluBMuxTests' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/test/aluBMuxTests.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v(3,10-3,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/testSetup.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v(3,10-3,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v(4,8-4,16) (VERI-1018) compiling module 'aluBlock'
INFO - C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v(4,1-55,10) (VERI-9000) elaborating module 'aluBlock'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(3,1-128,10) (VERI-9000) elaborating module 'alu_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v(5,8-5,20) (VERI-1018) compiling module 'fullALUTests'
ERROR - C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v(35,2-35,21) (VERI-1010) cannot find port 'ALUB_DIN' on this module
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(9,8-9,15) (VERI-1310) 'fullALU' is declared here
ERROR - C:/Users/Duncan/git/ForthCPU/aluB/test/fullALUTests.v(34,2-34,21) (VERI-1010) cannot find port 'ALUA_DIN' on this module
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(9,8-9,15) (VERI-1310) 'fullALU' is declared here
Done: design load finished with (5) errors, and (3) warnings

</PRE></BODY></HTML>