\subsection{Configuration of testbeds used for the benchmark}
\label{sec:arch}
           
We executed our benchmark on four testbeds using cutting-edge processors recently introduced by four major processor vendors:
Xeon\textregistered Gold 6140 from Intel \cite{INTELXEONGOLD6140},
AMD Epyc\textsuperscript{TM} 7551 from AMD \cite{2019:epyc, now:epyc},
ARM Hi1616 from HiSilicon \cite{2017:hi1616,2019:hi1616},
and Power8 from IBM \cite{2015:power8,2016:power8}.
While
table~\ref{tab:clusterconfig} summarizes relevant technical characteristics of our testbeds,
the text below describes important architectural improvements introduced into the processors.

%https://en.wikichip.org/wiki/intel/xeon_gold/6140
%https://en.wikichip.org/wiki/amd/epyc/7551
%https://en.wikichip.org/wiki/hi1616
\begin{table}
\caption{Testbed characteristics}
\label{tab:clusterconfig}
\begin{adjustbox}{width=1\textwidth}
\small
\begin{tabular}{l|c|c|c|c|}
\cline{2-5}
\multicolumn{1}{c|}{} & \textbf{Intel\textregistered\ Xeon\textregistered\ Gold 6140} & \textbf{AMD Epyc\textsuperscript{TM} 7551} & \textbf{ARM Hi1616} & \textbf{Power8+ S822LC} \\ \hline
\multicolumn{1}{|l|}{\textbf{No. of nodes}} & 2 & 1 & 2 & 1 \\ \hline
\multicolumn{1}{|l|}{\textbf{Cores per node}} & 36 & 64 & 64 & 20 \\ \hline
\multicolumn{1}{|l|}{\textbf{CPU Frequency [GHz]}} & 2.3 & 2 & 2.4 & 2.92 \\ \hline
\multicolumn{1}{|l|}{\textbf{L1 (data) cache}} & 576 kB &  1 MB & 1 MB & 64 kB, 8-way \\ \hline
\multicolumn{1}{|l|}{\textbf{L2 cache}} & 18 MB & 16MB & 8MB & 512 kB, 8-way \\ \hline
\multicolumn{1}{|l|}{\textbf{L3 cache}} & 24.75 MB & 64 MB & 32 MB & 8 MB/core, 8-way \\ \hline
\multicolumn{1}{|l|}{\textbf{RAM type (channels)}} & DDR4 (6) & DDR4 (8) & DDR4 (4) & DDR3 (4) \\ \hline
\multicolumn{1}{|l|}{\textbf{RAM frequency [MHz]}} & 2666 & 2400 & 2400 & 1333 \\ \hline
\multicolumn{1}{|l|}{\textbf{RAM capacity [GB]}} & 192 & 512 & 128 & 512 \\ \hline
\multicolumn{1}{|l|}{\textbf{I/O and disks type}} & SSD & SSD & SSD & SSD \\ \hline
\multicolumn{1}{|l|}{\textbf{Interconnect}} & 10Gb Ethernet & --$^*$ %\footnote{\label{singlenode}This testbed has a sigle node}
& 10Gb Ethernet & --$^*$ %\footref{singlenode}
\\ \hline
\multicolumn{1}{|l|}{\textbf{TDP [W]}} & 140 & 180 & 70 & 190 \\ \hline
\multicolumn{1}{|l|}{\textbf{Processor price [USD]}} & 2450 & 3743 & 300 & 1500 \\ \hline
\multicolumn{1}{|l|}{\textbf{OS version}} & Ubuntu 16.04.03 LTS & \multicolumn{1}{c|}{CentOS 6.9} & \multicolumn{1}{c|}{\begin{tabular}[c]{@{}l@{}}EulerOS release 2.0 (SP2),\\ Ubuntu 16.04.3 LTS\end{tabular}} & \multicolumn{1}{c|}{Ubuntu 16.04.2 LTS} \\ \hline
\multicolumn{5}{|c|}{\textbf{Total bandwidth estimates (per node) [GBps]}}  \\ \hline
\multicolumn{1}{|l|}{\textbf{L1 (data) cache}} & 3974 & 6144 & 7372 & 2803 \\ \hline
\multicolumn{1}{|l|}{\textbf{L2 cache}} & 3974 & 6144 & 7372 & 2803 \\ \hline
\multicolumn{1}{|l|}{\textbf{L3 cache}} & 5298 & 8192 & 9830 & 3738 \\ \hline
\multicolumn{1}{|l|}{\textbf{Total memory}} & 119.21 & 158.95 & 71.53 & 230 \\ \hline
\multicolumn{1}{|l|}{\textbf{SMP interconnect}} & -- & -- & 48 & 38.4 \\ \hline
%% \multicolumn{1}{|l|}{\textbf{PCIe interconnect}} & 192 & 256 & 184 & 128 \\ \hline
\multicolumn{1}{|l|}{\textbf{I/O} (maximum theoretical, simplex$^{**}$)} & 96 & 128 & 92 & 64 \\ \hline
\end{tabular}
\end{adjustbox}
\newline
\raggedright{\footnotesize{
    $^*$ These testbeds have a sigle node;
    $^{**}$ All testbeds use PCIe interconnect, for duplex simply multiply be 2.
}}
\end{table}

\paragraph{Intel\textregistered\ Xeon\textregistered\ Gold 6140 (SkyLake SP).}
The new core for Skylake-X, technically called the Skylake-SP core architecture, delivers new improvements compared to the previous Broadwell-E platform. One of those ``upgrades'' has been towards better SIMD performance: clustering multiple data entries into a single element and performing the same operation to each of them at once in one go. This has evolved in many forms, from SSE and SSE2 through AVX and AVX2 and now into AVX-512-F.
Other important changes available in Intel\textregistered\ Xeon\textregistered\ Gold are presented separately in \cite{INTELXEONGOLD6140}.

\paragraph{AMD Epyc\texorpdfstring{\textsuperscript{TM}}\ 7551.}
AMD Epyc\textsuperscript{TM} processor is based on the Zen microarchitecture and is manufactured on a 14 nm process. This microarchitecture was designed from the ground up with data centres in mind, for optimal balance and power. The new core design can process four x86 assembler instructions per cycle and introduces Simultaneous Multithreading (SMT).
%% Another improvement that Zen has had over Bulldozer (the previous microarchitecture) is the instruction set. The part of them is exclusive for AMD (ADX, RDSEED, SMAP, SHA1/SHA256, CLFLUSHOPT, CLZERO - Clear Cache Line, PTE Coalescing).
Zen microarchitecture also introduces a considerable number of improvements and design changes over Bulldozer
including wider instruction set, larger cache system, 2x higher bandwidth, better branch predictions, etc
\cite{2019:epyc, now:epyc}.
%% , e.g: utilizes 14 nm process (from 28 nm), Simultaneous Multithreading (SMT) support, improved branch mispredictions, better branch predictions with 2 branches per BTB entry, large Op cache (2K instructions), cache system (L1: 64 KiB, Write-back L1 cache eviction policy (from write-through), 2x the bandwidth; L2: 2x the bandwidth), Page Table Entry (PTE) Coalescing.

\paragraph{ARM Hi1616.}
The HiSilicon Hi1616 V100 products are based on ARM Cortex-A72 cores. These are high-performance, low-power processors based on the ARMv8-A architectural platform. % and the Hi16xx Family supports all features of the ARMv8-A architectural platform.
%% The Cortex-A72 processor is a high-performance processor that implements the Armv8-A architecture. Its main benefits include:
%% \begin{itemize}
%%   \item[\textbullet]Arm's state-of-the-art high-performance and energy-efficient processor for the infrastructure, mobile and automotive industries.
%%   \item[\textbullet]Market leading computational density in all coefficients of application forms.
%%   \item[\textbullet]Enhanced performance and efficiency, with full 64-bit support for the ARMv8-A.
%% \end{itemize}
Hi1616 features several major microarchitectural improvements in memory performance, as well as in integer and floating point arithmetics that build on top of the current generation of ARMv8-A cores \cite{2017:hi1616,2019:hi1616}.
% Improvements in floating point, integer, and memory performance improve the performance of each major load class.
%% The Cortex-A72 processor is fully supported by ARM programming tools.

\paragraph{Power8+ S822LC.}
%% Although the IBM 8335 Power System S822LC for High Performance Computing server Model GTB (8335-GTB) was released in September 2016, it still remains one of the most interesting hardware platforms for HPC available at the market. This platform delivers breakthrough accelerated computing performance.
Being designed for ``accelerated workloads in high-performance computing (HPC), high-performance data analytics (HPDA), enterprise data centers, and accelerated cloud deployments'' \cite{2015:power8,2016:power8}, IBM 8335 Power System S822LC for High Performance Computing server Model GTB (8335-GTB) perfectly suits for all kinds of GSS applications. % including preprocessing (e.g., creating synthetic populations and synthetic networks), simulation, HPDA, and visualization.
S822LC brings together two POWER8 CPUs with four NVIDIA Tesla P100 GPUs through novel NVLink Technology.
%% NVLink is used to transfer data to GPUs, while actual instructions are still transferred to accelerators via PCIe.
