design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/prherrma/runners/r4/_work/tapeout-ci-2311/tapeout-ci-2311/openlane/user_project_wrapper,user_project_wrapper,23_11_05_20_43,flow completed,1h42m55s0ms,0h27m6s0ms,11753.018195655182,10.2784,5288.858188044832,7.22,-1,9851.9,51411,0,0,0,0,0,0,8360612,404,313,0,-1,-1,5285972,511013,-24.6,-1,-1,-1,-1,-24.6,-1,-1,-1,-1,3773688239.0,0.0,14.83,20.17,4.99,10.12,0.75,43385,77916,3556,35651,0,0,0,51218,1792,8,1201,2597,8239,4428,563,6544,9373,9976,43,507313,108387,55590,144757,54361,870408,10173980.1536,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,26.0,38.46153846153846,25,1,45,180,180,0.3,0,16,0.2,1,sky130_fd_sc_hd,AREA 0
