###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Dec  2 18:06:26 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[30] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /load64_d_reg/Q       (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.273
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.023
- Arrival Time                  1.942
= Slack Time                   -1.965
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.965 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.965 | 
     | FECTS_clks_clk___L2_I0                          | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.965 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.965 | 
     | FECTS_clks_clk___L4_I2                          | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.965 | 
     | FECTS_clks_clk___L5_I7                          | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.965 | 
     | FECTS_clks_clk___L6_I42                         | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.965 | 
     | \tx_core/tx_crc/crcpkt2 /load64_d_reg           | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.136 |   0.136 |   -1.829 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC39318_load64_d   | A ^ -> Y v   | INVX2    | 0.015 | 0.029 |   0.165 |   -1.800 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC39319_load64_d   | A v -> Y ^   | INVX8    | 0.105 | 0.039 |   0.205 |   -1.761 | 
     | \tx_core/tx_crc/crcpkt2 /U1715                  | A ^ -> Y v   | INVX8    | 0.064 | 0.076 |   0.281 |   -1.684 | 
     | \tx_core/tx_crc/crcpkt2 /U1716                  | A v -> Y ^   | INVX8    | 0.024 | 0.029 |   0.310 |   -1.655 | 
     | \tx_core/tx_crc/crcpkt2 /U403                   | A ^ -> Y ^   | OR2X2    | 0.031 | 0.045 |   0.355 |   -1.611 | 
     | \tx_core/tx_crc/crcpkt2 /U511                   | A ^ -> Y v   | INVX2    | 0.018 | 0.028 |   0.382 |   -1.583 | 
     | \tx_core/tx_crc/crcpkt2 /U1072                  | A v -> Y v   | AND2X2   | 0.012 | 0.044 |   0.427 |   -1.539 | 
     | \tx_core/tx_crc/crcpkt2 /U506                   | A v -> Y ^   | INVX4    | 0.007 | 0.020 |   0.447 |   -1.518 | 
     | \tx_core/tx_crc/crcpkt2 /U799                   | A ^ -> Y ^   | OR2X2    | 0.044 | 0.058 |   0.505 |   -1.461 | 
     | \tx_core/tx_crc/crcpkt2 /U2139                  | A ^ -> Y v   | INVX4    | 0.022 | 0.027 |   0.532 |   -1.433 | 
     | \tx_core/tx_crc/crcpkt2 /U2552                  | A v -> Y v   | AND2X2   | 0.018 | 0.047 |   0.579 |   -1.386 | 
     | \tx_core/tx_crc/crcpkt2 /U2553                  | A v -> Y ^   | INVX1    | 0.013 | 0.026 |   0.606 |   -1.360 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_5707_0           | C ^ -> Y v   | NAND3X1  | 0.023 | 0.015 |   0.621 |   -1.345 | 
     | \tx_core/tx_crc/crcpkt2 /U1875                  | A v -> Y ^   | INVX1    | 0.011 | 0.027 |   0.647 |   -1.318 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC50694_n1437 | A ^ -> Y ^   | BUFX4    | 0.026 | 0.034 |   0.681 |   -1.284 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_17407_0          | B ^ -> Y ^   | AND2X2   | 0.032 | 0.048 |   0.729 |   -1.236 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC44545_n1877      | A ^ -> Y v   | INVX8    | 0.035 | 0.029 |   0.758 |   -1.207 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC44546_n1877      | A v -> Y ^   | INVX8    | 0.035 | 0.040 |   0.798 |   -1.167 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_109135_0         | B ^ -> Y ^   | AND2X2   | 0.031 | 0.052 |   0.851 |   -1.115 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC44722_n2962      | A ^ -> Y v   | INVX8    | 0.042 | 0.030 |   0.881 |   -1.084 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_109636_0         | A v -> Y ^   | INVX8    | 0.038 | 0.048 |   0.928 |   -1.037 | 
     | \tx_core/tx_crc/crcpkt2 /U446                   | A ^ -> Y ^   | AND2X2   | 0.105 | 0.100 |   1.029 |   -0.937 | 
     | \tx_core/tx_crc/crcpkt2 /U1220                  | A ^ -> Y v   | INVX4    | 0.053 | 0.041 |   1.070 |   -0.895 | 
     | \tx_core/tx_crc/crcpkt2 /U1214                  | A v -> Y v   | AND2X2   | 0.030 | 0.063 |   1.133 |   -0.832 | 
     | \tx_core/tx_crc/crcpkt2 /U433                   | A v -> Y v   | AND2X2   | 0.097 | 0.099 |   1.232 |   -0.733 | 
     | \tx_core/tx_crc/crcpkt2 /U1011                  | A v -> Y ^   | INVX4    | 0.056 | 0.062 |   1.295 |   -0.671 | 
     | \tx_core/tx_crc/crcpkt2 /U3610                  | C ^ -> Y v   | AOI21X1  | 0.025 | 0.033 |   1.328 |   -0.638 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45831_n2483      | A v -> Y v   | BUFX4    | 0.067 | 0.065 |   1.392 |   -0.573 | 
     | \tx_core/tx_crc/crcpkt2 /U3611                  | C v -> Y ^   | OAI21X1  | 0.097 | 0.090 |   1.482 |   -0.483 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC30416_n2485      | A ^ -> Y v   | INVX1    | 0.021 | 0.051 |   1.533 |   -0.433 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC30417_n2485      | A v -> Y ^   | INVX2    | 0.007 | 0.022 |   1.554 |   -0.411 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_93688_0          | C ^ -> Y v   | AOI21X1  | 0.026 | 0.018 |   1.573 |   -0.392 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC50393_n2500     | A v -> Y v   | BUFX4    | 0.019 | 0.057 |   1.630 |   -0.336 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_110995_0         | A v -> Y ^   | INVX8    | 0.002 | 0.019 |   1.649 |   -0.316 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC46848_n478       | A ^ -> Y v   | INVX8    | 0.051 | 0.028 |   1.677 |   -0.289 | 
     | \tx_core/tx_crc/crcpkt2 /U627                   | A v -> Y v   | AND2X2   | 0.025 | 0.077 |   1.753 |   -0.212 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_109647_0         | A v -> Y ^   | INVX8    | 0.009 | 0.021 |   1.775 |   -0.190 | 
     | \tx_core/tx_crc/crcpkt2 /U407                   | A ^ -> Y v   | INVX8    | 0.007 | 0.026 |   1.801 |   -0.165 | 
     | \tx_core/tx_crc/crcpkt2 /U4799                  | A v -> Y ^   | MUX2X1   | 0.046 | 0.041 |   1.842 |   -0.124 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC49827_n4275 | A ^ -> Y ^   | BUFX2    | 0.102 | 0.097 |   1.938 |   -0.027 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[30]      | D ^          | DFFPOSX1 | 0.102 | 0.004 |   1.942 |   -0.023 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.965 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.965 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.965 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.965 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.965 | 
     | FECTS_clks_clk___L5_I7                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.965 | 
     | FECTS_clks_clk___L6_I45                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.965 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[30] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.965 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[29] /Q     (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.247
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.003
- Arrival Time                  1.953
= Slack Time                   -1.950
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.950 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.950 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.950 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.950 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.950 | 
     | FECTS_clks_clk___L5_I8                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.950 | 
     | FECTS_clks_clk___L6_I51                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.950 | 
     | \tx_core/axi_master /\haddr1_d_reg[29]             | CLK ^ -> Q ^ | DFFSR    | 0.045 | 0.153 |   0.153 |   -1.797 | 
     | \tx_core/axi_master /FE_OFC40562_haddr1_d_29_      | A ^ -> Y v   | INVX4    | 0.022 | 0.026 |   0.179 |   -1.771 | 
     | \tx_core/axi_master /FE_RC_109333_0                | A v -> Y ^   | INVX8    | 0.069 | 0.037 |   0.216 |   -1.734 | 
     | \tx_core/axi_master /FE_RC_83133_0                 | A ^ -> Y ^   | XOR2X1   | 0.053 | 0.074 |   0.290 |   -1.660 | 
     | \tx_core/axi_master /FE_RC_504_0                   | A ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.318 |   -1.632 | 
     | \tx_core/axi_master /FE_OFC41583_FE_RN_203_0       | A v -> Y v   | BUFX2    | 0.129 | 0.108 |   0.426 |   -1.524 | 
     | \tx_core/axi_master /FE_RC_106236_0                | C v -> Y ^   | NAND3X1  | 0.061 | 0.078 |   0.504 |   -1.446 | 
     | \tx_core/axi_master /FE_RC_106246_0                | C ^ -> Y v   | NOR3X1   | 0.045 | 0.046 |   0.550 |   -1.400 | 
     | \tx_core/axi_master /FE_OCP_RBC37320_FE_RN_195_0   | A v -> Y ^   | INVX4    | 0.023 | 0.030 |   0.580 |   -1.371 | 
     | \tx_core/axi_master /FE_OCP_RBC37319_FE_RN_195_0   | A ^ -> Y v   | INVX8    | 0.047 | 0.030 |   0.610 |   -1.341 | 
     | \tx_core/axi_master /FE_RC_105056_0                | C v -> Y ^   | NAND3X1  | 0.045 | 0.063 |   0.672 |   -1.278 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B ^ -> Y ^   | OR2X2    | 0.037 | 0.064 |   0.736 |   -1.214 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v   | INVX8    | 0.070 | 0.036 |   0.772 |   -1.178 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^   | INVX8    | 0.147 | 0.115 |   0.887 |   -1.063 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^   | BUFX4    | 0.048 | 0.089 |   0.976 |   -0.974 | 
     | 329_FE_RN_1783_0                                   |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v   | AOI21X1  | 0.252 | 0.027 |   1.003 |   -0.947 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v   | BUFX2    | 0.094 | 0.090 |   1.093 |   -0.857 | 
     | memif_pcfifo1_f0_wdata_2_                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^   | INVX8    | 0.049 | 0.046 |   1.139 |   -0.811 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v   | INVX8    | 0.062 | 0.036 |   1.176 |   -0.775 | 
     | wdata_2_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^   | NAND2X1  | 0.037 | 0.061 |   1.236 |   -0.714 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^   | OR2X2    | 0.046 | 0.061 |   1.298 |   -0.653 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   1.328 |   -0.622 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A v -> Y v   | BUFX2    | 0.015 | 0.053 |   1.381 |   -0.569 | 
     | 82_n161                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v   | AND2X2   | 0.060 | 0.057 |   1.438 |   -0.512 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v   | AND2X2   | 0.026 | 0.059 |   1.497 |   -0.453 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^   | INVX8    | 0.038 | 0.036 |   1.533 |   -0.418 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49471_FE_OCP_RBN36 | A ^ -> Y ^   | BUFX2    | 0.139 | 0.116 |   1.649 |   -0.301 | 
     | 837_FE_RN_62493_0                                  |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49472_FE_OCP_RBN36 | A ^ -> Y ^   | BUFX4    | 0.035 | 0.036 |   1.685 |   -0.265 | 
     | 837_FE_RN_62493_0                                  |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC50392_FE_OCP_RBN36 | A ^ -> Y ^   | BUFX2    | 0.024 | 0.045 |   1.730 |   -0.221 | 
     | 837_FE_RN_62493_0                                  |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49208_FE_OCP_RBN36 | A ^ -> Y ^   | BUFX2    | 0.060 | 0.068 |   1.798 |   -0.153 | 
     | 837_FE_RN_62493_0                                  |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_100690_0            | S ^ -> Y ^   | MUX2X1   | 0.046 | 0.052 |   1.850 |   -0.101 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC51406_FE_OFN29 | A ^ -> Y ^   | BUFX2    | 0.105 | 0.099 |   1.948 |   -0.002 | 
     | 333_n5470                                          |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16]         | D ^          | DFFPOSX1 | 0.105 | 0.005 |   1.953 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.950 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.950 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.950 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.950 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.950 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.950 | 
     | FECTS_clks_clk___L6_I13                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.950 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.950 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data48_d_reg[6] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.185
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.065
- Arrival Time                  2.002
= Slack Time                   -1.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.937 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.937 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.937 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.937 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.937 | 
     | FECTS_clks_clk___L5_I1                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.937 | 
     | FECTS_clks_clk___L6_I8                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.937 | 
     | \tx_core/tx_crc/crcpkt1 /\data48_d_reg[6]          | CLK ^ -> Q ^ | DFFSR    | 0.106 | 0.193 |   0.193 |   -1.744 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC18372_data48_d | A ^ -> Y ^   | BUFX4    | 0.023 | 0.025 |   0.218 |   -1.719 | 
     | _6_                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC40873_FE_OCPUNCON18 | A ^ -> Y v   | INVX8    | 0.044 | 0.031 |   0.249 |   -1.689 | 
     | 372_data48_d_6_                                    |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC40874_FE_OCPUNCON18 | A v -> Y ^   | INVX8    | 0.080 | 0.060 |   0.308 |   -1.629 | 
     | 372_data48_d_6_                                    |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_16260_0             | B ^ -> Y ^   | XOR2X1   | 0.059 | 0.090 |   0.398 |   -1.539 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC24279_n3213         | A ^ -> Y ^   | BUFX4    | 0.065 | 0.052 |   0.451 |   -1.487 | 
     | \tx_core/tx_crc/crcpkt1 /U2411                     | S ^ -> Y ^   | MUX2X1   | 0.058 | 0.061 |   0.511 |   -1.426 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC41982_n2108         | A ^ -> Y ^   | BUFX4    | 0.051 | 0.047 |   0.558 |   -1.379 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC10947_n2108     | A ^ -> Y v   | INVX4    | 0.030 | 0.035 |   0.593 |   -1.345 | 
     | \tx_core/tx_crc/crcpkt1 /U3176                     | A v -> Y ^   | MUX2X1   | 0.071 | 0.064 |   0.656 |   -1.281 | 
     | \tx_core/tx_crc/crcpkt1 /U3177                     | S ^ -> Y ^   | MUX2X1   | 0.115 | 0.100 |   0.756 |   -1.181 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC25726_n3926         | A ^ -> Y ^   | BUFX4    | 0.035 | 0.031 |   0.788 |   -1.150 | 
     | \tx_core/tx_crc/crcpkt1 /U4438                     | S ^ -> Y ^   | MUX2X1   | 0.062 | 0.060 |   0.847 |   -1.090 | 
     | \tx_core/tx_crc/crcpkt1 /U4439                     | S ^ -> Y v   | MUX2X1   | 0.022 | 0.047 |   0.894 |   -1.043 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC43240_n3932         | A v -> Y v   | BUFX4    | 0.015 | 0.055 |   0.949 |   -0.988 | 
     | \tx_core/tx_crc/crcpkt1 /U4440                     | S v -> Y ^   | MUX2X1   | 0.085 | 0.073 |   1.022 |   -0.915 | 
     | \tx_core/tx_crc/crcpkt1 /U4441                     | S ^ -> Y ^   | MUX2X1   | 0.086 | 0.082 |   1.104 |   -0.833 | 
     | \tx_core/tx_crc/crcpkt1 /U4442                     | S ^ -> Y ^   | MUX2X1   | 0.087 | 0.082 |   1.186 |   -0.751 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC26807_n3954         | A ^ -> Y v   | INVX4    | 0.056 | 0.045 |   1.231 |   -0.706 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC26808_n3954         | A v -> Y ^   | INVX8    | 0.076 | 0.055 |   1.286 |   -0.651 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_13606_0             | B ^ -> Y v   | AOI22X1  | 0.043 | 0.074 |   1.360 |   -0.577 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC45234_n485          | A v -> Y v   | BUFX4    | 0.038 | 0.066 |   1.426 |   -0.511 | 
     | \tx_core/tx_crc/crcpkt1 /U4448                     | C v -> Y ^   | OAI21X1  | 0.054 | 0.045 |   1.471 |   -0.466 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_29392_0             | C ^ -> Y v   | AOI21X1  | 0.252 | 0.029 |   1.500 |   -0.437 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC18780_n3971    | A v -> Y v   | BUFX2    | 0.090 | 0.086 |   1.586 |   -0.352 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_6321_0              | C v -> Y ^   | NAND3X1  | 0.072 | 0.073 |   1.659 |   -0.278 | 
     | \tx_core/tx_crc/crcpkt1 /U4471                     | A ^ -> Y ^   | OR2X2    | 0.044 | 0.063 |   1.722 |   -0.215 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC11002_crc_nxt_2 | A ^ -> Y v   | INVX4    | 0.287 | 0.084 |   1.805 |   -0.132 | 
     | 9_                                                 |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98419_0             | B v -> Y ^   | OAI21X1  | 0.113 | 0.196 |   2.001 |    0.064 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29]         | D ^          | DFFPOSX1 | 0.113 | 0.001 |   2.002 |    0.065 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.937 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.937 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.937 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.937 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.937 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.937 | 
     | FECTS_clks_clk___L6_I52                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.937 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.937 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] 
/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.064
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.186
- Arrival Time                  2.093
= Slack Time                   -1.907
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.907 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.907 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.907 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.907 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.907 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.907 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.907 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.773 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.713 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.656 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.595 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.519 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.455 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.417 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.350 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.302 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.272 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.667 |   -1.240 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -1.201 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -1.149 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -1.091 | 
     | \tx_core/axi_master /FE_RC_111344_0                | A v -> Y v   | AND2X2   | 0.033 | 0.089 |   0.905 |   -1.002 | 
     | \tx_core/axi_master /FE_RC_111345_0                | A v -> Y ^   | INVX8    | 0.058 | 0.037 |   0.942 |   -0.965 | 
     | \tx_core/axi_master /FE_OCP_RBC51272_FE_RN_66117_0 | A ^ -> Y v   | INVX8    | 0.068 | 0.045 |   0.987 |   -0.920 | 
     | \tx_core/axi_master /FE_RC_101302_0                | S v -> Y ^   | MUX2X1   | 0.059 | 0.089 |   1.076 |   -0.831 | 
     | \tx_core/axi_master /FE_OFC1605_memif_pcfifo0_f0_w | A ^ -> Y ^   | BUFX4    | 0.215 | 0.135 |   1.211 |   -0.696 | 
     | data_13_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U4828                     | A ^ -> Y v   | INVX8    | 0.083 | 0.027 |   1.237 |   -0.670 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51618_n4880        | A v -> Y v   | BUFX2    | 0.027 | 0.057 |   1.294 |   -0.613 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51131_n4880        | A v -> Y v   | BUFX2    | 0.042 | 0.065 |   1.359 |   -0.548 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109674_0            | A v -> Y ^   | NOR3X1   | 0.058 | 0.062 |   1.421 |   -0.486 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105069_0            | A ^ -> Y ^   | AND2X2   | 0.048 | 0.059 |   1.480 |   -0.427 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48879_FE_OCPN29 | A ^ -> Y v   | INVX8    | 0.047 | 0.032 |   1.513 |   -0.394 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48880_FE_OCPN29 | A v -> Y ^   | INVX8    | 0.059 | 0.055 |   1.568 |   -0.339 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_3177_0              | A ^ -> Y ^   | AND2X1   | 0.047 | 0.057 |   1.625 |   -0.282 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | B ^ -> Y v   | NAND2X1  | 0.041 | 0.039 |   1.664 |   -0.243 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A v -> Y v   | BUFX4    | 0.029 | 0.064 |   1.728 |   -0.179 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50598_FE_RN_204 | A v -> Y v   | BUFX2    | 0.038 | 0.063 |   1.791 |   -0.116 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48746_FE_OCP_RBN35 | A v -> Y v   | BUFX2    | 0.028 | 0.055 |   1.846 |   -0.061 | 
     | 535_FE_RN_2047_0                                   |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51168_FE_OCP_RBN35 | A v -> Y v   | BUFX2    | 0.032 | 0.058 |   1.903 |   -0.004 | 
     | 535_FE_RN_2047_0                                   |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC32069_FE_OCPUNCON3 | A v -> Y v   | BUFX2    | 0.021 | 0.050 |   1.953 |    0.047 | 
     | 1508_FE_OCP_RBN3515_FE_RN_2047_0                   |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC32455_FE_OCPUNCON3 | A v -> Y v   | BUFX2    | 0.008 | 0.038 |   1.992 |    0.085 | 
     | 1508_FE_OCP_RBN3515_FE_RN_2047_0                   |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_800_0               | A v -> Y ^   | OAI21X1  | 0.127 | 0.100 |   2.092 |    0.185 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5]          | D ^          | DFFPOSX1 | 0.127 | 0.001 |   2.093 |    0.186 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.907 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.907 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.907 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.907 | 
     | FECTS_clks_clk___L4_I1                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.907 | 
     | FECTS_clks_clk___L5_I5                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.907 | 
     | FECTS_clks_clk___L6_I33                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.907 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.907 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[17] /D  (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.093
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.157
- Arrival Time                  2.043
= Slack Time                   -1.885
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.885 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.885 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.885 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.885 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.885 | 
     | FECTS_clks_clk___L5_I7                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.885 | 
     | FECTS_clks_clk___L6_I41                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.885 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17]        | CLK ^ -> Q ^ | DFFSR    | 0.180 | 0.242 |   0.242 |   -1.643 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC22418_crcin64_d_17_ | A ^ -> Y v   | INVX2    | 0.071 | 0.027 |   0.269 |   -1.616 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC41048_crcin64_d_17_ | A v -> Y ^   | INVX4    | 0.034 | 0.036 |   0.305 |   -1.580 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC41049_crcin64_d_17_ | A ^ -> Y v   | INVX8    | 0.078 | 0.034 |   0.339 |   -1.546 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC22419_crcin64_d_17_ | A v -> Y ^   | INVX8    | 0.054 | 0.087 |   0.426 |   -1.459 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_111640_0            | A ^ -> Y ^   | BUFX4    | 0.033 | 0.035 |   0.461 |   -1.424 | 
     | \tx_core/tx_crc/crcpkt2 /U2877                     | A ^ -> Y ^   | XNOR2X1  | 0.088 | 0.072 |   0.533 |   -1.353 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC969_n4414           | A ^ -> Y ^   | BUFX4    | 0.167 | 0.094 |   0.627 |   -1.258 | 
     | \tx_core/tx_crc/crcpkt2 /U3343                     | A ^ -> Y v   | XOR2X1   | 0.048 | 0.104 |   0.731 |   -1.154 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC15601_n3143    | A v -> Y v   | BUFX4    | 0.048 | 0.073 |   0.805 |   -1.080 | 
     | \tx_core/tx_crc/crcpkt2 /U4101                     | A v -> Y ^   | XNOR2X1  | 0.056 | 0.058 |   0.863 |   -1.022 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_105286_0            | A ^ -> Y ^   | BUFX4    | 0.074 | 0.058 |   0.921 |   -0.965 | 
     | \tx_core/tx_crc/crcpkt2 /U4701                     | A ^ -> Y ^   | XOR2X1   | 0.059 | 0.061 |   0.982 |   -0.903 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC26101_n4646         | A ^ -> Y v   | INVX2    | 0.031 | 0.030 |   1.012 |   -0.873 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_105289_0            | A v -> Y ^   | XOR2X1   | 0.128 | 0.094 |   1.106 |   -0.779 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC20465_n4648        | A ^ -> Y ^   | BUFX4    | 0.044 | 0.037 |   1.143 |   -0.742 | 
     | \tx_core/tx_crc/crcpkt2 /U4703                     | A ^ -> Y ^   | XNOR2X1  | 0.127 | 0.102 |   1.245 |   -0.640 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC26872_n4656         | A ^ -> Y v   | INVX8    | 0.075 | 0.043 |   1.288 |   -0.597 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC26873_n4656         | A v -> Y ^   | INVX8    | 0.033 | 0.049 |   1.337 |   -0.548 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_53601_0             | C ^ -> Y v   | AOI22X1  | 0.068 | 0.047 |   1.384 |   -0.502 | 
     | \tx_core/tx_crc/crcpkt2 /U844                      | A v -> Y v   | BUFX2    | 0.018 | 0.049 |   1.433 |   -0.452 | 
     | \tx_core/tx_crc/crcpkt2 /U589                      | B v -> Y v   | AND2X2   | 0.150 | 0.103 |   1.536 |   -0.349 | 
     | \tx_core/tx_crc/crcpkt2 /U613                      | A v -> Y v   | AND2X1   | 0.046 | 0.092 |   1.629 |   -0.257 | 
     | \tx_core/tx_crc/crcpkt2 /U636                      | A v -> Y v   | AND2X2   | 0.080 | 0.093 |   1.721 |   -0.164 | 
     | \tx_core/tx_crc/crcpkt2 /U2157                     | A v -> Y ^   | INVX8    | 0.054 | 0.059 |   1.780 |   -0.105 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_3562_0              | A ^ -> Y v   | INVX8    | 0.023 | 0.024 |   1.804 |   -0.081 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC46281_n5255         | A v -> Y ^   | INVX8    | 0.053 | 0.032 |   1.836 |   -0.049 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC46284_n5255         | A ^ -> Y v   | INVX8    | 0.046 | 0.042 |   1.879 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_3332_0              | A v -> Y ^   | MUX2X1   | 0.044 | 0.051 |   1.930 |    0.045 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_105403_0            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.106 |   2.036 |    0.151 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[17]         | D ^          | DFFPOSX1 | 0.124 | 0.006 |   2.043 |    0.157 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.885 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.885 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.885 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.885 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.885 | 
     | FECTS_clks_clk___L5_I8                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.885 | 
     | FECTS_clks_clk___L6_I50                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.885 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[17] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.885 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.294
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.044
- Arrival Time                  1.829
= Slack Time                   -1.873
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.873 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.873 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.873 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.873 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.873 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.873 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.873 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.739 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.679 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.623 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.562 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.485 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.421 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.384 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.316 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.268 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.238 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.667 |   -1.207 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -1.167 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -1.115 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -1.057 | 
     | \tx_core/axi_master /U342                          | A v -> Y v   | AND2X2   | 0.033 | 0.083 |   0.899 |   -0.974 | 
     | \tx_core/axi_master /FE_OCP_RBC51736_n235          | A v -> Y ^   | INVX8    | 0.078 | 0.041 |   0.941 |   -0.933 | 
     | \tx_core/axi_master /FE_OCP_RBC51734_n235          | A ^ -> Y v   | INVX8    | 0.040 | 0.046 |   0.987 |   -0.887 | 
     | \tx_core/axi_master /FE_RC_106264_0                | D v -> Y ^   | AOI22X1  | 0.054 | 0.043 |   1.030 |   -0.843 | 
     | \tx_core/axi_master /FE_RC_106268_0                | C ^ -> Y v   | OAI21X1  | 0.017 | 0.032 |   1.062 |   -0.811 | 
     | \tx_core/axi_master /FE_OCP_RBC50513_FE_OFN1692_me | A v -> Y ^   | INVX4    | 0.012 | 0.023 |   1.085 |   -0.788 | 
     | mif_pcfifo0_f0_wdata_1_                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC50512_FE_OFN1692_me | A ^ -> Y v   | INVX8    | 0.069 | 0.030 |   1.116 |   -0.758 | 
     | mif_pcfifo0_f0_wdata_1_                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC1692_memif_pcfifo0_f0_w | A v -> Y v   | BUFX4    | 0.220 | 0.172 |   1.288 |   -0.586 | 
     | data_1_                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U132                      | B v -> Y ^   | NOR2X1   | 0.067 | 0.107 |   1.394 |   -0.479 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | A ^ -> Y ^   | AND2X2   | 0.033 | 0.049 |   1.444 |   -0.430 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51757_FE_RN_661 | A ^ -> Y v   | INVX8    | 0.070 | 0.033 |   1.477 |   -0.397 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51755_FE_RN_661 | A v -> Y ^   | INVX8    | 0.045 | 0.073 |   1.550 |   -0.324 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105983_0            | A ^ -> Y ^   | AND2X2   | 0.033 | 0.051 |   1.600 |   -0.273 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48902_n5382     | A ^ -> Y v   | INVX4    | 0.017 | 0.026 |   1.627 |   -0.247 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48903_n5382     | A v -> Y ^   | INVX8    | 0.047 | 0.029 |   1.656 |   -0.218 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50535_n5382     | A ^ -> Y ^   | BUFX4    | 0.050 | 0.047 |   1.702 |   -0.171 | 
     | \tx_core/tx_crc/crcpkt0 /U48                       | A ^ -> Y ^   | AND2X2   | 0.013 | 0.039 |   1.741 |   -0.132 | 
     | \tx_core/tx_crc/crcpkt0 /U1427                     | A ^ -> Y v   | INVX1    | 0.022 | 0.024 |   1.765 |   -0.108 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_28456_0             | C v -> Y ^   | OAI21X1  | 0.100 | 0.063 |   1.828 |   -0.045 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]         | D ^          | DFFPOSX1 | 0.100 | 0.001 |   1.829 |   -0.044 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.873 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.873 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.873 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.873 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.873 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.873 | 
     | FECTS_clks_clk___L6_I39                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.873 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.873 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] 
/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.302
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.052
- Arrival Time                  1.800
= Slack Time                   -1.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.852 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.852 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.852 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.852 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.852 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.852 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.852 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.717 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.657 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.601 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.540 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.464 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.400 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.362 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.295 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.246 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.216 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.667 |   -1.185 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -1.145 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -1.094 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -1.036 | 
     | \tx_core/axi_master /FE_RC_110275_0                | A v -> Y v   | AND2X2   | 0.035 | 0.091 |   0.907 |   -0.944 | 
     | \tx_core/axi_master /FE_RC_110276_0                | A v -> Y ^   | INVX8    | 0.052 | 0.035 |   0.943 |   -0.909 | 
     | \tx_core/axi_master /U622                          | A ^ -> Y ^   | AND2X2   | 0.031 | 0.057 |   1.000 |   -0.852 | 
     | \tx_core/axi_master /FE_OCP_RBC51738_n3337         | A ^ -> Y v   | INVX1    | 0.024 | 0.031 |   1.030 |   -0.821 | 
     | \tx_core/axi_master /FE_RC_106268_0                | B v -> Y ^   | OAI21X1  | 0.061 | 0.057 |   1.087 |   -0.764 | 
     | \tx_core/axi_master /FE_OCP_RBC50513_FE_OFN1692_me | A ^ -> Y v   | INVX4    | 0.029 | 0.027 |   1.114 |   -0.737 | 
     | mif_pcfifo0_f0_wdata_1_                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC50512_FE_OFN1692_me | A v -> Y ^   | INVX8    | 0.091 | 0.040 |   1.154 |   -0.698 | 
     | mif_pcfifo0_f0_wdata_1_                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC1692_memif_pcfifo0_f0_w | A ^ -> Y ^   | BUFX4    | 0.243 | 0.170 |   1.324 |   -0.527 | 
     | data_1_                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U132                      | B ^ -> Y v   | NOR2X1   | 0.038 | 0.099 |   1.423 |   -0.428 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | A v -> Y v   | AND2X2   | 0.017 | 0.050 |   1.473 |   -0.378 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51757_FE_RN_661 | A v -> Y ^   | INVX8    | 0.088 | 0.034 |   1.508 |   -0.344 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51755_FE_RN_661 | A ^ -> Y v   | INVX8    | 0.046 | 0.056 |   1.563 |   -0.288 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105983_0            | A v -> Y v   | AND2X2   | 0.021 | 0.054 |   1.617 |   -0.234 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48902_n5382     | A v -> Y ^   | INVX4    | 0.011 | 0.023 |   1.640 |   -0.212 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48903_n5382     | A ^ -> Y v   | INVX8    | 0.037 | 0.029 |   1.669 |   -0.183 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPUNCOC50544_FE_OCP_R | A v -> Y v   | BUFX2    | 0.011 | 0.050 |   1.719 |   -0.133 | 
     | BN48903_n5382                                      |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U5565                     | A v -> Y ^   | OAI21X1  | 0.099 | 0.081 |   1.799 |   -0.052 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | D ^          | DFFPOSX1 | 0.099 | 0.001 |   1.800 |   -0.052 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.852 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.852 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.852 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.852 | 
     | FECTS_clks_clk___L4_I1                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.852 | 
     | FECTS_clks_clk___L5_I6                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.852 | 
     | FECTS_clks_clk___L6_I37                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.852 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.852 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[29] /Q     (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.443
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.193
- Arrival Time                  1.645
= Slack Time                   -1.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.838 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.838 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.838 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.838 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.838 | 
     | FECTS_clks_clk___L5_I8                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.838 | 
     | FECTS_clks_clk___L6_I51                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.838 | 
     | \tx_core/axi_master /\haddr1_d_reg[29]             | CLK ^ -> Q ^ | DFFSR    | 0.045 | 0.153 |   0.153 |   -1.685 | 
     | \tx_core/axi_master /FE_OFC40562_haddr1_d_29_      | A ^ -> Y v   | INVX4    | 0.022 | 0.026 |   0.179 |   -1.659 | 
     | \tx_core/axi_master /FE_RC_109333_0                | A v -> Y ^   | INVX8    | 0.069 | 0.037 |   0.216 |   -1.622 | 
     | \tx_core/axi_master /FE_RC_83133_0                 | A ^ -> Y ^   | XOR2X1   | 0.053 | 0.074 |   0.290 |   -1.548 | 
     | \tx_core/axi_master /FE_RC_504_0                   | A ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.318 |   -1.520 | 
     | \tx_core/axi_master /FE_OFC41583_FE_RN_203_0       | A v -> Y v   | BUFX2    | 0.129 | 0.108 |   0.426 |   -1.412 | 
     | \tx_core/axi_master /FE_RC_106236_0                | C v -> Y ^   | NAND3X1  | 0.061 | 0.078 |   0.504 |   -1.334 | 
     | \tx_core/axi_master /FE_RC_106246_0                | C ^ -> Y v   | NOR3X1   | 0.045 | 0.046 |   0.550 |   -1.288 | 
     | \tx_core/axi_master /FE_OCP_RBC37320_FE_RN_195_0   | A v -> Y ^   | INVX4    | 0.023 | 0.030 |   0.580 |   -1.259 | 
     | \tx_core/axi_master /FE_OCP_RBC37319_FE_RN_195_0   | A ^ -> Y v   | INVX8    | 0.047 | 0.030 |   0.610 |   -1.229 | 
     | \tx_core/axi_master /FE_RC_105056_0                | C v -> Y ^   | NAND3X1  | 0.045 | 0.063 |   0.672 |   -1.166 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B ^ -> Y ^   | OR2X2    | 0.037 | 0.064 |   0.736 |   -1.102 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v   | INVX8    | 0.070 | 0.036 |   0.772 |   -1.066 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^   | INVX8    | 0.147 | 0.115 |   0.887 |   -0.951 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^   | BUFX4    | 0.048 | 0.089 |   0.976 |   -0.862 | 
     | 329_FE_RN_1783_0                                   |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v   | AOI21X1  | 0.252 | 0.027 |   1.003 |   -0.835 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v   | BUFX2    | 0.094 | 0.090 |   1.093 |   -0.745 | 
     | memif_pcfifo1_f0_wdata_2_                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^   | INVX8    | 0.049 | 0.046 |   1.139 |   -0.699 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v   | INVX8    | 0.062 | 0.036 |   1.176 |   -0.662 | 
     | wdata_2_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^   | NAND2X1  | 0.037 | 0.061 |   1.236 |   -0.602 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^   | OR2X2    | 0.046 | 0.061 |   1.298 |   -0.540 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   1.328 |   -0.510 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v   | AND2X2   | 0.021 | 0.061 |   1.390 |   -0.448 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^   | INVX8    | 0.038 | 0.027 |   1.417 |   -0.421 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v   | INVX8    | 0.045 | 0.038 |   1.455 |   -0.383 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^   | INVX8    | 0.073 | 0.055 |   1.510 |   -0.328 | 
     | \tx_core/tx_crc/crcpkt1 /U348                      | A ^ -> Y ^   | AND2X2   | 0.025 | 0.054 |   1.564 |   -0.274 | 
     | \tx_core/tx_crc/crcpkt1 /U914                      | A ^ -> Y v   | INVX4    | 0.020 | 0.031 |   1.595 |   -0.243 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_99132_0             | C v -> Y ^   | OAI21X1  | 0.082 | 0.050 |   1.645 |   -0.193 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17]         | D ^          | DFFPOSX1 | 0.082 | 0.000 |   1.645 |   -0.193 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.838 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.838 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.838 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.838 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.838 | 
     | FECTS_clks_clk___L5_I1                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.838 | 
     | FECTS_clks_clk___L6_I11                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.838 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.838 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data64_d_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.322
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.072
- Arrival Time                  1.765
= Slack Time                   -1.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.837 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.837 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.837 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.837 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.837 | 
     | FECTS_clks_clk___L5_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.837 | 
     | FECTS_clks_clk___L6_I15                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.837 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[2]          | CLK ^ -> Q ^ | DFFSR    | 0.054 | 0.159 |   0.159 |   -1.678 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC38931_data64_d_2_   | A ^ -> Y v   | INVX8    | 0.100 | 0.040 |   0.199 |   -1.638 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC38932_data64_d_2_   | A v -> Y ^   | INVX8    | 0.144 | 0.209 |   0.408 |   -1.429 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC49760_FE_OFN38 | A ^ -> Y ^   | BUFX4    | 0.031 | 0.045 |   0.453 |   -1.384 | 
     | 932_data64_d_2_                                    |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC50859_FE_OCPUNCON4 | A ^ -> Y ^   | BUFX2    | 0.051 | 0.063 |   0.516 |   -1.321 | 
     | 9760_FE_OFN38932_data64_d_2_                       |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_108762_0            | B ^ -> Y ^   | XOR2X1   | 0.087 | 0.084 |   0.600 |   -1.237 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC11261_n2620     | A ^ -> Y ^   | BUFX4    | 0.023 | 0.026 |   0.625 |   -1.212 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_19432_0             | A ^ -> Y ^   | XNOR2X1  | 0.056 | 0.049 |   0.674 |   -1.163 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110897_0            | A ^ -> Y ^   | BUFX4    | 0.070 | 0.055 |   0.730 |   -1.107 | 
     | \tx_core/tx_crc/crcpkt1 /U2955                     | A ^ -> Y v   | XOR2X1   | 0.031 | 0.053 |   0.783 |   -1.054 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC43273_n1981         | A v -> Y v   | BUFX4    | 0.021 | 0.058 |   0.841 |   -0.996 | 
     | \tx_core/tx_crc/crcpkt1 /U2959                     | A v -> Y ^   | XNOR2X1  | 0.113 | 0.089 |   0.930 |   -0.907 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC25862_n1982         | A ^ -> Y ^   | BUFX4    | 0.055 | 0.045 |   0.975 |   -0.862 | 
     | \tx_core/tx_crc/crcpkt1 /U2960                     | A ^ -> Y ^   | XNOR2X1  | 0.076 | 0.070 |   1.045 |   -0.792 | 
     | \tx_core/tx_crc/crcpkt1 /U2961                     | A ^ -> Y ^   | XNOR2X1  | 0.066 | 0.062 |   1.107 |   -0.730 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_27565_0             | A ^ -> Y ^   | XOR2X1   | 0.161 | 0.122 |   1.229 |   -0.608 | 
     | \tx_core/tx_crc/crcpkt1 /U1035                     | A ^ -> Y ^   | AND2X2   | 0.163 | 0.131 |   1.360 |   -0.477 | 
     | \tx_core/tx_crc/crcpkt1 /U1036                     | A ^ -> Y v   | INVX8    | 0.070 | 0.040 |   1.400 |   -0.437 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_28248_0             | C v -> Y ^   | NAND3X1  | 0.073 | 0.073 |   1.473 |   -0.364 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28274_n1991         | A ^ -> Y v   | INVX4    | 0.054 | 0.046 |   1.518 |   -0.319 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28275_n1991         | A v -> Y ^   | INVX8    | 0.025 | 0.038 |   1.556 |   -0.281 | 
     | \tx_core/tx_crc/crcpkt1 /U2976                     | A ^ -> Y ^   | OR2X2    | 0.029 | 0.053 |   1.608 |   -0.229 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110993_0            | A ^ -> Y ^   | BUFX4    | 0.032 | 0.037 |   1.645 |   -0.192 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC45951_n5223         | A ^ -> Y v   | INVX8    | 0.036 | 0.029 |   1.674 |   -0.163 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98412_0             | A v -> Y ^   | MUX2X1   | 0.096 | 0.090 |   1.764 |   -0.073 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13]         | D ^          | DFFPOSX1 | 0.096 | 0.001 |   1.765 |   -0.072 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.837 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.837 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.837 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.837 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.837 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.837 | 
     | FECTS_clks_clk___L6_I52                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.837 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.837 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.229
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.021
- Arrival Time                  1.840
= Slack Time                   -1.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.819 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.685 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.625 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.568 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.507 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.431 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.367 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.329 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.262 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.214 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.184 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.667 |   -1.152 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -1.112 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -1.061 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -1.003 | 
     | \tx_core/axi_master /FE_RC_110275_0                | A v -> Y v   | AND2X2   | 0.035 | 0.091 |   0.907 |   -0.912 | 
     | \tx_core/axi_master /FE_RC_110276_0                | A v -> Y ^   | INVX8    | 0.052 | 0.035 |   0.943 |   -0.876 | 
     | \tx_core/axi_master /U622                          | A ^ -> Y ^   | AND2X2   | 0.031 | 0.057 |   1.000 |   -0.819 | 
     | \tx_core/axi_master /FE_OCP_RBC51738_n3337         | A ^ -> Y v   | INVX1    | 0.024 | 0.031 |   1.030 |   -0.788 | 
     | \tx_core/axi_master /FE_RC_106268_0                | B v -> Y ^   | OAI21X1  | 0.061 | 0.057 |   1.087 |   -0.731 | 
     | \tx_core/axi_master /FE_OCP_RBC50513_FE_OFN1692_me | A ^ -> Y v   | INVX4    | 0.029 | 0.027 |   1.114 |   -0.705 | 
     | mif_pcfifo0_f0_wdata_1_                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC50512_FE_OFN1692_me | A v -> Y ^   | INVX8    | 0.091 | 0.040 |   1.154 |   -0.665 | 
     | mif_pcfifo0_f0_wdata_1_                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC1692_memif_pcfifo0_f0_w | A ^ -> Y ^   | BUFX4    | 0.243 | 0.170 |   1.324 |   -0.495 | 
     | data_1_                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U132                      | B ^ -> Y v   | NOR2X1   | 0.038 | 0.099 |   1.423 |   -0.395 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | A v -> Y v   | AND2X2   | 0.017 | 0.050 |   1.473 |   -0.345 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51757_FE_RN_661 | A v -> Y ^   | INVX8    | 0.088 | 0.034 |   1.508 |   -0.311 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_99076_0             | A ^ -> Y ^   | OR2X2    | 0.046 | 0.099 |   1.607 |   -0.212 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_107552_0            | A ^ -> Y v   | INVX4    | 0.029 | 0.033 |   1.640 |   -0.179 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_107553_0            | A v -> Y ^   | INVX8    | 0.023 | 0.030 |   1.670 |   -0.149 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48897_FE_RN_604 | A ^ -> Y v   | INVX4    | 0.014 | 0.031 |   1.700 |   -0.118 | 
     | 74_0                                               |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC35007_FE_RN_604 | A v -> Y ^   | INVX4    | 0.011 | 0.022 |   1.723 |   -0.096 | 
     | 74_0                                               |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_99123_0             | A ^ -> Y v   | INVX8    | 0.011 | 0.028 |   1.751 |   -0.068 | 
     | \tx_core/tx_crc/crcpkt0 /U5172                     | A v -> Y ^   | OAI21X1  | 0.107 | 0.088 |   1.839 |    0.020 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28]         | D ^          | DFFPOSX1 | 0.107 | 0.001 |   1.840 |    0.021 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.819 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.819 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.819 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.819 | 
     | FECTS_clks_clk___L4_I3                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.819 | 
     | FECTS_clks_clk___L5_I10                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.819 | 
     | FECTS_clks_clk___L6_I58                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.819 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.819 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[18] /D  (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.241
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.009
- Arrival Time                  1.827
= Slack Time                   -1.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L5_I7                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.819 | 
     | FECTS_clks_clk___L6_I41                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.819 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17]        | CLK ^ -> Q ^ | DFFSR    | 0.180 | 0.242 |   0.242 |   -1.577 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC22418_crcin64_d_17_ | A ^ -> Y v   | INVX2    | 0.071 | 0.027 |   0.269 |   -1.549 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC41048_crcin64_d_17_ | A v -> Y ^   | INVX4    | 0.034 | 0.036 |   0.305 |   -1.514 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC41049_crcin64_d_17_ | A ^ -> Y v   | INVX8    | 0.078 | 0.034 |   0.339 |   -1.480 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC22419_crcin64_d_17_ | A v -> Y ^   | INVX8    | 0.054 | 0.087 |   0.426 |   -1.392 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_111640_0            | A ^ -> Y ^   | BUFX4    | 0.033 | 0.035 |   0.461 |   -1.358 | 
     | \tx_core/tx_crc/crcpkt2 /U2877                     | A ^ -> Y ^   | XNOR2X1  | 0.088 | 0.072 |   0.533 |   -1.286 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC969_n4414           | A ^ -> Y ^   | BUFX4    | 0.167 | 0.094 |   0.627 |   -1.192 | 
     | \tx_core/tx_crc/crcpkt2 /U2878                     | A ^ -> Y v   | XNOR2X1  | 0.034 | 0.093 |   0.720 |   -1.099 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC6996_n2746         | A v -> Y v   | BUFX4    | 0.019 | 0.057 |   0.777 |   -1.042 | 
     | \tx_core/tx_crc/crcpkt2 /U3820                     | A v -> Y ^   | XNOR2X1  | 0.056 | 0.048 |   0.825 |   -0.994 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC42804_n4494         | A ^ -> Y ^   | BUFX4    | 0.070 | 0.055 |   0.880 |   -0.939 | 
     | \tx_core/tx_crc/crcpkt2 /U4639                     | A ^ -> Y v   | INVX2    | 0.029 | 0.031 |   0.911 |   -0.908 | 
     | \tx_core/tx_crc/crcpkt2 /U4640                     | B v -> Y ^   | MUX2X1   | 0.076 | 0.074 |   0.985 |   -0.834 | 
     | \tx_core/tx_crc/crcpkt2 /U698                      | A ^ -> Y ^   | XOR2X1   | 0.077 | 0.066 |   1.051 |   -0.768 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_26617_0             | A ^ -> Y ^   | XOR2X1   | 0.057 | 0.052 |   1.103 |   -0.716 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC44129_n4500         | A ^ -> Y v   | INVX2    | 0.030 | 0.030 |   1.133 |   -0.686 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC44130_n4500         | A v -> Y ^   | INVX8    | 0.069 | 0.038 |   1.171 |   -0.648 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_27134_0             | A ^ -> Y ^   | XOR2X1   | 0.060 | 0.075 |   1.246 |   -0.572 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC44363_n4509         | A ^ -> Y ^   | BUFX4    | 0.055 | 0.049 |   1.295 |   -0.523 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC27079_n4509         | A ^ -> Y v   | INVX8    | 0.048 | 0.037 |   1.332 |   -0.486 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC27080_n4509         | A v -> Y ^   | INVX8    | 0.017 | 0.035 |   1.368 |   -0.451 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_54391_0             | B ^ -> Y v   | AOI21X1  | 0.021 | 0.029 |   1.397 |   -0.422 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC51403_n4522    | A v -> Y v   | BUFX2    | 0.007 | 0.038 |   1.434 |   -0.385 | 
     | \tx_core/tx_crc/crcpkt2 /U603                      | A v -> Y v   | AND2X2   | 0.034 | 0.057 |   1.491 |   -0.328 | 
     | \tx_core/tx_crc/crcpkt2 /U1334                     | A v -> Y ^   | INVX8    | 0.049 | 0.035 |   1.526 |   -0.293 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_54552_0             | B ^ -> Y v   | NOR3X1   | 0.054 | 0.066 |   1.592 |   -0.227 | 
     | \tx_core/tx_crc/crcpkt2 /U2146                     | A v -> Y ^   | INVX8    | 0.023 | 0.029 |   1.621 |   -0.198 | 
     | \tx_core/tx_crc/crcpkt2 /U2268                     | A ^ -> Y v   | INVX8    | 0.106 | 0.032 |   1.653 |   -0.166 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_3380_0              | A v -> Y ^   | MUX2X1   | 0.046 | 0.070 |   1.724 |   -0.095 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC49824_n4287    | A ^ -> Y ^   | BUFX2    | 0.106 | 0.099 |   1.823 |    0.004 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[18]         | D ^          | DFFPOSX1 | 0.106 | 0.005 |   1.827 |    0.009 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.819 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.819 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.819 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.819 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.819 | 
     | FECTS_clks_clk___L5_I7                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.819 | 
     | FECTS_clks_clk___L6_I45                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.819 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.819 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[29] /Q     (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.390
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.140
- Arrival Time                  1.643
= Slack Time                   -1.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.783 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.783 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.783 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.783 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.783 | 
     | FECTS_clks_clk___L5_I8                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.783 | 
     | FECTS_clks_clk___L6_I51                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.783 | 
     | \tx_core/axi_master /\haddr1_d_reg[29]             | CLK ^ -> Q ^ | DFFSR    | 0.045 | 0.153 |   0.153 |   -1.630 | 
     | \tx_core/axi_master /FE_OFC40562_haddr1_d_29_      | A ^ -> Y v   | INVX4    | 0.022 | 0.026 |   0.179 |   -1.604 | 
     | \tx_core/axi_master /FE_RC_109333_0                | A v -> Y ^   | INVX8    | 0.069 | 0.037 |   0.216 |   -1.567 | 
     | \tx_core/axi_master /FE_RC_83133_0                 | A ^ -> Y ^   | XOR2X1   | 0.053 | 0.074 |   0.290 |   -1.492 | 
     | \tx_core/axi_master /FE_RC_504_0                   | A ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.318 |   -1.464 | 
     | \tx_core/axi_master /FE_OFC41583_FE_RN_203_0       | A v -> Y v   | BUFX2    | 0.129 | 0.108 |   0.426 |   -1.356 | 
     | \tx_core/axi_master /FE_RC_106236_0                | C v -> Y ^   | NAND3X1  | 0.061 | 0.078 |   0.504 |   -1.278 | 
     | \tx_core/axi_master /FE_RC_106246_0                | C ^ -> Y v   | NOR3X1   | 0.045 | 0.046 |   0.550 |   -1.233 | 
     | \tx_core/axi_master /FE_OCP_RBC37320_FE_RN_195_0   | A v -> Y ^   | INVX4    | 0.023 | 0.030 |   0.580 |   -1.203 | 
     | \tx_core/axi_master /FE_OCP_RBC37319_FE_RN_195_0   | A ^ -> Y v   | INVX8    | 0.047 | 0.030 |   0.610 |   -1.173 | 
     | \tx_core/axi_master /FE_RC_105056_0                | C v -> Y ^   | NAND3X1  | 0.045 | 0.063 |   0.672 |   -1.110 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B ^ -> Y ^   | OR2X2    | 0.037 | 0.064 |   0.736 |   -1.046 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v   | INVX8    | 0.070 | 0.036 |   0.773 |   -1.010 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^   | INVX8    | 0.147 | 0.115 |   0.887 |   -0.896 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^   | BUFX4    | 0.048 | 0.089 |   0.976 |   -0.807 | 
     | 329_FE_RN_1783_0                                   |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v   | AOI21X1  | 0.252 | 0.027 |   1.003 |   -0.780 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v   | BUFX2    | 0.094 | 0.090 |   1.093 |   -0.689 | 
     | memif_pcfifo1_f0_wdata_2_                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^   | INVX8    | 0.049 | 0.046 |   1.139 |   -0.643 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v   | INVX8    | 0.062 | 0.036 |   1.176 |   -0.607 | 
     | wdata_2_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^   | NAND2X1  | 0.037 | 0.061 |   1.236 |   -0.546 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^   | OR2X2    | 0.046 | 0.061 |   1.298 |   -0.485 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   1.328 |   -0.454 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v   | AND2X2   | 0.021 | 0.061 |   1.390 |   -0.393 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^   | INVX8    | 0.038 | 0.027 |   1.417 |   -0.366 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v   | INVX8    | 0.045 | 0.038 |   1.455 |   -0.328 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^   | INVX8    | 0.073 | 0.055 |   1.510 |   -0.273 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48136_FE_OCP_RBN95 | A ^ -> Y ^   | BUFX4    | 0.015 | 0.034 |   1.544 |   -0.239 | 
     | 95_n4690                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_100854_0            | D ^ -> Y v   | AOI22X1  | 0.043 | 0.022 |   1.566 |   -0.216 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC30611_n5291         | A v -> Y ^   | INVX2    | 0.088 | 0.073 |   1.639 |   -0.143 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25]         | D ^          | DFFPOSX1 | 0.088 | 0.004 |   1.643 |   -0.140 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.783 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.783 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.783 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.783 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.783 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.783 | 
     | FECTS_clks_clk___L6_I52                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.783 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.783 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[10] /D  (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crcin24_d_reg[13] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.027
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.223
- Arrival Time                  1.998
= Slack Time                   -1.775
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.775 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.775 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.775 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.775 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.775 | 
     | FECTS_clks_clk___L5_I7                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.775 | 
     | FECTS_clks_clk___L6_I46                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.775 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin24_d_reg[13]        | CLK ^ -> Q ^ | DFFSR    | 0.058 | 0.161 |   0.161 |   -1.613 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC18288_crcin24_ | A ^ -> Y ^   | BUFX4    | 0.109 | 0.073 |   0.234 |   -1.540 | 
     | d_13_                                              |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U2311                     | A ^ -> Y v   | XOR2X1   | 0.030 | 0.070 |   0.304 |   -1.471 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC41320_n2964         | A v -> Y v   | BUFX4    | 0.027 | 0.062 |   0.366 |   -1.409 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC24150_n2964         | A v -> Y ^   | INVX4    | 0.015 | 0.029 |   0.394 |   -1.380 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC24151_n2964         | A ^ -> Y v   | INVX8    | 0.040 | 0.029 |   0.423 |   -1.351 | 
     | \tx_core/tx_crc/crcpkt2 /U3982                     | A v -> Y ^   | INVX2    | 0.014 | 0.034 |   0.457 |   -1.317 | 
     | \tx_core/tx_crc/crcpkt2 /U1296                     | B ^ -> Y ^   | AND2X2   | 0.038 | 0.047 |   0.505 |   -1.270 | 
     | \tx_core/tx_crc/crcpkt2 /U1297                     | A ^ -> Y v   | INVX1    | 0.017 | 0.029 |   0.533 |   -1.241 | 
     | \tx_core/tx_crc/crcpkt2 /U797                      | B v -> Y v   | AND2X2   | 0.045 | 0.071 |   0.604 |   -1.170 | 
     | \tx_core/tx_crc/crcpkt2 /U3983                     | S v -> Y ^   | MUX2X1   | 0.094 | 0.083 |   0.687 |   -1.087 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC2847_n3359         | A ^ -> Y ^   | BUFX4    | 0.044 | 0.039 |   0.726 |   -1.049 | 
     | \tx_core/tx_crc/crcpkt2 /U3984                     | A ^ -> Y v   | INVX8    | 0.023 | 0.030 |   0.756 |   -1.019 | 
     | \tx_core/tx_crc/crcpkt2 /U3987                     | B v -> Y ^   | MUX2X1   | 0.096 | 0.087 |   0.842 |   -0.932 | 
     | \tx_core/tx_crc/crcpkt2 /U3988                     | A ^ -> Y ^   | XOR2X1   | 0.146 | 0.116 |   0.959 |   -0.816 | 
     | \tx_core/tx_crc/crcpkt2 /U3989                     | A ^ -> Y ^   | XOR2X1   | 0.073 | 0.074 |   1.032 |   -0.742 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_54079_0             | C ^ -> Y v   | AOI22X1  | 0.085 | 0.068 |   1.101 |   -0.674 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC28278_n2971         | A v -> Y ^   | INVX4    | 0.083 | 0.072 |   1.173 |   -0.602 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC28279_n2971         | A ^ -> Y v   | INVX8    | 0.038 | 0.035 |   1.208 |   -0.567 | 
     | \tx_core/tx_crc/crcpkt2 /U3991                     | C v -> Y ^   | NAND3X1  | 0.051 | 0.049 |   1.257 |   -0.517 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45410_n2974         | A ^ -> Y ^   | BUFX4    | 0.043 | 0.041 |   1.299 |   -0.476 | 
     | \tx_core/tx_crc/crcpkt2 /U1004                     | A ^ -> Y ^   | BUFX4    | 0.052 | 0.051 |   1.350 |   -0.425 | 
     | \tx_core/tx_crc/crcpkt2 /U3992                     | C ^ -> Y v   | AOI21X1  | 0.057 | 0.062 |   1.412 |   -0.363 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC2443_n2976     | A v -> Y v   | BUFX4    | 0.026 | 0.061 |   1.473 |   -0.302 | 
     | \tx_core/tx_crc/crcpkt2 /U3993                     | C v -> Y ^   | OAI21X1  | 0.048 | 0.035 |   1.508 |   -0.266 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45953_n3005         | A ^ -> Y ^   | BUFX4    | 0.053 | 0.049 |   1.557 |   -0.218 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC29744_n3005         | A ^ -> Y v   | INVX4    | 0.034 | 0.039 |   1.596 |   -0.179 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC29745_n3005         | A v -> Y ^   | INVX1    | 0.000 | 0.022 |   1.618 |   -0.157 | 
     | \tx_core/tx_crc/crcpkt2 /U414                      | A ^ -> Y ^   | OR2X2    | 0.025 | 0.041 |   1.659 |   -0.116 | 
     | \tx_core/tx_crc/crcpkt2 /U862                      | A ^ -> Y v   | INVX2    | 0.012 | 0.025 |   1.684 |   -0.091 | 
     | \tx_core/tx_crc/crcpkt2 /U40                       | A v -> Y v   | AND2X2   | 0.058 | 0.074 |   1.757 |   -0.017 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC1838_crc_nxt_10_    | A v -> Y ^   | INVX4    | 0.038 | 0.043 |   1.800 |    0.026 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC1839_crc_nxt_10_    | A ^ -> Y v   | INVX8    | 0.024 | 0.031 |   1.832 |    0.057 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_3378_0              | A v -> Y ^   | MUX2X1   | 0.044 | 0.048 |   1.879 |    0.105 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_104861_0            | A ^ -> Y ^   | BUFX2    | 0.132 | 0.111 |   1.990 |    0.216 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[10]         | D ^          | DFFPOSX1 | 0.132 | 0.007 |   1.998 |    0.223 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.775 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.775 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.775 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.775 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.775 | 
     | FECTS_clks_clk___L5_I7                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.775 | 
     | FECTS_clks_clk___L6_I45                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.775 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.775 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[12] /D  (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.172
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.078
- Arrival Time                  1.852
= Slack Time                   -1.774
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.774 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.774 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.774 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.774 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.774 | 
     | FECTS_clks_clk___L5_I7                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.774 | 
     | FECTS_clks_clk___L6_I41                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.774 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17]        | CLK ^ -> Q ^ | DFFSR    | 0.180 | 0.242 |   0.242 |   -1.532 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC22418_crcin64_d_17_ | A ^ -> Y v   | INVX2    | 0.071 | 0.027 |   0.269 |   -1.505 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC41048_crcin64_d_17_ | A v -> Y ^   | INVX4    | 0.034 | 0.036 |   0.305 |   -1.469 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC41049_crcin64_d_17_ | A ^ -> Y v   | INVX8    | 0.078 | 0.034 |   0.339 |   -1.435 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC22419_crcin64_d_17_ | A v -> Y ^   | INVX8    | 0.054 | 0.087 |   0.426 |   -1.348 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_111640_0            | A ^ -> Y ^   | BUFX4    | 0.033 | 0.035 |   0.461 |   -1.313 | 
     | \tx_core/tx_crc/crcpkt2 /U2877                     | A ^ -> Y ^   | XNOR2X1  | 0.088 | 0.072 |   0.533 |   -1.241 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC969_n4414           | A ^ -> Y ^   | BUFX4    | 0.167 | 0.094 |   0.627 |   -1.147 | 
     | \tx_core/tx_crc/crcpkt2 /U2878                     | A ^ -> Y v   | XNOR2X1  | 0.034 | 0.093 |   0.720 |   -1.054 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC6996_n2746         | A v -> Y v   | BUFX4    | 0.019 | 0.057 |   0.777 |   -0.997 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_68410_0             | B v -> Y ^   | XOR2X1   | 0.061 | 0.063 |   0.840 |   -0.934 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC1280_n4735          | A ^ -> Y ^   | BUFX4    | 0.100 | 0.075 |   0.915 |   -0.859 | 
     | \tx_core/tx_crc/crcpkt2 /U4406                     | B ^ -> Y ^   | XOR2X1   | 0.083 | 0.093 |   1.007 |   -0.767 | 
     | \tx_core/tx_crc/crcpkt2 /U4410                     | A ^ -> Y ^   | XOR2X1   | 0.143 | 0.111 |   1.119 |   -0.655 | 
     | \tx_core/tx_crc/crcpkt2 /U4411                     | B ^ -> Y v   | XOR2X1   | 0.060 | 0.081 |   1.199 |   -0.575 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC27451_n3739         | A v -> Y ^   | INVX8    | 0.044 | 0.042 |   1.241 |   -0.533 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC27452_n3739         | A ^ -> Y v   | INVX8    | 0.019 | 0.030 |   1.271 |   -0.503 | 
     | \tx_core/tx_crc/crcpkt2 /U4420                     | B v -> Y ^   | OAI21X1  | 0.124 | 0.100 |   1.371 |   -0.403 | 
     | \tx_core/tx_crc/crcpkt2 /U435                      | A ^ -> Y ^   | OR2X1    | 0.035 | 0.055 |   1.426 |   -0.348 | 
     | \tx_core/tx_crc/crcpkt2 /U672                      | A ^ -> Y v   | INVX1    | 0.018 | 0.028 |   1.454 |   -0.320 | 
     | \tx_core/tx_crc/crcpkt2 /U609                      | B v -> Y v   | AND2X2   | 0.077 | 0.089 |   1.542 |   -0.231 | 
     | \tx_core/tx_crc/crcpkt2 /U643                      | A v -> Y v   | AND2X2   | 0.018 | 0.058 |   1.601 |   -0.173 | 
     | \tx_core/tx_crc/crcpkt2 /U1028                     | A v -> Y v   | AND2X2   | 0.072 | 0.083 |   1.684 |   -0.090 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_3167_0              | A v -> Y ^   | MUX2X1   | 0.046 | 0.062 |   1.746 |   -0.028 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC50710_n4293    | A ^ -> Y ^   | BUFX2    | 0.114 | 0.100 |   1.847 |    0.073 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[12]         | D ^          | DFFPOSX1 | 0.114 | 0.005 |   1.852 |    0.078 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.774 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.774 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.774 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.774 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.774 | 
     | FECTS_clks_clk___L5_I7                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.774 | 
     | FECTS_clks_clk___L6_I44                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.774 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[12] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.774 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[12] /D  (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crcin48_d_reg[30] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.217
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.033
- Arrival Time                  1.783
= Slack Time                   -1.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.749 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.749 | 
     | FECTS_clks_clk___L2_I0                          | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.749 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.749 | 
     | FECTS_clks_clk___L4_I0                          | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.749 | 
     | FECTS_clks_clk___L5_I1                          | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.749 | 
     | FECTS_clks_clk___L6_I6                          | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.749 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin48_d_reg[30]     | CLK ^ -> Q ^ | DFFSR    | 0.100 | 0.190 |   0.189 |   -1.560 | 
     | \tx_core/tx_crc/crcpkt1 /U1588                  | A ^ -> Y v   | INVX4    | 0.061 | 0.049 |   0.239 |   -1.510 | 
     | \tx_core/tx_crc/crcpkt1 /U1589                  | A v -> Y ^   | INVX4    | 0.029 | 0.034 |   0.273 |   -1.476 | 
     | \tx_core/tx_crc/crcpkt1 /U2614                  | A ^ -> Y v   | XOR2X1   | 0.069 | 0.068 |   0.341 |   -1.408 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC24427_n3647      | A v -> Y v   | BUFX4    | 0.028 | 0.062 |   0.403 |   -1.346 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC865_n3647        | A v -> Y v   | BUFX4    | 0.066 | 0.068 |   0.471 |   -1.278 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_64327_0          | A v -> Y ^   | XOR2X1   | 0.125 | 0.103 |   0.575 |   -1.175 | 
     | \tx_core/tx_crc/crcpkt1 /U2616                  | A ^ -> Y ^   | XOR2X1   | 0.055 | 0.058 |   0.633 |   -1.117 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC42301_n4386      | A ^ -> Y v   | INVX2    | 0.029 | 0.030 |   0.662 |   -1.087 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC42302_n4386      | A v -> Y ^   | INVX8    | 0.032 | 0.032 |   0.694 |   -1.055 | 
     | \tx_core/tx_crc/crcpkt1 /U2617                  | S ^ -> Y ^   | MUX2X1   | 0.081 | 0.077 |   0.771 |   -0.978 | 
     | \tx_core/tx_crc/crcpkt1 /U2618                  | S ^ -> Y ^   | MUX2X1   | 0.051 | 0.057 |   0.828 |   -0.921 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC42780_n1847      | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.858 |   -0.891 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC42781_n1847      | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.889 |   -0.860 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_23033_0          | A ^ -> Y v   | NAND2X1  | 0.250 | 0.034 |   0.923 |   -0.826 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_23032_0          | C v -> Y ^   | OAI21X1  | 0.052 | 0.106 |   1.029 |   -0.721 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC26685_n1848      | A ^ -> Y v   | INVX2    | 0.029 | 0.031 |   1.060 |   -0.689 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC26686_n1848      | A v -> Y ^   | INVX8    | 0.005 | 0.019 |   1.079 |   -0.671 | 
     | \tx_core/tx_crc/crcpkt1 /U2620                  | S ^ -> Y ^   | MUX2X1   | 0.049 | 0.046 |   1.125 |   -0.624 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC44251_n1850      | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   1.155 |   -0.595 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC44252_n1850      | A v -> Y ^   | INVX8    | 0.043 | 0.031 |   1.185 |   -0.564 | 
     | \tx_core/tx_crc/crcpkt1 /U2621                  | S ^ -> Y ^   | MUX2X1   | 0.066 | 0.071 |   1.257 |   -0.493 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC44445_n1851      | A ^ -> Y ^   | BUFX4    | 0.057 | 0.050 |   1.306 |   -0.443 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC27208_n1851      | A ^ -> Y ^   | BUFX4    | 0.021 | 0.031 |   1.338 |   -0.412 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_27572_0          | B ^ -> Y v   | AOI22X1  | 0.058 | 0.047 |   1.384 |   -0.365 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC18747_n1863 | A v -> Y v   | BUFX4    | 0.072 | 0.076 |   1.460 |   -0.289 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_17472_0          | A v -> Y v   | AND2X2   | 0.040 | 0.081 |   1.541 |   -0.209 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_17471_0          | B v -> Y ^   | NAND2X1  | 0.053 | 0.037 |   1.577 |   -0.172 | 
     | \tx_core/tx_crc/crcpkt1 /U630                   | A ^ -> Y ^   | BUFX4    | 0.014 | 0.023 |   1.600 |   -0.149 | 
     | \tx_core/tx_crc/crcpkt1 /U675                   | C ^ -> Y v   | NOR3X1   | 0.045 | 0.033 |   1.633 |   -0.116 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC1729_crc_nxt_12_ | A v -> Y ^   | INVX4    | 0.023 | 0.030 |   1.663 |   -0.087 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC1730_crc_nxt_12_ | A ^ -> Y v   | INVX8    | 0.019 | 0.030 |   1.693 |   -0.056 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98421_0          | B v -> Y ^   | OAI21X1  | 0.109 | 0.089 |   1.782 |    0.033 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[12]      | D ^          | DFFPOSX1 | 0.109 | 0.001 |   1.783 |    0.033 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.749 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.749 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.749 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.749 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.749 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.749 | 
     | FECTS_clks_clk___L6_I52                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.749 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[12] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.749 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[17] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.030
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.220
- Arrival Time                  1.964
= Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.744 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.744 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.744 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.744 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.744 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.744 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.744 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.610 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.550 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.493 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.432 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.356 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.292 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.254 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.187 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.139 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.109 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.666 |   -1.077 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -1.038 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -0.986 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -0.928 | 
     | \tx_core/axi_master /FE_RC_110275_0                | A v -> Y v   | AND2X2   | 0.035 | 0.091 |   0.907 |   -0.837 | 
     | \tx_core/axi_master /FE_RC_110276_0                | A v -> Y ^   | INVX8    | 0.052 | 0.035 |   0.943 |   -0.801 | 
     | \tx_core/axi_master /FE_OCP_RBC50501_n406          | A ^ -> Y ^   | BUFX2    | 0.033 | 0.053 |   0.996 |   -0.748 | 
     | \tx_core/axi_master /FE_OCP_RBC50502_n406          | A ^ -> Y v   | INVX8    | 0.046 | 0.032 |   1.028 |   -0.716 | 
     | \tx_core/axi_master /FE_RC_7069_0                  | S v -> Y ^   | MUX2X1   | 0.084 | 0.091 |   1.119 |   -0.625 | 
     | \tx_core/axi_master /FE_OCP_RBC51740_n3963         | A ^ -> Y v   | INVX8    | 0.044 | 0.032 |   1.151 |   -0.593 | 
     | \tx_core/axi_master /FE_OFC44117_memif_pcfifo0_f0_ | A v -> Y ^   | INVX8    | 0.123 | 0.059 |   1.210 |   -0.534 | 
     | wdata_12_                                          |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U381                      | A ^ -> Y v   | INVX1    | 0.014 | 0.069 |   1.279 |   -0.465 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51140_n388         | A v -> Y v   | BUFX4    | 0.008 | 0.051 |   1.330 |   -0.414 | 
     | \tx_core/tx_crc/crcpkt0 /U1109                     | A v -> Y v   | AND2X1   | 0.032 | 0.052 |   1.381 |   -0.363 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_9694_0              | A v -> Y ^   | INVX8    | 0.013 | 0.023 |   1.405 |   -0.339 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109674_0            | B ^ -> Y v   | NOR3X1   | 0.034 | 0.030 |   1.435 |   -0.309 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105069_0            | A v -> Y v   | AND2X2   | 0.026 | 0.057 |   1.492 |   -0.252 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48879_FE_OCPN29 | A v -> Y ^   | INVX8    | 0.053 | 0.033 |   1.524 |   -0.219 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48880_FE_OCPN29 | A ^ -> Y v   | INVX8    | 0.047 | 0.045 |   1.570 |   -0.174 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_3177_0              | A v -> Y v   | AND2X1   | 0.027 | 0.060 |   1.629 |   -0.115 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | B v -> Y ^   | NAND2X1  | 0.076 | 0.046 |   1.675 |   -0.069 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A ^ -> Y ^   | BUFX4    | 0.051 | 0.045 |   1.720 |   -0.024 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50602_FE_RN_204 | A ^ -> Y ^   | BUFX2    | 0.055 | 0.066 |   1.786 |    0.043 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC32967_FE_RN_204 | A ^ -> Y ^   | BUFX4    | 0.034 | 0.037 |   1.824 |    0.080 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U87                       | A ^ -> Y ^   | AND2X2   | 0.016 | 0.036 |   1.859 |    0.115 | 
     | \tx_core/tx_crc/crcpkt0 /U2037                     | A ^ -> Y v   | INVX1    | 0.018 | 0.022 |   1.881 |    0.137 | 
     | \tx_core/tx_crc/crcpkt0 /U5023                     | C v -> Y ^   | OAI21X1  | 0.132 | 0.081 |   1.963 |    0.219 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[17]         | D ^          | DFFPOSX1 | 0.132 | 0.001 |   1.964 |    0.220 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.744 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.744 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.744 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.744 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.744 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.744 | 
     | FECTS_clks_clk___L6_I40                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.744 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[17] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.744 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.168
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.082
- Arrival Time                  1.824
= Slack Time                   -1.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.742 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.742 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.742 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.742 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.742 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.742 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.742 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.608 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.548 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.492 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.430 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.354 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.290 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.252 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.185 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.137 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.107 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.667 |   -1.076 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -1.036 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -0.984 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -0.926 | 
     | \tx_core/axi_master /FE_RC_111344_0                | A v -> Y v   | AND2X2   | 0.033 | 0.089 |   0.905 |   -0.837 | 
     | \tx_core/axi_master /FE_RC_111345_0                | A v -> Y ^   | INVX8    | 0.058 | 0.037 |   0.942 |   -0.800 | 
     | \tx_core/axi_master /FE_OCP_RBC51272_FE_RN_66117_0 | A ^ -> Y v   | INVX8    | 0.068 | 0.045 |   0.987 |   -0.755 | 
     | \tx_core/axi_master /FE_RC_101302_0                | S v -> Y ^   | MUX2X1   | 0.059 | 0.089 |   1.076 |   -0.666 | 
     | \tx_core/axi_master /FE_OFC1605_memif_pcfifo0_f0_w | A ^ -> Y ^   | BUFX4    | 0.215 | 0.135 |   1.211 |   -0.532 | 
     | data_13_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U4828                     | A ^ -> Y v   | INVX8    | 0.083 | 0.027 |   1.237 |   -0.505 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51618_n4880        | A v -> Y v   | BUFX2    | 0.027 | 0.057 |   1.294 |   -0.448 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51131_n4880        | A v -> Y v   | BUFX2    | 0.042 | 0.065 |   1.359 |   -0.383 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109674_0            | A v -> Y ^   | NOR3X1   | 0.058 | 0.062 |   1.421 |   -0.321 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105069_0            | A ^ -> Y ^   | AND2X2   | 0.048 | 0.059 |   1.480 |   -0.262 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48879_FE_OCPN29 | A ^ -> Y v   | INVX8    | 0.047 | 0.032 |   1.513 |   -0.230 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48880_FE_OCPN29 | A v -> Y ^   | INVX8    | 0.059 | 0.055 |   1.568 |   -0.175 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_3177_0              | A ^ -> Y ^   | AND2X1   | 0.047 | 0.057 |   1.625 |   -0.117 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | B ^ -> Y v   | NAND2X1  | 0.041 | 0.039 |   1.664 |   -0.078 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A v -> Y v   | BUFX4    | 0.029 | 0.064 |   1.728 |   -0.015 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109933_0            | S v -> Y ^   | MUX2X1   | 0.115 | 0.096 |   1.823 |    0.081 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23]         | D ^          | DFFPOSX1 | 0.115 | 0.001 |   1.824 |    0.082 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.742 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.742 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.742 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.742 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.742 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.742 | 
     | FECTS_clks_clk___L6_I40                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.742 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.742 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[12] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.938
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.312
- Arrival Time                  2.051
= Slack Time                   -1.739
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.739 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.739 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.739 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.739 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.739 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.739 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.739 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.605 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.545 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.489 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.428 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.351 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.288 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.250 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.182 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.134 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.104 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.667 |   -1.073 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -1.033 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -0.982 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -0.924 | 
     | \tx_core/axi_master /FE_RC_111344_0                | A v -> Y v   | AND2X2   | 0.033 | 0.089 |   0.905 |   -0.834 | 
     | \tx_core/axi_master /FE_RC_111345_0                | A v -> Y ^   | INVX8    | 0.058 | 0.037 |   0.942 |   -0.798 | 
     | \tx_core/axi_master /FE_OCP_RBC51272_FE_RN_66117_0 | A ^ -> Y v   | INVX8    | 0.068 | 0.045 |   0.987 |   -0.753 | 
     | \tx_core/axi_master /FE_RC_101302_0                | S v -> Y ^   | MUX2X1   | 0.059 | 0.089 |   1.076 |   -0.664 | 
     | \tx_core/axi_master /FE_OFC1605_memif_pcfifo0_f0_w | A ^ -> Y ^   | BUFX4    | 0.215 | 0.135 |   1.211 |   -0.529 | 
     | data_13_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U4828                     | A ^ -> Y v   | INVX8    | 0.083 | 0.027 |   1.237 |   -0.502 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51618_n4880        | A v -> Y v   | BUFX2    | 0.027 | 0.057 |   1.294 |   -0.445 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51131_n4880        | A v -> Y v   | BUFX2    | 0.042 | 0.065 |   1.359 |   -0.380 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109674_0            | A v -> Y ^   | NOR3X1   | 0.058 | 0.062 |   1.421 |   -0.319 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105069_0            | A ^ -> Y ^   | AND2X2   | 0.048 | 0.059 |   1.480 |   -0.259 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48879_FE_OCPN29 | A ^ -> Y v   | INVX8    | 0.047 | 0.032 |   1.513 |   -0.227 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48880_FE_OCPN29 | A v -> Y ^   | INVX8    | 0.059 | 0.055 |   1.568 |   -0.172 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_3177_0              | A ^ -> Y ^   | AND2X1   | 0.047 | 0.057 |   1.625 |   -0.115 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | B ^ -> Y v   | NAND2X1  | 0.041 | 0.039 |   1.664 |   -0.076 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A v -> Y v   | BUFX4    | 0.029 | 0.064 |   1.728 |   -0.012 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50598_FE_RN_204 | A v -> Y v   | BUFX2    | 0.038 | 0.063 |   1.791 |    0.051 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC34231_FE_RN_204 | A v -> Y v   | BUFX4    | 0.009 | 0.052 |   1.842 |    0.103 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48183_FE_OCP_RBN34 | A v -> Y v   | BUFX2    | 0.026 | 0.051 |   1.893 |    0.153 | 
     | 231_FE_RN_2047_0                                   |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_104828_0            | A v -> Y ^   | INVX8    | 0.007 | 0.020 |   1.913 |    0.173 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC3522_FE_RN_2047 | A ^ -> Y v   | INVX8    | 0.006 | 0.026 |   1.939 |    0.199 | 
     | _0                                                 |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_71619_0             | A v -> Y ^   | OAI21X1  | 0.143 | 0.111 |   2.049 |    0.310 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[12]         | D ^          | DFFPOSX1 | 0.143 | 0.002 |   2.051 |    0.312 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.739 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.739 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.739 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.739 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.739 | 
     | FECTS_clks_clk___L5_I5                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.739 | 
     | FECTS_clks_clk___L6_I33                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.739 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[12] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.739 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.842
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.408
- Arrival Time                  2.145
= Slack Time                   -1.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.737 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.737 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.737 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.737 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.737 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.737 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.737 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.603 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.543 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.486 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.425 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.349 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.285 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.247 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.180 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.132 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.102 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.667 |   -1.070 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -1.031 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -0.979 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -0.921 | 
     | \tx_core/axi_master /FE_RC_110275_0                | A v -> Y v   | AND2X2   | 0.035 | 0.091 |   0.907 |   -0.830 | 
     | \tx_core/axi_master /FE_RC_110276_0                | A v -> Y ^   | INVX8    | 0.052 | 0.035 |   0.943 |   -0.794 | 
     | \tx_core/axi_master /FE_OCP_RBC50501_n406          | A ^ -> Y ^   | BUFX2    | 0.033 | 0.053 |   0.996 |   -0.741 | 
     | \tx_core/axi_master /FE_OCP_RBC50502_n406          | A ^ -> Y v   | INVX8    | 0.046 | 0.032 |   1.028 |   -0.709 | 
     | \tx_core/axi_master /FE_RC_7069_0                  | S v -> Y ^   | MUX2X1   | 0.084 | 0.091 |   1.119 |   -0.618 | 
     | \tx_core/axi_master /FE_OCP_RBC51740_n3963         | A ^ -> Y v   | INVX8    | 0.044 | 0.032 |   1.151 |   -0.586 | 
     | \tx_core/axi_master /FE_OFC44117_memif_pcfifo0_f0_ | A v -> Y ^   | INVX8    | 0.123 | 0.059 |   1.210 |   -0.527 | 
     | wdata_12_                                          |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U381                      | A ^ -> Y v   | INVX1    | 0.014 | 0.069 |   1.279 |   -0.458 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51140_n388         | A v -> Y v   | BUFX4    | 0.008 | 0.051 |   1.330 |   -0.407 | 
     | \tx_core/tx_crc/crcpkt0 /U1109                     | A v -> Y v   | AND2X1   | 0.032 | 0.052 |   1.381 |   -0.356 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_9694_0              | A v -> Y ^   | INVX8    | 0.013 | 0.023 |   1.405 |   -0.332 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109674_0            | B ^ -> Y v   | NOR3X1   | 0.034 | 0.030 |   1.435 |   -0.302 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105069_0            | A v -> Y v   | AND2X2   | 0.026 | 0.057 |   1.492 |   -0.245 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48879_FE_OCPN29 | A v -> Y ^   | INVX8    | 0.053 | 0.033 |   1.524 |   -0.213 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48880_FE_OCPN29 | A ^ -> Y v   | INVX8    | 0.047 | 0.045 |   1.570 |   -0.167 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_3177_0              | A v -> Y v   | AND2X1   | 0.027 | 0.060 |   1.629 |   -0.108 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | B v -> Y ^   | NAND2X1  | 0.076 | 0.046 |   1.675 |   -0.062 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A ^ -> Y ^   | BUFX4    | 0.051 | 0.045 |   1.720 |   -0.017 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50598_FE_RN_204 | A ^ -> Y ^   | BUFX2    | 0.067 | 0.074 |   1.794 |    0.057 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC34231_FE_RN_204 | A ^ -> Y ^   | BUFX4    | 0.018 | 0.026 |   1.820 |    0.083 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48182_FE_OCP_RBN34 | A ^ -> Y ^   | BUFX4    | 0.044 | 0.045 |   1.865 |    0.128 | 
     | 231_FE_RN_2047_0                                   |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48187_FE_OCP_RBN35 | A ^ -> Y ^   | BUFX2    | 0.047 | 0.061 |   1.926 |    0.189 | 
     | 15_FE_RN_2047_0                                    |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48189_FE_OCP_RBN35 | A ^ -> Y ^   | BUFX2    | 0.039 | 0.055 |   1.982 |    0.245 | 
     | 15_FE_RN_2047_0                                    |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U76                       | A ^ -> Y ^   | AND2X2   | 0.021 | 0.041 |   2.023 |    0.286 | 
     | \tx_core/tx_crc/crcpkt0 /U2043                     | A ^ -> Y v   | INVX2    | 0.011 | 0.025 |   2.048 |    0.311 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_8904_0              | C v -> Y ^   | OAI21X1  | 0.154 | 0.095 |   2.143 |    0.406 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11]         | D ^          | DFFPOSX1 | 0.154 | 0.002 |   2.145 |    0.408 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.737 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.737 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.737 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.737 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.737 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.737 | 
     | FECTS_clks_clk___L6_I40                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.737 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.737 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.083
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.167
- Arrival Time                  1.903
= Slack Time                   -1.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.736 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.736 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.736 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.736 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.736 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.736 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.736 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.601 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.541 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.485 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.424 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.348 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.284 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.246 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.179 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.130 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.100 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.666 |   -1.069 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -1.029 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -0.978 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -0.920 | 
     | \tx_core/axi_master /FE_RC_110275_0                | A v -> Y v   | AND2X2   | 0.035 | 0.091 |   0.907 |   -0.828 | 
     | \tx_core/axi_master /FE_RC_110276_0                | A v -> Y ^   | INVX8    | 0.052 | 0.035 |   0.943 |   -0.793 | 
     | \tx_core/axi_master /U622                          | A ^ -> Y ^   | AND2X2   | 0.031 | 0.057 |   1.000 |   -0.736 | 
     | \tx_core/axi_master /FE_OCP_RBC51738_n3337         | A ^ -> Y v   | INVX1    | 0.024 | 0.031 |   1.030 |   -0.705 | 
     | \tx_core/axi_master /FE_RC_106268_0                | B v -> Y ^   | OAI21X1  | 0.061 | 0.057 |   1.087 |   -0.648 | 
     | \tx_core/axi_master /FE_OCP_RBC50513_FE_OFN1692_me | A ^ -> Y v   | INVX4    | 0.029 | 0.027 |   1.114 |   -0.621 | 
     | mif_pcfifo0_f0_wdata_1_                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC50512_FE_OFN1692_me | A v -> Y ^   | INVX8    | 0.091 | 0.040 |   1.154 |   -0.582 | 
     | mif_pcfifo0_f0_wdata_1_                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC1692_memif_pcfifo0_f0_w | A ^ -> Y ^   | BUFX4    | 0.243 | 0.170 |   1.324 |   -0.411 | 
     | data_1_                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U132                      | B ^ -> Y v   | NOR2X1   | 0.038 | 0.099 |   1.423 |   -0.312 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | A v -> Y v   | AND2X2   | 0.017 | 0.050 |   1.473 |   -0.262 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51757_FE_RN_661 | A v -> Y ^   | INVX8    | 0.088 | 0.034 |   1.508 |   -0.228 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_99076_0             | A ^ -> Y ^   | OR2X2    | 0.046 | 0.099 |   1.607 |   -0.129 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_107552_0            | A ^ -> Y v   | INVX4    | 0.029 | 0.033 |   1.640 |   -0.096 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_107553_0            | A v -> Y ^   | INVX8    | 0.023 | 0.030 |   1.670 |   -0.066 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48897_FE_RN_604 | A ^ -> Y v   | INVX4    | 0.014 | 0.031 |   1.700 |   -0.035 | 
     | 74_0                                               |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC35007_FE_RN_604 | A v -> Y ^   | INVX4    | 0.011 | 0.022 |   1.723 |   -0.013 | 
     | 74_0                                               |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_99123_0             | A ^ -> Y v   | INVX8    | 0.011 | 0.028 |   1.751 |    0.015 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48195_FE_OCP_RBN50 | A v -> Y v   | BUFX2    | 0.021 | 0.048 |   1.799 |    0.063 | 
     | 67_n5382                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105109_0            | A v -> Y ^   | OAI21X1  | 0.125 | 0.103 |   1.901 |    0.166 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16]         | D ^          | DFFPOSX1 | 0.125 | 0.001 |   1.903 |    0.167 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.735 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.735 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.735 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.735 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.735 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.735 | 
     | FECTS_clks_clk___L6_I39                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.735 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.735 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[19] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /load16_d_reg/Q       (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.814
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.436
- Arrival Time                  2.169
= Slack Time                   -1.733
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.733 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.733 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.733 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.733 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.733 | 
     | FECTS_clks_clk___L5_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.733 | 
     | FECTS_clks_clk___L6_I15                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.733 | 
     | \tx_core/tx_crc/crcpkt1 /load16_d_reg              | CLK ^ -> Q ^ | DFFSR    | 0.018 | 0.135 |   0.135 |   -1.598 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC38756_load16_d      | A ^ -> Y v   | INVX2    | 0.016 | 0.030 |   0.165 |   -1.568 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC38757_load16_d      | A v -> Y ^   | INVX8    | 0.051 | 0.029 |   0.194 |   -1.539 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC22102_load16_d      | A ^ -> Y v   | INVX8    | 0.029 | 0.041 |   0.235 |   -1.498 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC22103_load16_d      | A v -> Y ^   | INVX8    | 0.064 | 0.039 |   0.273 |   -1.460 | 
     | \tx_core/tx_crc/crcpkt1 /U1342                     | A ^ -> Y v   | INVX8    | 0.036 | 0.046 |   0.319 |   -1.414 | 
     | \tx_core/tx_crc/crcpkt1 /U1343                     | A v -> Y ^   | INVX8    | 0.015 | 0.028 |   0.347 |   -1.386 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_111833_0            | C ^ -> Y v   | NOR3X1   | 0.038 | 0.030 |   0.377 |   -1.356 | 
     | \tx_core/tx_crc/crcpkt1 /U1054                     | A v -> Y ^   | INVX1    | 0.478 | 0.020 |   0.397 |   -1.336 | 
     | \tx_core/tx_crc/crcpkt1 /U1060                     | A ^ -> Y ^   | OR2X2    | 0.134 | 0.006 |   0.403 |   -1.330 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC8040_n1776      | A ^ -> Y v   | INVX1    | 0.007 | 0.052 |   0.455 |   -1.277 | 
     | \tx_core/tx_crc/crcpkt1 /U2336                     | A v -> Y v   | AND2X2   | 0.009 | 0.042 |   0.497 |   -1.235 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC42782_n4564         | A v -> Y ^   | INVX8    | 0.052 | 0.026 |   0.524 |   -1.209 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC42783_n4564         | A ^ -> Y v   | INVX8    | 0.034 | 0.044 |   0.568 |   -1.165 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC8077_n4564      | A v -> Y ^   | INVX4    | 0.034 | 0.043 |   0.610 |   -1.123 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_30156_0             | A ^ -> Y ^   | AND2X2   | 0.100 | 0.065 |   0.675 |   -1.058 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110046_0            | A ^ -> Y v   | NAND3X1  | 0.027 | 0.038 |   0.713 |   -1.020 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_30151_0             | C v -> Y ^   | NOR3X1   | 0.050 | 0.032 |   0.746 |   -0.987 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC43877_FE_RN_19022_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.775 |   -0.958 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC43878_FE_RN_19022_0 | A v -> Y ^   | INVX8    | 0.041 | 0.030 |   0.805 |   -0.928 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC26693_FE_RN_19022_0 | A ^ -> Y v   | INVX8    | 0.028 | 0.036 |   0.842 |   -0.891 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC26694_FE_RN_19022_0 | A v -> Y ^   | INVX8    | 0.013 | 0.029 |   0.871 |   -0.862 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_30152_0             | A ^ -> Y v   | INVX8    | 0.014 | 0.030 |   0.901 |   -0.831 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC50374_n3108        | A v -> Y v   | BUFX2    | 0.056 | 0.074 |   0.976 |   -0.757 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC34760_n3108        | A v -> Y v   | BUFX4    | 0.029 | 0.067 |   1.043 |   -0.690 | 
     | \tx_core/tx_crc/crcpkt1 /U3858                     | A v -> Y ^   | INVX2    | 0.044 | 0.044 |   1.087 |   -0.646 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51624_n3397        | A ^ -> Y ^   | BUFX2    | 0.068 | 0.074 |   1.161 |   -0.572 | 
     | \tx_core/tx_crc/crcpkt1 /U856                      | B ^ -> Y ^   | AND2X2   | 0.140 | 0.112 |   1.273 |   -0.460 | 
     | \tx_core/tx_crc/crcpkt1 /U857                      | A ^ -> Y v   | INVX8    | 0.053 | 0.025 |   1.297 |   -0.435 | 
     | \tx_core/tx_crc/crcpkt1 /U991                      | A v -> Y v   | AND2X2   | 0.023 | 0.054 |   1.351 |   -0.382 | 
     | \tx_core/tx_crc/crcpkt1 /U992                      | A v -> Y ^   | INVX4    | 0.007 | 0.020 |   1.372 |   -0.361 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_93439_0             | C ^ -> Y v   | AOI21X1  | 0.252 | 0.018 |   1.389 |   -0.344 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC45885_n3414         | A v -> Y v   | BUFX4    | 0.133 | 0.124 |   1.513 |   -0.220 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28422_n3414         | A v -> Y ^   | INVX8    | 0.059 | 0.052 |   1.565 |   -0.168 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28423_n3414         | A ^ -> Y v   | INVX8    | 0.032 | 0.031 |   1.595 |   -0.138 | 
     | \tx_core/tx_crc/crcpkt1 /U487                      | B v -> Y v   | AND2X2   | 0.037 | 0.073 |   1.668 |   -0.065 | 
     | \tx_core/tx_crc/crcpkt1 /U1850                     | A v -> Y ^   | INVX4    | 0.025 | 0.032 |   1.700 |   -0.033 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_13766_0             | C ^ -> Y v   | AOI21X1  | 0.036 | 0.034 |   1.734 |    0.001 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC18821_n3446    | A v -> Y v   | BUFX2    | 0.014 | 0.044 |   1.777 |    0.045 | 
     | \tx_core/tx_crc/crcpkt1 /U497                      | A v -> Y v   | AND2X2   | 0.012 | 0.035 |   1.812 |    0.079 | 
     | \tx_core/tx_crc/crcpkt1 /U599                      | A v -> Y v   | AND2X2   | 0.021 | 0.044 |   1.856 |    0.124 | 
     | \tx_core/tx_crc/crcpkt1 /U2138                     | A v -> Y ^   | INVX8    | 0.009 | 0.021 |   1.878 |    0.145 | 
     | \tx_core/tx_crc/crcpkt1 /U35                       | A ^ -> Y v   | INVX8    | 0.127 | 0.041 |   1.919 |    0.186 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98429_0             | B v -> Y ^   | OAI21X1  | 0.045 | 0.113 |   2.032 |    0.299 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_104838_0            | A ^ -> Y ^   | BUFX2    | 0.158 | 0.127 |   2.159 |    0.426 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[19]         | D ^          | DFFPOSX1 | 0.158 | 0.010 |   2.169 |    0.436 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.733 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.733 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.733 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.733 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.733 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.733 | 
     | FECTS_clks_clk___L6_I54                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.733 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[19] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.733 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[20] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[29] /Q     (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.006
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.244
- Arrival Time                  1.973
= Slack Time                   -1.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.729 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.729 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.729 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.729 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.729 | 
     | FECTS_clks_clk___L5_I8                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.729 | 
     | FECTS_clks_clk___L6_I51                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.729 | 
     | \tx_core/axi_master /\haddr1_d_reg[29]             | CLK ^ -> Q ^ | DFFSR    | 0.045 | 0.153 |   0.153 |   -1.576 | 
     | \tx_core/axi_master /FE_OFC40562_haddr1_d_29_      | A ^ -> Y v   | INVX4    | 0.022 | 0.026 |   0.179 |   -1.550 | 
     | \tx_core/axi_master /FE_RC_109333_0                | A v -> Y ^   | INVX8    | 0.069 | 0.037 |   0.216 |   -1.513 | 
     | \tx_core/axi_master /FE_RC_83133_0                 | A ^ -> Y ^   | XOR2X1   | 0.053 | 0.074 |   0.290 |   -1.439 | 
     | \tx_core/axi_master /FE_RC_504_0                   | A ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.318 |   -1.411 | 
     | \tx_core/axi_master /FE_OFC41583_FE_RN_203_0       | A v -> Y v   | BUFX2    | 0.129 | 0.108 |   0.426 |   -1.303 | 
     | \tx_core/axi_master /FE_RC_106236_0                | C v -> Y ^   | NAND3X1  | 0.061 | 0.078 |   0.504 |   -1.225 | 
     | \tx_core/axi_master /FE_RC_106246_0                | C ^ -> Y v   | NOR3X1   | 0.045 | 0.046 |   0.550 |   -1.179 | 
     | \tx_core/axi_master /FE_OCP_RBC37320_FE_RN_195_0   | A v -> Y ^   | INVX4    | 0.023 | 0.030 |   0.579 |   -1.150 | 
     | \tx_core/axi_master /FE_OCP_RBC37319_FE_RN_195_0   | A ^ -> Y v   | INVX8    | 0.047 | 0.030 |   0.609 |   -1.120 | 
     | \tx_core/axi_master /FE_RC_105056_0                | C v -> Y ^   | NAND3X1  | 0.045 | 0.063 |   0.672 |   -1.057 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B ^ -> Y ^   | OR2X2    | 0.037 | 0.064 |   0.736 |   -0.993 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v   | INVX8    | 0.070 | 0.036 |   0.772 |   -0.957 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^   | INVX8    | 0.147 | 0.115 |   0.887 |   -0.842 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^   | BUFX4    | 0.048 | 0.089 |   0.976 |   -0.753 | 
     | 329_FE_RN_1783_0                                   |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v   | AOI21X1  | 0.252 | 0.027 |   1.003 |   -0.726 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v   | BUFX2    | 0.094 | 0.090 |   1.093 |   -0.636 | 
     | memif_pcfifo1_f0_wdata_2_                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^   | INVX8    | 0.049 | 0.046 |   1.139 |   -0.590 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v   | INVX8    | 0.062 | 0.036 |   1.176 |   -0.554 | 
     | wdata_2_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^   | NAND2X1  | 0.037 | 0.061 |   1.236 |   -0.493 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^   | OR2X2    | 0.046 | 0.061 |   1.298 |   -0.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   1.328 |   -0.401 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v   | AND2X2   | 0.021 | 0.061 |   1.390 |   -0.340 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^   | INVX8    | 0.038 | 0.027 |   1.417 |   -0.313 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v   | INVX8    | 0.045 | 0.038 |   1.455 |   -0.275 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^   | INVX8    | 0.073 | 0.055 |   1.510 |   -0.219 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51154_FE_OCP_RBN95 | A ^ -> Y ^   | BUFX2    | 0.041 | 0.063 |   1.573 |   -0.156 | 
     | 95_n4690                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48702_FE_OCP_RBN95 | A ^ -> Y ^   | BUFX4    | 0.049 | 0.047 |   1.620 |   -0.109 | 
     | 95_n4690                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51633_FE_OCP_RBN95 | A ^ -> Y ^   | BUFX2    | 0.031 | 0.050 |   1.670 |   -0.059 | 
     | 95_n4690                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48945_FE_OCP_RBN95 | A ^ -> Y ^   | BUFX2    | 0.039 | 0.055 |   1.725 |   -0.004 | 
     | 95_n4690                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48134_FE_OCP_RBN95 | A ^ -> Y ^   | BUFX2    | 0.034 | 0.052 |   1.777 |    0.048 | 
     | 95_n4690                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_99537_0             | A ^ -> Y v   | INVX1    | 0.020 | 0.030 |   1.807 |    0.078 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_3310_0              | S v -> Y ^   | MUX2X1   | 0.046 | 0.045 |   1.852 |    0.123 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC51408_n5286    | A ^ -> Y ^   | BUFX2    | 0.134 | 0.113 |   1.965 |    0.236 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[20]         | D ^          | DFFPOSX1 | 0.134 | 0.008 |   1.973 |    0.244 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.729 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.729 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.729 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.729 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.729 | 
     | FECTS_clks_clk___L5_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.729 | 
     | FECTS_clks_clk___L6_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.729 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[20] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.729 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[29] /Q     (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.261
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.011
- Arrival Time                  1.708
= Slack Time                   -1.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.719 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.719 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.719 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.719 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.719 | 
     | FECTS_clks_clk___L5_I8                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.719 | 
     | FECTS_clks_clk___L6_I51                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.719 | 
     | \tx_core/axi_master /\haddr1_d_reg[29]             | CLK ^ -> Q ^ | DFFSR    | 0.045 | 0.153 |   0.153 |   -1.566 | 
     | \tx_core/axi_master /FE_OFC40562_haddr1_d_29_      | A ^ -> Y v   | INVX4    | 0.022 | 0.026 |   0.179 |   -1.540 | 
     | \tx_core/axi_master /FE_RC_109333_0                | A v -> Y ^   | INVX8    | 0.069 | 0.037 |   0.216 |   -1.503 | 
     | \tx_core/axi_master /FE_RC_83133_0                 | A ^ -> Y ^   | XOR2X1   | 0.053 | 0.074 |   0.290 |   -1.429 | 
     | \tx_core/axi_master /FE_RC_504_0                   | A ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.318 |   -1.401 | 
     | \tx_core/axi_master /FE_OFC41583_FE_RN_203_0       | A v -> Y v   | BUFX2    | 0.129 | 0.108 |   0.426 |   -1.293 | 
     | \tx_core/axi_master /FE_RC_106236_0                | C v -> Y ^   | NAND3X1  | 0.061 | 0.078 |   0.504 |   -1.215 | 
     | \tx_core/axi_master /FE_RC_106246_0                | C ^ -> Y v   | NOR3X1   | 0.045 | 0.046 |   0.550 |   -1.169 | 
     | \tx_core/axi_master /FE_OCP_RBC37320_FE_RN_195_0   | A v -> Y ^   | INVX4    | 0.023 | 0.030 |   0.580 |   -1.139 | 
     | \tx_core/axi_master /FE_OCP_RBC37319_FE_RN_195_0   | A ^ -> Y v   | INVX8    | 0.047 | 0.030 |   0.610 |   -1.109 | 
     | \tx_core/axi_master /FE_RC_105056_0                | C v -> Y ^   | NAND3X1  | 0.045 | 0.063 |   0.672 |   -1.047 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B ^ -> Y ^   | OR2X2    | 0.037 | 0.064 |   0.736 |   -0.983 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v   | INVX8    | 0.070 | 0.036 |   0.772 |   -0.947 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^   | INVX8    | 0.147 | 0.115 |   0.887 |   -0.832 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^   | BUFX4    | 0.048 | 0.089 |   0.976 |   -0.743 | 
     | 329_FE_RN_1783_0                                   |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v   | AOI21X1  | 0.252 | 0.027 |   1.003 |   -0.716 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v   | BUFX2    | 0.094 | 0.090 |   1.093 |   -0.626 | 
     | memif_pcfifo1_f0_wdata_2_                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^   | INVX8    | 0.049 | 0.046 |   1.139 |   -0.580 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v   | INVX8    | 0.062 | 0.036 |   1.176 |   -0.543 | 
     | wdata_2_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^   | NAND2X1  | 0.037 | 0.061 |   1.236 |   -0.483 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^   | OR2X2    | 0.046 | 0.061 |   1.298 |   -0.421 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   1.328 |   -0.391 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A v -> Y v   | BUFX2    | 0.015 | 0.053 |   1.381 |   -0.338 | 
     | 82_n161                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v   | AND2X2   | 0.060 | 0.057 |   1.438 |   -0.281 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v   | AND2X2   | 0.026 | 0.059 |   1.497 |   -0.222 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^   | INVX8    | 0.038 | 0.036 |   1.533 |   -0.186 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49201_FE_OCP_RBN36 | A ^ -> Y ^   | BUFX2    | 0.075 | 0.080 |   1.613 |   -0.106 | 
     | 837_FE_RN_62493_0                                  |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_97780_0             | S ^ -> Y ^   | MUX2X1   | 0.104 | 0.094 |   1.707 |   -0.012 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21]         | D ^          | DFFPOSX1 | 0.104 | 0.001 |   1.708 |   -0.011 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.719 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.719 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.719 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.719 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.719 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.719 | 
     | FECTS_clks_clk___L6_I15                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.719 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.719 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[29] /Q    (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.350
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.100
- Arrival Time                  1.615
= Slack Time                   -1.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.716 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.716 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.716 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.716 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.716 | 
     | FECTS_clks_clk___L5_I8                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.716 | 
     | FECTS_clks_clk___L6_I51                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.716 | 
     | \tx_core/axi_master /\haddr1_d_reg[29]             | CLK ^ -> Q ^ | DFFSR    | 0.045 | 0.153 |   0.153 |   -1.563 | 
     | \tx_core/axi_master /FE_OFC40562_haddr1_d_29_      | A ^ -> Y v   | INVX4    | 0.022 | 0.026 |   0.179 |   -1.537 | 
     | \tx_core/axi_master /FE_RC_109333_0                | A v -> Y ^   | INVX8    | 0.069 | 0.037 |   0.216 |   -1.500 | 
     | \tx_core/axi_master /FE_RC_83133_0                 | A ^ -> Y ^   | XOR2X1   | 0.053 | 0.074 |   0.290 |   -1.425 | 
     | \tx_core/axi_master /FE_RC_504_0                   | A ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.318 |   -1.397 | 
     | \tx_core/axi_master /FE_OFC41583_FE_RN_203_0       | A v -> Y v   | BUFX2    | 0.129 | 0.108 |   0.426 |   -1.289 | 
     | \tx_core/axi_master /FE_RC_106236_0                | C v -> Y ^   | NAND3X1  | 0.061 | 0.078 |   0.504 |   -1.211 | 
     | \tx_core/axi_master /FE_RC_106246_0                | C ^ -> Y v   | NOR3X1   | 0.045 | 0.046 |   0.550 |   -1.166 | 
     | \tx_core/axi_master /FE_OCP_RBC37320_FE_RN_195_0   | A v -> Y ^   | INVX4    | 0.023 | 0.030 |   0.580 |   -1.136 | 
     | \tx_core/axi_master /FE_OCP_RBC37319_FE_RN_195_0   | A ^ -> Y v   | INVX8    | 0.047 | 0.030 |   0.610 |   -1.106 | 
     | \tx_core/axi_master /FE_RC_105056_0                | C v -> Y ^   | NAND3X1  | 0.045 | 0.063 |   0.672 |   -1.043 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B ^ -> Y ^   | OR2X2    | 0.037 | 0.064 |   0.736 |   -0.979 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v   | INVX8    | 0.070 | 0.036 |   0.772 |   -0.943 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^   | INVX8    | 0.147 | 0.115 |   0.887 |   -0.829 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^   | BUFX4    | 0.048 | 0.089 |   0.976 |   -0.740 | 
     | 329_FE_RN_1783_0                                   |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v   | AOI21X1  | 0.252 | 0.027 |   1.003 |   -0.713 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v   | BUFX2    | 0.094 | 0.090 |   1.093 |   -0.622 | 
     | memif_pcfifo1_f0_wdata_2_                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^   | INVX8    | 0.049 | 0.046 |   1.139 |   -0.576 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v   | INVX8    | 0.062 | 0.036 |   1.176 |   -0.540 | 
     | wdata_2_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^   | NAND2X1  | 0.037 | 0.061 |   1.236 |   -0.479 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^   | OR2X2    | 0.046 | 0.061 |   1.298 |   -0.418 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   1.328 |   -0.387 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A v -> Y v   | BUFX2    | 0.015 | 0.053 |   1.381 |   -0.335 | 
     | 82_n161                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v   | AND2X2   | 0.060 | 0.057 |   1.438 |   -0.277 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v   | AND2X2   | 0.026 | 0.059 |   1.497 |   -0.219 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^   | INVX8    | 0.038 | 0.036 |   1.533 |   -0.183 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_102168_0            | S ^ -> Y ^   | MUX2X1   | 0.093 | 0.082 |   1.615 |   -0.101 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9]          | D ^          | DFFPOSX1 | 0.093 | 0.000 |   1.615 |   -0.100 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.716 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.716 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.716 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.716 | 
     | FECTS_clks_clk___L4_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.716 | 
     | FECTS_clks_clk___L5_I2                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.716 | 
     | FECTS_clks_clk___L6_I15                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.716 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.716 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[29] /Q     (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.185
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.065
- Arrival Time                  1.780
= Slack Time                   -1.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.715 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.715 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.715 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.715 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.715 | 
     | FECTS_clks_clk___L5_I8                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.715 | 
     | FECTS_clks_clk___L6_I51                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.715 | 
     | \tx_core/axi_master /\haddr1_d_reg[29]             | CLK ^ -> Q ^ | DFFSR    | 0.045 | 0.153 |   0.153 |   -1.562 | 
     | \tx_core/axi_master /FE_OFC40562_haddr1_d_29_      | A ^ -> Y v   | INVX4    | 0.022 | 0.026 |   0.179 |   -1.536 | 
     | \tx_core/axi_master /FE_RC_109333_0                | A v -> Y ^   | INVX8    | 0.069 | 0.037 |   0.216 |   -1.499 | 
     | \tx_core/axi_master /FE_RC_83133_0                 | A ^ -> Y ^   | XOR2X1   | 0.053 | 0.074 |   0.290 |   -1.425 | 
     | \tx_core/axi_master /FE_RC_504_0                   | A ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.318 |   -1.397 | 
     | \tx_core/axi_master /FE_OFC41583_FE_RN_203_0       | A v -> Y v   | BUFX2    | 0.129 | 0.108 |   0.426 |   -1.289 | 
     | \tx_core/axi_master /FE_RC_106236_0                | C v -> Y ^   | NAND3X1  | 0.061 | 0.078 |   0.504 |   -1.211 | 
     | \tx_core/axi_master /FE_RC_106246_0                | C ^ -> Y v   | NOR3X1   | 0.045 | 0.046 |   0.550 |   -1.165 | 
     | \tx_core/axi_master /FE_OCP_RBC37320_FE_RN_195_0   | A v -> Y ^   | INVX4    | 0.023 | 0.030 |   0.579 |   -1.136 | 
     | \tx_core/axi_master /FE_OCP_RBC37319_FE_RN_195_0   | A ^ -> Y v   | INVX8    | 0.047 | 0.030 |   0.609 |   -1.106 | 
     | \tx_core/axi_master /FE_RC_105056_0                | C v -> Y ^   | NAND3X1  | 0.045 | 0.063 |   0.672 |   -1.043 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B ^ -> Y ^   | OR2X2    | 0.037 | 0.064 |   0.736 |   -0.979 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v   | INVX8    | 0.070 | 0.036 |   0.772 |   -0.943 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^   | INVX8    | 0.147 | 0.115 |   0.887 |   -0.828 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^   | BUFX4    | 0.048 | 0.089 |   0.976 |   -0.739 | 
     | 329_FE_RN_1783_0                                   |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v   | AOI21X1  | 0.252 | 0.027 |   1.003 |   -0.712 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v   | BUFX2    | 0.094 | 0.090 |   1.093 |   -0.622 | 
     | memif_pcfifo1_f0_wdata_2_                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^   | INVX8    | 0.049 | 0.046 |   1.139 |   -0.576 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v   | INVX8    | 0.062 | 0.036 |   1.176 |   -0.540 | 
     | wdata_2_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^   | NAND2X1  | 0.037 | 0.061 |   1.236 |   -0.479 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^   | OR2X2    | 0.046 | 0.061 |   1.298 |   -0.418 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   1.328 |   -0.387 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A v -> Y v   | BUFX2    | 0.015 | 0.053 |   1.381 |   -0.334 | 
     | 82_n161                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v   | AND2X2   | 0.060 | 0.057 |   1.438 |   -0.277 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v   | AND2X2   | 0.026 | 0.059 |   1.497 |   -0.218 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^   | INVX8    | 0.038 | 0.036 |   1.533 |   -0.183 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49471_FE_OCP_RBN36 | A ^ -> Y ^   | BUFX2    | 0.139 | 0.116 |   1.649 |   -0.066 | 
     | 837_FE_RN_62493_0                                  |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49472_FE_OCP_RBN36 | A ^ -> Y ^   | BUFX4    | 0.035 | 0.036 |   1.685 |   -0.030 | 
     | 837_FE_RN_62493_0                                  |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98409_0             | S ^ -> Y ^   | MUX2X1   | 0.113 | 0.094 |   1.779 |    0.064 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15]         | D ^          | DFFPOSX1 | 0.113 | 0.001 |   1.780 |    0.065 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.715 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.715 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.715 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.715 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.715 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.715 | 
     | FECTS_clks_clk___L6_I16                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.715 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.715 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q                 (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.355
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.105
- Arrival Time                  1.603
= Slack Time                   -1.708
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.708 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.708 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.708 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.708 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.708 | 
     | FECTS_clks_clk___L5_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.708 | 
     | FECTS_clks_clk___L6_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.708 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q v | DFFSR    | 0.032 | 0.142 |   0.142 |   -1.566 | 
     | \tx_core/axi_master /FE_OCPC31672_dch_cur_state_0_ | A v -> Y v   | BUFX4    | 0.140 | 0.078 |   0.220 |   -1.488 | 
     | \tx_core/axi_master /FE_RC_100056_0                | A v -> Y v   | AND2X2   | 0.062 | 0.141 |   0.361 |   -1.347 | 
     | \tx_core/axi_master /FE_OCPUNCOC49766_n3709        | A v -> Y v   | BUFX2    | 0.020 | 0.050 |   0.412 |   -1.297 | 
     | \tx_core/axi_master /FE_OCPC50936_FE_OCPUNCON49766 | A v -> Y v   | BUFX2    | 0.030 | 0.055 |   0.466 |   -1.242 | 
     | _n3709                                             |              |          |       |       |         |          | 
     | \tx_core/axi_master /U340                          | A v -> Y v   | AND2X2   | 0.024 | 0.051 |   0.517 |   -1.191 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^   | INVX8    | 0.304 | 0.123 |   0.640 |   -1.068 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v   | INVX8    | 0.219 | 0.116 |   0.756 |   -0.952 | 
     | \tx_core/axi_master /FE_OCPC47977_n2492            | A v -> Y v   | BUFX4    | 0.299 | 0.353 |   1.109 |   -0.599 | 
     | \tx_core/axi_master /FE_RC_106476_0                | A v -> Y v   | AND2X1   | 0.052 | 0.120 |   1.229 |   -0.479 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^   | INVX8    | 0.036 | 0.038 |   1.267 |   -0.441 | 
     | \tx_core/axi_master /FE_RC_64631_0                 | A ^ -> Y v   | NAND2X1  | 0.250 | 0.028 |   1.295 |   -0.413 | 
     | \tx_core/axi_master /FE_OCPUNCOC47899_FE_RN_39950_ | A v -> Y v   | BUFX2    | 0.091 | 0.088 |   1.383 |   -0.326 | 
     | 0                                                  |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99021_0                 | A v -> Y v   | AND2X2   | 0.029 | 0.060 |   1.443 |   -0.265 | 
     | \tx_core/axi_master /FE_RC_99022_0                 | A v -> Y ^   | INVX4    | 0.015 | 0.025 |   1.468 |   -0.240 | 
     | \tx_core/axi_master /FE_OFC27592_n2662             | A ^ -> Y v   | INVX8    | 0.072 | 0.032 |   1.500 |   -0.209 | 
     | \tx_core/axi_master /FE_RC_95608_0                 | S v -> Y ^   | MUX2X1   | 0.092 | 0.103 |   1.602 |   -0.106 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.092 | 0.001 |   1.603 |   -0.105 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.708 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.708 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.708 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.708 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.708 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.708 | 
     | FECTS_clks_clk___L6_I69                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.708 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.708 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.981
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.269
- Arrival Time                  1.973
= Slack Time                   -1.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.704 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.704 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.704 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.704 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.704 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.704 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.704 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.570 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.510 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.454 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.393 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.316 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.252 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.215 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.147 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.099 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.069 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.666 |   -1.038 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -0.998 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -0.946 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -0.888 | 
     | \tx_core/axi_master /FE_RC_110275_0                | A v -> Y v   | AND2X2   | 0.035 | 0.091 |   0.907 |   -0.797 | 
     | \tx_core/axi_master /FE_RC_110276_0                | A v -> Y ^   | INVX8    | 0.052 | 0.035 |   0.943 |   -0.762 | 
     | \tx_core/axi_master /FE_OCP_RBC50501_n406          | A ^ -> Y ^   | BUFX2    | 0.033 | 0.053 |   0.996 |   -0.708 | 
     | \tx_core/axi_master /FE_OCP_RBC50502_n406          | A ^ -> Y v   | INVX8    | 0.046 | 0.032 |   1.028 |   -0.676 | 
     | \tx_core/axi_master /FE_RC_7069_0                  | S v -> Y ^   | MUX2X1   | 0.084 | 0.091 |   1.119 |   -0.585 | 
     | \tx_core/axi_master /FE_OCP_RBC51740_n3963         | A ^ -> Y v   | INVX8    | 0.044 | 0.032 |   1.151 |   -0.554 | 
     | \tx_core/axi_master /FE_OFC44117_memif_pcfifo0_f0_ | A v -> Y ^   | INVX8    | 0.123 | 0.059 |   1.210 |   -0.494 | 
     | wdata_12_                                          |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U381                      | A ^ -> Y v   | INVX1    | 0.014 | 0.069 |   1.279 |   -0.426 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51140_n388         | A v -> Y v   | BUFX4    | 0.008 | 0.051 |   1.330 |   -0.375 | 
     | \tx_core/tx_crc/crcpkt0 /U1109                     | A v -> Y v   | AND2X1   | 0.032 | 0.052 |   1.381 |   -0.323 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_9694_0              | A v -> Y ^   | INVX8    | 0.013 | 0.023 |   1.405 |   -0.300 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109674_0            | B ^ -> Y v   | NOR3X1   | 0.034 | 0.030 |   1.435 |   -0.269 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105069_0            | A v -> Y v   | AND2X2   | 0.026 | 0.057 |   1.492 |   -0.213 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48879_FE_OCPN29 | A v -> Y ^   | INVX8    | 0.053 | 0.033 |   1.524 |   -0.180 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48880_FE_OCPN29 | A ^ -> Y v   | INVX8    | 0.047 | 0.045 |   1.570 |   -0.135 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_3177_0              | A v -> Y v   | AND2X1   | 0.027 | 0.060 |   1.629 |   -0.075 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | B v -> Y ^   | NAND2X1  | 0.076 | 0.046 |   1.675 |   -0.029 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A ^ -> Y ^   | BUFX4    | 0.051 | 0.045 |   1.720 |    0.016 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50598_FE_RN_204 | A ^ -> Y ^   | BUFX2    | 0.067 | 0.074 |   1.794 |    0.090 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48747_FE_OCP_RBN35 | A ^ -> Y ^   | BUFX4    | 0.034 | 0.036 |   1.830 |    0.126 | 
     | 535_FE_RN_2047_0                                   |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U70                       | A ^ -> Y ^   | AND2X2   | 0.015 | 0.038 |   1.868 |    0.163 | 
     | \tx_core/tx_crc/crcpkt0 /U2048                     | A ^ -> Y v   | INVX1    | 0.015 | 0.020 |   1.888 |    0.183 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_2348_0              | C v -> Y ^   | OAI21X1  | 0.137 | 0.084 |   1.972 |    0.267 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6]          | D ^          | DFFPOSX1 | 0.137 | 0.001 |   1.973 |    0.269 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.704 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.704 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.704 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.704 | 
     | FECTS_clks_clk___L4_I1                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.704 | 
     | FECTS_clks_clk___L5_I5                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.704 | 
     | FECTS_clks_clk___L6_I33                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.704 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.704 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[31] /D  (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[28] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.188
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.062
- Arrival Time                  1.763
= Slack Time                   -1.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.700 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.700 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.700 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.700 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.700 | 
     | FECTS_clks_clk___L5_I7                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.700 | 
     | FECTS_clks_clk___L6_I41                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.700 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[28]        | CLK ^ -> Q ^ | DFFSR    | 0.177 | 0.240 |   0.240 |   -1.461 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC22478_crcin64_d_28_ | A ^ -> Y v   | INVX2    | 0.070 | 0.027 |   0.267 |   -1.433 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC41064_crcin64_d_28_ | A v -> Y ^   | INVX4    | 0.033 | 0.035 |   0.302 |   -1.398 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC41065_crcin64_d_28_ | A ^ -> Y v   | INVX8    | 0.088 | 0.033 |   0.336 |   -1.365 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC22479_crcin64_d_28_ | A v -> Y ^   | INVX8    | 0.065 | 0.108 |   0.444 |   -1.257 | 
     | \tx_core/tx_crc/crcpkt2 /U2012                     | A ^ -> Y v   | INVX8    | 0.026 | 0.022 |   0.466 |   -1.234 | 
     | \tx_core/tx_crc/crcpkt2 /U2013                     | A v -> Y ^   | INVX8    | 0.016 | 0.025 |   0.492 |   -1.209 | 
     | \tx_core/tx_crc/crcpkt2 /U2416                     | A ^ -> Y ^   | XOR2X1   | 0.095 | 0.070 |   0.561 |   -1.139 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC1037_n3937          | A ^ -> Y ^   | BUFX4    | 0.084 | 0.061 |   0.622 |   -1.078 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC50969_FE_OFN1037_n | A ^ -> Y ^   | BUFX2    | 0.060 | 0.080 |   0.702 |   -0.998 | 
     | 3937                                               |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U3337                     | B ^ -> Y ^   | XNOR2X1  | 0.123 | 0.112 |   0.815 |   -0.886 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC6970_n2603         | A ^ -> Y ^   | BUFX4    | 0.029 | 0.027 |   0.842 |   -0.859 | 
     | \tx_core/tx_crc/crcpkt2 /U3713                     | B ^ -> Y ^   | XNOR2X1  | 0.106 | 0.097 |   0.939 |   -0.762 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC14458_n2868    | A ^ -> Y ^   | BUFX4    | 0.046 | 0.040 |   0.978 |   -0.722 | 
     | \tx_core/tx_crc/crcpkt2 /U3910                     | A ^ -> Y ^   | XNOR2X1  | 0.056 | 0.053 |   1.032 |   -0.669 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC43485_n3629         | A ^ -> Y ^   | BUFX4    | 0.071 | 0.056 |   1.088 |   -0.613 | 
     | \tx_core/tx_crc/crcpkt2 /U3914                     | A ^ -> Y v   | XNOR2X1  | 0.027 | 0.050 |   1.138 |   -0.563 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC26319_n2879         | A v -> Y v   | BUFX4    | 0.005 | 0.049 |   1.186 |   -0.514 | 
     | \tx_core/tx_crc/crcpkt2 /U3918                     | B v -> Y v   | XOR2X1   | 0.052 | 0.054 |   1.240 |   -0.460 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC26577_n2912         | A v -> Y ^   | INVX1    | 0.004 | 0.030 |   1.270 |   -0.430 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC44567_n2912         | A ^ -> Y v   | INVX4    | 0.006 | 0.026 |   1.296 |   -0.404 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC44568_n2912         | A v -> Y ^   | INVX8    | 0.047 | 0.023 |   1.319 |   -0.381 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC26578_n2912         | A ^ -> Y v   | INVX8    | 0.026 | 0.038 |   1.357 |   -0.343 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^   | OAI21X1  | 0.106 | 0.092 |   1.450 |   -0.251 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC28009_n315          | A ^ -> Y v   | INVX4    | 0.052 | 0.035 |   1.485 |   -0.216 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC28010_n315          | A v -> Y ^   | INVX8    | 0.044 | 0.042 |   1.527 |   -0.173 | 
     | \tx_core/tx_crc/crcpkt2 /U571                      | C ^ -> Y v   | AOI21X1  | 0.023 | 0.035 |   1.562 |   -0.139 | 
     | \tx_core/tx_crc/crcpkt2 /U41                       | A v -> Y v   | AND2X2   | 0.034 | 0.049 |   1.611 |   -0.090 | 
     | \tx_core/tx_crc/crcpkt2 /U5139                     | A v -> Y ^   | MUX2X1   | 0.045 | 0.047 |   1.658 |   -0.043 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_105387_0            | A ^ -> Y ^   | BUFX2    | 0.112 | 0.100 |   1.758 |    0.057 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[31]         | D ^          | DFFPOSX1 | 0.112 | 0.005 |   1.763 |    0.062 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.700 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.700 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.700 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.700 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.700 | 
     | FECTS_clks_clk___L5_I8                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.700 | 
     | FECTS_clks_clk___L6_I50                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.700 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[31] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.700 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.785
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.465
- Arrival Time                  2.158
= Slack Time                   -1.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.693 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.693 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.693 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.693 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.693 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.693 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.693 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.559 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.499 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.442 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.381 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.305 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.241 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.203 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.136 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.088 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.058 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.667 |   -1.027 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -0.987 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -0.935 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -0.877 | 
     | \tx_core/axi_master /FE_RC_111344_0                | A v -> Y v   | AND2X2   | 0.033 | 0.089 |   0.905 |   -0.788 | 
     | \tx_core/axi_master /FE_RC_111345_0                | A v -> Y ^   | INVX8    | 0.058 | 0.037 |   0.942 |   -0.751 | 
     | \tx_core/axi_master /FE_OCP_RBC51272_FE_RN_66117_0 | A ^ -> Y v   | INVX8    | 0.068 | 0.045 |   0.987 |   -0.706 | 
     | \tx_core/axi_master /FE_RC_101302_0                | S v -> Y ^   | MUX2X1   | 0.059 | 0.089 |   1.076 |   -0.617 | 
     | \tx_core/axi_master /FE_OFC1605_memif_pcfifo0_f0_w | A ^ -> Y ^   | BUFX4    | 0.215 | 0.135 |   1.211 |   -0.483 | 
     | data_13_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U4828                     | A ^ -> Y v   | INVX8    | 0.083 | 0.027 |   1.237 |   -0.456 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51618_n4880        | A v -> Y v   | BUFX2    | 0.027 | 0.057 |   1.294 |   -0.399 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51131_n4880        | A v -> Y v   | BUFX2    | 0.042 | 0.065 |   1.359 |   -0.334 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109674_0            | A v -> Y ^   | NOR3X1   | 0.058 | 0.062 |   1.421 |   -0.272 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105069_0            | A ^ -> Y ^   | AND2X2   | 0.048 | 0.059 |   1.480 |   -0.213 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48879_FE_OCPN29 | A ^ -> Y v   | INVX8    | 0.047 | 0.032 |   1.513 |   -0.180 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48880_FE_OCPN29 | A v -> Y ^   | INVX8    | 0.059 | 0.055 |   1.568 |   -0.125 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_3177_0              | A ^ -> Y ^   | AND2X1   | 0.047 | 0.057 |   1.625 |   -0.068 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | B ^ -> Y v   | NAND2X1  | 0.041 | 0.039 |   1.664 |   -0.029 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A v -> Y v   | BUFX4    | 0.029 | 0.064 |   1.728 |    0.034 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50598_FE_RN_204 | A v -> Y v   | BUFX2    | 0.038 | 0.063 |   1.791 |    0.098 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC34231_FE_RN_204 | A v -> Y v   | BUFX4    | 0.009 | 0.052 |   1.842 |    0.149 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48183_FE_OCP_RBN34 | A v -> Y v   | BUFX2    | 0.026 | 0.051 |   1.893 |    0.200 | 
     | 231_FE_RN_2047_0                                   |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_104828_0            | A v -> Y ^   | INVX8    | 0.007 | 0.020 |   1.913 |    0.220 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC3522_FE_RN_2047 | A ^ -> Y v   | INVX8    | 0.006 | 0.026 |   1.939 |    0.246 | 
     | _0                                                 |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48759_FE_OCP_RBN35 | A v -> Y v   | BUFX2    | 0.059 | 0.075 |   2.014 |    0.321 | 
     | 22_FE_RN_2047_0                                    |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105405_0            | A v -> Y ^   | OAI21X1  | 0.161 | 0.142 |   2.156 |    0.463 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14]         | D ^          | DFFPOSX1 | 0.161 | 0.002 |   2.158 |    0.465 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.693 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.693 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.693 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.693 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.693 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.693 | 
     | FECTS_clks_clk___L6_I40                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.693 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.693 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[16] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.990
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.260
- Arrival Time                  1.951
= Slack Time                   -1.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.690 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.690 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.690 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.690 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.690 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.690 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.690 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.556 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.496 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.440 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.378 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.302 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.238 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.200 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.133 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.085 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.055 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.667 |   -1.024 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -0.984 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -0.932 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -0.874 | 
     | \tx_core/axi_master /FE_RC_110275_0                | A v -> Y v   | AND2X2   | 0.035 | 0.091 |   0.907 |   -0.783 | 
     | \tx_core/axi_master /FE_RC_110276_0                | A v -> Y ^   | INVX8    | 0.052 | 0.035 |   0.943 |   -0.748 | 
     | \tx_core/axi_master /FE_OCP_RBC50501_n406          | A ^ -> Y ^   | BUFX2    | 0.033 | 0.053 |   0.996 |   -0.694 | 
     | \tx_core/axi_master /FE_OCP_RBC50502_n406          | A ^ -> Y v   | INVX8    | 0.046 | 0.032 |   1.028 |   -0.662 | 
     | \tx_core/axi_master /FE_RC_7069_0                  | S v -> Y ^   | MUX2X1   | 0.084 | 0.091 |   1.119 |   -0.571 | 
     | \tx_core/axi_master /FE_OCP_RBC51740_n3963         | A ^ -> Y v   | INVX8    | 0.044 | 0.032 |   1.151 |   -0.539 | 
     | \tx_core/axi_master /FE_OFC44117_memif_pcfifo0_f0_ | A v -> Y ^   | INVX8    | 0.123 | 0.059 |   1.210 |   -0.480 | 
     | wdata_12_                                          |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U381                      | A ^ -> Y v   | INVX1    | 0.014 | 0.069 |   1.279 |   -0.412 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51140_n388         | A v -> Y v   | BUFX4    | 0.008 | 0.051 |   1.330 |   -0.361 | 
     | \tx_core/tx_crc/crcpkt0 /U1109                     | A v -> Y v   | AND2X1   | 0.032 | 0.052 |   1.381 |   -0.309 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_9694_0              | A v -> Y ^   | INVX8    | 0.013 | 0.023 |   1.405 |   -0.286 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109674_0            | B ^ -> Y v   | NOR3X1   | 0.034 | 0.030 |   1.435 |   -0.255 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105069_0            | A v -> Y v   | AND2X2   | 0.026 | 0.057 |   1.492 |   -0.199 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48879_FE_OCPN29 | A v -> Y ^   | INVX8    | 0.053 | 0.033 |   1.524 |   -0.166 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48880_FE_OCPN29 | A ^ -> Y v   | INVX8    | 0.047 | 0.045 |   1.570 |   -0.121 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_3177_0              | A v -> Y v   | AND2X1   | 0.027 | 0.060 |   1.629 |   -0.061 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | B v -> Y ^   | NAND2X1  | 0.076 | 0.046 |   1.675 |   -0.015 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A ^ -> Y ^   | BUFX4    | 0.051 | 0.045 |   1.720 |    0.030 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50604_FE_RN_204 | A ^ -> Y ^   | BUFX2    | 0.065 | 0.073 |   1.793 |    0.103 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U86                       | B ^ -> Y ^   | AND2X2   | 0.033 | 0.051 |   1.844 |    0.153 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_98425_0             | A ^ -> Y v   | INVX2    | 0.012 | 0.023 |   1.866 |    0.176 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_54393_0             | C v -> Y ^   | OAI21X1  | 0.136 | 0.083 |   1.949 |    0.259 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[16]         | D ^          | DFFPOSX1 | 0.136 | 0.001 |   1.951 |    0.260 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.690 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.690 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.690 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.690 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.690 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.690 | 
     | FECTS_clks_clk___L6_I40                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.690 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[16] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.690 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt0_d_
reg[5] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt0_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.142
- Arrival Time                  2.829
= Slack Time                   -1.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.527 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.493 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.401 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.255 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.171 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.104 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.078 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.049 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -1.022 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.985 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.941 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.888 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.839 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.786 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.736 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.705 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.644 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.582 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.514 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.381 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.332 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.192 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.105 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.054 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.001 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.040 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.093 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.116 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.136 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.231 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.288 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.359 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.401 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.494 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.550 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.593 | 
     | FE_RC_111825_0                              | A ^ -> Y v   | XOR2X1  | 0.031 | 0.059 |   2.340 |    0.652 | 
     | U1679                                       | B v -> Y v   | AND2X2  | 0.009 | 0.047 |   2.387 |    0.700 | 
     | U1680                                       | A v -> Y ^   | INVX2   | 0.019 | 0.014 |   2.401 |    0.714 | 
     | U1677                                       | A ^ -> Y v   | INVX1   | 0.024 | 0.027 |   2.428 |    0.741 | 
     | U1678                                       | A v -> Y ^   | INVX2   | 0.031 | 0.035 |   2.464 |    0.776 | 
     | U2029                                       | B ^ -> Y v   | NOR3X1  | 0.041 | 0.042 |   2.505 |    0.818 | 
     | U2156                                       | B v -> Y v   | AND2X2  | 0.063 | 0.089 |   2.595 |    0.907 | 
     | U1593                                       | A v -> Y ^   | INVX2   | 0.064 | 0.061 |   2.655 |    0.968 | 
     | U4104                                       | A ^ -> Y ^   | AND2X2  | 0.207 | 0.154 |   2.809 |    1.122 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[5] | D ^          | DFFSR   | 0.207 | 0.020 |   2.829 |    1.142 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.687 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.687 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.687 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.687 | 
     | FECTS_clks_clk___L4_I1                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.687 | 
     | FECTS_clks_clk___L5_I6                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.687 | 
     | FECTS_clks_clk___L6_I38                     | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.687 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.687 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt0_d_
reg[4] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt0_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.140
- Arrival Time                  2.827
= Slack Time                   -1.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.687 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.527 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.492 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.401 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.255 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.171 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.103 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.077 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.049 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -1.022 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.984 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.941 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.887 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.838 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.785 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.736 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.705 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.643 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.581 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.513 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.381 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.331 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.192 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.104 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.053 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.002 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.041 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.094 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.117 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.137 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.232 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.289 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.360 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.402 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.495 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.550 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.594 | 
     | FE_RC_111825_0                              | A ^ -> Y v   | XOR2X1  | 0.031 | 0.059 |   2.340 |    0.653 | 
     | U1679                                       | B v -> Y v   | AND2X2  | 0.009 | 0.047 |   2.387 |    0.700 | 
     | U1680                                       | A v -> Y ^   | INVX2   | 0.019 | 0.014 |   2.401 |    0.715 | 
     | U1677                                       | A ^ -> Y v   | INVX1   | 0.024 | 0.027 |   2.428 |    0.742 | 
     | U1678                                       | A v -> Y ^   | INVX2   | 0.031 | 0.035 |   2.464 |    0.777 | 
     | U2029                                       | B ^ -> Y v   | NOR3X1  | 0.041 | 0.042 |   2.505 |    0.819 | 
     | U2156                                       | B v -> Y v   | AND2X2  | 0.063 | 0.089 |   2.595 |    0.908 | 
     | U2180                                       | A v -> Y ^   | INVX4   | 0.050 | 0.048 |   2.643 |    0.956 | 
     | U4103                                       | A ^ -> Y ^   | AND2X2  | 0.222 | 0.162 |   2.804 |    1.118 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[4] | D ^          | DFFSR   | 0.223 | 0.023 |   2.827 |    1.140 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.687 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.687 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.687 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.687 | 
     | FECTS_clks_clk___L4_I1                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.687 | 
     | FECTS_clks_clk___L5_I6                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.687 | 
     | FECTS_clks_clk___L6_I38                     | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.687 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.687 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[29] /Q     (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.170
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.080
- Arrival Time                  1.763
= Slack Time                   -1.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.683 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.683 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.683 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.683 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.683 | 
     | FECTS_clks_clk___L5_I8                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.683 | 
     | FECTS_clks_clk___L6_I51                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.683 | 
     | \tx_core/axi_master /\haddr1_d_reg[29]             | CLK ^ -> Q ^ | DFFSR    | 0.045 | 0.153 |   0.153 |   -1.530 | 
     | \tx_core/axi_master /FE_OFC40562_haddr1_d_29_      | A ^ -> Y v   | INVX4    | 0.022 | 0.026 |   0.179 |   -1.504 | 
     | \tx_core/axi_master /FE_RC_109333_0                | A v -> Y ^   | INVX8    | 0.069 | 0.037 |   0.216 |   -1.467 | 
     | \tx_core/axi_master /FE_RC_83133_0                 | A ^ -> Y ^   | XOR2X1   | 0.053 | 0.074 |   0.290 |   -1.393 | 
     | \tx_core/axi_master /FE_RC_504_0                   | A ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.318 |   -1.365 | 
     | \tx_core/axi_master /FE_OFC41583_FE_RN_203_0       | A v -> Y v   | BUFX2    | 0.129 | 0.108 |   0.426 |   -1.257 | 
     | \tx_core/axi_master /FE_RC_106236_0                | C v -> Y ^   | NAND3X1  | 0.061 | 0.078 |   0.504 |   -1.179 | 
     | \tx_core/axi_master /FE_RC_106246_0                | C ^ -> Y v   | NOR3X1   | 0.045 | 0.046 |   0.550 |   -1.133 | 
     | \tx_core/axi_master /FE_OCP_RBC37320_FE_RN_195_0   | A v -> Y ^   | INVX4    | 0.023 | 0.030 |   0.580 |   -1.104 | 
     | \tx_core/axi_master /FE_OCP_RBC37319_FE_RN_195_0   | A ^ -> Y v   | INVX8    | 0.047 | 0.030 |   0.610 |   -1.074 | 
     | \tx_core/axi_master /FE_RC_105056_0                | C v -> Y ^   | NAND3X1  | 0.045 | 0.063 |   0.672 |   -1.011 | 
     | \tx_core/axi_master /FE_RC_105046_0                | B ^ -> Y ^   | OR2X2    | 0.037 | 0.064 |   0.736 |   -0.947 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v   | INVX8    | 0.070 | 0.036 |   0.772 |   -0.911 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^   | INVX8    | 0.147 | 0.115 |   0.887 |   -0.796 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^   | BUFX4    | 0.048 | 0.089 |   0.976 |   -0.707 | 
     | 329_FE_RN_1783_0                                   |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v   | AOI21X1  | 0.252 | 0.027 |   1.003 |   -0.680 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v   | BUFX2    | 0.094 | 0.090 |   1.093 |   -0.590 | 
     | memif_pcfifo1_f0_wdata_2_                          |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^   | INVX8    | 0.049 | 0.046 |   1.139 |   -0.544 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |              |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v   | INVX8    | 0.062 | 0.036 |   1.176 |   -0.507 | 
     | wdata_2_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^   | NAND2X1  | 0.037 | 0.061 |   1.236 |   -0.447 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^   | OR2X2    | 0.046 | 0.061 |   1.298 |   -0.386 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v   | INVX8    | 0.043 | 0.031 |   1.328 |   -0.355 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v   | AND2X2   | 0.021 | 0.061 |   1.390 |   -0.293 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^   | INVX8    | 0.038 | 0.027 |   1.417 |   -0.267 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v   | INVX8    | 0.045 | 0.038 |   1.455 |   -0.228 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^   | INVX8    | 0.073 | 0.055 |   1.510 |   -0.173 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51154_FE_OCP_RBN95 | A ^ -> Y ^   | BUFX2    | 0.041 | 0.063 |   1.573 |   -0.110 | 
     | 95_n4690                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48702_FE_OCP_RBN95 | A ^ -> Y ^   | BUFX4    | 0.049 | 0.047 |   1.620 |   -0.063 | 
     | 95_n4690                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U362                      | A ^ -> Y ^   | AND2X2   | 0.018 | 0.042 |   1.662 |   -0.021 | 
     | \tx_core/tx_crc/crcpkt1 /U1824                     | A ^ -> Y v   | INVX2    | 0.016 | 0.030 |   1.692 |    0.008 | 
     | \tx_core/tx_crc/crcpkt1 /U5135                     | C v -> Y ^   | OAI21X1  | 0.115 | 0.070 |   1.762 |    0.079 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18]         | D ^          | DFFPOSX1 | 0.115 | 0.001 |   1.763 |    0.080 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.683 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.683 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.683 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.683 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.683 | 
     | FECTS_clks_clk___L5_I1                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.683 | 
     | FECTS_clks_clk___L6_I7                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.683 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.683 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt1_d_
reg[4] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt1_d_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.112
- Arrival Time                  2.793
= Slack Time                   -1.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.681 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.681 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.681 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.681 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.681 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.681 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.681 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.521 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.486 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.395 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.249 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.165 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.097 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.072 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.043 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -1.016 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.978 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.935 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.881 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.832 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.779 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.730 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.699 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.637 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.575 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.507 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.375 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.325 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.186 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.098 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.047 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.008 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.047 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.100 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.123 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.143 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.238 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.295 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.366 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.408 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.501 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.556 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.600 | 
     | FE_RC_111825_0                              | A ^ -> Y ^   | XOR2X1  | 0.062 | 0.066 |   2.346 |    0.665 | 
     | U1679                                       | B ^ -> Y ^   | AND2X2  | 0.021 | 0.041 |   2.387 |    0.706 | 
     | U1680                                       | A ^ -> Y v   | INVX2   | 0.007 | 0.022 |   2.409 |    0.728 | 
     | U1677                                       | A v -> Y ^   | INVX1   | 0.005 | 0.013 |   2.423 |    0.742 | 
     | U1678                                       | A ^ -> Y v   | INVX2   | 0.013 | 0.031 |   2.454 |    0.773 | 
     | U2029                                       | B v -> Y ^   | NOR3X1  | 0.076 | 0.056 |   2.510 |    0.829 | 
     | U2156                                       | B ^ -> Y ^   | AND2X2  | 0.104 | 0.098 |   2.607 |    0.927 | 
     | U2181                                       | A ^ -> Y v   | INVX2   | 0.063 | 0.051 |   2.659 |    0.978 | 
     | U1571                                       | A v -> Y v   | AND2X2  | 0.157 | 0.115 |   2.774 |    1.093 | 
     | \tx_core/QOS_selector/qos/srv_cnt1_d_reg[4] | D v          | DFFSR   | 0.164 | 0.018 |   2.793 |    1.112 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.681 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.681 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.681 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.681 | 
     | FECTS_clks_clk___L4_I1                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.681 | 
     | FECTS_clks_clk___L5_I6                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.681 | 
     | FECTS_clks_clk___L6_I38                     | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.681 | 
     | \tx_core/QOS_selector/qos/srv_cnt1_d_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.681 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt0_d_
reg[6] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt0_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.141
- Arrival Time                  2.818
= Slack Time                   -1.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.676 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.676 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.676 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.676 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.676 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.676 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.676 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.516 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.482 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.390 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.244 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.160 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.093 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.067 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.038 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -1.011 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.974 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.930 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.877 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.828 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.775 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.725 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.694 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.633 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.571 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.503 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.370 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.321 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.181 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.094 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.043 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.012 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.051 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.104 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.127 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.147 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.242 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.299 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.370 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.412 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.505 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.561 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.604 | 
     | FE_RC_111825_0                              | A ^ -> Y v   | XOR2X1  | 0.031 | 0.059 |   2.340 |    0.663 | 
     | U1679                                       | B v -> Y v   | AND2X2  | 0.009 | 0.047 |   2.387 |    0.711 | 
     | U1680                                       | A v -> Y ^   | INVX2   | 0.019 | 0.014 |   2.401 |    0.725 | 
     | U1677                                       | A ^ -> Y v   | INVX1   | 0.024 | 0.027 |   2.428 |    0.752 | 
     | U1678                                       | A v -> Y ^   | INVX2   | 0.031 | 0.035 |   2.464 |    0.787 | 
     | U2029                                       | B ^ -> Y v   | NOR3X1  | 0.041 | 0.042 |   2.505 |    0.829 | 
     | U2156                                       | B v -> Y v   | AND2X2  | 0.063 | 0.089 |   2.595 |    0.918 | 
     | U2183                                       | A v -> Y ^   | INVX4   | 0.046 | 0.046 |   2.640 |    0.964 | 
     | U3797                                       | A ^ -> Y ^   | AND2X2  | 0.213 | 0.157 |   2.797 |    1.120 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[6] | D ^          | DFFSR   | 0.213 | 0.021 |   2.818 |    1.141 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.676 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.676 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.676 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.676 | 
     | FECTS_clks_clk___L4_I1                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.676 | 
     | FECTS_clks_clk___L5_I6                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.676 | 
     | FECTS_clks_clk___L6_I38                     | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.676 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[6] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.676 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt1_d_
reg[3] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt1_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.142
- Arrival Time                  2.816
= Slack Time                   -1.674
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.674 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.674 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.674 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.674 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.674 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.674 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.674 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.514 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.479 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.388 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.242 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.158 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.090 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.065 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.036 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -1.009 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.971 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.928 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.874 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.825 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.772 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.723 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.692 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.630 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.568 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.500 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.368 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.318 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.179 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.091 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.040 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.015 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.054 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.106 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.130 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.150 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.245 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.302 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.373 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.415 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.508 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.563 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.607 | 
     | FE_RC_111825_0                              | A ^ -> Y v   | XOR2X1  | 0.031 | 0.059 |   2.340 |    0.666 | 
     | U1679                                       | B v -> Y v   | AND2X2  | 0.009 | 0.047 |   2.387 |    0.713 | 
     | U1680                                       | A v -> Y ^   | INVX2   | 0.019 | 0.014 |   2.401 |    0.728 | 
     | U1677                                       | A ^ -> Y v   | INVX1   | 0.024 | 0.027 |   2.428 |    0.755 | 
     | U1678                                       | A v -> Y ^   | INVX2   | 0.031 | 0.035 |   2.464 |    0.790 | 
     | U2029                                       | B ^ -> Y v   | NOR3X1  | 0.041 | 0.042 |   2.505 |    0.831 | 
     | U2156                                       | B v -> Y v   | AND2X2  | 0.063 | 0.089 |   2.595 |    0.921 | 
     | U2182                                       | A v -> Y ^   | INVX4   | 0.052 | 0.050 |   2.644 |    0.970 | 
     | U4108                                       | A ^ -> Y ^   | AND2X2  | 0.206 | 0.152 |   2.796 |    1.122 | 
     | \tx_core/QOS_selector/qos/srv_cnt1_d_reg[3] | D ^          | DFFSR   | 0.206 | 0.019 |   2.816 |    1.142 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.674 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.674 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.674 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.674 | 
     | FECTS_clks_clk___L4_I1                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.674 | 
     | FECTS_clks_clk___L5_I6                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.674 | 
     | FECTS_clks_clk___L6_I38                     | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.674 | 
     | \tx_core/QOS_selector/qos/srv_cnt1_d_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.674 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][22] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\cur_state_reg[0] /Q                     (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.298
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.048
- Arrival Time                  1.624
= Slack Time                   -1.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.672 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.672 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.672 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.672 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.672 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.672 | 
     | FECTS_clks_clk___L6_I65                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.672 | 
     | \tx_core/axi_master /\cur_state_reg[0]             | CLK ^ -> Q v | DFFSR    | 0.023 | 0.135 |   0.135 |   -1.537 | 
     | \tx_core/axi_master /FE_OFC40611_cur_state_0_      | A v -> Y v   | BUFX4    | 0.087 | 0.068 |   0.203 |   -1.469 | 
     | \tx_core/axi_master /U2043                         | A v -> Y ^   | INVX2    | 0.049 | 0.065 |   0.268 |   -1.404 | 
     | \tx_core/axi_master /U1237                         | B ^ -> Y ^   | AND2X2   | 0.039 | 0.050 |   0.318 |   -1.354 | 
     | \tx_core/axi_master /U1238                         | A ^ -> Y v   | INVX1    | 0.014 | 0.027 |   0.345 |   -1.327 | 
     | \tx_core/axi_master /U2285                         | B v -> Y v   | AND2X2   | 0.073 | 0.087 |   0.432 |   -1.240 | 
     | \tx_core/axi_master /FE_RC_109546_0                | B v -> Y ^   | NOR3X1   | 0.056 | 0.071 |   0.503 |   -1.169 | 
     | \tx_core/axi_master /FE_OCPC50963_n2432            | A ^ -> Y ^   | BUFX4    | 0.028 | 0.032 |   0.535 |   -1.137 | 
     | \tx_core/axi_master /FE_RC_82624_0                 | A ^ -> Y ^   | AND2X2   | 0.057 | 0.066 |   0.600 |   -1.072 | 
     | \tx_core/axi_master /FE_OCPC50979_n2543            | A ^ -> Y ^   | BUFX2    | 0.037 | 0.053 |   0.654 |   -1.018 | 
     | \tx_core/axi_master /U507                          | A ^ -> Y ^   | AND2X2   | 0.101 | 0.066 |   0.720 |   -0.952 | 
     | \tx_core/axi_master /U953                          | A ^ -> Y ^   | AND2X2   | 0.103 | 0.097 |   0.817 |   -0.855 | 
     | \tx_core/axi_master /U954                          | A ^ -> Y v   | INVX4    | 0.048 | 0.035 |   0.852 |   -0.820 | 
     | \tx_core/axi_master /U17                           | A v -> Y v   | AND2X2   | 0.037 | 0.056 |   0.907 |   -0.765 | 
     | \tx_core/axi_master /FE_RC_81423_0                 | A v -> Y v   | OR2X2    | 0.020 | 0.051 |   0.959 |   -0.713 | 
     | \tx_core/axi_master /FE_RC_98809_0                 | A v -> Y ^   | NAND3X1  | 0.043 | 0.044 |   1.003 |   -0.669 | 
     | \tx_core/axi_master /FE_OFC44577_FE_RN_50114_0     | A ^ -> Y v   | INVX2    | 0.024 | 0.030 |   1.032 |   -0.640 | 
     | \tx_core/axi_master /FE_OFC44578_FE_RN_50114_0     | A v -> Y ^   | INVX8    | 0.023 | 0.030 |   1.062 |   -0.610 | 
     | \tx_core/axi_master /FE_RC_81421_0                 | A ^ -> Y ^   | OR2X2    | 0.034 | 0.060 |   1.122 |   -0.550 | 
     | \tx_core/axi_master /FE_OCP_RBC16271_FE_RN_45211_0 | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   1.151 |   -0.521 | 
     | \tx_core/axi_master /FE_OCP_RBC16270_FE_RN_45211_0 | A v -> Y ^   | INVX8    | 0.009 | 0.024 |   1.175 |   -0.497 | 
     | \tx_core/axi_master /FE_OCP_RBC15135_n2645         | A ^ -> Y v   | INVX8    | 0.080 | 0.031 |   1.206 |   -0.465 | 
     | \tx_core/axi_master /FE_RC_106643_0                | A v -> Y ^   | INVX8    | 0.056 | 0.093 |   1.299 |   -0.373 | 
     | \tx_core/axi_master /FE_OFC1713_n2948              | A ^ -> Y v   | INVX8    | 0.054 | 0.035 |   1.334 |   -0.338 | 
     | \tx_core/axi_master /FE_OCPC49211_FE_OFN1713_n2948 | A v -> Y v   | BUFX2    | 0.047 | 0.074 |   1.408 |   -0.264 | 
     | \tx_core/axi_master /FE_OCPC48145_FE_OFN1713_n2948 | A v -> Y v   | BUFX4    | 0.032 | 0.068 |   1.475 |   -0.197 | 
     | \tx_core/axi_master /U2920                         | S v -> Y ^   | MUX2X1   | 0.046 | 0.051 |   1.526 |   -0.146 | 
     | \tx_core/axi_master /FE_OCPUNCOC48558_n1868        | A ^ -> Y ^   | BUFX2    | 0.099 | 0.095 |   1.620 |   -0.052 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.099 | 0.004 |   1.624 |   -0.048 | 
     | g[1][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.672 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.672 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.672 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.672 | 
     | FECTS_clks_clk___L4_I1                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.672 | 
     | FECTS_clks_clk___L5_I4                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.672 | 
     | FECTS_clks_clk___L6_I30                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.672 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.672 | 
     | g[1][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt0_d_
reg[2] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt0_d_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.111
- Arrival Time                  2.782
= Slack Time                   -1.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.671 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.671 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.671 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.671 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.671 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.671 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.671 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.511 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.476 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.385 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.239 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.155 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.088 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.062 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.033 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -1.006 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.969 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.925 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.871 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.822 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.770 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.720 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.689 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.628 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.566 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.497 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.365 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.315 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.176 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.089 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.038 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.017 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.057 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.109 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.132 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.153 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.247 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.304 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.375 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.417 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.510 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.566 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.609 | 
     | FE_RC_111825_0                              | A ^ -> Y ^   | XOR2X1  | 0.062 | 0.066 |   2.346 |    0.675 | 
     | U1679                                       | B ^ -> Y ^   | AND2X2  | 0.021 | 0.041 |   2.387 |    0.716 | 
     | U1680                                       | A ^ -> Y v   | INVX2   | 0.007 | 0.022 |   2.409 |    0.738 | 
     | U1677                                       | A v -> Y ^   | INVX1   | 0.005 | 0.013 |   2.423 |    0.751 | 
     | U1678                                       | A ^ -> Y v   | INVX2   | 0.013 | 0.031 |   2.454 |    0.783 | 
     | U2029                                       | B v -> Y ^   | NOR3X1  | 0.076 | 0.056 |   2.510 |    0.839 | 
     | U2156                                       | B ^ -> Y ^   | AND2X2  | 0.104 | 0.098 |   2.607 |    0.936 | 
     | U1593                                       | A ^ -> Y v   | INVX2   | 0.060 | 0.049 |   2.656 |    0.985 | 
     | U4106                                       | A v -> Y v   | AND2X2  | 0.141 | 0.110 |   2.766 |    1.095 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[2] | D v          | DFFSR   | 0.148 | 0.016 |   2.782 |    1.111 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.671 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.671 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.671 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.671 | 
     | FECTS_clks_clk___L4_I1                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.671 | 
     | FECTS_clks_clk___L5_I6                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.671 | 
     | FECTS_clks_clk___L6_I38                     | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.671 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.671 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[22] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.825
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.425
- Arrival Time                  2.094
= Slack Time                   -1.669
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.669 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.535 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.475 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.418 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.357 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.281 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.217 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.179 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.112 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.064 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.034 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.666 |   -1.003 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -0.963 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -0.911 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -0.853 | 
     | \tx_core/axi_master /FE_RC_111344_0                | A v -> Y v   | AND2X2   | 0.033 | 0.089 |   0.905 |   -0.764 | 
     | \tx_core/axi_master /FE_RC_111345_0                | A v -> Y ^   | INVX8    | 0.058 | 0.037 |   0.942 |   -0.727 | 
     | \tx_core/axi_master /FE_OCP_RBC51272_FE_RN_66117_0 | A ^ -> Y v   | INVX8    | 0.068 | 0.045 |   0.987 |   -0.682 | 
     | \tx_core/axi_master /FE_RC_101302_0                | S v -> Y ^   | MUX2X1   | 0.059 | 0.089 |   1.076 |   -0.593 | 
     | \tx_core/axi_master /FE_OFC1605_memif_pcfifo0_f0_w | A ^ -> Y ^   | BUFX4    | 0.215 | 0.135 |   1.211 |   -0.459 | 
     | data_13_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U4828                     | A ^ -> Y v   | INVX8    | 0.083 | 0.027 |   1.237 |   -0.432 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51618_n4880        | A v -> Y v   | BUFX2    | 0.027 | 0.057 |   1.294 |   -0.375 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51131_n4880        | A v -> Y v   | BUFX2    | 0.042 | 0.065 |   1.359 |   -0.310 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109674_0            | A v -> Y ^   | NOR3X1   | 0.058 | 0.062 |   1.421 |   -0.248 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105069_0            | A ^ -> Y ^   | AND2X2   | 0.048 | 0.059 |   1.480 |   -0.189 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48879_FE_OCPN29 | A ^ -> Y v   | INVX8    | 0.047 | 0.032 |   1.513 |   -0.156 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48880_FE_OCPN29 | A v -> Y ^   | INVX8    | 0.059 | 0.055 |   1.568 |   -0.101 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_3177_0              | A ^ -> Y ^   | AND2X1   | 0.047 | 0.057 |   1.625 |   -0.044 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | B ^ -> Y v   | NAND2X1  | 0.041 | 0.039 |   1.664 |   -0.005 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A v -> Y v   | BUFX4    | 0.029 | 0.064 |   1.728 |    0.059 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50598_FE_RN_204 | A v -> Y v   | BUFX2    | 0.038 | 0.063 |   1.791 |    0.122 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC34231_FE_RN_204 | A v -> Y v   | BUFX4    | 0.009 | 0.052 |   1.842 |    0.173 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48183_FE_OCP_RBN34 | A v -> Y v   | BUFX2    | 0.026 | 0.051 |   1.893 |    0.224 | 
     | 231_FE_RN_2047_0                                   |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC3521_FE_RN_2047 | A v -> Y ^   | INVX4    | 0.007 | 0.020 |   1.913 |    0.244 | 
     | _0                                                 |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_1797_0              | S ^ -> Y ^   | MUX2X1   | 0.046 | 0.044 |   1.957 |    0.288 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPUNCOC49826_n5634    | A ^ -> Y ^   | BUFX2    | 0.156 | 0.126 |   2.083 |    0.414 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[22]         | D ^          | DFFPOSX1 | 0.156 | 0.011 |   2.094 |    0.425 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.669 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.669 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.669 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.669 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.669 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.669 | 
     | FECTS_clks_clk___L6_I38                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.669 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[22] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.669 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt1_d_
reg[6] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt1_d_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.112
- Arrival Time                  2.781
= Slack Time                   -1.669
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.669 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.509 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.474 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.383 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.237 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.153 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.085 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.059 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.031 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -1.004 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.966 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.923 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.869 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.820 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.767 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.718 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.687 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.625 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.563 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.495 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.362 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.313 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.174 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.086 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.035 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.020 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.059 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.112 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.135 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.155 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.250 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.307 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.378 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.420 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.513 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.568 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.612 | 
     | FE_RC_111825_0                              | A ^ -> Y ^   | XOR2X1  | 0.062 | 0.066 |   2.346 |    0.677 | 
     | U1679                                       | B ^ -> Y ^   | AND2X2  | 0.021 | 0.041 |   2.387 |    0.718 | 
     | U1680                                       | A ^ -> Y v   | INVX2   | 0.007 | 0.022 |   2.409 |    0.740 | 
     | U1677                                       | A v -> Y ^   | INVX1   | 0.005 | 0.013 |   2.423 |    0.754 | 
     | U1678                                       | A ^ -> Y v   | INVX2   | 0.013 | 0.031 |   2.454 |    0.785 | 
     | U2029                                       | B v -> Y ^   | NOR3X1  | 0.076 | 0.056 |   2.510 |    0.841 | 
     | U2156                                       | B ^ -> Y ^   | AND2X2  | 0.104 | 0.098 |   2.607 |    0.939 | 
     | U2180                                       | A ^ -> Y v   | INVX4   | 0.054 | 0.038 |   2.645 |    0.976 | 
     | U1569                                       | A v -> Y v   | AND2X2  | 0.166 | 0.116 |   2.761 |    1.092 | 
     | \tx_core/QOS_selector/qos/srv_cnt1_d_reg[6] | D v          | DFFSR   | 0.172 | 0.020 |   2.781 |    1.112 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.669 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.669 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.669 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.669 | 
     | FECTS_clks_clk___L4_I1                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.669 | 
     | FECTS_clks_clk___L5_I6                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.669 | 
     | FECTS_clks_clk___L6_I38                     | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.669 | 
     | \tx_core/QOS_selector/qos/srv_cnt1_d_reg[6] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.669 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[30] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /load16_d_reg/Q       (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.766
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.484
- Arrival Time                  2.148
= Slack Time                   -1.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.664 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.664 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.664 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.664 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.664 | 
     | FECTS_clks_clk___L5_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.664 | 
     | FECTS_clks_clk___L6_I15                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.664 | 
     | \tx_core/tx_crc/crcpkt1 /load16_d_reg              | CLK ^ -> Q ^ | DFFSR    | 0.018 | 0.135 |   0.135 |   -1.528 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC38756_load16_d      | A ^ -> Y v   | INVX2    | 0.016 | 0.030 |   0.165 |   -1.498 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC38757_load16_d      | A v -> Y ^   | INVX8    | 0.051 | 0.029 |   0.194 |   -1.469 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC22102_load16_d      | A ^ -> Y v   | INVX8    | 0.029 | 0.041 |   0.235 |   -1.429 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC22103_load16_d      | A v -> Y ^   | INVX8    | 0.064 | 0.039 |   0.273 |   -1.390 | 
     | \tx_core/tx_crc/crcpkt1 /U1342                     | A ^ -> Y v   | INVX8    | 0.036 | 0.046 |   0.319 |   -1.344 | 
     | \tx_core/tx_crc/crcpkt1 /U1343                     | A v -> Y ^   | INVX8    | 0.015 | 0.028 |   0.347 |   -1.317 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_111833_0            | C ^ -> Y v   | NOR3X1   | 0.038 | 0.030 |   0.377 |   -1.287 | 
     | \tx_core/tx_crc/crcpkt1 /U1054                     | A v -> Y ^   | INVX1    | 0.478 | 0.020 |   0.397 |   -1.267 | 
     | \tx_core/tx_crc/crcpkt1 /U1060                     | A ^ -> Y ^   | OR2X2    | 0.134 | 0.006 |   0.403 |   -1.260 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC8040_n1776      | A ^ -> Y v   | INVX1    | 0.007 | 0.052 |   0.455 |   -1.208 | 
     | \tx_core/tx_crc/crcpkt1 /U2336                     | A v -> Y v   | AND2X2   | 0.009 | 0.042 |   0.497 |   -1.166 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC42782_n4564         | A v -> Y ^   | INVX8    | 0.052 | 0.026 |   0.524 |   -1.140 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC42783_n4564         | A ^ -> Y v   | INVX8    | 0.034 | 0.044 |   0.568 |   -1.096 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC8077_n4564      | A v -> Y ^   | INVX4    | 0.034 | 0.043 |   0.610 |   -1.053 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_30156_0             | A ^ -> Y ^   | AND2X2   | 0.100 | 0.065 |   0.675 |   -0.989 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110046_0            | A ^ -> Y v   | NAND3X1  | 0.027 | 0.038 |   0.713 |   -0.950 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_30151_0             | C v -> Y ^   | NOR3X1   | 0.050 | 0.032 |   0.746 |   -0.918 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC43877_FE_RN_19022_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.775 |   -0.888 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC43878_FE_RN_19022_0 | A v -> Y ^   | INVX8    | 0.041 | 0.030 |   0.805 |   -0.858 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC26693_FE_RN_19022_0 | A ^ -> Y v   | INVX8    | 0.028 | 0.036 |   0.842 |   -0.822 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC26694_FE_RN_19022_0 | A v -> Y ^   | INVX8    | 0.013 | 0.029 |   0.871 |   -0.792 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_30152_0             | A ^ -> Y v   | INVX8    | 0.014 | 0.030 |   0.901 |   -0.762 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC50374_n3108        | A v -> Y v   | BUFX2    | 0.056 | 0.074 |   0.976 |   -0.688 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC34760_n3108        | A v -> Y v   | BUFX4    | 0.029 | 0.067 |   1.043 |   -0.621 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_109637_0            | A v -> Y ^   | INVX8    | 0.029 | 0.034 |   1.076 |   -0.587 | 
     | \tx_core/tx_crc/crcpkt1 /U828                      | B ^ -> Y ^   | AND2X2   | 0.114 | 0.098 |   1.175 |   -0.489 | 
     | \tx_core/tx_crc/crcpkt1 /U829                      | A ^ -> Y v   | INVX4    | 0.050 | 0.033 |   1.208 |   -0.455 | 
     | \tx_core/tx_crc/crcpkt1 /U386                      | A v -> Y v   | AND2X2   | 0.061 | 0.086 |   1.294 |   -0.369 | 
     | \tx_core/tx_crc/crcpkt1 /U606                      | A v -> Y v   | AND2X2   | 0.046 | 0.079 |   1.374 |   -0.290 | 
     | \tx_core/tx_crc/crcpkt1 /U1282                     | A v -> Y ^   | INVX4    | 0.031 | 0.037 |   1.411 |   -0.253 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_108937_0            | C ^ -> Y v   | AOI21X1  | 0.032 | 0.032 |   1.442 |   -0.221 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC49814_n4648    | A v -> Y v   | BUFX4    | 0.011 | 0.052 |   1.494 |   -0.169 | 
     | \tx_core/tx_crc/crcpkt1 /U1232                     | A v -> Y ^   | INVX8    | 0.099 | 0.032 |   1.527 |   -0.137 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_109644_0            | A ^ -> Y v   | INVX8    | 0.062 | 0.078 |   1.605 |   -0.058 | 
     | \tx_core/tx_crc/crcpkt1 /U4671                     | C v -> Y ^   | OAI21X1  | 0.053 | 0.048 |   1.653 |   -0.011 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_108958_0            | C ^ -> Y v   | AOI21X1  | 0.024 | 0.031 |   1.684 |    0.020 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC46732_n4672         | A v -> Y v   | BUFX4    | 0.028 | 0.062 |   1.746 |    0.082 | 
     | \tx_core/tx_crc/crcpkt1 /U594                      | A v -> Y v   | AND2X2   | 0.083 | 0.093 |   1.839 |    0.175 | 
     | \tx_core/tx_crc/crcpkt1 /U2131                     | A v -> Y ^   | INVX8    | 0.082 | 0.066 |   1.905 |    0.241 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_3575_0              | A ^ -> Y v   | INVX8    | 0.040 | 0.043 |   1.948 |    0.285 | 
     | \tx_core/tx_crc/crcpkt1 /U4715                     | B v -> Y ^   | MUX2X1   | 0.045 | 0.058 |   2.006 |    0.342 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC49828_n5296    | A ^ -> Y ^   | BUFX2    | 0.163 | 0.130 |   2.136 |    0.472 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[30]         | D ^          | DFFPOSX1 | 0.163 | 0.012 |   2.148 |    0.484 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.664 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.664 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.664 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.664 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.664 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.664 | 
     | FECTS_clks_clk___L6_I17                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.664 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[30] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.664 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.900
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.350
- Arrival Time                  2.009
= Slack Time                   -1.659
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.659 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.659 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.659 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.659 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.659 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.659 | 
     | FECTS_clks_clk___L6_I55                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.659 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[5]  | CLK ^ -> Q v | DFFSR    | 0.021 | 0.134 |   0.134 |   -1.525 | 
     | \tx_core/axi_master /FE_OCP_RBC51783_pkt0_fifo_n2  | A v -> Y v   | BUFX4    | 0.053 | 0.060 |   0.194 |   -1.465 | 
     | \tx_core/axi_master /FE_OCP_RBC51803_pkt0_fifo_n2  | A v -> Y ^   | INVX8    | 0.080 | 0.057 |   0.251 |   -1.408 | 
     | \tx_core/axi_master /FE_OCP_RBC51802_pkt0_fifo_n2  | A ^ -> Y v   | INVX8    | 0.066 | 0.061 |   0.312 |   -1.347 | 
     | \tx_core/axi_master /FE_RC_101254_0                | A v -> Y v   | OR2X2    | 0.047 | 0.076 |   0.388 |   -1.271 | 
     | \tx_core/axi_master /FE_RC_101253_0                | C v -> Y ^   | NOR3X1   | 0.096 | 0.064 |   0.452 |   -1.207 | 
     | \tx_core/axi_master /FE_RC_107523_0                | A ^ -> Y v   | INVX8    | 0.068 | 0.038 |   0.490 |   -1.169 | 
     | \tx_core/axi_master /FE_RC_108994_0                | A v -> Y v   | AND2X1   | 0.021 | 0.067 |   0.557 |   -1.102 | 
     | \tx_core/axi_master /FE_RC_108992_0                | B v -> Y ^   | OAI21X1  | 0.050 | 0.048 |   0.605 |   -1.054 | 
     | \tx_core/axi_master /FE_OCP_RBC51726_FE_RN_51404_0 | A ^ -> Y v   | INVX2    | 0.027 | 0.030 |   0.635 |   -1.024 | 
     | \tx_core/axi_master /FE_OCP_RBC51728_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.047 | 0.031 |   0.666 |   -0.992 | 
     | \tx_core/axi_master /FE_OCP_RBC51807_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.043 | 0.040 |   0.706 |   -0.952 | 
     | \tx_core/axi_master /FE_OCP_RBC51806_FE_RN_51404_0 | A v -> Y ^   | INVX8    | 0.075 | 0.052 |   0.758 |   -0.901 | 
     | \tx_core/axi_master /FE_OCP_RBC50492_FE_RN_51404_0 | A ^ -> Y v   | INVX8    | 0.076 | 0.058 |   0.816 |   -0.843 | 
     | \tx_core/axi_master /FE_RC_111344_0                | A v -> Y v   | AND2X2   | 0.033 | 0.089 |   0.905 |   -0.754 | 
     | \tx_core/axi_master /FE_RC_111345_0                | A v -> Y ^   | INVX8    | 0.058 | 0.037 |   0.942 |   -0.717 | 
     | \tx_core/axi_master /FE_OCP_RBC51272_FE_RN_66117_0 | A ^ -> Y v   | INVX8    | 0.068 | 0.045 |   0.987 |   -0.672 | 
     | \tx_core/axi_master /FE_RC_101302_0                | S v -> Y ^   | MUX2X1   | 0.059 | 0.089 |   1.076 |   -0.583 | 
     | \tx_core/axi_master /FE_OFC1605_memif_pcfifo0_f0_w | A ^ -> Y ^   | BUFX4    | 0.215 | 0.135 |   1.211 |   -0.448 | 
     | data_13_                                           |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U4828                     | A ^ -> Y v   | INVX8    | 0.083 | 0.027 |   1.237 |   -0.422 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51618_n4880        | A v -> Y v   | BUFX2    | 0.027 | 0.057 |   1.294 |   -0.364 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51131_n4880        | A v -> Y v   | BUFX2    | 0.042 | 0.065 |   1.359 |   -0.300 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109674_0            | A v -> Y ^   | NOR3X1   | 0.058 | 0.062 |   1.421 |   -0.238 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105069_0            | A ^ -> Y ^   | AND2X2   | 0.048 | 0.059 |   1.480 |   -0.179 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48879_FE_OCPN29 | A ^ -> Y v   | INVX8    | 0.047 | 0.032 |   1.513 |   -0.146 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48880_FE_OCPN29 | A v -> Y ^   | INVX8    | 0.059 | 0.055 |   1.568 |   -0.091 | 
     | 64_n294                                            |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_3177_0              | A ^ -> Y ^   | AND2X1   | 0.047 | 0.057 |   1.625 |   -0.034 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | B ^ -> Y v   | NAND2X1  | 0.041 | 0.039 |   1.664 |    0.005 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A v -> Y v   | BUFX4    | 0.029 | 0.064 |   1.728 |    0.069 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50598_FE_RN_204 | A v -> Y v   | BUFX2    | 0.038 | 0.063 |   1.791 |    0.132 | 
     | 7_0                                                |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48746_FE_OCP_RBN35 | A v -> Y v   | BUFX2    | 0.028 | 0.055 |   1.846 |    0.187 | 
     | 535_FE_RN_2047_0                                   |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48174_FE_OCP_RBN35 | A v -> Y v   | BUFX2    | 0.016 | 0.046 |   1.891 |    0.232 | 
     | 535_FE_RN_2047_0                                   |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_40530_0             | A v -> Y ^   | OAI21X1  | 0.147 | 0.116 |   2.007 |    0.349 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3]          | D ^          | DFFPOSX1 | 0.147 | 0.002 |   2.009 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.659 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.659 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.659 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.659 | 
     | FECTS_clks_clk___L4_I1                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.659 | 
     | FECTS_clks_clk___L5_I6                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.659 | 
     | FECTS_clks_clk___L6_I40                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.659 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.659 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt2_d_
reg[6] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt2_d_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.108
- Arrival Time                  2.766
= Slack Time                   -1.659
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.659 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.659 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.659 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.659 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.659 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.659 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.659 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.498 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.464 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.372 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.226 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.142 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.075 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.049 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.020 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -0.994 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.956 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.912 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.859 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.810 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.757 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.708 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.677 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.615 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.553 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.485 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.352 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.303 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.163 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.076 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.025 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.030 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.069 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.122 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.145 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.165 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.260 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.317 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.388 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.430 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.523 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.579 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.622 | 
     | FE_RC_111825_0                              | A ^ -> Y ^   | XOR2X1  | 0.062 | 0.066 |   2.346 |    0.687 | 
     | U1679                                       | B ^ -> Y ^   | AND2X2  | 0.021 | 0.041 |   2.387 |    0.728 | 
     | U1680                                       | A ^ -> Y v   | INVX2   | 0.007 | 0.022 |   2.409 |    0.751 | 
     | U1677                                       | A v -> Y ^   | INVX1   | 0.005 | 0.013 |   2.423 |    0.764 | 
     | U1678                                       | A ^ -> Y v   | INVX2   | 0.013 | 0.031 |   2.454 |    0.795 | 
     | U2029                                       | B v -> Y ^   | NOR3X1  | 0.076 | 0.056 |   2.510 |    0.851 | 
     | U2156                                       | B ^ -> Y ^   | AND2X2  | 0.104 | 0.098 |   2.607 |    0.949 | 
     | U2181                                       | A ^ -> Y v   | INVX2   | 0.063 | 0.051 |   2.659 |    1.000 | 
     | U3794                                       | A v -> Y v   | AND2X2  | 0.084 | 0.098 |   2.757 |    1.099 | 
     | \tx_core/QOS_selector/qos/srv_cnt2_d_reg[6] | D v          | DFFSR   | 0.085 | 0.009 |   2.766 |    1.108 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.659 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.659 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.659 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.659 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.659 | 
     | FECTS_clks_clk___L5_I1                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.659 | 
     | FECTS_clks_clk___L6_I9                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.659 | 
     | \tx_core/QOS_selector/qos/srv_cnt2_d_reg[6] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.659 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt0_d_
reg[1] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt0_d_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.109
- Arrival Time                  2.767
= Slack Time                   -1.658
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.658 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.658 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.658 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.658 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.658 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.658 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.658 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.498 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.463 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.372 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.226 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.142 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.075 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.049 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.020 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -0.993 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.956 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.912 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.859 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.810 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.757 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.707 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.676 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.615 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.553 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.484 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.352 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.303 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.163 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.076 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.025 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.030 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.069 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.122 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.145 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.166 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.260 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.317 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.388 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.430 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.523 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.579 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.622 | 
     | FE_RC_111825_0                              | A ^ -> Y ^   | XOR2X1  | 0.062 | 0.066 |   2.346 |    0.688 | 
     | U1679                                       | B ^ -> Y ^   | AND2X2  | 0.021 | 0.041 |   2.387 |    0.729 | 
     | U1680                                       | A ^ -> Y v   | INVX2   | 0.007 | 0.022 |   2.409 |    0.751 | 
     | U1677                                       | A v -> Y ^   | INVX1   | 0.005 | 0.013 |   2.423 |    0.764 | 
     | U1678                                       | A ^ -> Y v   | INVX2   | 0.013 | 0.031 |   2.454 |    0.796 | 
     | U2029                                       | B v -> Y ^   | NOR3X1  | 0.076 | 0.056 |   2.510 |    0.852 | 
     | U2156                                       | B ^ -> Y ^   | AND2X2  | 0.104 | 0.098 |   2.607 |    0.949 | 
     | U2180                                       | A ^ -> Y v   | INVX4   | 0.054 | 0.038 |   2.645 |    0.987 | 
     | U4097                                       | A v -> Y v   | AND2X2  | 0.102 | 0.108 |   2.753 |    1.095 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[1] | D v          | DFFSR   | 0.103 | 0.014 |   2.767 |    1.109 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.658 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.658 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.658 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.658 | 
     | FECTS_clks_clk___L4_I1                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.658 | 
     | FECTS_clks_clk___L5_I6                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.658 | 
     | FECTS_clks_clk___L6_I38                     | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.658 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.658 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data48_d_reg[47] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.012
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.238
- Arrival Time                  1.895
= Slack Time                   -1.657
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.657 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.657 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.657 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.657 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.657 | 
     | FECTS_clks_clk___L5_I9                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.657 | 
     | FECTS_clks_clk___L6_I56                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -1.657 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[47]         | CLK ^ -> Q ^ | DFFSR    | 0.032 | 0.145 |   0.145 |   -1.513 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC39455_data48_d_47_  | A ^ -> Y v   | INVX4    | 0.016 | 0.025 |   0.170 |   -1.487 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_109316_0            | A v -> Y ^   | INVX8    | 0.021 | 0.028 |   0.198 |   -1.459 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_65948_0             | A ^ -> Y ^   | XNOR2X1  | 0.079 | 0.068 |   0.266 |   -1.391 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC24297_n4358         | A ^ -> Y v   | INVX4    | 0.038 | 0.029 |   0.295 |   -1.362 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC24298_n4358         | A v -> Y ^   | INVX8    | 0.102 | 0.045 |   0.340 |   -1.317 | 
     | \tx_core/tx_crc/crcpkt2 /U2544                     | A ^ -> Y v   | INVX8    | 0.056 | 0.068 |   0.409 |   -1.248 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_83685_0             | A v -> Y ^   | XOR2X1   | 0.088 | 0.073 |   0.481 |   -1.176 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_110835_0            | A ^ -> Y v   | INVX8    | 0.057 | 0.035 |   0.517 |   -1.141 | 
     | \tx_core/tx_crc/crcpkt2 /U665                      | A v -> Y ^   | INVX8    | 0.035 | 0.048 |   0.564 |   -1.093 | 
     | \tx_core/tx_crc/crcpkt2 /U2668                     | A ^ -> Y v   | MUX2X1   | 0.026 | 0.037 |   0.601 |   -1.056 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_109594_0            | A v -> Y v   | BUFX4    | 0.025 | 0.060 |   0.662 |   -0.995 | 
     | \tx_core/tx_crc/crcpkt2 /U2669                     | S v -> Y ^   | MUX2X1   | 0.115 | 0.098 |   0.760 |   -0.897 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC33412_n3854    | A ^ -> Y ^   | BUFX4    | 0.031 | 0.029 |   0.789 |   -0.869 | 
     | \tx_core/tx_crc/crcpkt2 /U2670                     | S ^ -> Y ^   | MUX2X1   | 0.062 | 0.058 |   0.847 |   -0.810 | 
     | \tx_core/tx_crc/crcpkt2 /U2671                     | S ^ -> Y ^   | MUX2X1   | 0.067 | 0.066 |   0.913 |   -0.745 | 
     | \tx_core/tx_crc/crcpkt2 /U2672                     | S ^ -> Y ^   | MUX2X1   | 0.113 | 0.098 |   1.011 |   -0.646 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_109625_0            | A ^ -> Y ^   | BUFX4    | 0.042 | 0.036 |   1.047 |   -0.610 | 
     | \tx_core/tx_crc/crcpkt2 /U2673                     | S ^ -> Y ^   | MUX2X1   | 0.103 | 0.090 |   1.137 |   -0.521 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC27258_n1914         | A ^ -> Y ^   | BUFX4    | 0.038 | 0.035 |   1.171 |   -0.486 | 
     | \tx_core/tx_crc/crcpkt2 /U2674                     | S ^ -> Y ^   | MUX2X1   | 0.085 | 0.076 |   1.248 |   -0.410 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_100682_0            | A ^ -> Y ^   | BUFX4    | 0.120 | 0.075 |   1.322 |   -0.335 | 
     | \tx_core/tx_crc/crcpkt2 /U527                      | D ^ -> Y v   | AOI22X1  | 0.040 | 0.070 |   1.392 |   -0.265 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC49794_n511     | A v -> Y v   | BUFX2    | 0.032 | 0.058 |   1.450 |   -0.207 | 
     | \tx_core/tx_crc/crcpkt2 /U2697                     | C v -> Y ^   | OAI21X1  | 0.049 | 0.033 |   1.483 |   -0.174 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_6302_0              | C ^ -> Y v   | AOI21X1  | 0.028 | 0.034 |   1.517 |   -0.140 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC49799_n1930    | A v -> Y v   | BUFX2    | 0.012 | 0.042 |   1.559 |   -0.098 | 
     | \tx_core/tx_crc/crcpkt2 /U2719                     | C v -> Y ^   | NAND3X1  | 0.072 | 0.055 |   1.614 |   -0.043 | 
     | \tx_core/tx_crc/crcpkt2 /U2755                     | A ^ -> Y ^   | OR2X2    | 0.024 | 0.049 |   1.664 |    0.006 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC50383_crc_nxt_29_  | A ^ -> Y ^   | BUFX4    | 0.041 | 0.043 |   1.706 |    0.049 | 
     | \tx_core/tx_crc/crcpkt2 /U47                       | A ^ -> Y v   | INVX8    | 0.018 | 0.026 |   1.733 |    0.075 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_99536_0             | A v -> Y ^   | MUX2X1   | 0.072 | 0.062 |   1.794 |    0.137 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC49821_FE_OFN29 | A ^ -> Y ^   | BUFX4    | 0.130 | 0.079 |   1.873 |    0.216 | 
     | 718_n4276                                          |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[29]         | D ^          | DFFPOSX1 | 0.134 | 0.022 |   1.895 |    0.238 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.657 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.657 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.657 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.657 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.657 | 
     | FECTS_clks_clk___L5_I8                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.657 | 
     | FECTS_clks_clk___L6_I51                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.657 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[29] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.657 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt0_d_
reg[3] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt0_d_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.107
- Arrival Time                  2.764
= Slack Time                   -1.656
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.656 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.656 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.656 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.656 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.656 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.656 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.656 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.496 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.461 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.370 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.224 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.140 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.073 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.047 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.018 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -0.991 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.954 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.910 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.856 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.807 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.755 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.705 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.674 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.613 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.551 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.482 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.350 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.300 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.161 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.074 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.023 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.032 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.072 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.124 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.147 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.168 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.262 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.319 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.390 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.432 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.525 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.581 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.624 | 
     | FE_RC_111825_0                              | A ^ -> Y ^   | XOR2X1  | 0.062 | 0.066 |   2.346 |    0.690 | 
     | U1679                                       | B ^ -> Y ^   | AND2X2  | 0.021 | 0.041 |   2.387 |    0.731 | 
     | U1680                                       | A ^ -> Y v   | INVX2   | 0.007 | 0.022 |   2.409 |    0.753 | 
     | U1677                                       | A v -> Y ^   | INVX1   | 0.005 | 0.013 |   2.423 |    0.766 | 
     | U1678                                       | A ^ -> Y v   | INVX2   | 0.013 | 0.031 |   2.454 |    0.798 | 
     | U2029                                       | B v -> Y ^   | NOR3X1  | 0.076 | 0.056 |   2.510 |    0.854 | 
     | U2156                                       | B ^ -> Y ^   | AND2X2  | 0.104 | 0.098 |   2.607 |    0.951 | 
     | U2181                                       | A ^ -> Y v   | INVX2   | 0.063 | 0.051 |   2.659 |    1.003 | 
     | U4105                                       | A v -> Y v   | AND2X2  | 0.080 | 0.097 |   2.756 |    1.100 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[3] | D v          | DFFSR   | 0.080 | 0.008 |   2.764 |    1.107 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.656 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.656 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.656 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.656 | 
     | FECTS_clks_clk___L4_I1                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.656 | 
     | FECTS_clks_clk___L5_I6                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.656 | 
     | FECTS_clks_clk___L6_I38                     | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.656 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.656 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt1_d_
reg[2] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt1_d_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.107
- Arrival Time                  2.763
= Slack Time                   -1.655
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.655 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.655 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.655 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.655 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.655 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.655 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.655 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.495 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.461 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.369 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.223 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.139 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.072 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.046 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.017 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -0.990 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.953 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.909 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.856 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.807 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.754 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.704 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.673 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.612 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.550 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.482 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.349 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.300 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.160 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.073 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.022 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.033 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.072 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.125 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.148 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.168 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.263 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.320 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.391 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.433 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.526 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.582 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.625 | 
     | FE_RC_111825_0                              | A ^ -> Y ^   | XOR2X1  | 0.062 | 0.066 |   2.346 |    0.691 | 
     | U1679                                       | B ^ -> Y ^   | AND2X2  | 0.021 | 0.041 |   2.387 |    0.732 | 
     | U1680                                       | A ^ -> Y v   | INVX2   | 0.007 | 0.022 |   2.409 |    0.754 | 
     | U1677                                       | A v -> Y ^   | INVX1   | 0.005 | 0.013 |   2.423 |    0.767 | 
     | U1678                                       | A ^ -> Y v   | INVX2   | 0.013 | 0.031 |   2.454 |    0.798 | 
     | U2029                                       | B v -> Y ^   | NOR3X1  | 0.076 | 0.056 |   2.510 |    0.854 | 
     | U2156                                       | B ^ -> Y ^   | AND2X2  | 0.104 | 0.098 |   2.607 |    0.952 | 
     | U1593                                       | A ^ -> Y v   | INVX2   | 0.060 | 0.049 |   2.656 |    1.001 | 
     | U4107                                       | A v -> Y v   | AND2X2  | 0.083 | 0.098 |   2.754 |    1.099 | 
     | \tx_core/QOS_selector/qos/srv_cnt1_d_reg[2] | D v          | DFFSR   | 0.084 | 0.009 |   2.763 |    1.107 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.655 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.655 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.655 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.655 | 
     | FECTS_clks_clk___L4_I1                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.655 | 
     | FECTS_clks_clk___L5_I6                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.655 | 
     | FECTS_clks_clk___L6_I38                     | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.655 | 
     | \tx_core/QOS_selector/qos/srv_cnt1_d_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.655 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt0_d_
reg[7] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt0_d_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.106
- Arrival Time                  2.759
= Slack Time                   -1.654
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.654 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.654 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.654 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.654 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.654 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.654 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.654 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.493 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.459 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.367 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.221 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.137 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.070 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.044 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.015 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -0.989 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.951 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.907 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.854 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.805 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.752 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.703 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.672 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.610 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.548 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.480 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.347 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.298 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.158 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.071 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.020 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.035 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.074 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.127 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.150 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.170 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.265 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.322 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.393 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.435 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.528 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.584 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.627 | 
     | FE_RC_111825_0                              | A ^ -> Y ^   | XOR2X1  | 0.062 | 0.066 |   2.346 |    0.692 | 
     | U1679                                       | B ^ -> Y ^   | AND2X2  | 0.021 | 0.041 |   2.387 |    0.733 | 
     | U1680                                       | A ^ -> Y v   | INVX2   | 0.007 | 0.022 |   2.409 |    0.756 | 
     | U1677                                       | A v -> Y ^   | INVX1   | 0.005 | 0.013 |   2.423 |    0.769 | 
     | U1678                                       | A ^ -> Y v   | INVX2   | 0.013 | 0.031 |   2.454 |    0.800 | 
     | U2029                                       | B v -> Y ^   | NOR3X1  | 0.076 | 0.056 |   2.510 |    0.856 | 
     | U2156                                       | B ^ -> Y ^   | AND2X2  | 0.104 | 0.098 |   2.607 |    0.954 | 
     | U2182                                       | A ^ -> Y v   | INVX4   | 0.055 | 0.039 |   2.646 |    0.993 | 
     | U2189                                       | A v -> Y v   | AND2X2  | 0.016 | 0.051 |   2.698 |    1.044 | 
     | FE_OFC47765_tx_core_QOS_selector_qos_N17    | A v -> Y ^   | INVX4   | 0.007 | 0.020 |   2.718 |    1.064 | 
     | FE_OFC47766_tx_core_QOS_selector_qos_N17    | A ^ -> Y v   | INVX8   | 0.040 | 0.029 |   2.747 |    1.093 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[7] | D v          | DFFSR   | 0.049 | 0.012 |   2.759 |    1.106 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.654 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.654 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.654 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.654 | 
     | FECTS_clks_clk___L4_I1                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.654 | 
     | FECTS_clks_clk___L5_I6                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.654 | 
     | FECTS_clks_clk___L6_I38                     | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.654 | 
     | \tx_core/QOS_selector/qos/srv_cnt0_d_reg[7] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.654 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt1_d_
reg[7] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt1_d_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.108
- Arrival Time                  2.758
= Slack Time                   -1.650
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.650 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.650 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.650 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.650 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.650 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.650 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.650 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.490 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.455 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.364 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.218 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.134 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.067 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.041 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.012 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -0.985 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.948 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.904 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.850 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.801 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.749 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.699 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.668 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.606 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.545 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.476 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.344 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.294 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.155 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.068 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.016 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.039 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.078 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.130 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.153 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.174 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.268 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.326 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.396 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.439 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.532 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.587 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.630 | 
     | FE_RC_111825_0                              | A ^ -> Y ^   | XOR2X1  | 0.062 | 0.066 |   2.346 |    0.696 | 
     | U1679                                       | B ^ -> Y ^   | AND2X2  | 0.021 | 0.041 |   2.387 |    0.737 | 
     | U1680                                       | A ^ -> Y v   | INVX2   | 0.007 | 0.022 |   2.409 |    0.759 | 
     | U1677                                       | A v -> Y ^   | INVX1   | 0.005 | 0.013 |   2.423 |    0.773 | 
     | U1678                                       | A ^ -> Y v   | INVX2   | 0.013 | 0.031 |   2.454 |    0.804 | 
     | U2029                                       | B v -> Y ^   | NOR3X1  | 0.076 | 0.056 |   2.510 |    0.860 | 
     | U2156                                       | B ^ -> Y ^   | AND2X2  | 0.104 | 0.098 |   2.607 |    0.957 | 
     | U2183                                       | A ^ -> Y v   | INVX4   | 0.052 | 0.036 |   2.643 |    0.993 | 
     | U3788                                       | A v -> Y v   | AND2X2  | 0.094 | 0.103 |   2.747 |    1.096 | 
     | \tx_core/QOS_selector/qos/srv_cnt1_d_reg[7] | D v          | DFFSR   | 0.094 | 0.012 |   2.758 |    1.108 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.650 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.650 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.650 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.650 | 
     | FECTS_clks_clk___L4_I1                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.650 | 
     | FECTS_clks_clk___L5_I6                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.650 | 
     | FECTS_clks_clk___L6_I38                     | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.650 | 
     | \tx_core/QOS_selector/qos/srv_cnt1_d_reg[7] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.650 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/QOS_selector/qos/srv_cnt2_d_
reg[4] /CLK 
Endpoint:   \tx_core/QOS_selector/qos/srv_cnt2_d_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/depth_left_reg[2] /Q  (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 1.107
- Arrival Time                  2.755
= Slack Time                   -1.648
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.648 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.648 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.648 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.648 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.648 | 
     | FECTS_clks_clk___L5_I2                      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.648 | 
     | FECTS_clks_clk___L6_I13                     | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -1.648 | 
     | \tx_core/tx_crc/crcfifo1/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.056 | 0.160 |   0.160 |   -1.488 | 
     | FE_OFC37928_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.055 | 0.035 |   0.195 |   -1.453 | 
     | FE_OFC37929_tx_core_tx_crc_crcfifo1_n3      | A v -> Y ^   | INVX8   | 0.136 | 0.091 |   0.286 |   -1.362 | 
     | FE_OFC21466_tx_core_tx_crc_crcfifo1_n3      | A ^ -> Y v   | INVX8   | 0.131 | 0.146 |   0.432 |   -1.216 | 
     | U3927                                       | A v -> Y ^   | INVX2   | 0.068 | 0.084 |   0.516 |   -1.132 | 
     | U2520                                       | B ^ -> Y ^   | OR2X2   | 0.140 | 0.067 |   0.584 |   -1.064 | 
     | U1998                                       | A ^ -> Y v   | INVX8   | 0.059 | 0.026 |   0.609 |   -1.039 | 
     | FE_OFC1071_n1556                            | A v -> Y ^   | INVX4   | 0.021 | 0.029 |   0.638 |   -1.010 | 
     | FE_OFC1072_n1556                            | A ^ -> Y v   | INVX1   | 0.023 | 0.027 |   0.665 |   -0.983 | 
     | U2434                                       | A v -> Y v   | AND2X2  | 0.002 | 0.037 |   0.702 |   -0.945 | 
     | U1590                                       | A v -> Y ^   | NAND2X1 | 0.063 | 0.044 |   0.746 |   -0.902 | 
     | U2033                                       | C ^ -> Y v   | NOR3X1  | 0.054 | 0.053 |   0.800 |   -0.848 | 
     | FE_OFC43586_n3980                           | A v -> Y ^   | INVX8   | 0.078 | 0.049 |   0.849 |   -0.799 | 
     | FE_OFC43587_n3980                           | A ^ -> Y v   | INVX8   | 0.049 | 0.053 |   0.901 |   -0.746 | 
     | U3535                                       | A v -> Y ^   | INVX8   | 0.045 | 0.049 |   0.951 |   -0.697 | 
     | U2034                                       | C ^ -> Y v   | NAND3X1 | 0.024 | 0.031 |   0.982 |   -0.666 | 
     | FE_OCPC50369_n1586                          | A v -> Y v   | BUFX4   | 0.034 | 0.062 |   1.044 |   -0.604 | 
     | U1638                                       | B v -> Y v   | AND2X2  | 0.052 | 0.062 |   1.105 |   -0.542 | 
     | U1639                                       | A v -> Y ^   | INVX8   | 0.130 | 0.068 |   1.174 |   -0.474 | 
     | FE_OCPC50371_n1464                          | A ^ -> Y ^   | BUFX4   | 0.099 | 0.133 |   1.306 |   -0.342 | 
     | FE_RC_110402_0                              | B ^ -> Y v   | NAND2X1 | 0.250 | 0.049 |   1.356 |   -0.292 | 
     | FE_RC_110400_0                              | B v -> Y ^   | AOI21X1 | 0.094 | 0.140 |   1.495 |   -0.153 | 
     | FE_OCPC34766_n1627                          | A ^ -> Y ^   | BUFX4   | 0.147 | 0.087 |   1.583 |   -0.065 | 
     | FE_RC_102040_0                              | A ^ -> Y v   | INVX8   | 0.062 | 0.051 |   1.634 |   -0.014 | 
     | U4011                                       | C v -> Y ^   | NOR3X1  | 0.080 | 0.055 |   1.689 |    0.041 | 
     | U1577                                       | A ^ -> Y v   | NAND2X1 | 0.029 | 0.039 |   1.728 |    0.080 | 
     | U1652                                       | A v -> Y v   | AND2X2  | 0.021 | 0.053 |   1.780 |    0.132 | 
     | U1653                                       | A v -> Y ^   | INVX2   | 0.009 | 0.023 |   1.803 |    0.156 | 
     | U1579                                       | B ^ -> Y v   | NAND2X1 | 0.250 | 0.020 |   1.824 |    0.176 | 
     | U4019                                       | A v -> Y v   | AND2X2  | 0.099 | 0.095 |   1.918 |    0.270 | 
     | U4020                                       | A v -> Y ^   | INVX8   | 0.065 | 0.057 |   1.976 |    0.328 | 
     | FE_RC_102046_0                              | S ^ -> Y ^   | MUX2X1  | 0.069 | 0.071 |   2.046 |    0.398 | 
     | FE_OCPC35362_n3466                          | A ^ -> Y ^   | BUFX4   | 0.046 | 0.042 |   2.089 |    0.441 | 
     | U4050                                       | A ^ -> YS ^  | HAX1    | 0.063 | 0.093 |   2.182 |    0.534 | 
     | U4048                                       | A ^ -> Y ^   | OR2X2   | 0.033 | 0.056 |   2.237 |    0.589 | 
     | U2539                                       | B ^ -> Y ^   | AND2X2  | 0.160 | 0.043 |   2.280 |    0.632 | 
     | FE_RC_111825_0                              | A ^ -> Y ^   | XOR2X1  | 0.062 | 0.066 |   2.346 |    0.698 | 
     | U1679                                       | B ^ -> Y ^   | AND2X2  | 0.021 | 0.041 |   2.387 |    0.739 | 
     | U1680                                       | A ^ -> Y v   | INVX2   | 0.007 | 0.022 |   2.409 |    0.761 | 
     | U1677                                       | A v -> Y ^   | INVX1   | 0.005 | 0.013 |   2.423 |    0.775 | 
     | U1678                                       | A ^ -> Y v   | INVX2   | 0.013 | 0.031 |   2.454 |    0.806 | 
     | U2029                                       | B v -> Y ^   | NOR3X1  | 0.076 | 0.056 |   2.510 |    0.862 | 
     | U2156                                       | B ^ -> Y ^   | AND2X2  | 0.104 | 0.098 |   2.607 |    0.960 | 
     | U2179                                       | A ^ -> Y v   | INVX2   | 0.052 | 0.038 |   2.646 |    0.998 | 
     | U4101                                       | B v -> Y v   | AND2X2  | 0.083 | 0.101 |   2.746 |    1.098 | 
     | \tx_core/QOS_selector/qos/srv_cnt2_d_reg[4] | D v          | DFFSR   | 0.083 | 0.009 |   2.755 |    1.107 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    1.648 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.648 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.648 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.648 | 
     | FECTS_clks_clk___L4_I0                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.648 | 
     | FECTS_clks_clk___L5_I1                      | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |    1.648 | 
     | FECTS_clks_clk___L6_I9                      | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   0.000 |    1.648 | 
     | \tx_core/QOS_selector/qos/srv_cnt2_d_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    1.648 | 
     +---------------------------------------------------------------------------------------------------------+ 

