Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date             : Wed May 17 16:02:35 2017
| Host             : TELOPSX running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file d:/Telops/FIR-00251-Output/Reports/fir_0251_Output_power.rpt
| Design           : fir_251_output_top
| Device           : xc7k70tfbg676-1
| Design State     : Routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.331 |
| Dynamic (W)              | 2.224 |
| Device Static (W)        | 0.107 |
| Total Off-Chip Power (W) | 0.267 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 95.6  |
| Junction Temperature (C) | 29.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.158 |       49 |       --- |             --- |
| Slice Logic              |     0.051 |    96585 |       --- |             --- |
|   LUT as Logic           |     0.040 |    29727 |     41000 |           72.50 |
|   CARRY4                 |     0.004 |     1706 |     10250 |           16.64 |
|   Register               |     0.004 |    49375 |     82000 |           60.21 |
|   LUT as Distributed RAM |     0.002 |     2432 |     13400 |           18.14 |
|   LUT as Shift Register  |    <0.001 |     1257 |     13400 |            9.38 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |    <0.001 |      465 |     41000 |            1.13 |
|   Others                 |     0.000 |     2524 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       120 |            0.83 |
| Signals                  |     0.094 |    69603 |       --- |             --- |
| Block RAM                |     0.049 |      105 |       135 |           77.77 |
| MMCM                     |     0.097 |        3 |         6 |           50.00 |
| PLL                      |     0.090 |        1 |         6 |           16.66 |
| DSPs                     |     0.002 |       18 |       240 |            7.50 |
| I/O                      |     0.342 |      310 |       300 |          103.33 |
| GTX                      |     0.952 |        5 |         8 |           62.50 |
| PHASER                   |     0.170 |        2 |       --- |             --- |
|   PHASER_OUT             |     0.071 |        5 |       --- |             --- |
|   PHASER_REF             |     0.047 |        2 |       --- |             --- |
|   PHY_CONTROL            |     0.021 |        2 |       --- |             --- |
|   PHASER_IN              |     0.021 |        2 |       --- |             --- |
|   OUT_FIFO               |     0.007 |        5 |       --- |             --- |
|   IN_FIFO                |     0.002 |        2 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.107 |          |           |                 |
| Total                    |     2.331 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.457 |       0.430 |      0.027 |
| Vccaux    |       1.800 |     0.381 |       0.369 |      0.012 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.338 |       0.337 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.466 |       0.461 |      0.005 |
| MGTAVtt   |       1.200 |     0.382 |       0.377 |      0.005 |
| MGTVccaux |       1.800 |     0.009 |       0.009 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                         | Domain                                                                                                                                                                                                                                        | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| AURORA_CLK_P2                                                                                                                                                                                                                                 | AURORA_CLK_P2                                                                                                                                                                                                                                 |             8.0 |
| AURORA_CLK_P2_IBUF                                                                                                                                                                                                                            | AURORA_CLK_P2_IBUF                                                                                                                                                                                                                            |             8.0 |
| CLINK/O                                                                                                                                                                                                                                       | CLINK/O                                                                                                                                                                                                                                       |            20.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_ibufg                                                                                                                                     | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_ibufg                                                                                                                                     |             5.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1                                                                                                                                          | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1                                                                                                                                          |            10.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                   | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                   |            10.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                 | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                 |             2.5 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                  | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                  |             2.5 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3                                                                                                                                    | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3                                                                                                                                    |            10.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                |            10.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                |             5.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                  | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                  |            40.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref                                                                                                                  | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref                                                                                                                  |             5.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1                  | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1                  |             2.5 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv      | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv      |             5.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk         | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk         |             2.5 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed |             2.5 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv      | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv      |             5.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1                  | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1                  |             2.5 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv      | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv      |             5.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk         | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk         |             2.5 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed |             2.5 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv      | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv      |             5.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk         | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk         |             2.5 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv      | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv      |            10.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk         | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk         |             2.5 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv      | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv      |            10.0 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk         | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk         |             2.5 |
| MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv      | MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv      |            10.0 |
| MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0                                                                                                                                                                                               | MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0                                                                                                                                                                                               |            33.3 |
| MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                                                         | MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                                                         |            33.3 |
| MB/core_wrapper_i/core_i/MCU/mdm_1/U0/n_1_Use_E2.BSCANE2_I                                                                                                                                                                                    | MB/core_wrapper_i/core_i/MCU/mdm_1/U0/n_1_Use_E2.BSCANE2_I                                                                                                                                                                                    |            33.3 |
| MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1                                                                                                                                                                                                | MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1                                                                                                                                                                                                |            10.0 |
| MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1_core_clk_wiz_0_0                                                                                                                                                                               | MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1_core_clk_wiz_0_0                                                                                                                                                                               |            10.0 |
| MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                                                                                                                                                                | MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                                                                                                                                                                |             6.3 |
| MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2_core_clk_wiz_0_0                                                                                                                                                                               | MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2_core_clk_wiz_0_0                                                                                                                                                                               |             6.3 |
| MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4                                                                                                                                                                                                | MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4                                                                                                                                                                                                |            20.0 |
| MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4_core_clk_wiz_0_0                                                                                                                                                                               | MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4_core_clk_wiz_0_0                                                                                                                                                                               |            20.0 |
| MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out5                                                                                                                                                                                                | MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out5                                                                                                                                                                                                |            12.5 |
| MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out5_core_clk_wiz_0_0                                                                                                                                                                               | MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out5_core_clk_wiz_0_0                                                                                                                                                                               |            12.5 |
| MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out6                                                                                                                                                                                                | MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out6                                                                                                                                                                                                |            12.5 |
| MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out6_core_clk_wiz_0_0                                                                                                                                                                               | MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out6_core_clk_wiz_0_0                                                                                                                                                                               |            12.5 |
| MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkfbout_buf_core_clk_wiz_0_0                                                                                                                                                                           | MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkfbout_buf_core_clk_wiz_0_0                                                                                                                                                                           |            10.0 |
| MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkfbout_core_clk_wiz_0_0                                                                                                                                                                               | MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkfbout_core_clk_wiz_0_0                                                                                                                                                                               |            10.0 |
| MB/core_wrapper_i/core_i/clk_wiz_1/U0/CLKFBOUT                                                                                                                                                                                                | MB/core_wrapper_i/core_i/clk_wiz_1/U0/CLKFBOUT                                                                                                                                                                                                |            20.0 |
| MB/core_wrapper_i/core_i/clk_wiz_1/U0/CLKOUT0                                                                                                                                                                                                 | MB/core_wrapper_i/core_i/clk_wiz_1/U0/CLKOUT0                                                                                                                                                                                                 |             2.9 |
| MB/core_wrapper_i/core_i/clk_wiz_1/U0/O                                                                                                                                                                                                       | MB/core_wrapper_i/core_i/clk_wiz_1/U0/O                                                                                                                                                                                                       |            20.0 |
| MB/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1                                                                                                                                                                                                | MB/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1                                                                                                                                                                                                |             2.9 |
| SYS_CLK_P2                                                                                                                                                                                                                                    | SYS_CLK_P2                                                                                                                                                                                                                                    |             5.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                       | Power (W) |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| fir_251_output_top                                                                                                                                                                                         |     2.224 |
|   CLINK                                                                                                                                                                                                    |     0.010 |
|     CH0                                                                                                                                                                                                    |     0.001 |
|       U0                                                                                                                                                                                                   |     0.001 |
|     CH1                                                                                                                                                                                                    |     0.001 |
|       U0                                                                                                                                                                                                   |     0.001 |
|     CH2                                                                                                                                                                                                    |     0.001 |
|       U0                                                                                                                                                                                                   |     0.001 |
|     CTRL                                                                                                                                                                                                   |    <0.001 |
|       U0A                                                                                                                                                                                                  |    <0.001 |
|       U0B                                                                                                                                                                                                  |    <0.001 |
|       U0C                                                                                                                                                                                                  |    <0.001 |
|       U0D                                                                                                                                                                                                  |    <0.001 |
|       U0E                                                                                                                                                                                                  |    <0.001 |
|       U0F                                                                                                                                                                                                  |    <0.001 |
|       stretch_freset                                                                                                                                                                                       |    <0.001 |
|     LINE_BUFFER                                                                                                                                                                                            |     0.005 |
|       LineFrame                                                                                                                                                                                            |    <0.001 |
|         double_sync_height                                                                                                                                                                                 |    <0.001 |
|         double_sync_width                                                                                                                                                                                  |    <0.001 |
|         sreset_0                                                                                                                                                                                           |    <0.001 |
|       U2                                                                                                                                                                                                   |    <0.001 |
|         the_sync_RESET                                                                                                                                                                                     |    <0.001 |
|       U5                                                                                                                                                                                                   |     0.001 |
|         sgen_d1024_packet.t_axi4_stream64_sfifo_d1024_packet_inst                                                                                                                                          |     0.001 |
|           U0                                                                                                                                                                                               |     0.001 |
|             inst_fifo_gen                                                                                                                                                                                  |     0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                                                                                                                      |     0.001 |
|                 grf.rf                                                                                                                                                                                     |     0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                                                                 |    <0.001 |
|                     gr1.rfwft                                                                                                                                                                              |    <0.001 |
|                     grss.rsts                                                                                                                                                                              |    <0.001 |
|                       c1                                                                                                                                                                                   |    <0.001 |
|                       c2                                                                                                                                                                                   |    <0.001 |
|                     rpntr                                                                                                                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                                                                 |    <0.001 |
|                     gwss.wsts                                                                                                                                                                              |    <0.001 |
|                       c0                                                                                                                                                                                   |    <0.001 |
|                       c1                                                                                                                                                                                   |    <0.001 |
|                       gaf.c2                                                                                                                                                                               |    <0.001 |
|                     wpntr                                                                                                                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                                                                                    |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                                               |    <0.001 |
|                       inst_blk_mem_gen                                                                                                                                                                     |    <0.001 |
|                         gnativebmg.native_blk_mem_gen                                                                                                                                                      |    <0.001 |
|                           valid.cstr                                                                                                                                                                       |    <0.001 |
|                             ramloop[0].ram.r                                                                                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                              |    <0.001 |
|                             ramloop[1].ram.r                                                                                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                              |    <0.001 |
|                             ramloop[2].ram.r                                                                                                                                                               |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                              |    <0.001 |
|                   rstblk                                                                                                                                                                                   |    <0.001 |
|       U6                                                                                                                                                                                                   |     0.002 |
|         axis_clock_converter_div2_inst                                                                                                                                                                     |     0.002 |
|           inst                                                                                                                                                                                             |     0.002 |
|             gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                                                                                                          |     0.002 |
|               gen_async_clock_and_reset.inst_clock_synchronizer                                                                                                                                            |    <0.001 |
|               gen_fifo_generator.fifo_generator_inst                                                                                                                                                       |     0.002 |
|                 inst_fifo_gen                                                                                                                                                                              |     0.002 |
|                   gaxis_fifo.gaxisf.axisf                                                                                                                                                                  |     0.002 |
|                     grf.rf                                                                                                                                                                                 |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                                                           |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                                                                                         |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                                                                                         |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                                                                                         |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                                                             |    <0.001 |
|                         gr1.rfwft                                                                                                                                                                          |    <0.001 |
|                         gras.rsts                                                                                                                                                                          |    <0.001 |
|                         rpntr                                                                                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                                                             |    <0.001 |
|                         gwas.wsts                                                                                                                                                                          |    <0.001 |
|                         wpntr                                                                                                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                                                                                |     0.001 |
|                         gdm.dm                                                                                                                                                                             |     0.001 |
|                           RAM_reg_0_31_0_5                                                                                                                                                                 |    <0.001 |
|                           RAM_reg_0_31_12_17                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_18_23                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_24_29                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_30_35                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_36_41                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_42_47                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_48_53                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_54_59                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_60_65                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_66_71                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_6_11                                                                                                                                                                |    <0.001 |
|                           RAM_reg_0_31_72_77                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_78_83                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_84_89                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_90_95                                                                                                                                                               |    <0.001 |
|                           RAM_reg_0_31_96_100                                                                                                                                                              |    <0.001 |
|                       rstblk                                                                                                                                                                               |    <0.001 |
|     PHY                                                                                                                                                                                                    |    <0.001 |
|       inst_lane_adj                                                                                                                                                                                        |    <0.001 |
|         inst_sync_reset                                                                                                                                                                                    |    <0.001 |
|       sync_SOFTRESET                                                                                                                                                                                       |    <0.001 |
|       sync_cfg_valid                                                                                                                                                                                       |    <0.001 |
|     U6                                                                                                                                                                                                     |    <0.001 |
|       sync_reset_inst                                                                                                                                                                                      |    <0.001 |
|   FAN                                                                                                                                                                                                      |    <0.001 |
|     fan_ctrl_inst                                                                                                                                                                                          |    <0.001 |
|     pwm0                                                                                                                                                                                                   |    <0.001 |
|   IMG_FB                                                                                                                                                                                                   |     0.022 |
|     CTRL                                                                                                                                                                                                   |    <0.001 |
|       U0B                                                                                                                                                                                                  |    <0.001 |
|       U0C                                                                                                                                                                                                  |    <0.001 |
|     DM                                                                                                                                                                                                     |     0.018 |
|       fb_datamover                                                                                                                                                                                         |     0.018 |
|         U0                                                                                                                                                                                                 |     0.018 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                                                                                |     0.009 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                                                                                               |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                                                                                                                            |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                                                                                    |     0.005 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_DATA_FIFO                                                                                                                                                                                  |     0.004 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                |     0.004 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                        |     0.004 |
|                     inst_fifo_gen                                                                                                                                                                          |     0.004 |
|                       gconvfifo.rf                                                                                                                                                                         |     0.004 |
|                         grf.rf                                                                                                                                                                             |     0.004 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                         |    <0.001 |
|                             gr1.rfwft                                                                                                                                                                      |    <0.001 |
|                             grss.gdc.dc                                                                                                                                                                    |    <0.001 |
|                               dc                                                                                                                                                                           |    <0.001 |
|                             grss.rsts                                                                                                                                                                      |    <0.001 |
|                             rpntr                                                                                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                         |    <0.001 |
|                             gwss.wsts                                                                                                                                                                      |    <0.001 |
|                             wpntr                                                                                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                            |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                       |     0.004 |
|                               inst_blk_mem_gen                                                                                                                                                             |     0.004 |
|                                 gnativebmg.native_blk_mem_gen                                                                                                                                              |     0.004 |
|                                   valid.cstr                                                                                                                                                               |     0.004 |
|                                     ramloop[0].ram.r                                                                                                                                                       |     0.004 |
|                                       prim_noinit.ram                                                                                                                                                      |     0.004 |
|             I_ADDR_CNTL                                                                                                                                                                                    |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                   |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|             I_MSTR_PCC                                                                                                                                                                                     |     0.001 |
|             I_RD_DATA_CNTL                                                                                                                                                                                 |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                                                                                                              |    <0.001 |
|             I_RESET                                                                                                                                                                                        |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                |     0.009 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                                                                          |    <0.001 |
|             GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                                                                                                                                 |     0.003 |
|               I_DATA_FIFO                                                                                                                                                                                  |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                        |     0.003 |
|                     inst_fifo_gen                                                                                                                                                                          |     0.003 |
|                       gconvfifo.rf                                                                                                                                                                         |     0.003 |
|                         grf.rf                                                                                                                                                                             |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                         |    <0.001 |
|                             gr1.rfwft                                                                                                                                                                      |    <0.001 |
|                             grss.rsts                                                                                                                                                                      |    <0.001 |
|                               c1                                                                                                                                                                           |    <0.001 |
|                               c2                                                                                                                                                                           |    <0.001 |
|                             rpntr                                                                                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                         |    <0.001 |
|                             gwss.wsts                                                                                                                                                                      |    <0.001 |
|                               c0                                                                                                                                                                           |    <0.001 |
|                               c1                                                                                                                                                                           |    <0.001 |
|                             wpntr                                                                                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                            |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                       |     0.002 |
|                               inst_blk_mem_gen                                                                                                                                                             |     0.002 |
|                                 gnativebmg.native_blk_mem_gen                                                                                                                                              |     0.002 |
|                                   valid.cstr                                                                                                                                                               |     0.002 |
|                                     ramloop[0].ram.r                                                                                                                                                       |     0.002 |
|                                       prim_noinit.ram                                                                                                                                                      |     0.002 |
|               I_WR_LEN_FIFO                                                                                                                                                                                |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                                                                                                           |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                  |    <0.001 |
|                   DYNSHREG_F_I                                                                                                                                                                             |    <0.001 |
|             GEN_INCLUDE_PCC.I_MSTR_PCC                                                                                                                                                                     |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                         |     0.002 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                                                                                                             |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                           |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                                                                                                                           |    <0.001 |
|                 LOWER_DATAWIDTH.I_TSTRB_FIFO                                                                                                                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                 |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                       |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                              |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                         |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                                                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|             I_ADDR_CNTL                                                                                                                                                                                    |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                   |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|             I_RESET                                                                                                                                                                                        |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                                                                                                           |    <0.001 |
|             I_WR_DATA_CNTL                                                                                                                                                                                 |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                                                                                                              |    <0.001 |
|               GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                                                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|     FSM                                                                                                                                                                                                    |     0.001 |
|       dataout_waterlevel_sync                                                                                                                                                                              |    <0.001 |
|       fb_baseaddr_sync                                                                                                                                                                                     |    <0.001 |
|       fb_configvalid_sync                                                                                                                                                                                  |    <0.001 |
|       fb_framesize_sync                                                                                                                                                                                    |    <0.001 |
|       fb_hdrsize_sync                                                                                                                                                                                      |    <0.001 |
|       fb_imgsize_sync                                                                                                                                                                                      |    <0.001 |
|       fbmode_sync                                                                                                                                                                                          |    <0.001 |
|     U2                                                                                                                                                                                                     |    <0.001 |
|       U1                                                                                                                                                                                                   |    <0.001 |
|     dm_fifo_in                                                                                                                                                                                             |     0.002 |
|       sgen_d256.t_axi4_stream32_sfifo_d256_inst                                                                                                                                                            |     0.002 |
|         U0                                                                                                                                                                                                 |     0.002 |
|           inst_fifo_gen                                                                                                                                                                                    |     0.002 |
|             gaxis_fifo.gaxisf.axisf                                                                                                                                                                        |     0.002 |
|               grf.rf                                                                                                                                                                                       |     0.002 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                                                   |    <0.001 |
|                   gr1.rfwft                                                                                                                                                                                |    <0.001 |
|                   grss.rsts                                                                                                                                                                                |    <0.001 |
|                   rpntr                                                                                                                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                                                   |    <0.001 |
|                   gwhf.whf                                                                                                                                                                                 |    <0.001 |
|                   gwss.wsts                                                                                                                                                                                |    <0.001 |
|                   wpntr                                                                                                                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                                                      |     0.001 |
|                   gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                 |     0.001 |
|                     inst_blk_mem_gen                                                                                                                                                                       |     0.001 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                                                        |     0.001 |
|                         valid.cstr                                                                                                                                                                         |     0.001 |
|                           ramloop[0].ram.r                                                                                                                                                                 |     0.001 |
|                             prim_noinit.ram                                                                                                                                                                |     0.001 |
|                 rstblk                                                                                                                                                                                     |    <0.001 |
|   MB                                                                                                                                                                                                       |     0.997 |
|     core_wrapper_i                                                                                                                                                                                         |     0.997 |
|       core_i                                                                                                                                                                                               |     0.995 |
|         FB_MEMORY                                                                                                                                                                                          |     0.726 |
|           axi_interconnect_0                                                                                                                                                                               |     0.063 |
|             m00_couplers/m00_data_fifo                                                                                                                                                                     |     0.008 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                       |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_64                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                      |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                      |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_64                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                     |    <0.001 |
|             s00_couplers/auto_cc                                                                                                                                                                           |     0.004 |
|               inst                                                                                                                                                                                         |     0.004 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                     |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_61                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                    |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                     |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_107                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_120_125                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                    |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_72_77                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_78_83                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_90_95                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_96_101                                  |    <0.001 |
|             s00_couplers/auto_us                                                                                                                                                                           |     0.003 |
|               inst                                                                                                                                                                                         |     0.003 |
|             s00_couplers/s00_data_fifo                                                                                                                                                                     |     0.002 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                       |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_102_107                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_108_113                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_114_119                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_120_125                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_126_131                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_71                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                      |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_84_89                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_90_95                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101                                                    |    <0.001 |
|             s01_couplers/auto_cc                                                                                                                                                                           |     0.005 |
|               inst                                                                                                                                                                                         |     0.005 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                    |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_61                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                    |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_107                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_120_125                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_132_137                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_138_143                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_144_144                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_72_77                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_78_83                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_90_95                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_96_101                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2                                    |    <0.001 |
|             s01_couplers/auto_us                                                                                                                                                                           |     0.003 |
|               inst                                                                                                                                                                                         |     0.003 |
|             s01_couplers/s01_data_fifo                                                                                                                                                                     |     0.002 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                      |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_102_107                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_108_113                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_114_119                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_120_125                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_126_131                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_132_137                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_138_143                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_144_145                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_71                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_84_89                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_90_95                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101                                                   |    <0.001 |
|             s02_couplers/auto_cc                                                                                                                                                                           |     0.007 |
|               inst                                                                                                                                                                                         |     0.007 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                     |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_61                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                    |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                     |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_107                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_120_125                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                    |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_72_77                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_78_83                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_90_95                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_96_101                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                    |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_61                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                    |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_107                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_120_125                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_132_137                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_138_143                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_144_144                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_72_77                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_78_83                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_90_95                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_96_101                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2                                    |    <0.001 |
|             s02_couplers/auto_pc                                                                                                                                                                           |     0.000 |
|             s02_couplers/auto_us                                                                                                                                                                           |     0.004 |
|               inst                                                                                                                                                                                         |     0.004 |
|             s02_couplers/s02_data_fifo                                                                                                                                                                     |     0.004 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                       |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_102_107                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_108_113                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_114_119                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_120_125                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_126_131                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_71                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                      |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_84_89                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_90_95                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                      |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_102_107                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_108_113                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_114_119                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_120_125                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_126_131                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_132_137                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_138_143                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_144_145                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_71                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_84_89                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_90_95                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101                                                   |    <0.001 |
|             s03_couplers/auto_cc                                                                                                                                                                           |     0.004 |
|               inst                                                                                                                                                                                         |     0.004 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                     |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_61                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                    |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                     |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_107                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_120_125                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                    |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_72_77                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_78_83                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_90_95                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_96_101                                  |    <0.001 |
|             s03_couplers/auto_us                                                                                                                                                                           |     0.003 |
|               inst                                                                                                                                                                                         |     0.003 |
|             s03_couplers/s03_data_fifo                                                                                                                                                                     |     0.002 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                       |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_102_107                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_108_113                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_114_119                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_120_125                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_126_131                                                   |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_71                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                      |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_84_89                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_90_95                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101                                                    |    <0.001 |
|             s04_couplers/auto_cc                                                                                                                                                                           |     0.005 |
|               inst                                                                                                                                                                                         |     0.005 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                    |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_61                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                    |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_107                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_120_125                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_132_137                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_138_143                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_144_144                                |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                   |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_72_77                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_78_83                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_90_95                                  |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_96_101                                 |    <0.001 |
|                 gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2                                    |    <0.001 |
|             s04_couplers/auto_us                                                                                                                                                                           |     0.002 |
|               inst                                                                                                                                                                                         |     0.002 |
|             s04_couplers/s04_data_fifo                                                                                                                                                                     |     0.002 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                      |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_102_107                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_108_113                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_114_119                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_120_125                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_126_131                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_132_137                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_138_143                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_144_145                                                  |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_71                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                     |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_84_89                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_90_95                                                    |    <0.001 |
|               inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101                                                   |    <0.001 |
|             xbar                                                                                                                                                                                           |     0.004 |
|           mig_7series_0                                                                                                                                                                                    |     0.663 |
|             u_core_mig_7series_0_0_mig                                                                                                                                                                     |     0.663 |
|               temp_mon_enabled.u_tempmon                                                                                                                                                                   |    <0.001 |
|               u_ddr3_clk_ibuf                                                                                                                                                                              |     0.007 |
|               u_ddr3_infrastructure                                                                                                                                                                        |     0.186 |
|               u_iodelay_ctrl                                                                                                                                                                               |     0.002 |
|               u_memc_ui_top_axi                                                                                                                                                                            |     0.468 |
|                 mem_intfc0                                                                                                                                                                                 |     0.454 |
|                   ddr_phy_top0                                                                                                                                                                             |     0.445 |
|                     u_ddr_calib_top                                                                                                                                                                        |     0.026 |
|                       ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                                                                                                          |     0.002 |
|                       ddr_phy_tempmon_0                                                                                                                                                                    |    <0.001 |
|                       dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                                                                                                          |     0.001 |
|                       mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                                                                                                            |    <0.001 |
|                       mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                                                                                                        |     0.002 |
|                       oclk_calib.u_ddr_phy_oclkdelay_cal                                                                                                                                                   |     0.002 |
|                       u_ddr_phy_init                                                                                                                                                                       |     0.011 |
|                       u_ddr_phy_rdlvl                                                                                                                                                                      |     0.004 |
|                       u_ddr_phy_wrcal                                                                                                                                                                      |     0.001 |
|                       u_ddr_prbs_gen                                                                                                                                                                       |    <0.001 |
|                     u_ddr_mc_phy_wrapper                                                                                                                                                                   |     0.419 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                                                                                                           |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                                                                                                          |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                                                                                                          |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                                                                                                          |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                                                                                                          |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                                                                                                          |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                                                                                                          |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                                                                                                           |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                                                                                                           |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                                                                                                           |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                                                                                                           |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                                                                                                           |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                                                                                                           |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                                                                                                           |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                                                                                                           |     0.006 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                                                                                                           |     0.006 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                                                                                                           |     0.013 |
|                         IBUFDS                                                                                                                                                                             |     0.012 |
|                         OBUFTDS                                                                                                                                                                            |     0.002 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                                                                                                           |     0.012 |
|                         IBUFDS                                                                                                                                                                             |     0.011 |
|                         OBUFTDS                                                                                                                                                                            |    <0.001 |
|                       genblk24.phy_ctl_pre_fifo_0                                                                                                                                                          |    <0.001 |
|                       genblk24.phy_ctl_pre_fifo_1                                                                                                                                                          |    <0.001 |
|                       genblk24.phy_ctl_pre_fifo_2                                                                                                                                                          |    <0.001 |
|                       u_ddr_mc_phy                                                                                                                                                                         |     0.247 |
|                         ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                                                                                                  |     0.090 |
|                           ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                  |     0.055 |
|                             ddr_byte_group_io                                                                                                                                                              |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                                                                                  |    <0.001 |
|                               mem_reg_0_3_0_5                                                                                                                                                              |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                                                                             |    <0.001 |
|                               mem_reg_0_3_72_77                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_78_79                                                                                                                                                            |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                              |    <0.001 |
|                               mem_reg_0_15_0_5                                                                                                                                                             |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                                                                           |    <0.001 |
|                         ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                                                                                                  |     0.157 |
|                           ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                  |     0.055 |
|                             ddr_byte_group_io                                                                                                                                                              |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                                                                                  |    <0.001 |
|                               mem_reg_0_3_0_5                                                                                                                                                              |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                                                                             |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                              |    <0.001 |
|                               mem_reg_0_15_0_5                                                                                                                                                             |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                                                                           |    <0.001 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                                                                                                                  |     0.020 |
|                             ddr_byte_group_io                                                                                                                                                              |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                              |    <0.001 |
|                               mem_reg_0_15_0_5                                                                                                                                                             |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                                                                           |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                                                                                                                  |     0.028 |
|                             ddr_byte_group_io                                                                                                                                                              |    <0.001 |
|                             ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                                                                                                      |     0.008 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                              |    <0.001 |
|                               mem_reg_0_15_0_5                                                                                                                                                             |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                                                                            |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                                                                           |    <0.001 |
|                           ddr_byte_lane_D.ddr_byte_lane_D                                                                                                                                                  |     0.020 |
|                             ddr_byte_group_io                                                                                                                                                              |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                              |    <0.001 |
|                               mem_reg_0_15_0_5                                                                                                                                                             |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                                                                           |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                                                                            |    <0.001 |
|                   mc0                                                                                                                                                                                      |     0.009 |
|                     bank_mach0                                                                                                                                                                             |     0.006 |
|                       arb_mux0                                                                                                                                                                             |     0.001 |
|                         arb_row_col0                                                                                                                                                                       |     0.001 |
|                           col_arb0                                                                                                                                                                         |    <0.001 |
|                           pre_4_1_1T_arb.pre_arb0                                                                                                                                                          |    <0.001 |
|                           row_arb0                                                                                                                                                                         |    <0.001 |
|                         arb_select0                                                                                                                                                                        |    <0.001 |
|                       bank_cntrl[0].bank0                                                                                                                                                                  |     0.001 |
|                         bank_compare0                                                                                                                                                                      |    <0.001 |
|                         bank_queue0                                                                                                                                                                        |    <0.001 |
|                         bank_state0                                                                                                                                                                        |    <0.001 |
|                       bank_cntrl[1].bank0                                                                                                                                                                  |    <0.001 |
|                         bank_compare0                                                                                                                                                                      |    <0.001 |
|                         bank_queue0                                                                                                                                                                        |    <0.001 |
|                         bank_state0                                                                                                                                                                        |    <0.001 |
|                       bank_cntrl[2].bank0                                                                                                                                                                  |     0.001 |
|                         bank_compare0                                                                                                                                                                      |    <0.001 |
|                         bank_queue0                                                                                                                                                                        |    <0.001 |
|                         bank_state0                                                                                                                                                                        |    <0.001 |
|                       bank_cntrl[3].bank0                                                                                                                                                                  |     0.001 |
|                         bank_compare0                                                                                                                                                                      |    <0.001 |
|                         bank_queue0                                                                                                                                                                        |    <0.001 |
|                         bank_state0                                                                                                                                                                        |    <0.001 |
|                       bank_common0                                                                                                                                                                         |    <0.001 |
|                     col_mach0                                                                                                                                                                              |    <0.001 |
|                       read_fifo.fifo_ram[0].RAM32M0                                                                                                                                                        |    <0.001 |
|                       read_fifo.fifo_ram[1].RAM32M0                                                                                                                                                        |    <0.001 |
|                     rank_mach0                                                                                                                                                                             |    <0.001 |
|                       rank_cntrl[0].rank_cntrl0                                                                                                                                                            |    <0.001 |
|                       rank_common0                                                                                                                                                                         |    <0.001 |
|                         maintenance_request.maint_arb0                                                                                                                                                     |    <0.001 |
|                 u_axi_mc                                                                                                                                                                                   |     0.008 |
|                   USE_UPSIZER.upsizer_d2                                                                                                                                                                   |     0.003 |
|                     USE_READ.read_addr_inst                                                                                                                                                                |    <0.001 |
|                       USE_BURSTS.cmd_queue                                                                                                                                                                 |    <0.001 |
|                         USE_FPGA_VALID_WRITE.new_write_inst                                                                                                                                                |    <0.001 |
|                         USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                                                                                                           |    <0.001 |
|                         USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                                                                                                           |     0.000 |
|                         USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                                                                                                       |     0.000 |
|                         USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                                                                                                       |    <0.001 |
|                         USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                                                                                                       |     0.000 |
|                         USE_FPGA_VALID_WRITE.valid_write_inst                                                                                                                                              |     0.000 |
|                       USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                                                                                                                |    <0.001 |
|                       USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                                                                                                                |    <0.001 |
|                       USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                                                                                                                |    <0.001 |
|                       USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                                                                                                                |    <0.001 |
|                       USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                                                                                                    |    <0.001 |
|                     USE_READ.read_data_inst                                                                                                                                                                |    <0.001 |
|                       USE_FPGA_CTRL.cmd_ready_inst                                                                                                                                                         |    <0.001 |
|                       USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                                                                                                                    |     0.000 |
|                       USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                                                                                                                 |     0.000 |
|                       USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[0].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[1].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[2].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[3].compare_inst                                                                                                                                                          |     0.000 |
|                       USE_FPGA_LAST_WORD.last_beat_inst                                                                                                                                                    |     0.000 |
|                         LUT_LEVEL[0].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[1].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[2].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[3].compare_inst                                                                                                                                                          |     0.000 |
|                       USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                                                                                                                              |    <0.001 |
|                       USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                                                                                                                              |    <0.001 |
|                       USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                                                                                                                              |    <0.001 |
|                       USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                                                                                                                              |    <0.001 |
|                       USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                                                                                                                              |    <0.001 |
|                       USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                                                                                                                              |    <0.001 |
|                       USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                                                                                                                              |    <0.001 |
|                       USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                                                                                                          |    <0.001 |
|                       USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                                                                                                          |    <0.001 |
|                       USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                                                                                                          |    <0.001 |
|                       USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                                                                                                          |    <0.001 |
|                       USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[0].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[1].compare_inst                                                                                                                                                          |     0.000 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                                                                                                                 |    <0.001 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                                                                                                                 |     0.000 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                                                                                                             |    <0.001 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                                                                                                                           |    <0.001 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                                                                                                                      |     0.000 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                                                                                                  |    <0.001 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                                                                                                                |     0.000 |
|                     USE_WRITE.write_addr_inst                                                                                                                                                              |    <0.001 |
|                       USE_BURSTS.cmd_queue                                                                                                                                                                 |    <0.001 |
|                         USE_FPGA_VALID_WRITE.new_write_inst                                                                                                                                                |    <0.001 |
|                         USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                                                                                                           |    <0.001 |
|                         USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                                                                                                           |     0.000 |
|                         USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                                                                                                       |     0.000 |
|                         USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                                                                                                       |    <0.001 |
|                         USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                                                                                                       |     0.000 |
|                         USE_FPGA_VALID_WRITE.valid_write_inst                                                                                                                                              |     0.000 |
|                       USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                                                                                                                |    <0.001 |
|                       USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                                                                                                                |    <0.001 |
|                       USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                                                                                                                |    <0.001 |
|                       USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                                                                                                                |    <0.001 |
|                       USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                                                                                                    |    <0.001 |
|                     USE_WRITE.write_data_inst                                                                                                                                                              |    <0.001 |
|                       USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[0].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[1].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[2].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[3].compare_inst                                                                                                                                                          |     0.000 |
|                       USE_FPGA_LAST_WORD.last_beat_inst                                                                                                                                                    |     0.000 |
|                         LUT_LEVEL[0].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[1].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[2].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[3].compare_inst                                                                                                                                                          |     0.000 |
|                       USE_FPGA_LAST_WORD.last_word_inst                                                                                                                                                    |     0.000 |
|                       USE_FPGA_LENGTH.BIT_LANE[0].LUT6_length_inst                                                                                                                                         |    <0.001 |
|                       USE_FPGA_LENGTH.BIT_LANE[1].LUT6_length_inst                                                                                                                                         |    <0.001 |
|                       USE_FPGA_LENGTH.BIT_LANE[2].LUT6_length_inst                                                                                                                                         |    <0.001 |
|                       USE_FPGA_LENGTH.BIT_LANE[3].LUT6_length_inst                                                                                                                                         |    <0.001 |
|                       USE_FPGA_LENGTH.BIT_LANE[4].LUT6_length_inst                                                                                                                                         |    <0.001 |
|                       USE_FPGA_LENGTH.BIT_LANE[5].LUT6_length_inst                                                                                                                                         |    <0.001 |
|                       USE_FPGA_LENGTH.BIT_LANE[6].LUT6_length_inst                                                                                                                                         |    <0.001 |
|                       USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                                                                                                          |    <0.001 |
|                       USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                                                                                                          |    <0.001 |
|                       USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                                                                                                          |    <0.001 |
|                       USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                                                                                                          |    <0.001 |
|                       USE_FPGA_USE_WRAP.last_word_inst2                                                                                                                                                    |     0.000 |
|                       USE_FPGA_USE_WRAP.last_word_inst3                                                                                                                                                    |     0.000 |
|                       USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                                                                                                                 |    <0.001 |
|                       USE_FPGA_WORD_COMPLETED.last_word_inst_2                                                                                                                                             |     0.000 |
|                       USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[0].compare_inst                                                                                                                                                          |     0.000 |
|                         LUT_LEVEL[1].compare_inst                                                                                                                                                          |     0.000 |
|                       USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                                                                                                                             |     0.000 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                                                                                                                 |     0.000 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                                                                                                                            |     0.000 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                                                                                                             |     0.000 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                                                                                                                            |    <0.001 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                                                                                                                           |    <0.001 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                                                                                                                 |    <0.001 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                                                                                                  |    <0.001 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                                                                                                                 |     0.000 |
|                       USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                                                                                                                |     0.000 |
|                     mi_register_slice_inst                                                                                                                                                                 |     0.001 |
|                       r_pipe                                                                                                                                                                               |     0.001 |
|                     si_register_slice_inst                                                                                                                                                                 |    <0.001 |
|                       ar_pipe                                                                                                                                                                              |    <0.001 |
|                       aw_pipe                                                                                                                                                                              |    <0.001 |
|                   axi_mc_ar_channel_0                                                                                                                                                                      |    <0.001 |
|                     ar_cmd_fsm_0                                                                                                                                                                           |    <0.001 |
|                     axi_mc_cmd_translator_0                                                                                                                                                                |    <0.001 |
|                       axi_mc_incr_cmd_0                                                                                                                                                                    |    <0.001 |
|                       axi_mc_wrap_cmd_0                                                                                                                                                                    |    <0.001 |
|                   axi_mc_aw_channel_0                                                                                                                                                                      |    <0.001 |
|                     aw_cmd_fsm_0                                                                                                                                                                           |    <0.001 |
|                     axi_mc_cmd_translator_0                                                                                                                                                                |    <0.001 |
|                       axi_mc_incr_cmd_0                                                                                                                                                                    |    <0.001 |
|                       axi_mc_wrap_cmd_0                                                                                                                                                                    |    <0.001 |
|                   axi_mc_b_channel_0                                                                                                                                                                       |    <0.001 |
|                     bid_fifo_0                                                                                                                                                                             |    <0.001 |
|                   axi_mc_cmd_arbiter_0                                                                                                                                                                     |    <0.001 |
|                   axi_mc_r_channel_0                                                                                                                                                                       |    <0.001 |
|                     rd_data_fifo_0                                                                                                                                                                         |    <0.001 |
|                     transaction_fifo_0                                                                                                                                                                     |    <0.001 |
|                   axi_mc_w_channel_0                                                                                                                                                                       |     0.002 |
|                 u_ui_top                                                                                                                                                                                   |     0.006 |
|                   ui_cmd0                                                                                                                                                                                  |    <0.001 |
|                   ui_rd_data0                                                                                                                                                                              |     0.002 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                                                                                                        |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                                                                                                       |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                                                                                                       |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                                                                                                       |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                                                                                                       |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                                                                                                       |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                                                                                                       |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                                                                                                       |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                                                                                                       |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                                                                                                       |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                                                                                                       |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                                                                                                        |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                                                                                                       |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                                                                                                       |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                                                                                                        |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                                                                                                        |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                                                                                                        |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                                                                                                        |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                                                                                                        |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                                                                                                        |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                                                                                                        |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                                                                                                        |    <0.001 |
|                     not_strict_mode.status_ram.RAM32M0                                                                                                                                                     |    <0.001 |
|                   ui_wr_data0                                                                                                                                                                              |     0.003 |
|                     pointer_ram.rams[0].RAM32M0                                                                                                                                                            |    <0.001 |
|                     pointer_ram.rams[1].RAM32M0                                                                                                                                                            |    <0.001 |
|                     write_buffer.wr_buffer_ram[0].RAM32M0                                                                                                                                                  |    <0.001 |
|                     write_buffer.wr_buffer_ram[10].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[11].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[12].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[13].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[14].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[15].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[16].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[17].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[18].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[19].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[1].RAM32M0                                                                                                                                                  |    <0.001 |
|                     write_buffer.wr_buffer_ram[20].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[21].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[22].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[23].RAM32M0                                                                                                                                                 |    <0.001 |
|                     write_buffer.wr_buffer_ram[2].RAM32M0                                                                                                                                                  |    <0.001 |
|                     write_buffer.wr_buffer_ram[3].RAM32M0                                                                                                                                                  |    <0.001 |
|                     write_buffer.wr_buffer_ram[4].RAM32M0                                                                                                                                                  |    <0.001 |
|                     write_buffer.wr_buffer_ram[5].RAM32M0                                                                                                                                                  |    <0.001 |
|                     write_buffer.wr_buffer_ram[6].RAM32M0                                                                                                                                                  |    <0.001 |
|                     write_buffer.wr_buffer_ram[7].RAM32M0                                                                                                                                                  |    <0.001 |
|                     write_buffer.wr_buffer_ram[8].RAM32M0                                                                                                                                                  |    <0.001 |
|                     write_buffer.wr_buffer_ram[9].RAM32M0                                                                                                                                                  |    <0.001 |
|         MCU                                                                                                                                                                                                |     0.034 |
|           mdm_1                                                                                                                                                                                            |     0.001 |
|             U0                                                                                                                                                                                             |     0.001 |
|           microblaze_0                                                                                                                                                                                     |     0.027 |
|             U0                                                                                                                                                                                             |     0.027 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I                                                                                                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                                                                                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                                                                                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                                                                                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                                                                                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                                                                                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                                                                                                                         |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                                                                                                                          |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                                                                                                                          |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/Using_DAXI_ALU_Carry.Using_FPGA.Using_6LUT.direct_lut_INST                                                                                         |     0.000 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                                   |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                                   |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                                   |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                                  |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                                   |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                                   |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                                   |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                                   |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                                   |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                                   |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                                   |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[0].I_MUX_LUT6                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[10].I_MUX_LUT6                                                                          |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[11].I_MUX_LUT6                                                                          |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[12].I_MUX_LUT6                                                                          |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[13].I_MUX_LUT6                                                                          |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[14].I_MUX_LUT6                                                                          |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[15].I_MUX_LUT6                                                                          |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[1].I_MUX_LUT6                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[2].I_MUX_LUT6                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[3].I_MUX_LUT6                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[4].I_MUX_LUT6                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[5].I_MUX_LUT6                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[6].I_MUX_LUT6                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[7].I_MUX_LUT6                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[8].I_MUX_LUT6                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[9].I_MUX_LUT6                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[0].I_MUX_LUT6                                                                                            |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[10].I_MUX_LUT6                                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[11].I_MUX_LUT6                                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[12].I_MUX_LUT6                                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[13].I_MUX_LUT6                                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[14].I_MUX_LUT6                                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[15].I_MUX_LUT6                                                                                           |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[1].I_MUX_LUT6                                                                                            |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[2].I_MUX_LUT6                                                                                            |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[3].I_MUX_LUT6                                                                                            |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[4].I_MUX_LUT6                                                                                            |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[5].I_MUX_LUT6                                                                                            |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[6].I_MUX_LUT6                                                                                            |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[7].I_MUX_LUT6                                                                                            |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[8].I_MUX_LUT6                                                                                            |    <0.001 |
|               MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[9].I_MUX_LUT6                                                                                            |    <0.001 |
|           microblaze_0_axi_intc                                                                                                                                                                            |     0.001 |
|             U0                                                                                                                                                                                             |     0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0                                                                                                      |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_14_14                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_15_15                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_16_16                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1                                                                                                      |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_28_28                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_29_29                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_2_2                                                                                                      |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_30_30                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31                                                                                                    |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_3_3                                                                                                      |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_4_4                                                                                                      |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_5_5                                                                                                      |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_6_6                                                                                                      |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_7_7                                                                                                      |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_8_8                                                                                                      |    <0.001 |
|               INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_9_9                                                                                                      |    <0.001 |
|           microblaze_0_local_memory                                                                                                                                                                        |     0.004 |
|             dlmb_bram_if_cntlr                                                                                                                                                                             |    <0.001 |
|               U0                                                                                                                                                                                           |    <0.001 |
|             dlmb_v10                                                                                                                                                                                       |    <0.001 |
|               U0                                                                                                                                                                                           |    <0.001 |
|             ilmb_bram_if_cntlr                                                                                                                                                                             |    <0.001 |
|               U0                                                                                                                                                                                           |    <0.001 |
|             ilmb_v10                                                                                                                                                                                       |    <0.001 |
|               U0                                                                                                                                                                                           |    <0.001 |
|             lmb_bram                                                                                                                                                                                       |     0.004 |
|               U0                                                                                                                                                                                           |     0.004 |
|                 inst_blk_mem_gen                                                                                                                                                                           |     0.004 |
|                   gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                                                                                           |     0.004 |
|                     valid.cstr                                                                                                                                                                             |     0.004 |
|                       has_mux_a.A                                                                                                                                                                          |    <0.001 |
|                       has_mux_b.B                                                                                                                                                                          |    <0.001 |
|                       ramloop[0].ram.r                                                                                                                                                                     |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[10].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[11].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[12].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[13].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[14].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[15].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[16].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[17].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[18].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[19].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[1].ram.r                                                                                                                                                                     |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[20].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[21].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[22].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[23].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[24].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[25].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[26].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[27].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[28].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[29].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[2].ram.r                                                                                                                                                                     |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[30].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[31].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[32].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[33].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[34].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[35].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[36].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[37].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[38].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[39].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[3].ram.r                                                                                                                                                                     |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[40].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[41].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[42].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[43].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[44].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[45].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[46].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[47].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[48].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[49].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[4].ram.r                                                                                                                                                                     |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[50].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[51].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[52].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[53].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[54].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[55].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[56].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[57].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[58].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[59].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[5].ram.r                                                                                                                                                                     |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[60].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[61].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[62].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[63].ram.r                                                                                                                                                                    |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[6].ram.r                                                                                                                                                                     |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[7].ram.r                                                                                                                                                                     |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[8].ram.r                                                                                                                                                                     |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                       ramloop[9].ram.r                                                                                                                                                                     |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|         axi_gpio_0                                                                                                                                                                                         |    <0.001 |
|           U0                                                                                                                                                                                               |    <0.001 |
|         axi_quad_spi_0                                                                                                                                                                                     |     0.003 |
|           U0                                                                                                                                                                                               |     0.003 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5 |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7 |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5 |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7 |    <0.001 |
|         axi_timer_0                                                                                                                                                                                        |     0.001 |
|           U0                                                                                                                                                                                               |     0.001 |
|         axi_uart_storage                                                                                                                                                                                   |     0.001 |
|           U0                                                                                                                                                                                               |     0.001 |
|         clk_wiz_0                                                                                                                                                                                          |     0.098 |
|           U0                                                                                                                                                                                               |     0.098 |
|         clk_wiz_1                                                                                                                                                                                          |     0.124 |
|           U0                                                                                                                                                                                               |     0.124 |
|         fpga_comm_uart                                                                                                                                                                                     |     0.002 |
|           U0                                                                                                                                                                                               |     0.002 |
|         gnd                                                                                                                                                                                                |     0.000 |
|         microblaze_0_axi_periph                                                                                                                                                                            |     0.001 |
|           xbar                                                                                                                                                                                             |     0.001 |
|         microblaze_0_xlconcat                                                                                                                                                                              |     0.000 |
|         proc_sys_reset_1                                                                                                                                                                                   |    <0.001 |
|           U0                                                                                                                                                                                               |    <0.001 |
|         xadc_wiz_0                                                                                                                                                                                         |     0.004 |
|           U0                                                                                                                                                                                               |     0.004 |
|       qspi_io0_iobuf                                                                                                                                                                                       |    <0.001 |
|       qspi_io1_iobuf                                                                                                                                                                                       |    <0.001 |
|       qspi_io2_iobuf                                                                                                                                                                                       |    <0.001 |
|       qspi_io3_iobuf                                                                                                                                                                                       |    <0.001 |
|       qspi_ss_iobuf_0                                                                                                                                                                                      |    <0.001 |
|   PLEORA                                                                                                                                                                                                   |     0.003 |
|     U1                                                                                                                                                                                                     |     0.001 |
|       U0                                                                                                                                                                                                   |    <0.001 |
|       sync_RESET_GIGE                                                                                                                                                                                      |    <0.001 |
|     U2                                                                                                                                                                                                     |    <0.001 |
|     U3                                                                                                                                                                                                     |    <0.001 |
|       U0B                                                                                                                                                                                                  |    <0.001 |
|     U5                                                                                                                                                                                                     |    <0.001 |
|       axis32_16_lite                                                                                                                                                                                       |    <0.001 |
|         inst                                                                                                                                                                                               |    <0.001 |
|           gen_downsizer_conversion.axisc_downsizer_0                                                                                                                                                       |    <0.001 |
|     U6                                                                                                                                                                                                     |    <0.001 |
|       axis_clk_div2                                                                                                                                                                                        |    <0.001 |
|         inst                                                                                                                                                                                               |    <0.001 |
|           gen_sync_ck_conv.axisc_sample_cycle_ratio_m                                                                                                                                                      |    <0.001 |
|           gen_sync_ck_conv.axisc_sync_clock_converter_0                                                                                                                                                    |    <0.001 |
|   U1                                                                                                                                                                                                       |    <0.001 |
|     U1                                                                                                                                                                                                     |    <0.001 |
|       inst                                                                                                                                                                                                 |    <0.001 |
|         broadcaster_core                                                                                                                                                                                   |    <0.001 |
|   U2                                                                                                                                                                                                       |    <0.001 |
|   U3                                                                                                                                                                                                       |     0.253 |
|     BF_sync                                                                                                                                                                                                |    <0.001 |
|       reset                                                                                                                                                                                                |    <0.001 |
|     U1                                                                                                                                                                                                     |     0.030 |
|       U1                                                                                                                                                                                                   |     0.030 |
|         U0                                                                                                                                                                                                 |     0.030 |
|           obsf1aqaweiwd                                                                                                                                                                                    |     0.024 |
|             obsf1aqawei5wxpm5cbvet5rb1mcacyrd4leia405cbvet5rb0pske3gzjzpyq2mcddp4ehkqq0eiqcmjhhfcpkeaa3eqrje2t4egtaqz4ira1205g1521rptrl                                                                    |    <0.001 |
|             obsf1aqawei5wxpm5cbvet5rb1mcacyrd4leia405cbvet5rb0pske3gzjzpyq2mcddp4ehkqq0eiqcmjhhfcpkeaa3eqrje2t4egtaqz4ira1205g153a5g1d                                                                     |    <0.001 |
|             obsi1aqawei5wxpm5cbvet5rb1mcacyrd4leia405cbvet5rb0pske3gzjzpyq2mcddp4ehkqq0eiqcmjhhfcpkeaa3eqrje2t4egtaqz4ira1205g15205hd                                                                      |    <0.001 |
|             obsn1aqawei5wxpm5cbvet5rb1mcacyrd4leia405cbvet5rb0pske3gzjzpyq2mcddp4ehkqq0eiqcmjhhfcpkeaa3eqrje2t4egtaqz4ira1205g1521optob                                                                    |    <0.001 |
|           obsi2pxgzhumx0nx01d                                                                                                                                                                              |     0.006 |
|             obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na                                                                                                                                                     |    <0.001 |
|             obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la                                                                                                                                              |    <0.001 |
|               obsnwpw05e20h0jx1ze0xqumoh                                                                                                                                                                   |    <0.001 |
|                 obsiwpu4rgzj3df                                                                                                                                                                            |    <0.001 |
|             obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m                                                                                                                                                 |    <0.001 |
|             obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na                                                                                                                                                     |    <0.001 |
|             obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa                                                                                                                                               |    <0.001 |
|     U2                                                                                                                                                                                                     |     0.009 |
|       U1                                                                                                                                                                                                   |     0.002 |
|         U1B                                                                                                                                                                                                |    <0.001 |
|         U1C                                                                                                                                                                                                |    <0.001 |
|         U1D                                                                                                                                                                                                |    <0.001 |
|         U1E                                                                                                                                                                                                |    <0.001 |
|         U1F                                                                                                                                                                                                |    <0.001 |
|         U1G                                                                                                                                                                                                |    <0.001 |
|         U1H                                                                                                                                                                                                |    <0.001 |
|         U1I                                                                                                                                                                                                |    <0.001 |
|         U1J                                                                                                                                                                                                |    <0.001 |
|         U1K                                                                                                                                                                                                |    <0.001 |
|         U2A                                                                                                                                                                                                |    <0.001 |
|         U2B                                                                                                                                                                                                |    <0.001 |
|         U2C                                                                                                                                                                                                |    <0.001 |
|         U2D                                                                                                                                                                                                |    <0.001 |
|         U2E                                                                                                                                                                                                |    <0.001 |
|         U2F                                                                                                                                                                                                |    <0.001 |
|       U2                                                                                                                                                                                                   |     0.002 |
|         sreset_data_gen                                                                                                                                                                                    |    <0.001 |
|       U3                                                                                                                                                                                                   |     0.005 |
|         histogram_axis_tmi_struct                                                                                                                                                                          |     0.005 |
|           axis16_histogram                                                                                                                                                                                 |     0.005 |
|             addsub1                                                                                                                                                                                        |    <0.001 |
|               comp0.core_instance0                                                                                                                                                                         |    <0.001 |
|                 U0                                                                                                                                                                                         |    <0.001 |
|                   xst_addsub                                                                                                                                                                               |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                                                                                                                           |    <0.001 |
|                       no_pipelining.the_addsub                                                                                                                                                             |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                                                                                                                               |    <0.001 |
|             d1                                                                                                                                                                                             |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|             d10                                                                                                                                                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|             d11                                                                                                                                                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|             d12                                                                                                                                                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|             d13                                                                                                                                                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|             d2                                                                                                                                                                                             |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|             d3                                                                                                                                                                                             |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|             d4                                                                                                                                                                                             |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|             d5                                                                                                                                                                                             |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|             d6                                                                                                                                                                                             |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|             d8                                                                                                                                                                                             |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|             d9                                                                                                                                                                                             |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|             data_to_addr                                                                                                                                                                                   |    <0.001 |
|               mux4                                                                                                                                                                                         |    <0.001 |
|             dp_ram                                                                                                                                                                                         |     0.004 |
|               comp0.core_instance0                                                                                                                                                                         |     0.004 |
|                 U0                                                                                                                                                                                         |     0.004 |
|                   inst_blk_mem_gen                                                                                                                                                                         |     0.004 |
|                     gnativebmg.native_blk_mem_gen                                                                                                                                                          |     0.004 |
|                       valid.cstr                                                                                                                                                                           |     0.004 |
|                         ramloop[0].ram.r                                                                                                                                                                   |     0.004 |
|                           prim_init.ram                                                                                                                                                                    |     0.004 |
|             histogramstate                                                                                                                                                                                 |    <0.001 |
|               clrmem_cntr                                                                                                                                                                                  |    <0.001 |
|                 comp0.core_instance0                                                                                                                                                                       |    <0.001 |
|                   U0                                                                                                                                                                                       |    <0.001 |
|                     i_synth                                                                                                                                                                                |    <0.001 |
|               d1                                                                                                                                                                                           |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                               |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                  |    <0.001 |
|               d2                                                                                                                                                                                           |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                               |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                  |    <0.001 |
|               logical1                                                                                                                                                                                     |    <0.001 |
|               mux                                                                                                                                                                                          |    <0.001 |
|               reg1                                                                                                                                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                               |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                  |    <0.001 |
|               sof_gen_x1                                                                                                                                                                                   |    <0.001 |
|                 register1                                                                                                                                                                                  |    <0.001 |
|                   synth_reg_inst                                                                                                                                                                           |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                                                                                                                                      |    <0.001 |
|               timestamp_cntr                                                                                                                                                                               |    <0.001 |
|             relational                                                                                                                                                                                     |    <0.001 |
|             tmi                                                                                                                                                                                            |    <0.001 |
|               d1                                                                                                                                                                                           |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                               |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                  |    <0.001 |
|     U20                                                                                                                                                                                                    |     0.024 |
|       fb_datamover                                                                                                                                                                                         |     0.024 |
|         U0                                                                                                                                                                                                 |     0.024 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                                                                                |     0.011 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                                                                                               |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                                                                                                                            |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                                                                                    |     0.006 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_DATA_FIFO                                                                                                                                                                                  |     0.006 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                |     0.006 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                        |     0.006 |
|                     inst_fifo_gen                                                                                                                                                                          |     0.006 |
|                       gconvfifo.rf                                                                                                                                                                         |     0.006 |
|                         grf.rf                                                                                                                                                                             |     0.006 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                         |    <0.001 |
|                             gr1.rfwft                                                                                                                                                                      |    <0.001 |
|                             grss.gdc.dc                                                                                                                                                                    |    <0.001 |
|                               dc                                                                                                                                                                           |    <0.001 |
|                             grss.rsts                                                                                                                                                                      |    <0.001 |
|                               c1                                                                                                                                                                           |    <0.001 |
|                               c2                                                                                                                                                                           |    <0.001 |
|                             rpntr                                                                                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                         |    <0.001 |
|                             gwss.wsts                                                                                                                                                                      |    <0.001 |
|                               c0                                                                                                                                                                           |    <0.001 |
|                               c1                                                                                                                                                                           |    <0.001 |
|                             wpntr                                                                                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                            |     0.005 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                       |     0.005 |
|                               inst_blk_mem_gen                                                                                                                                                             |     0.005 |
|                                 gnativebmg.native_blk_mem_gen                                                                                                                                              |     0.005 |
|                                   valid.cstr                                                                                                                                                               |     0.005 |
|                                     ramloop[0].ram.r                                                                                                                                                       |     0.005 |
|                                       prim_noinit.ram                                                                                                                                                      |     0.005 |
|             I_ADDR_CNTL                                                                                                                                                                                    |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                   |     0.003 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                           |    <0.001 |
|                 USE_ASYNC_FIFO.I_ASYNC_FIFO                                                                                                                                                                |    <0.001 |
|                   I_ASYNC_FIFOGEN_FIFO                                                                                                                                                                     |    <0.001 |
|                     USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                                                                         |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                        |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                       |    <0.001 |
|                           grf.rf                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gcx.clkx                                                                                                                                                     |    <0.001 |
|                               gsync_stage[1].rd_stg_inst                                                                                                                                                   |    <0.001 |
|                               gsync_stage[1].wr_stg_inst                                                                                                                                                   |    <0.001 |
|                               gsync_stage[2].rd_stg_inst                                                                                                                                                   |    <0.001 |
|                               gsync_stage[2].wr_stg_inst                                                                                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                       |    <0.001 |
|                               gras.rsts                                                                                                                                                                    |    <0.001 |
|                               grhf.rhf                                                                                                                                                                     |    <0.001 |
|                               rpntr                                                                                                                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                       |    <0.001 |
|                               gwas.wsts                                                                                                                                                                    |    <0.001 |
|                               wpntr                                                                                                                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                          |    <0.001 |
|                               gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                                     |    <0.001 |
|                                 inst_blk_mem_gen                                                                                                                                                           |    <0.001 |
|                                   gnativebmg.native_blk_mem_gen                                                                                                                                            |    <0.001 |
|                                     valid.cstr                                                                                                                                                             |    <0.001 |
|                                       ramloop[0].ram.r                                                                                                                                                     |    <0.001 |
|                                         prim_noinit.ram                                                                                                                                                    |    <0.001 |
|                             rstblk                                                                                                                                                                         |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                   |     0.002 |
|                 USE_ASYNC_FIFO.I_ASYNC_FIFO                                                                                                                                                                |     0.002 |
|                   I_ASYNC_FIFOGEN_FIFO                                                                                                                                                                     |     0.002 |
|                     USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                                                                         |     0.002 |
|                       inst_fifo_gen                                                                                                                                                                        |     0.002 |
|                         gconvfifo.rf                                                                                                                                                                       |     0.002 |
|                           grf.rf                                                                                                                                                                           |     0.002 |
|                             gntv_or_sync_fifo.gcx.clkx                                                                                                                                                     |    <0.001 |
|                               gsync_stage[1].rd_stg_inst                                                                                                                                                   |    <0.001 |
|                               gsync_stage[1].wr_stg_inst                                                                                                                                                   |    <0.001 |
|                               gsync_stage[2].rd_stg_inst                                                                                                                                                   |    <0.001 |
|                               gsync_stage[2].wr_stg_inst                                                                                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                       |    <0.001 |
|                               gras.rsts                                                                                                                                                                    |    <0.001 |
|                               grhf.rhf                                                                                                                                                                     |    <0.001 |
|                               rpntr                                                                                                                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                       |    <0.001 |
|                               gwas.wsts                                                                                                                                                                    |    <0.001 |
|                               wpntr                                                                                                                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                          |     0.001 |
|                               gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                                     |     0.001 |
|                                 inst_blk_mem_gen                                                                                                                                                           |     0.001 |
|                                   gnativebmg.native_blk_mem_gen                                                                                                                                            |     0.001 |
|                                     valid.cstr                                                                                                                                                             |     0.001 |
|                                       ramloop[0].ram.r                                                                                                                                                     |     0.001 |
|                                         prim_noinit.ram                                                                                                                                                    |     0.001 |
|                             rstblk                                                                                                                                                                         |    <0.001 |
|             I_MSTR_PCC                                                                                                                                                                                     |    <0.001 |
|             I_RD_DATA_CNTL                                                                                                                                                                                 |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                                                                                                              |    <0.001 |
|             I_RESET                                                                                                                                                                                        |    <0.001 |
|               GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO                                                                                                                                                  |    <0.001 |
|               GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2                                                                                                                                                |    <0.001 |
|               GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST                                                                                                                                                    |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                |     0.013 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                                                                          |    <0.001 |
|             GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                                                                                                                                 |     0.003 |
|               I_DATA_FIFO                                                                                                                                                                                  |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                        |     0.003 |
|                     inst_fifo_gen                                                                                                                                                                          |     0.003 |
|                       gconvfifo.rf                                                                                                                                                                         |     0.003 |
|                         grf.rf                                                                                                                                                                             |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                         |    <0.001 |
|                             gr1.rfwft                                                                                                                                                                      |    <0.001 |
|                             grss.rsts                                                                                                                                                                      |    <0.001 |
|                               c1                                                                                                                                                                           |    <0.001 |
|                               c2                                                                                                                                                                           |    <0.001 |
|                             rpntr                                                                                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                         |    <0.001 |
|                             gwss.wsts                                                                                                                                                                      |    <0.001 |
|                               c0                                                                                                                                                                           |    <0.001 |
|                               c1                                                                                                                                                                           |    <0.001 |
|                             wpntr                                                                                                                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                            |     0.003 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                       |     0.003 |
|                               inst_blk_mem_gen                                                                                                                                                             |     0.003 |
|                                 gnativebmg.native_blk_mem_gen                                                                                                                                              |     0.003 |
|                                   valid.cstr                                                                                                                                                               |     0.003 |
|                                     ramloop[0].ram.r                                                                                                                                                       |     0.003 |
|                                       prim_noinit.ram                                                                                                                                                      |     0.003 |
|               I_WR_LEN_FIFO                                                                                                                                                                                |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                                                                                                           |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                  |    <0.001 |
|                   DYNSHREG_F_I                                                                                                                                                                             |    <0.001 |
|             GEN_INCLUDE_PCC.I_MSTR_PCC                                                                                                                                                                     |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                         |     0.001 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                                                                                                             |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                           |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                                                                                                                           |    <0.001 |
|                 LOWER_DATAWIDTH.I_TSTRB_FIFO                                                                                                                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                 |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                       |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                              |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                         |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                                                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|             I_ADDR_CNTL                                                                                                                                                                                    |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                   |     0.006 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                           |     0.001 |
|                 USE_ASYNC_FIFO.I_ASYNC_FIFO                                                                                                                                                                |     0.001 |
|                   I_ASYNC_FIFOGEN_FIFO                                                                                                                                                                     |     0.001 |
|                     USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                                                                         |     0.001 |
|                       inst_fifo_gen                                                                                                                                                                        |     0.001 |
|                         gconvfifo.rf                                                                                                                                                                       |     0.001 |
|                           grf.rf                                                                                                                                                                           |     0.001 |
|                             gntv_or_sync_fifo.gcx.clkx                                                                                                                                                     |    <0.001 |
|                               gsync_stage[1].rd_stg_inst                                                                                                                                                   |    <0.001 |
|                               gsync_stage[1].wr_stg_inst                                                                                                                                                   |    <0.001 |
|                               gsync_stage[2].rd_stg_inst                                                                                                                                                   |    <0.001 |
|                               gsync_stage[2].wr_stg_inst                                                                                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                       |    <0.001 |
|                               gras.rsts                                                                                                                                                                    |    <0.001 |
|                               grhf.rhf                                                                                                                                                                     |    <0.001 |
|                               rpntr                                                                                                                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                       |    <0.001 |
|                               gwas.wsts                                                                                                                                                                    |    <0.001 |
|                               wpntr                                                                                                                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                          |    <0.001 |
|                               gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                                     |    <0.001 |
|                                 inst_blk_mem_gen                                                                                                                                                           |    <0.001 |
|                                   gnativebmg.native_blk_mem_gen                                                                                                                                            |    <0.001 |
|                                     valid.cstr                                                                                                                                                             |    <0.001 |
|                                       ramloop[0].ram.r                                                                                                                                                     |    <0.001 |
|                                         prim_noinit.ram                                                                                                                                                    |    <0.001 |
|                             rstblk                                                                                                                                                                         |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                   |     0.004 |
|                 USE_ASYNC_FIFO.I_ASYNC_FIFO                                                                                                                                                                |     0.004 |
|                   I_ASYNC_FIFOGEN_FIFO                                                                                                                                                                     |     0.004 |
|                     USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                                                                         |     0.004 |
|                       inst_fifo_gen                                                                                                                                                                        |     0.004 |
|                         gconvfifo.rf                                                                                                                                                                       |     0.004 |
|                           grf.rf                                                                                                                                                                           |     0.004 |
|                             gntv_or_sync_fifo.gcx.clkx                                                                                                                                                     |    <0.001 |
|                               gsync_stage[1].rd_stg_inst                                                                                                                                                   |    <0.001 |
|                               gsync_stage[1].wr_stg_inst                                                                                                                                                   |    <0.001 |
|                               gsync_stage[2].rd_stg_inst                                                                                                                                                   |    <0.001 |
|                               gsync_stage[2].wr_stg_inst                                                                                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                       |    <0.001 |
|                               gras.rsts                                                                                                                                                                    |    <0.001 |
|                               grhf.rhf                                                                                                                                                                     |    <0.001 |
|                               rpntr                                                                                                                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                       |    <0.001 |
|                               gwas.wsts                                                                                                                                                                    |    <0.001 |
|                               wpntr                                                                                                                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                          |     0.004 |
|                               gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                                     |     0.004 |
|                                 inst_blk_mem_gen                                                                                                                                                           |     0.004 |
|                                   gnativebmg.native_blk_mem_gen                                                                                                                                            |     0.004 |
|                                     valid.cstr                                                                                                                                                             |     0.004 |
|                                       ramloop[0].ram.r                                                                                                                                                     |     0.004 |
|                                         prim_noinit.ram                                                                                                                                                    |     0.004 |
|                             rstblk                                                                                                                                                                         |    <0.001 |
|             I_RESET                                                                                                                                                                                        |    <0.001 |
|               GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO                                                                                                                                                  |    <0.001 |
|               GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2                                                                                                                                                |    <0.001 |
|               GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST                                                                                                                                                    |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                                                                                                           |    <0.001 |
|             I_WR_DATA_CNTL                                                                                                                                                                                 |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                                                                                                              |    <0.001 |
|               GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                                                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|     U5                                                                                                                                                                                                     |    <0.001 |
|     cmap                                                                                                                                                                                                   |     0.051 |
|       U1                                                                                                                                                                                                   |     0.002 |
|         U2                                                                                                                                                                                                 |    <0.001 |
|           U1                                                                                                                                                                                               |    <0.001 |
|         U5                                                                                                                                                                                                 |     0.002 |
|           U1A                                                                                                                                                                                              |    <0.001 |
|           colormap                                                                                                                                                                                         |     0.002 |
|             U0                                                                                                                                                                                             |     0.002 |
|               inst_blk_mem_gen                                                                                                                                                                             |     0.002 |
|                 gnativebmg.native_blk_mem_gen                                                                                                                                                              |     0.002 |
|                   valid.cstr                                                                                                                                                                               |     0.002 |
|                     bindec_a.bindec_inst_a                                                                                                                                                                 |    <0.001 |
|                     has_mux_a.A                                                                                                                                                                            |    <0.001 |
|                     ramloop[0].ram.r                                                                                                                                                                       |    <0.001 |
|                       prim_init.ram                                                                                                                                                                        |    <0.001 |
|                     ramloop[1].ram.r                                                                                                                                                                       |    <0.001 |
|                       prim_init.ram                                                                                                                                                                        |    <0.001 |
|                     ramloop[2].ram.r                                                                                                                                                                       |    <0.001 |
|                       prim_init.ram                                                                                                                                                                        |    <0.001 |
|                     ramloop[3].ram.r                                                                                                                                                                       |    <0.001 |
|                       prim_init.ram                                                                                                                                                                        |    <0.001 |
|                     ramloop[4].ram.r                                                                                                                                                                       |    <0.001 |
|                       prim_init.ram                                                                                                                                                                        |    <0.001 |
|       U2                                                                                                                                                                                                   |     0.049 |
|         U1                                                                                                                                                                                                 |     0.001 |
|           U1                                                                                                                                                                                               |     0.001 |
|             U0                                                                                                                                                                                             |     0.001 |
|               i_synth                                                                                                                                                                                      |     0.001 |
|         U2                                                                                                                                                                                                 |     0.005 |
|           U1                                                                                                                                                                                               |     0.005 |
|             U0                                                                                                                                                                                             |     0.005 |
|               i_synth                                                                                                                                                                                      |     0.005 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                                                                                                                                                              |    <0.001 |
|                 MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT                                                                                                                                                |     0.001 |
|         U3                                                                                                                                                                                                 |     0.002 |
|           U1                                                                                                                                                                                               |     0.002 |
|             U0                                                                                                                                                                                             |     0.002 |
|               i_synth                                                                                                                                                                                      |     0.002 |
|         U4                                                                                                                                                                                                 |     0.002 |
|           U1                                                                                                                                                                                               |     0.002 |
|             U0                                                                                                                                                                                             |     0.002 |
|               i_synth                                                                                                                                                                                      |     0.002 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                                                                                                                                                              |    <0.001 |
|         U5                                                                                                                                                                                                 |     0.037 |
|           U1                                                                                                                                                                                               |     0.037 |
|             U0                                                                                                                                                                                             |     0.037 |
|               i_synth                                                                                                                                                                                      |     0.037 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                                                                                                                                                              |    <0.001 |
|         U6                                                                                                                                                                                                 |    <0.001 |
|         U8                                                                                                                                                                                                 |     0.002 |
|           U1                                                                                                                                                                                               |     0.002 |
|             U0                                                                                                                                                                                             |     0.002 |
|               i_synth                                                                                                                                                                                      |     0.002 |
|                 HAS_OUTPUT_FIFO.i_output_fifo                                                                                                                                                              |    <0.001 |
|     ctrl                                                                                                                                                                                                   |     0.003 |
|     dm_fifo_in                                                                                                                                                                                             |     0.002 |
|       sgen_d1024.t_axi4_stream32_sfifo_d1024_inst                                                                                                                                                          |     0.002 |
|         U0                                                                                                                                                                                                 |     0.002 |
|     dm_fifo_out                                                                                                                                                                                            |     0.001 |
|       sgen_d512.t_axi4_stream16_sfifo_d512_inst                                                                                                                                                            |     0.001 |
|         U0                                                                                                                                                                                                 |     0.001 |
|           inst_fifo_gen                                                                                                                                                                                    |     0.001 |
|             gaxis_fifo.gaxisf.axisf                                                                                                                                                                        |     0.001 |
|               grf.rf                                                                                                                                                                                       |     0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                                                   |    <0.001 |
|                   gr1.rfwft                                                                                                                                                                                |    <0.001 |
|                   grss.rsts                                                                                                                                                                                |    <0.001 |
|                     c1                                                                                                                                                                                     |    <0.001 |
|                     c2                                                                                                                                                                                     |    <0.001 |
|                   rpntr                                                                                                                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                                                   |    <0.001 |
|                   gwhf.whf                                                                                                                                                                                 |    <0.001 |
|                   gwss.wsts                                                                                                                                                                                |    <0.001 |
|                     c0                                                                                                                                                                                     |    <0.001 |
|                     c1                                                                                                                                                                                     |    <0.001 |
|                   wpntr                                                                                                                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                                                      |    <0.001 |
|                   gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                 |    <0.001 |
|                     inst_blk_mem_gen                                                                                                                                                                       |    <0.001 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                                                        |    <0.001 |
|                         valid.cstr                                                                                                                                                                         |    <0.001 |
|                           ramloop[0].ram.r                                                                                                                                                                 |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                 rstblk                                                                                                                                                                                     |    <0.001 |
|     dm_sdi_fsm                                                                                                                                                                                             |     0.001 |
|       fb_baseaddr_sync                                                                                                                                                                                     |    <0.001 |
|       fb_configvalid_sync                                                                                                                                                                                  |    <0.001 |
|       fb_imgsize_sync                                                                                                                                                                                      |    <0.001 |
|       fbmode_sync                                                                                                                                                                                          |    <0.001 |
|       fifo_not_empty_sync                                                                                                                                                                                  |    <0.001 |
|       inst_sync_reset                                                                                                                                                                                      |    <0.001 |
|     fifo_cc_gtx                                                                                                                                                                                            |     0.002 |
|       agen_d4096.t_axi4_stream32_afifo_d4096_inst                                                                                                                                                          |     0.002 |
|         U0                                                                                                                                                                                                 |     0.002 |
|           inst_fifo_gen                                                                                                                                                                                    |     0.002 |
|             gaxis_fifo.gaxisf.axisf                                                                                                                                                                        |     0.002 |
|               grf.rf                                                                                                                                                                                       |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                 |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                                                                                                                                                               |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                                                                                                                               |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                                                                                                                               |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                                                                                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                                                   |    <0.001 |
|                   gr1.rfwft                                                                                                                                                                                |    <0.001 |
|                   gras.rsts                                                                                                                                                                                |    <0.001 |
|                     c0                                                                                                                                                                                     |    <0.001 |
|                     c1                                                                                                                                                                                     |    <0.001 |
|                   rpntr                                                                                                                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                                                   |    <0.001 |
|                   gwas.wsts                                                                                                                                                                                |    <0.001 |
|                     c1                                                                                                                                                                                     |    <0.001 |
|                     c2                                                                                                                                                                                     |    <0.001 |
|                   gwhf.whf                                                                                                                                                                                 |    <0.001 |
|                   wpntr                                                                                                                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                                                      |     0.002 |
|                   gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                 |     0.002 |
|                     inst_blk_mem_gen                                                                                                                                                                       |     0.002 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                                                        |     0.002 |
|                         valid.cstr                                                                                                                                                                         |     0.002 |
|                           ramloop[0].ram.r                                                                                                                                                                 |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                           ramloop[1].ram.r                                                                                                                                                                 |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                           ramloop[2].ram.r                                                                                                                                                                 |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                           ramloop[3].ram.r                                                                                                                                                                 |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                           ramloop[4].ram.r                                                                                                                                                                 |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                           ramloop[5].ram.r                                                                                                                                                                 |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                 rstblk                                                                                                                                                                                     |    <0.001 |
|     img_sof                                                                                                                                                                                                |    <0.001 |
|     output_gen                                                                                                                                                                                             |     0.004 |
|       SDI                                                                                                                                                                                                  |    <0.001 |
|         GTX_CTRL                                                                                                                                                                                           |    <0.001 |
|           DRUBSHIFT                                                                                                                                                                                        |    <0.001 |
|             I_Maskdec                                                                                                                                                                                      |    <0.001 |
|             I_control                                                                                                                                                                                      |    <0.001 |
|             Inst_data_bs                                                                                                                                                                                   |    <0.001 |
|           NIDRU                                                                                                                                                                                            |    <0.001 |
|             Inst_cg                                                                                                                                                                                        |     0.000 |
|             Inst_lp_filter                                                                                                                                                                                 |    <0.001 |
|             Inst_pd                                                                                                                                                                                        |    <0.001 |
|             Inst_ss                                                                                                                                                                                        |    <0.001 |
|             Inst_td                                                                                                                                                                                        |    <0.001 |
|             Inst_vco                                                                                                                                                                                       |    <0.001 |
|           RATE0                                                                                                                                                                                            |    <0.001 |
|           RX_RESET                                                                                                                                                                                         |    <0.001 |
|           SDIDRPCTRL                                                                                                                                                                                       |    <0.001 |
|           TX_RESET                                                                                                                                                                                         |    <0.001 |
|         SDIRXTX                                                                                                                                                                                            |    <0.001 |
|           inst                                                                                                                                                                                             |    <0.001 |
|             INCLUDE_EDH.EDH                                                                                                                                                                                |    <0.001 |
|               ANC_RC                                                                                                                                                                                       |    <0.001 |
|               DEC                                                                                                                                                                                          |    <0.001 |
|                 AD                                                                                                                                                                                         |    <0.001 |
|                 FLY                                                                                                                                                                                        |    <0.001 |
|                   fld                                                                                                                                                                                      |    <0.001 |
|                   fsm                                                                                                                                                                                      |    <0.001 |
|                   horz                                                                                                                                                                                     |    <0.001 |
|                   vert                                                                                                                                                                                     |    <0.001 |
|                 TD                                                                                                                                                                                         |    <0.001 |
|               EDH_CRC                                                                                                                                                                                      |    <0.001 |
|               EDH_ERRCNT                                                                                                                                                                                   |    <0.001 |
|               EDH_FLAGS                                                                                                                                                                                    |    <0.001 |
|               EDH_LOC                                                                                                                                                                                      |    <0.001 |
|               EDH_RX                                                                                                                                                                                       |    <0.001 |
|               EDH_TX                                                                                                                                                                                       |    <0.001 |
|             RSTMOD0                                                                                                                                                                                        |    <0.001 |
|             RSTMOD1                                                                                                                                                                                        |     0.000 |
|             SDIRXTOP                                                                                                                                                                                       |    <0.001 |
|               AUTORATE                                                                                                                                                                                     |    <0.001 |
|               BDMUX                                                                                                                                                                                        |    <0.001 |
|               DEC                                                                                                                                                                                          |    <0.001 |
|               FRM                                                                                                                                                                                          |    <0.001 |
|               PLOD1                                                                                                                                                                                        |    <0.001 |
|               PLOD2                                                                                                                                                                                        |    <0.001 |
|               RXCRC1                                                                                                                                                                                       |    <0.001 |
|                 crc_C                                                                                                                                                                                      |    <0.001 |
|                 crc_Y                                                                                                                                                                                      |    <0.001 |
|               RXCRC2                                                                                                                                                                                       |    <0.001 |
|                 crc_C                                                                                                                                                                                      |    <0.001 |
|                 crc_Y                                                                                                                                                                                      |    <0.001 |
|               TD                                                                                                                                                                                           |    <0.001 |
|             TRSG                                                                                                                                                                                           |     0.000 |
|             TXOUT                                                                                                                                                                                          |    <0.001 |
|               BITREP                                                                                                                                                                                       |    <0.001 |
|               CRC1A                                                                                                                                                                                        |     0.000 |
|               CRC1B                                                                                                                                                                                        |     0.000 |
|               CRC2A                                                                                                                                                                                        |     0.000 |
|               CRC2B                                                                                                                                                                                        |     0.000 |
|               EDH                                                                                                                                                                                          |     0.000 |
|                 ANC_RC                                                                                                                                                                                     |     0.000 |
|                 DEC                                                                                                                                                                                        |     0.000 |
|                   AD                                                                                                                                                                                       |     0.000 |
|                   FLY                                                                                                                                                                                      |     0.000 |
|                     fld                                                                                                                                                                                    |     0.000 |
|                     fsm                                                                                                                                                                                    |     0.000 |
|                     horz                                                                                                                                                                                   |     0.000 |
|                     vert                                                                                                                                                                                   |     0.000 |
|                   TD                                                                                                                                                                                       |     0.000 |
|                 EDH_CRC                                                                                                                                                                                    |     0.000 |
|                 EDH_LOC                                                                                                                                                                                    |     0.000 |
|                 EDH_RX                                                                                                                                                                                     |     0.000 |
|                 EDH_TX                                                                                                                                                                                     |     0.000 |
|               SCRAM                                                                                                                                                                                        |    <0.001 |
|                 C_scram                                                                                                                                                                                    |    <0.001 |
|                 Y_scram                                                                                                                                                                                    |    <0.001 |
|             VPIDINS                                                                                                                                                                                        |    <0.001 |
|               VPIDINS1                                                                                                                                                                                     |    <0.001 |
|               VPIDINS2                                                                                                                                                                                     |    <0.001 |
|       VIDGEN                                                                                                                                                                                               |     0.003 |
|         HORZ                                                                                                                                                                                               |    <0.001 |
|         OUTGEN                                                                                                                                                                                             |     0.001 |
|           MYXFLIPDPRAM                                                                                                                                                                                     |    <0.001 |
|             U0                                                                                                                                                                                             |    <0.001 |
|               inst_blk_mem_gen                                                                                                                                                                             |    <0.001 |
|                 gnativebmg.native_blk_mem_gen                                                                                                                                                              |    <0.001 |
|                   valid.cstr                                                                                                                                                                               |    <0.001 |
|                     ramloop[0].ram.r                                                                                                                                                                       |    <0.001 |
|                       prim_init.ram                                                                                                                                                                        |    <0.001 |
|                     ramloop[1].ram.r                                                                                                                                                                       |    <0.001 |
|                       prim_init.ram                                                                                                                                                                        |    <0.001 |
|         VERT                                                                                                                                                                                               |    <0.001 |
|     sdi_gtx                                                                                                                                                                                                |     0.125 |
|       gt0_k7gtx_sdi_wrapper_i                                                                                                                                                                              |     0.125 |
|   U5                                                                                                                                                                                                       |     0.845 |
|     DATA_32_TO_64                                                                                                                                                                                          |    <0.001 |
|       axi4_stream32_to_64_output_inst                                                                                                                                                                      |    <0.001 |
|         inst                                                                                                                                                                                               |    <0.001 |
|           axis_interconnect_0                                                                                                                                                                              |    <0.001 |
|             inst_mi_datapath[0].dynamic_datapath_mi                                                                                                                                                        |    <0.001 |
|               gen_nested.dynamic_datapath_0                                                                                                                                                                |    <0.001 |
|                 gen_nested.dynamic_datapath_0                                                                                                                                                              |    <0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                                                                            |    <0.001 |
|                     gen_nested.dynamic_datapath_0                                                                                                                                                          |    <0.001 |
|                       gen_nested.dynamic_datapath_0                                                                                                                                                        |    <0.001 |
|                         gen_dwidth_converter.axis_dwidth_converter_0                                                                                                                                       |    <0.001 |
|                           gen_upsizer_conversion.axisc_upsizer_0                                                                                                                                           |    <0.001 |
|                         gen_nested.dynamic_datapath_0                                                                                                                                                      |    <0.001 |
|                           gen_data_fifo.axis_data_fifo_0                                                                                                                                                   |    <0.001 |
|                             gen_fifo_generator.fifo_generator_inst                                                                                                                                         |    <0.001 |
|                               inst_fifo_gen                                                                                                                                                                |    <0.001 |
|                                 gaxis_fifo.gaxisf.axisf                                                                                                                                                    |    <0.001 |
|                                   grf.rf                                                                                                                                                                   |    <0.001 |
|                                     gntv_or_sync_fifo.gcx.clkx                                                                                                                                             |    <0.001 |
|                                       gsync_stage[1].rd_stg_inst                                                                                                                                           |     0.000 |
|                                       gsync_stage[1].wr_stg_inst                                                                                                                                           |    <0.001 |
|                                       gsync_stage[2].rd_stg_inst                                                                                                                                           |     0.000 |
|                                       gsync_stage[2].wr_stg_inst                                                                                                                                           |    <0.001 |
|                                     gntv_or_sync_fifo.gl0.rd                                                                                                                                               |    <0.001 |
|                                       gr1.grdc2.rdc                                                                                                                                                        |     0.000 |
|                                       gr1.rfwft                                                                                                                                                            |    <0.001 |
|                                       gras.rsts                                                                                                                                                            |    <0.001 |
|                                       rpntr                                                                                                                                                                |    <0.001 |
|                                     gntv_or_sync_fifo.gl0.wr                                                                                                                                               |    <0.001 |
|                                       gwas.wsts                                                                                                                                                            |    <0.001 |
|                                       wpntr                                                                                                                                                                |    <0.001 |
|                                     gntv_or_sync_fifo.mem                                                                                                                                                  |    <0.001 |
|                                       gdm.dm                                                                                                                                                               |    <0.001 |
|                                         RAM_reg_0_31_0_5                                                                                                                                                   |    <0.001 |
|                                         RAM_reg_0_31_12_17                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_18_23                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_24_29                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_30_35                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_36_41                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_42_47                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_48_52                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_6_11                                                                                                                                                  |    <0.001 |
|                                     rstblk                                                                                                                                                                 |    <0.001 |
|               gen_register_slice.axis_register_slice_0                                                                                                                                                     |    <0.001 |
|                 axisc_register_slice_0                                                                                                                                                                     |    <0.001 |
|             inst_si_datapath[0].dynamic_datapath_si                                                                                                                                                        |    <0.001 |
|               gen_nested.dynamic_datapath_0                                                                                                                                                                |    <0.001 |
|                 gen_nested.dynamic_datapath_0                                                                                                                                                              |    <0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                                                                            |    <0.001 |
|                     gen_nested.dynamic_datapath_0                                                                                                                                                          |    <0.001 |
|                       gen_nested.dynamic_datapath_0                                                                                                                                                        |    <0.001 |
|                         gen_register_slice.axis_register_slice_0                                                                                                                                           |    <0.001 |
|                           axisc_register_slice_0                                                                                                                                                           |    <0.001 |
|     DATA_64_TO_32                                                                                                                                                                                          |     0.003 |
|       axi4_stream64_to_32_output_inst                                                                                                                                                                      |     0.003 |
|         inst                                                                                                                                                                                               |     0.003 |
|           axis_interconnect_0                                                                                                                                                                              |     0.003 |
|             inst_mi_datapath[0].dynamic_datapath_mi                                                                                                                                                        |     0.001 |
|               gen_nested.dynamic_datapath_0                                                                                                                                                                |    <0.001 |
|                 gen_nested.dynamic_datapath_0                                                                                                                                                              |    <0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                                                                            |    <0.001 |
|                     gen_dwidth_converter.axis_dwidth_converter_0                                                                                                                                           |    <0.001 |
|                       gen_downsizer_conversion.axisc_downsizer_0                                                                                                                                           |    <0.001 |
|               gen_register_slice.axis_register_slice_0                                                                                                                                                     |    <0.001 |
|                 axisc_register_slice_0                                                                                                                                                                     |    <0.001 |
|             inst_si_datapath[0].dynamic_datapath_si                                                                                                                                                        |     0.001 |
|               gen_nested.dynamic_datapath_0                                                                                                                                                                |     0.001 |
|                 gen_nested.dynamic_datapath_0                                                                                                                                                              |     0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                                                                            |     0.001 |
|                     gen_clock_converter.axis_clock_converter_0                                                                                                                                             |     0.001 |
|                       gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                                                                                                |     0.001 |
|                         gen_fifo_generator.fifo_generator_inst                                                                                                                                             |     0.001 |
|                           inst_fifo_gen                                                                                                                                                                    |     0.001 |
|                             gaxis_fifo.gaxisf.axisf                                                                                                                                                        |     0.001 |
|                               grf.rf                                                                                                                                                                       |     0.001 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                                                                                 |    <0.001 |
|                                   gsync_stage[1].rd_stg_inst                                                                                                                                               |    <0.001 |
|                                   gsync_stage[1].wr_stg_inst                                                                                                                                               |    <0.001 |
|                                   gsync_stage[2].rd_stg_inst                                                                                                                                               |    <0.001 |
|                                   gsync_stage[2].wr_stg_inst                                                                                                                                               |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                                                                                   |    <0.001 |
|                                   gr1.rfwft                                                                                                                                                                |    <0.001 |
|                                   gras.rsts                                                                                                                                                                |    <0.001 |
|                                   rpntr                                                                                                                                                                    |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                                                                                   |    <0.001 |
|                                   gwas.wsts                                                                                                                                                                |    <0.001 |
|                                   wpntr                                                                                                                                                                    |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                                                                                      |    <0.001 |
|                                   gdm.dm                                                                                                                                                                   |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                                                                                       |     0.000 |
|                                     RAM_reg_0_31_12_17                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_18_23                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_24_29                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_30_35                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_36_41                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_60_65                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_66_71                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                                                                                      |     0.000 |
|                                     RAM_reg_0_31_72_77                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_78_83                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_84_89                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_90_95                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_96_100                                                                                                                                                    |    <0.001 |
|                                 rstblk                                                                                                                                                                     |    <0.001 |
|     U1                                                                                                                                                                                                     |     0.838 |
|       CTRL                                                                                                                                                                                                 |    <0.001 |
|         core_sync                                                                                                                                                                                          |    <0.001 |
|         data_loopback_sync                                                                                                                                                                                 |    <0.001 |
|         data_pwrdown_sync                                                                                                                                                                                  |    <0.001 |
|         pll_sync                                                                                                                                                                                           |    <0.001 |
|         video_loopback_sync                                                                                                                                                                                |    <0.001 |
|         video_pwrdown_sync                                                                                                                                                                                 |    <0.001 |
|       DATA                                                                                                                                                                                                 |     0.418 |
|         U0                                                                                                                                                                                                 |     0.418 |
|       DATA_CC                                                                                                                                                                                              |    <0.001 |
|       DATA_CLOCK                                                                                                                                                                                           |    <0.001 |
|       DATA_COMMON                                                                                                                                                                                          |    <0.001 |
|       DATA_RESET_LOGIC                                                                                                                                                                                     |    <0.001 |
|         gt_rst_r_cdc_sync                                                                                                                                                                                  |     0.000 |
|       U6                                                                                                                                                                                                   |    <0.001 |
|       U7                                                                                                                                                                                                   |    <0.001 |
|       VIDEO                                                                                                                                                                                                |     0.418 |
|         U0                                                                                                                                                                                                 |     0.418 |
|     VIDEO_32_TO_64                                                                                                                                                                                         |    <0.001 |
|       axi4_stream32_to_64_output_inst                                                                                                                                                                      |    <0.001 |
|         inst                                                                                                                                                                                               |    <0.001 |
|           axis_interconnect_0                                                                                                                                                                              |    <0.001 |
|             inst_mi_datapath[0].dynamic_datapath_mi                                                                                                                                                        |    <0.001 |
|               gen_nested.dynamic_datapath_0                                                                                                                                                                |    <0.001 |
|                 gen_nested.dynamic_datapath_0                                                                                                                                                              |    <0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                                                                            |    <0.001 |
|                     gen_nested.dynamic_datapath_0                                                                                                                                                          |    <0.001 |
|                       gen_nested.dynamic_datapath_0                                                                                                                                                        |    <0.001 |
|                         gen_dwidth_converter.axis_dwidth_converter_0                                                                                                                                       |    <0.001 |
|                           gen_upsizer_conversion.axisc_upsizer_0                                                                                                                                           |    <0.001 |
|                         gen_nested.dynamic_datapath_0                                                                                                                                                      |    <0.001 |
|                           gen_data_fifo.axis_data_fifo_0                                                                                                                                                   |    <0.001 |
|                             gen_fifo_generator.fifo_generator_inst                                                                                                                                         |    <0.001 |
|                               inst_fifo_gen                                                                                                                                                                |    <0.001 |
|                                 gaxis_fifo.gaxisf.axisf                                                                                                                                                    |    <0.001 |
|                                   grf.rf                                                                                                                                                                   |    <0.001 |
|                                     gntv_or_sync_fifo.gcx.clkx                                                                                                                                             |    <0.001 |
|                                       gsync_stage[1].rd_stg_inst                                                                                                                                           |     0.000 |
|                                       gsync_stage[1].wr_stg_inst                                                                                                                                           |    <0.001 |
|                                       gsync_stage[2].rd_stg_inst                                                                                                                                           |     0.000 |
|                                       gsync_stage[2].wr_stg_inst                                                                                                                                           |    <0.001 |
|                                     gntv_or_sync_fifo.gl0.rd                                                                                                                                               |    <0.001 |
|                                       gr1.grdc2.rdc                                                                                                                                                        |     0.000 |
|                                       gr1.rfwft                                                                                                                                                            |    <0.001 |
|                                       gras.rsts                                                                                                                                                            |    <0.001 |
|                                       rpntr                                                                                                                                                                |    <0.001 |
|                                     gntv_or_sync_fifo.gl0.wr                                                                                                                                               |    <0.001 |
|                                       gwas.wsts                                                                                                                                                            |    <0.001 |
|                                       wpntr                                                                                                                                                                |    <0.001 |
|                                     gntv_or_sync_fifo.mem                                                                                                                                                  |    <0.001 |
|                                       gdm.dm                                                                                                                                                               |    <0.001 |
|                                         RAM_reg_0_31_0_5                                                                                                                                                   |    <0.001 |
|                                         RAM_reg_0_31_12_17                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_18_23                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_24_29                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_30_35                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_36_41                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_42_47                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_48_52                                                                                                                                                 |    <0.001 |
|                                         RAM_reg_0_31_6_11                                                                                                                                                  |    <0.001 |
|                                     rstblk                                                                                                                                                                 |    <0.001 |
|               gen_register_slice.axis_register_slice_0                                                                                                                                                     |    <0.001 |
|                 axisc_register_slice_0                                                                                                                                                                     |    <0.001 |
|             inst_si_datapath[0].dynamic_datapath_si                                                                                                                                                        |    <0.001 |
|               gen_nested.dynamic_datapath_0                                                                                                                                                                |    <0.001 |
|                 gen_nested.dynamic_datapath_0                                                                                                                                                              |    <0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                                                                            |    <0.001 |
|                     gen_nested.dynamic_datapath_0                                                                                                                                                          |    <0.001 |
|                       gen_nested.dynamic_datapath_0                                                                                                                                                        |    <0.001 |
|                         gen_register_slice.axis_register_slice_0                                                                                                                                           |    <0.001 |
|                           axisc_register_slice_0                                                                                                                                                           |    <0.001 |
|     VIDEO_64_TO_32                                                                                                                                                                                         |     0.003 |
|       axi4_stream64_to_32_output_inst                                                                                                                                                                      |     0.003 |
|         inst                                                                                                                                                                                               |     0.003 |
|           axis_interconnect_0                                                                                                                                                                              |     0.003 |
|             inst_mi_datapath[0].dynamic_datapath_mi                                                                                                                                                        |     0.001 |
|               gen_nested.dynamic_datapath_0                                                                                                                                                                |    <0.001 |
|                 gen_nested.dynamic_datapath_0                                                                                                                                                              |    <0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                                                                            |    <0.001 |
|                     gen_dwidth_converter.axis_dwidth_converter_0                                                                                                                                           |    <0.001 |
|                       gen_downsizer_conversion.axisc_downsizer_0                                                                                                                                           |    <0.001 |
|               gen_register_slice.axis_register_slice_0                                                                                                                                                     |    <0.001 |
|                 axisc_register_slice_0                                                                                                                                                                     |    <0.001 |
|             inst_si_datapath[0].dynamic_datapath_si                                                                                                                                                        |     0.001 |
|               gen_nested.dynamic_datapath_0                                                                                                                                                                |     0.001 |
|                 gen_nested.dynamic_datapath_0                                                                                                                                                              |     0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                                                                            |     0.001 |
|                     gen_clock_converter.axis_clock_converter_0                                                                                                                                             |     0.001 |
|                       gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                                                                                                |     0.001 |
|                         gen_fifo_generator.fifo_generator_inst                                                                                                                                             |     0.001 |
|                           inst_fifo_gen                                                                                                                                                                    |     0.001 |
|                             gaxis_fifo.gaxisf.axisf                                                                                                                                                        |     0.001 |
|                               grf.rf                                                                                                                                                                       |     0.001 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                                                                                 |    <0.001 |
|                                   gsync_stage[1].rd_stg_inst                                                                                                                                               |    <0.001 |
|                                   gsync_stage[1].wr_stg_inst                                                                                                                                               |    <0.001 |
|                                   gsync_stage[2].rd_stg_inst                                                                                                                                               |    <0.001 |
|                                   gsync_stage[2].wr_stg_inst                                                                                                                                               |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                                                                                   |    <0.001 |
|                                   gr1.rfwft                                                                                                                                                                |    <0.001 |
|                                   gras.rsts                                                                                                                                                                |    <0.001 |
|                                   rpntr                                                                                                                                                                    |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                                                                                   |    <0.001 |
|                                   gwas.wsts                                                                                                                                                                |    <0.001 |
|                                   wpntr                                                                                                                                                                    |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                                                                                      |    <0.001 |
|                                   gdm.dm                                                                                                                                                                   |    <0.001 |
|                                     RAM_reg_0_31_0_5                                                                                                                                                       |     0.000 |
|                                     RAM_reg_0_31_12_17                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_18_23                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_24_29                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_30_35                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_36_41                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_60_65                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_66_71                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                                                                                      |     0.000 |
|                                     RAM_reg_0_31_72_77                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_78_83                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_84_89                                                                                                                                                     |    <0.001 |
|                                     RAM_reg_0_31_90_95                                                                                                                                                     |     0.000 |
|                                     RAM_reg_0_31_96_100                                                                                                                                                    |     0.000 |
|                                 rstblk                                                                                                                                                                     |    <0.001 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


