#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jan 11 15:29:15 2024
# Process ID: 2580
# Current directory: C:/Users/Félix/Documents/GitHub/S4_APP1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10680 C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.xpr
# Log file: C:/Users/Félix/Documents/GitHub/S4_APP1/vivado.log
# Journal file: C:/Users/Félix/Documents/GitHub/S4_APP1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.xpr
INFO: [Project 1-313] Project file moved from 'D:/UNIVERSITE/S4/APP1/APP' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.gen/sources_1', nor could it be found using path 'D:/UNIVERSITE/S4/APP1/APP/pb_APP_log_comb.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1117.512 ; gain = 0.000
close [ open C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_12bits.vhd w ]
add_files C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_12bits.vhd
close [ open C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd w ]
add_files C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.srcs\sources_1\new\inst_2_3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.srcs\sources_1\new\inst_add_4bits.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.srcs\sources_1\new\inst_moins5.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.srcs\sources_1\new\inst_add8bits.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.srcs\sources_1\new\inst_2_3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.srcs\sources_1\new\inst_add_4bits.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.srcs\sources_1\new\inst_moins5.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.srcs\sources_1\new\inst_add8bits.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.srcs\sources_1\new\inst_2_3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.srcs\sources_1\new\inst_add_4bits.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.srcs\sources_1\new\inst_moins5.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Félix\Documents\GitHub\S4_APP1\pb_APP_log_comb.srcs\sources_1\new\inst_add8bits.vhd:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AppCombi_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AppCombi_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_encodeur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_refreshPmod'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchro_module_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_deco.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decodeur3_8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Fct2_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_parite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Parite'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_ns.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD_NS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD_S'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_moins5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Moins_5'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_Bin2DualBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add12bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/imports/verif/AppCombi_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.synchro_module_v2 [\synchro_module_v2(const_clk_sys...]
Compiling architecture behavioral of entity xil_defaultlib.septSegments_encodeur [septsegments_encodeur_default]
Compiling architecture behavioral of entity xil_defaultlib.septSegments_refreshPmod [septsegments_refreshpmod_default]
Compiling architecture behavioral of entity xil_defaultlib.septSegments_Top [septsegments_top_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin2DualBCD_NS [bin2dualbcd_ns_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin2DualBCD_S [bin2dualbcd_s_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Moins_5 [moins_5_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin2DualBCD [bin2dualbcd_default]
Compiling architecture behavioral of entity xil_defaultlib.AppCombi_top [appcombi_top_default]
Compiling architecture behavioral of entity xil_defaultlib.appcombi_top_tb
Built simulation snapshot AppCombi_top_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/AppCombi_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 11 17:07:51 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1271.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AppCombi_top_tb_behav -key {Behavioral:sim_1:Functional:AppCombi_top_tb} -tclbatch {AppCombi_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source AppCombi_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AppCombi_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1303.117 ; gain = 31.797
set_property top Fct2_3 [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AppCombi_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AppCombi_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AppCombi_top_tb_behav -key {Behavioral:sim_1:Functional:AppCombi_top_tb} -tclbatch {AppCombi_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source AppCombi_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AppCombi_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1303.117 ; gain = 0.000
move_files -fileset sim_1 [get_files  C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AppCombi_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AppCombi_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AppCombi_top_tb_behav -key {Behavioral:sim_1:Functional:AppCombi_top_tb} -tclbatch {AppCombi_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source AppCombi_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AppCombi_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.098 ; gain = 9.980
move_files [get_files  C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd]
set_property top AppCombi_top [current_fileset]
set_property top Fct2_3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/simulate.log"
save_wave_config {C:/Users/Félix/Documents/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Félix/Documents/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg
set_property xsim.view C:/Users/Félix/Documents/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/simulate.log"
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/AppCombi_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/AppCombi_top_tb_behav/xsim.type
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/AppCombi_top_tb_behav/xsim.xdbg
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/AppCombi_top_tb_behav/xsimcrash.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/AppCombi_top_tb_behav/xsimk.exe
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/AppCombi_top_tb_behav/xsimkernel.log
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/AppCombi_top_tb_behav
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
ERROR: unknown error occurred
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: unknown error occurred
