#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 10 02:29:53 2020
# Process ID: 11668
# Current directory: C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1
# Command line: vivado.exe -log base_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_wrapper.tcl
# Log file: C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/base_wrapper.vds
# Journal file: C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/PYNQ/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 409.352 ; gain = 107.938
Command: synth_design -top base_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 887.402 ; gain = 181.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_wrapper' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/hdl/base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'base' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:13]
INFO: [Synth 8-6157] synthesizing module 'base_audio_direct_0_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_audio_direct_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_audio_direct_0_0' (2#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_audio_direct_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_audio_path_sel_0' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_audio_path_sel_0/synth/base_audio_path_sel_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 7 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (3#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_audio_path_sel_0' (4#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_audio_path_sel_0/synth/base_audio_path_sel_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_axi_interconnect_0_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:2603]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1QJ9JNT' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:22519]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_0' (5#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_m00_regslice_18' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m00_regslice_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m00_regslice_18' (6#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m00_regslice_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1QJ9JNT' (7#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:22519]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_B18IYK' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:38425]
INFO: [Synth 8-6157] synthesizing module 'base_s00_regslice_18' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_s00_regslice_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_s00_regslice_18' (8#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_s00_regslice_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_B18IYK' (9#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:38425]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1FTU5CA' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:40340]
INFO: [Synth 8-6157] synthesizing module 'base_s01_regslice_6' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_s01_regslice_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_s01_regslice_6' (10#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_s01_regslice_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1FTU5CA' (11#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:40340]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1J4F2HD' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:40550]
INFO: [Synth 8-6157] synthesizing module 'base_s02_regslice_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_s02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_s02_regslice_0' (12#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_s02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1J4F2HD' (13#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:40550]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_0' (14#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_interconnect_0_0' (15#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:2603]
INFO: [Synth 8-6157] synthesizing module 'base_axi_mem_intercon_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:4976]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1UXCXRT' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:23431]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_1' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_1' (16#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_auto_pc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_m00_regslice_19' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m00_regslice_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m00_regslice_19' (17#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m00_regslice_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1UXCXRT' (18#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:23431]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_FF1AKS' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:38828]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_0' (19#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_auto_us_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_0' has 40 connections declared, but only 39 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:38998]
INFO: [Synth 8-6157] synthesizing module 'base_s00_regslice_19' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_s00_regslice_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_s00_regslice_19' (20#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_s00_regslice_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_FF1AKS' (21#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:38828]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1BCAG1M' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:39933]
INFO: [Synth 8-6157] synthesizing module 'base_s01_regslice_7' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_s01_regslice_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_s01_regslice_7' (22#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_s01_regslice_7_stub.v:6]
WARNING: [Synth 8-7023] instance 's01_regslice' of module 'base_s01_regslice_7' has 40 connections declared, but only 39 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:40084]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1BCAG1M' (23#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:39933]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_1' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_1' (24#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_xbar_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_xbar_1' has 78 connections declared, but only 71 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:5526]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_mem_intercon_0' (25#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:4976]
INFO: [Synth 8-6157] synthesizing module 'base_btns_gpio_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_btns_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_btns_gpio_0' (26#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_btns_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_concat_arduino_0' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_concat_arduino_0/synth/base_concat_arduino_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 20 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 10 - type: integer 
	Parameter IN4_WIDTH bound to: 20 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 10 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 64 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (27#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_arduino_0' (28#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_concat_arduino_0/synth/base_concat_arduino_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_concat_interrupts_0' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_concat_interrupts_0/synth/base_concat_interrupts_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 6 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 3 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 13 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' (28#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_interrupts_0' (29#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_concat_interrupts_0/synth/base_concat_interrupts_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_concat_pmoda_0' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_concat_pmoda_0/synth/base_concat_pmoda_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized1' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 8 - type: integer 
	Parameter IN2_WIDTH bound to: 8 - type: integer 
	Parameter IN3_WIDTH bound to: 8 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized1' (29#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_pmoda_0' (30#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_concat_pmoda_0/synth/base_concat_pmoda_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_constant_10bit_0_0' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_constant_10bit_0_0/synth/base_constant_10bit_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (31#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_constant_10bit_0_0' (32#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_constant_10bit_0_0/synth/base_constant_10bit_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_constant_8bit_0_0' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_constant_8bit_0_0/synth/base_constant_8bit_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (32#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_constant_8bit_0_0' (33#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_constant_8bit_0_0/synth/base_constant_8bit_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'iop_arduino_imp_HQH550' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:17817]
INFO: [Synth 8-6157] synthesizing module 'base_dff_en_reset_vector_0_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_dff_en_reset_vector_0_0' (34#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'gpio_subsystem_imp_J4SCH0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:15903]
INFO: [Synth 8-6157] synthesizing module 'base_arduino_gpio_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_arduino_gpio_0' (35#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_ck_gpio_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_ck_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_ck_gpio_0' (36#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_ck_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gpio_subsystem_imp_J4SCH0' (37#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:15903]
INFO: [Synth 8-6157] synthesizing module 'iic_subsystem_imp_D9URGH' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:17681]
INFO: [Synth 8-6157] synthesizing module 'base_iic_direct_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_iic_direct_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_iic_direct_0' (38#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_iic_direct_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'iic_direct' of module 'base_iic_direct_0' has 27 connections declared, but only 26 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:17788]
INFO: [Synth 8-6155] done synthesizing module 'iic_subsystem_imp_D9URGH' (39#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:17681]
INFO: [Synth 8-6157] synthesizing module 'base_intc_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_intc_0' (40#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_intr_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_intr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_intr_0' (41#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_intr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_intr_concat_0' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intr_concat_0/synth/base_intr_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized2' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 6 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 11 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized2' (41#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_intr_concat_0' (42#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intr_concat_0/synth/base_intr_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_io_switch_0_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_io_switch_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_io_switch_0_0' (43#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_io_switch_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lmb_imp_1LYQ59K' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:22079]
INFO: [Synth 8-6157] synthesizing module 'base_dlmb_v10_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_dlmb_v10_0' (44#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:22223]
INFO: [Synth 8-6157] synthesizing module 'base_ilmb_v10_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_ilmb_v10_0' (45#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:22248]
INFO: [Synth 8-6157] synthesizing module 'base_lmb_bram_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_lmb_bram_0' (46#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_0' has 16 connections declared, but only 14 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:22273]
INFO: [Synth 8-6157] synthesizing module 'base_lmb_bram_if_cntlr_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_lmb_bram_if_cntlr_0' (47#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lmb_imp_1LYQ59K' (48#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:22079]
INFO: [Synth 8-6157] synthesizing module 'base_logic_1_0' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_0/synth/base_logic_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (48#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_logic_1_0' (49#1) [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_0/synth/base_logic_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_mb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_0' (50#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_mb_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_0' has 52 connections declared, but only 51 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:18832]
INFO: [Synth 8-6157] synthesizing module 'base_mb_bram_ctrl_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_bram_ctrl_0' (51#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:6213]
INFO: [Synth 8-6157] synthesizing module 'i00_couplers_imp_1JRUJ0W' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:17243]
INFO: [Synth 8-6155] done synthesizing module 'i00_couplers_imp_1JRUJ0W' (52#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:17243]
INFO: [Synth 8-6157] synthesizing module 'i01_couplers_imp_NBK9EU' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:17389]
INFO: [Synth 8-6155] done synthesizing module 'i01_couplers_imp_NBK9EU' (53#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:17389]
INFO: [Synth 8-6157] synthesizing module 'i02_couplers_imp_B7RREL' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:17535]
INFO: [Synth 8-6155] done synthesizing module 'i02_couplers_imp_B7RREL' (54#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:17535]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_83OWNR' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:24157]
INFO: [Synth 8-6157] synthesizing module 'base_m00_regslice_22' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m00_regslice_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m00_regslice_22' (55#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m00_regslice_22_stub.v:6]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_22' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:24316]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_83OWNR' (56#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:24157]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_ZKWTUP' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:26392]
INFO: [Synth 8-6157] synthesizing module 'base_m01_regslice_14' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m01_regslice_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m01_regslice_14' (57#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m01_regslice_14_stub.v:6]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_14' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:26551]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_ZKWTUP' (58#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:26392]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1Y0SZJU' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:27402]
INFO: [Synth 8-6157] synthesizing module 'base_m02_regslice_14' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m02_regslice_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m02_regslice_14' (59#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m02_regslice_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1Y0SZJU' (60#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:27402]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_R04NF0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:29073]
INFO: [Synth 8-6157] synthesizing module 'base_m03_regslice_14' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m03_regslice_14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m03_regslice_14' (61#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m03_regslice_14_stub.v:6]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_14' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:29232]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_R04NF0' (62#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:29073]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1A5ZKC' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:29673]
INFO: [Synth 8-6157] synthesizing module 'base_m04_regslice_11' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m04_regslice_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m04_regslice_11' (63#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m04_regslice_11_stub.v:6]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_11' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:29832]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1A5ZKC' (64#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:29673]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_16LXAGQ' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:30863]
INFO: [Synth 8-6157] synthesizing module 'base_m05_regslice_11' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m05_regslice_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m05_regslice_11' (65#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m05_regslice_11_stub.v:6]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_11' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:31022]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_16LXAGQ' (66#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:30863]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1RSUW2P' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:32391]
INFO: [Synth 8-6157] synthesizing module 'base_m06_regslice_11' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m06_regslice_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m06_regslice_11' (67#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m06_regslice_11_stub.v:6]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_11' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:32550]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1RSUW2P' (68#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:32391]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_XKK68N' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:34117]
INFO: [Synth 8-6157] synthesizing module 'base_m07_regslice_11' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m07_regslice_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m07_regslice_11' (69#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m07_regslice_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_XKK68N' (70#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:34117]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_CVN3HD' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:34527]
INFO: [Synth 8-6157] synthesizing module 'base_m08_regslice_7' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m08_regslice_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m08_regslice_7' (71#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m08_regslice_7_stub.v:6]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_m08_regslice_7' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:34686]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_CVN3HD' (72#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:34527]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1DRXJPZ' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:35483]
INFO: [Synth 8-6157] synthesizing module 'base_m09_regslice_7' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m09_regslice_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m09_regslice_7' (73#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m09_regslice_7_stub.v:6]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'base_m09_regslice_7' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:35642]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1DRXJPZ' (74#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:35483]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_19PYWFZ' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:35883]
INFO: [Synth 8-6157] synthesizing module 'base_m10_regslice_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m10_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m10_regslice_0' (75#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m10_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm10_regslice' of module 'base_m10_regslice_0' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36042]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_19PYWFZ' (76#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:35883]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_G15421' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36083]
INFO: [Synth 8-6157] synthesizing module 'base_m11_regslice_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m11_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m11_regslice_0' (77#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m11_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm11_regslice' of module 'base_m11_regslice_0' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_G15421' (78#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36083]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_JBQ1HU' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36283]
INFO: [Synth 8-6157] synthesizing module 'base_m12_regslice_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m12_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m12_regslice_0' (79#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m12_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm12_regslice' of module 'base_m12_regslice_0' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36442]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_JBQ1HU' (80#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36283]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1O461D0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36483]
INFO: [Synth 8-6157] synthesizing module 'base_m13_regslice_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m13_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m13_regslice_0' (81#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m13_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm13_regslice' of module 'base_m13_regslice_0' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36642]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1O461D0' (82#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36483]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_1GJT0H0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36683]
INFO: [Synth 8-6157] synthesizing module 'base_m14_regslice_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m14_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m14_regslice_0' (83#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m14_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm14_regslice' of module 'base_m14_regslice_0' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36842]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_1GJT0H0' (84#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36683]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_8ZTDCI' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36883]
INFO: [Synth 8-6157] synthesizing module 'base_m15_regslice_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m15_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m15_regslice_0' (85#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m15_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm15_regslice' of module 'base_m15_regslice_0' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:37042]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_8ZTDCI' (86#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:36883]
INFO: [Synth 8-6157] synthesizing module 'm16_couplers_imp_PJCXZD' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:37083]
INFO: [Synth 8-6157] synthesizing module 'base_m16_regslice_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m16_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m16_regslice_0' (87#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_m16_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'm16_regslice' of module 'base_m16_regslice_0' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:37242]
INFO: [Synth 8-6155] done synthesizing module 'm16_couplers_imp_PJCXZD' (88#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:37083]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1OXEFDU' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:37493]
INFO: [Synth 8-6157] synthesizing module 'base_s00_regslice_22' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_s00_regslice_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_s00_regslice_22' (89#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_s00_regslice_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1OXEFDU' (90#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:37493]
INFO: [Synth 8-6157] synthesizing module 'base_tier2_xbar_0_0' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_tier2_xbar_0_0_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'base_tier2_xbar_0_0' (91#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_tier2_xbar_1_0' (92#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_tier2_xbar_2_0' (93#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_2' (94#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/.Xil/Vivado-11668-DESKTOP-B2I46DP/realtime/base_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_0' (95#1) [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:6213]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:19282]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 4 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 5 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 6 - type: integer 
	Parameter DIN_TO bound to: 6 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 7 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
WARNING: [Synth 8-7023] instance 'timer_0' of module 'base_timer_0_0' has 26 connections declared, but only 25 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:41594]
WARNING: [Synth 8-7023] instance 'timer_3' of module 'base_timer_3_0' has 26 connections declared, but only 25 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:41674]
WARNING: [Synth 8-7023] instance 'timer_4' of module 'base_timer_4_0' has 26 connections declared, but only 25 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:41700]
WARNING: [Synth 8-7023] instance 'timer_5' of module 'base_timer_5_0' has 26 connections declared, but only 25 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:41726]
WARNING: [Synth 8-7023] instance 'xadc' of module 'base_xadc_0' has 45 connections declared, but only 39 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:19487]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
WARNING: [Synth 8-7023] instance 'iic' of module 'base_iic_0' has 27 connections declared, but only 26 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:20052]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_1' has 25 connections declared, but only 24 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:21733]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_1' has 25 connections declared, but only 24 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:21758]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_1' has 16 connections declared, but only 14 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:21783]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_1' has 52 connections declared, but only 51 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:20208]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_23' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:24880]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_15' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:25480]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_15' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:28642]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_12' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:30232]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_12' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:31586]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_12' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:31986]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_1' has 10 connections declared, but only 9 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:20487]
WARNING: [Synth 8-7023] instance 'timer' of module 'base_timer_6' has 26 connections declared, but only 25 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:20531]
WARNING: [Synth 8-7023] instance 'iic' of module 'base_iic_1' has 27 connections declared, but only 26 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:21082]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_2' has 25 connections declared, but only 24 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:21978]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_2' has 25 connections declared, but only 24 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:22003]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_2' has 16 connections declared, but only 14 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:22028]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_2' has 52 connections declared, but only 51 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:21238]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_24' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:25080]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_16' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:25280]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_16' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:29432]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_13' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:30032]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_13' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:30822]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_13' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:32750]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_2' has 10 connections declared, but only 9 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:21517]
WARNING: [Synth 8-7023] instance 'timer' of module 'base_timer_7' has 26 connections declared, but only 25 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:21561]
	Parameter DIN_WIDTH bound to: 7 - type: integer 
	Parameter DIN_FROM bound to: 6 - type: integer 
	Parameter DIN_TO bound to: 6 - type: integer 
	Parameter DIN_WIDTH bound to: 7 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 7 - type: integer 
	Parameter DIN_FROM bound to: 4 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
	Parameter DIN_WIDTH bound to: 7 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter DIN_WIDTH bound to: 7 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 5 - type: integer 
	Parameter DIN_WIDTH bound to: 7 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'ps7_0' of module 'base_ps7_0_0' has 246 connections declared, but only 233 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:1620]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_20' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:24680]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_m02_regslice_12' has 80 connections declared, but only 76 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:26903]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_12' has 80 connections declared, but only 76 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:28994]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_10' has 80 connections declared, but only 76 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:30584]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_10' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:31386]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_10' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:32350]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_m08_regslice_6' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:35050]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'base_m09_regslice_6' has 80 connections declared, but only 78 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:35402]
WARNING: [Synth 8-7023] instance 'm09_couplers' of module 'm09_couplers_imp_17V2EE4' has 78 connections declared, but only 61 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:14074]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'base_auto_pc_7' has 79 connections declared, but only 77 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:38056]
WARNING: [Synth 8-7023] instance 'ps7_0_axi_periph' of module 'base_ps7_0_axi_periph_0' has 310 connections declared, but only 301 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:1854]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_21' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:24116]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_13' has 40 connections declared, but only 37 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:26352]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_m02_regslice_13' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:27771]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_13' has 40 connections declared, but only 37 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:28233]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk0' of module 'base_rst_ps7_0_fclk0_0' has 10 connections declared, but only 7 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:2294]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk1' of module 'base_rst_ps7_0_fclk1_0' has 10 connections declared, but only 7 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:2302]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk3' of module 'base_rst_ps7_0_fclk3_0' has 10 connections declared, but only 7 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:2310]
WARNING: [Synth 8-7023] instance 'slice_arduino_direct_iic' of module 'base_slice_arduino_direct_iic_0' has 12 connections declared, but only 10 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:2318]
WARNING: [Synth 8-7023] instance 'slice_arduino_gpio' of module 'base_slice_arduino_gpio_0' has 6 connections declared, but only 5 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:2329]
WARNING: [Synth 8-7023] instance 'slice_pmoda_gpio' of module 'base_slice_pmoda_gpio_0' has 6 connections declared, but only 5 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:2335]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'base_axi_dma_0_0' has 43 connections declared, but only 41 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:41988]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'base_axis_data_fifo_0_0' has 22 connections declared, but only 16 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:42030]
	Parameter CONST_VAL bound to: 255 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-7023] instance 'trace_cntrl_64_0' of module 'base_trace_cntrl_64_0_0' has 38 connections declared, but only 36 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:42049]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'base_axi_dma_0_1' has 43 connections declared, but only 41 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:42322]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'base_axis_data_fifo_0_1' has 22 connections declared, but only 16 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:42364]
	Parameter CONST_VAL bound to: 15 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 'trace_cntrl_32_0' of module 'base_trace_cntrl_32_0_0' has 38 connections declared, but only 36 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:42383]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_25' has 40 connections declared, but only 37 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:22479]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_17' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:26156]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_m02_regslice_17' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:28037]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_14' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:29632]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_14' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:31786]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_14' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:33016]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'base_m07_regslice_14' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:33282]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_m08_regslice_8' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:34486]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'base_m09_regslice_8' has 40 connections declared, but only 38 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:35842]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'base_s00_regslice_26' has 40 connections declared, but only 39 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:38786]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_1' has 34 connections declared, but only 33 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:40269]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_awready' does not match port width (2) of module 'base_xbar_8' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:6195]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (4) of module 'base_xbar_8' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:6199]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_bvalid' does not match port width (2) of module 'base_xbar_8' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:6200]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_wready' does not match port width (2) of module 'base_xbar_8' [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:6208]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_xbar_8' has 78 connections declared, but only 76 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:6134]
WARNING: [Synth 8-7023] instance 'axi_vdma' of module 'base_axi_vdma_0' has 67 connections declared, but only 64 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:43364]
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s_0' of module 'base_v_vid_in_axi4s_0_0' has 28 connections declared, but only 22 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:15432]
WARNING: [Synth 8-7023] instance 'vtc_in' of module 'base_vtc_in_0' has 29 connections declared, but only 28 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:15455]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'base_v_axi4s_vid_out_0_0' has 31 connections declared, but only 22 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:15846]
WARNING: [Synth 8-7023] instance 'vtc_out' of module 'base_vtc_out_0' has 32 connections declared, but only 31 given [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/synth/base.v:15869]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In1[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized6 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized4 has unconnected port In31[0]
WARNING: [Synth 8-3331] design s01_couplers_imp_1BPETZ9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1BPETZ9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_F85G6R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_F85G6R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1UNZW92 has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_YXTABC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_YXTABC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m09_couplers_imp_5UZHFX has unconnected port S_AXI_awaddr[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1021.574 ; gain = 315.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1021.574 ; gain = 315.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1021.574 ; gain = 315.195
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_audio_direct_0_0/base_audio_direct_0_0/base_audio_direct_0_0_in_context.xdc] for cell 'base_i/audio_direct_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_audio_direct_0_0/base_audio_direct_0_0/base_audio_direct_0_0_in_context.xdc] for cell 'base_i/audio_direct_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_0/base_xbar_0/base_xbar_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_0/base_xbar_0/base_xbar_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_1/base_xbar_1/base_xbar_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_1/base_xbar_1/base_xbar_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/xbar'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0/base_arduino_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/gpio_subsystem/arduino_gpio'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0/base_arduino_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/gpio_subsystem/arduino_gpio'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ck_gpio_0/base_ck_gpio_0/base_ck_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/gpio_subsystem/ck_gpio'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ck_gpio_0/base_ck_gpio_0/base_ck_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/gpio_subsystem/ck_gpio'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/iic_subsystem/iic_direct'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/iic_subsystem/iic_direct'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intc_0/base_intc_0/base_intc_0_in_context.xdc] for cell 'base_i/iop_arduino/intc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intc_0/base_intc_0/base_intc_0_in_context.xdc] for cell 'base_i/iop_arduino/intc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intr_0/base_intr_0/base_intr_0_in_context.xdc] for cell 'base_i/iop_arduino/intr'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intr_0/base_intr_0/base_intr_0_in_context.xdc] for cell 'base_i/iop_arduino/intr'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_0_0/base_io_switch_0_0/base_io_switch_0_0_in_context.xdc] for cell 'base_i/iop_arduino/io_switch_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_0_0/base_io_switch_0_0/base_io_switch_0_0_in_context.xdc] for cell 'base_i/iop_arduino/io_switch_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/dlmb_v10'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/dlmb_v10'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/ilmb_v10'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/ilmb_v10'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0/base_lmb_bram_2_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0/base_lmb_bram_2_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_1_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_1_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mb_0/base_mb_0/base_mb_1_in_context.xdc] for cell 'base_i/iop_arduino/mb'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mb_0/base_mb_0/base_mb_1_in_context.xdc] for cell 'base_i/iop_arduino/mb'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_arduino/mb_bram_ctrl'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_arduino/mb_bram_ctrl'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_2/base_xbar_2/base_xbar_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_2/base_xbar_2/base_xbar_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0/base_spi_shared_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0/base_spi_shared_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0/base_spi_shared_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0/base_spi_shared_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_arduino/uartlite'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_arduino/uartlite'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xadc_0/base_xadc_0/base_xadc_0_in_context.xdc] for cell 'base_i/iop_arduino/xadc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xadc_0/base_xadc_0/base_xadc_0_in_context.xdc] for cell 'base_i/iop_arduino/xadc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/dff_en_reset_vector_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_gpio_0/base_gpio_0/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmoda/gpio'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_gpio_0/base_gpio_0/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmoda/gpio'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_iic_0/base_iic_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmoda/iic'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_iic_0/base_iic_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmoda/iic'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intc_1/base_intc_1/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmoda/intc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intc_1/base_intc_1/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmoda/intc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intr_1/base_intr_1/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmoda/intr'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intr_1/base_intr_1/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmoda/intr'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_1/base_io_switch_1/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmoda/io_switch'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_1/base_io_switch_1/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmoda/io_switch'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_1/base_dlmb_v10_1/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/dlmb_v10'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_1/base_dlmb_v10_1/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/dlmb_v10'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_1/base_ilmb_v10_1/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/ilmb_v10'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_1/base_ilmb_v10_1/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/ilmb_v10'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_1/base_lmb_bram_1/base_lmb_bram_2_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_1/base_lmb_bram_1/base_lmb_bram_2_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mb_1/base_mb_1/base_mb_1_in_context.xdc] for cell 'base_i/iop_pmoda/mb'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mb_1/base_mb_1/base_mb_1_in_context.xdc] for cell 'base_i/iop_pmoda/mb'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_pmoda/mb_bram_ctrl'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_pmoda/mb_bram_ctrl'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_3/base_xbar_3/base_xbar_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_3/base_xbar_3/base_xbar_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_spi_0/base_spi_0/base_spi_shared_0_in_context.xdc] for cell 'base_i/iop_pmoda/spi'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_spi_0/base_spi_0/base_spi_shared_0_in_context.xdc] for cell 'base_i/iop_pmoda/spi'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_6/base_timer_6/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/timer'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_6/base_timer_6/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/timer'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/dff_en_reset_vector_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_gpio_1/base_gpio_1/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmodb/gpio'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_gpio_1/base_gpio_1/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmodb/gpio'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_iic_1/base_iic_1/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmodb/iic'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_iic_1/base_iic_1/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmodb/iic'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intc_2/base_intc_2/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmodb/intc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intc_2/base_intc_2/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmodb/intc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intr_2/base_intr_2/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmodb/intr'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_intr_2/base_intr_2/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmodb/intr'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_2/base_io_switch_2/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmodb/io_switch'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_2/base_io_switch_2/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmodb/io_switch'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/dlmb_v10'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/dlmb_v10'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_2/base_ilmb_v10_2/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/ilmb_v10'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_2/base_ilmb_v10_2/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/ilmb_v10'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_2/base_lmb_bram_2/base_lmb_bram_2_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_2/base_lmb_bram_2/base_lmb_bram_2_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_1_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_1_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mb_2/base_mb_2/base_mb_1_in_context.xdc] for cell 'base_i/iop_pmodb/mb'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mb_2/base_mb_2/base_mb_1_in_context.xdc] for cell 'base_i/iop_pmodb/mb'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_2/base_mb_bram_ctrl_2/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_pmodb/mb_bram_ctrl'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_2/base_mb_bram_ctrl_2/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_pmodb/mb_bram_ctrl'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_4/base_xbar_4/base_xbar_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_4/base_xbar_4/base_xbar_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_spi_1/base_spi_1/base_spi_shared_0_in_context.xdc] for cell 'base_i/iop_pmodb/spi'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_spi_1/base_spi_1/base_spi_shared_0_in_context.xdc] for cell 'base_i/iop_pmodb/spi'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_7/base_timer_7/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/timer'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_timer_7/base_timer_7/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/timer'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc] for cell 'base_i/mdm_1'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc] for cell 'base_i/mdm_1'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc] for cell 'base_i/ps7_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc] for cell 'base_i/ps7_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_5/base_xbar_5/base_xbar_5_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_5/base_xbar_5/base_xbar_5_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_6/base_xbar_6/base_xbar_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/xbar'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_6/base_xbar_6/base_xbar_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/xbar'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0/base_rgbleds_gpio_0_in_context.xdc] for cell 'base_i/rgbleds_gpio'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0/base_rgbleds_gpio_0_in_context.xdc] for cell 'base_i/rgbleds_gpio'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk3_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk3_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk1'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk1'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk3'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk3'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_slice_arduino_direct_iic_0/base_slice_arduino_direct_iic_0/base_slice_arduino_direct_iic_0_in_context.xdc] for cell 'base_i/slice_arduino_direct_iic'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_slice_arduino_direct_iic_0/base_slice_arduino_direct_iic_0/base_slice_arduino_direct_iic_0_in_context.xdc] for cell 'base_i/slice_arduino_direct_iic'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_slice_arduino_gpio_0/base_slice_arduino_gpio_0/base_slice_arduino_gpio_0_in_context.xdc] for cell 'base_i/slice_arduino_gpio'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_slice_arduino_gpio_0/base_slice_arduino_gpio_0/base_slice_arduino_gpio_0_in_context.xdc] for cell 'base_i/slice_arduino_gpio'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_slice_pmoda_gpio_0/base_slice_pmoda_gpio_0/base_slice_pmoda_gpio_0_in_context.xdc] for cell 'base_i/slice_pmoda_gpio'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_slice_pmoda_gpio_0/base_slice_pmoda_gpio_0/base_slice_pmoda_gpio_0_in_context.xdc] for cell 'base_i/slice_pmoda_gpio'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0/base_system_interrupts_0_in_context.xdc] for cell 'base_i/system_interrupts'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0/base_system_interrupts_0_in_context.xdc] for cell 'base_i/system_interrupts'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0/base_axi_dma_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_arduino/axi_dma_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0/base_axi_dma_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_arduino/axi_dma_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_arduino/axis_data_fifo_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_arduino/axis_data_fifo_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_arduino/trace_cntrl_64_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_arduino/trace_cntrl_64_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1/base_axi_dma_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmoda/axi_dma_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1/base_axi_dma_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmoda/axi_dma_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmoda/axis_data_fifo_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmoda/axis_data_fifo_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pmoda/trace_cntrl_32_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pmoda/trace_cntrl_32_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_7/base_xbar_7/base_xbar_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_7/base_xbar_7/base_xbar_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_8/base_xbar_8/base_xbar_8_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/xbar'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_xbar_8/base_xbar_8/base_xbar_8_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/xbar'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0/base_axi_vdma_0_in_context.xdc] for cell 'base_i/video/axi_vdma'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0/base_axi_vdma_0_in_context.xdc] for cell 'base_i/video/axi_vdma'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_color_convert_0/base_color_convert_0/base_color_convert_1_in_context.xdc] for cell 'base_i/video/hdmi_in/color_convert'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_color_convert_0/base_color_convert_0/base_color_convert_1_in_context.xdc] for cell 'base_i/video/hdmi_in/color_convert'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_color_swap_0_0/base_color_swap_0_0/base_color_swap_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/color_swap_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_color_swap_0_0/base_color_swap_0_0/base_color_swap_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/color_swap_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0/base_vtc_in_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0/base_vtc_in_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_pixel_pack_0/base_pixel_pack_0/base_pixel_pack_0_in_context.xdc] for cell 'base_i/video/hdmi_in/pixel_pack'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_pixel_pack_0/base_pixel_pack_0/base_pixel_pack_0_in_context.xdc] for cell 'base_i/video/hdmi_in/pixel_pack'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_color_convert_1/base_color_convert_1/base_color_convert_1_in_context.xdc] for cell 'base_i/video/hdmi_out/color_convert'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_color_convert_1/base_color_convert_1/base_color_convert_1_in_context.xdc] for cell 'base_i/video/hdmi_out/color_convert'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axi_dynclk_0/base_axi_dynclk_0/base_axi_dynclk_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/axi_dynclk'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_axi_dynclk_0/base_axi_dynclk_0/base_axi_dynclk_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/axi_dynclk'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_color_swap_0_1/base_color_swap_0_1/base_color_swap_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/color_swap_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_color_swap_0_1/base_color_swap_0_1/base_color_swap_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/color_swap_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0/base_vtc_out_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0/base_vtc_out_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_pixel_unpack_0/base_pixel_unpack_0/base_pixel_unpack_0_in_context.xdc] for cell 'base_i/video/hdmi_out/pixel_unpack'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_pixel_unpack_0/base_pixel_unpack_0/base_pixel_unpack_0_in_context.xdc] for cell 'base_i/video/hdmi_out/pixel_unpack'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0/base_rst_ps7_0_fclk3_0_in_context.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0/base_rst_ps7_0_fclk3_0_in_context.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_18/base_s00_regslice_18/base_s00_regslice_24_in_context.xdc] for cell 'base_i/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_18/base_s00_regslice_18/base_s00_regslice_24_in_context.xdc] for cell 'base_i/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s01_regslice_6/base_s01_regslice_6/base_s00_regslice_24_in_context.xdc] for cell 'base_i/axi_interconnect_0/s01_couplers/s01_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s01_regslice_6/base_s01_regslice_6/base_s00_regslice_24_in_context.xdc] for cell 'base_i/axi_interconnect_0/s01_couplers/s01_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s02_regslice_0/base_s02_regslice_0/base_s00_regslice_24_in_context.xdc] for cell 'base_i/axi_interconnect_0/s02_couplers/s02_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s02_regslice_0/base_s02_regslice_0/base_s00_regslice_24_in_context.xdc] for cell 'base_i/axi_interconnect_0/s02_couplers/s02_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_18/base_m00_regslice_18/base_m00_regslice_18_in_context.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_18/base_m00_regslice_18/base_m00_regslice_18_in_context.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0/base_auto_pc_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0/base_auto_pc_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_19/base_s00_regslice_19/base_s00_regslice_19_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_19/base_s00_regslice_19/base_s00_regslice_19_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0/base_auto_us_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0/base_auto_us_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s01_regslice_7/base_s01_regslice_7/base_s01_regslice_7_in_context.xdc] for cell 'base_i/axi_mem_intercon/s01_couplers/s01_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s01_regslice_7/base_s01_regslice_7/base_s01_regslice_7_in_context.xdc] for cell 'base_i/axi_mem_intercon/s01_couplers/s01_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_19/base_m00_regslice_19/base_m00_regslice_19_in_context.xdc] for cell 'base_i/axi_mem_intercon/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_19/base_m00_regslice_19/base_m00_regslice_19_in_context.xdc] for cell 'base_i/axi_mem_intercon/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1/base_auto_pc_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1/base_auto_pc_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_tier2_xbar_0_0/base_tier2_xbar_0_0/base_tier2_xbar_0_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_tier2_xbar_0_0/base_tier2_xbar_0_0/base_tier2_xbar_0_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_tier2_xbar_1_0/base_tier2_xbar_1_0/base_tier2_xbar_1_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_tier2_xbar_1_0/base_tier2_xbar_1_0/base_tier2_xbar_1_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_tier2_xbar_2_0/base_tier2_xbar_2_0/base_tier2_xbar_2_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_tier2_xbar_2_0/base_tier2_xbar_2_0/base_tier2_xbar_2_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_22/base_s00_regslice_22/base_s00_regslice_24_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_22/base_s00_regslice_22/base_s00_regslice_24_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_22/base_m00_regslice_22/base_m00_regslice_23_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_22/base_m00_regslice_22/base_m00_regslice_23_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_14/base_m01_regslice_14/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_14/base_m01_regslice_14/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_14/base_m02_regslice_14/base_m02_regslice_13_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_14/base_m02_regslice_14/base_m02_regslice_13_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_14/base_m03_regslice_14/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_14/base_m03_regslice_14/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_11/base_m04_regslice_11/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_11/base_m04_regslice_11/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_11/base_m05_regslice_11/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_11/base_m05_regslice_11/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_11/base_m06_regslice_11/base_m00_regslice_23_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_11/base_m06_regslice_11/base_m00_regslice_23_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_11/base_m07_regslice_11/base_s00_regslice_24_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_11/base_m07_regslice_11/base_s00_regslice_24_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_7/base_m08_regslice_7/base_m08_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_7/base_m08_regslice_7/base_m08_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_7/base_m09_regslice_7/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_7/base_m09_regslice_7/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m10_regslice_0/base_m10_regslice_0/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m10_regslice_0/base_m10_regslice_0/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m11_regslice_0/base_m11_regslice_0/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m11_regslice_0/base_m11_regslice_0/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m12_regslice_0/base_m12_regslice_0/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m12_regslice_0/base_m12_regslice_0/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m13_regslice_0/base_m13_regslice_0/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m13_regslice_0/base_m13_regslice_0/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m14_regslice_0/base_m14_regslice_0/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m14_regslice_0/base_m14_regslice_0/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m15_regslice_0/base_m15_regslice_0/base_m15_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m15_regslice_0/base_m15_regslice_0/base_m15_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m16_regslice_0/base_m16_regslice_0/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m16_regslice_0/base_m16_regslice_0/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_23/base_s00_regslice_23/base_s00_regslice_24_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_23/base_s00_regslice_23/base_s00_regslice_24_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_23/base_m00_regslice_23/base_m00_regslice_23_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_23/base_m00_regslice_23/base_m00_regslice_23_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_15/base_m01_regslice_15/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_15/base_m01_regslice_15/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_15/base_m02_regslice_15/base_m02_regslice_13_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_15/base_m02_regslice_15/base_m02_regslice_13_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_15/base_m03_regslice_15/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_15/base_m03_regslice_15/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_12/base_m04_regslice_12/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_12/base_m04_regslice_12/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_12/base_m05_regslice_12/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_12/base_m05_regslice_12/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_12/base_m06_regslice_12/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_12/base_m06_regslice_12/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_12/base_m07_regslice_12/base_s00_regslice_24_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_12/base_m07_regslice_12/base_s00_regslice_24_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_24/base_s00_regslice_24/base_s00_regslice_24_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_24/base_s00_regslice_24/base_s00_regslice_24_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_24/base_m00_regslice_24/base_m00_regslice_23_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_24/base_m00_regslice_24/base_m00_regslice_23_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_16/base_m01_regslice_16/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_16/base_m01_regslice_16/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_16/base_m02_regslice_16/base_m02_regslice_13_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_16/base_m02_regslice_16/base_m02_regslice_13_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_16/base_m03_regslice_16/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_16/base_m03_regslice_16/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_13/base_m04_regslice_13/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_13/base_m04_regslice_13/base_m07_regslice_10_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_13/base_m05_regslice_13/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_13/base_m05_regslice_13/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_13/base_m06_regslice_13/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_13/base_m06_regslice_13/base_m08_regslice_8_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_13/base_m07_regslice_13/base_s00_regslice_24_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_13/base_m07_regslice_13/base_s00_regslice_24_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_20/base_s00_regslice_20/base_s00_regslice_20_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_20/base_s00_regslice_20/base_s00_regslice_20_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7/base_auto_pc_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7/base_auto_pc_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_20/base_m00_regslice_20/base_m08_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_20/base_m00_regslice_20/base_m08_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_12/base_m01_regslice_12/base_m01_regslice_12_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_12/base_m01_regslice_12/base_m01_regslice_12_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_12/base_m02_regslice_12/base_m02_regslice_12_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_12/base_m02_regslice_12/base_m02_regslice_12_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_12/base_m03_regslice_12/base_m02_regslice_12_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_12/base_m03_regslice_12/base_m02_regslice_12_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_10/base_m04_regslice_10/base_m02_regslice_12_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_10/base_m04_regslice_10/base_m02_regslice_12_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_10/base_m05_regslice_10/base_m08_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_10/base_m05_regslice_10/base_m08_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_10/base_m06_regslice_10/base_m08_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_10/base_m06_regslice_10/base_m08_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_10/base_m07_regslice_10/base_m07_regslice_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_10/base_m07_regslice_10/base_m07_regslice_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_6/base_m08_regslice_6/base_m08_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_6/base_m08_regslice_6/base_m08_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_6/base_m09_regslice_6/base_m01_regslice_12_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_6/base_m09_regslice_6/base_m01_regslice_12_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_21/base_s00_regslice_21/base_s00_regslice_20_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_21/base_s00_regslice_21/base_s00_regslice_20_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8/base_auto_pc_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8/base_auto_pc_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_21/base_m00_regslice_21/base_m07_regslice_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_21/base_m00_regslice_21/base_m07_regslice_10_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_13/base_m01_regslice_13/base_m03_regslice_13_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_13/base_m01_regslice_13/base_m03_regslice_13_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_13/base_m02_regslice_13/base_m02_regslice_13_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_13/base_m02_regslice_13/base_m02_regslice_13_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_13/base_m03_regslice_13/base_m03_regslice_13_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_13/base_m03_regslice_13/base_m03_regslice_13_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_25/base_s00_regslice_25/base_m01_regslice_12_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_25/base_s00_regslice_25/base_m01_regslice_12_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9/base_auto_pc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9/base_auto_pc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_25/base_m00_regslice_25/base_m08_regslice_8_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_25/base_m00_regslice_25/base_m08_regslice_8_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_17/base_m01_regslice_17/base_m07_regslice_14_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_17/base_m01_regslice_17/base_m07_regslice_14_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0/base_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0/base_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_17/base_m02_regslice_17/base_m02_regslice_17_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_17/base_m02_regslice_17/base_m02_regslice_17_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1/base_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1/base_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_17/base_m03_regslice_17/base_m07_regslice_10_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_17/base_m03_regslice_17/base_m07_regslice_10_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_14/base_m04_regslice_14/base_m08_regslice_8_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_14/base_m04_regslice_14/base_m08_regslice_8_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_14/base_m05_regslice_14/base_m08_regslice_8_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_14/base_m05_regslice_14/base_m08_regslice_8_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_14/base_m06_regslice_14/base_m02_regslice_17_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_14/base_m06_regslice_14/base_m02_regslice_17_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2/base_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2/base_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_14/base_m07_regslice_14/base_m07_regslice_14_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_14/base_m07_regslice_14/base_m07_regslice_14_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3/base_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3/base_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_8/base_m08_regslice_8/base_m08_regslice_8_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_8/base_m08_regslice_8/base_m08_regslice_8_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_8/base_m09_regslice_8/base_m08_regslice_8_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_8/base_m09_regslice_8/base_m08_regslice_8_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_26/base_s00_regslice_26/base_s00_regslice_26_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_26/base_s00_regslice_26/base_s00_regslice_26_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s01_regslice_8/base_s01_regslice_8/base_s01_regslice_8_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/s01_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_s01_regslice_8/base_s01_regslice_8/base_s01_regslice_8_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/s01_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1/base_auto_us_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1/base_auto_us_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_26/base_m00_regslice_26/base_m00_regslice_26_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_26/base_m00_regslice_26/base_m00_regslice_26_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10/base_auto_pc_10_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10/base_auto_pc_10_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/constrs_1/imports/constraints/base.xdc]
Finished Parsing XDC File [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/constrs_1/imports/constraints/base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/constrs_1/imports/constraints/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1216.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 62 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1216.180 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/spi_subsystem/spi_direct' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/spi_subsystem/spi_shared' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmoda/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmoda/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmodb/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmodb/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/axi_vdma' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/proc_sys_reset_pixelclk' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/hdmi_in/frontend/vtc_in' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  c:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for base_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio_direct_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio_path_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/btns_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/concat_arduino. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/concat_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/concat_pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/constant_10bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/constant_8bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/gpio_subsystem/arduino_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/gpio_subsystem/ck_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/iic_subsystem/iic_direct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/io_switch_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/spi_subsystem/spi_direct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/spi_subsystem/spi_shared. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_generate. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_pwm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timers_interrupt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/uartlite. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_arduino_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_arduino_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmoda_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmoda_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmodb_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmodb_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rgbleds_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_fclk0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_fclk1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_fclk3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/slice_arduino_direct_iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/slice_arduino_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/slice_pmoda_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/switches_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/system_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_arduino/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_arduino/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_arduino/constant_tkeep_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_arduino/trace_cntrl_64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmoda/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmoda/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmoda/constant_tkeep_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmoda/trace_cntrl_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_vdma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/color_convert. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/axi_gpio_hdmiin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/color_swap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/vtc_in. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/pixel_pack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/color_convert. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/axi_dynclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/color_swap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/hdmi_out_hpd_video. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/vtc_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/pixel_unpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/proc_sys_reset_pixelclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0/s02_couplers/s02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m07_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_arduino/mb_bram_ctrl/bram_clk_a' to pin 'base_i/iop_arduino/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_pmoda/mb_bram_ctrl/bram_clk_a' to pin 'base_i/iop_pmoda/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/iop_pmodb/mb_bram_ctrl/bram_clk_a' to pin 'base_i/iop_pmodb/mb_bram_ctrl/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Clk_0' to pin 'base_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Clk_1' to pin 'base_i/mdm_1/bbstub_Dbg_Clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Clk_2' to pin 'base_i/mdm_1/bbstub_Dbg_Clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Update_0' to pin 'base_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Update_1' to pin 'base_i/mdm_1/bbstub_Dbg_Update_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/mdm_1/Dbg_Update_2' to pin 'base_i/mdm_1/bbstub_Dbg_Update_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/ps7_0/FCLK_CLK0' to pin 'base_i/ps7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/ps7_0/FCLK_CLK1' to pin 'base_i/ps7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/ps7_0/FCLK_CLK2' to pin 'base_i/ps7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/ps7_0/FCLK_CLK3' to pin 'base_i/ps7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/video/hdmi_in/frontend/dvi2rgb_0/PixelClk' to pin 'base_i/video/hdmi_in/frontend/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_i/video/hdmi_out/frontend/rgb2dvi_0/SerialClk' to pin 'base_i/video/hdmi_out/frontend/axi_dynclk/bbstub_PXL_CLK_5X_O/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'base_i/video/hdmi_out/frontend/rgb2dvi_0/PixelClk' to 'base_i/video/hdmi_out/frontend/axi_dynclk/bbstub_PXL_CLK_O/O'
INFO: [Synth 8-5819] Moved 19 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:20 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:20 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |base_xbar_0                     |         1|
|2     |base_auto_pc_0                  |         1|
|3     |base_m00_regslice_18            |         1|
|4     |base_s00_regslice_18            |         1|
|5     |base_s01_regslice_6             |         1|
|6     |base_s02_regslice_0             |         1|
|7     |base_xbar_1                     |         1|
|8     |base_auto_pc_1                  |         1|
|9     |base_m00_regslice_19            |         1|
|10    |base_auto_us_0                  |         1|
|11    |base_s00_regslice_19            |         1|
|12    |base_s01_regslice_7             |         1|
|13    |base_xbar_5                     |         1|
|14    |base_auto_pc_2                  |         1|
|15    |base_m00_regslice_20            |         1|
|16    |base_m01_regslice_12            |         1|
|17    |base_m02_regslice_12            |         1|
|18    |base_m03_regslice_12            |         1|
|19    |base_m04_regslice_10            |         1|
|20    |base_auto_pc_3                  |         1|
|21    |base_m05_regslice_10            |         1|
|22    |base_auto_pc_4                  |         1|
|23    |base_m06_regslice_10            |         1|
|24    |base_auto_pc_5                  |         1|
|25    |base_m07_regslice_10            |         1|
|26    |base_auto_pc_6                  |         1|
|27    |base_m08_regslice_6             |         1|
|28    |base_m09_regslice_6             |         1|
|29    |base_auto_pc_7                  |         1|
|30    |base_s00_regslice_20            |         1|
|31    |base_xbar_6                     |         1|
|32    |base_m00_regslice_21            |         1|
|33    |base_m01_regslice_13            |         1|
|34    |base_m02_regslice_13            |         1|
|35    |base_m03_regslice_13            |         1|
|36    |base_auto_pc_8                  |         1|
|37    |base_s00_regslice_21            |         1|
|38    |base_audio_direct_0_0           |         1|
|39    |base_btns_gpio_0                |         1|
|40    |base_mdm_1_0                    |         1|
|41    |base_ps7_0_0                    |         1|
|42    |base_rgbleds_gpio_0             |         1|
|43    |base_rst_ps7_0_fclk0_0          |         1|
|44    |base_rst_ps7_0_fclk1_0          |         1|
|45    |base_rst_ps7_0_fclk3_0          |         1|
|46    |base_slice_arduino_direct_iic_0 |         1|
|47    |base_slice_arduino_gpio_0       |         1|
|48    |base_slice_pmoda_gpio_0         |         1|
|49    |base_switches_gpio_0            |         1|
|50    |base_system_interrupts_0        |         1|
|51    |base_tier2_xbar_0_0             |         1|
|52    |base_tier2_xbar_1_0             |         1|
|53    |base_tier2_xbar_2_0             |         1|
|54    |base_xbar_2                     |         1|
|55    |base_m00_regslice_22            |         1|
|56    |base_m01_regslice_14            |         1|
|57    |base_m02_regslice_14            |         1|
|58    |base_m03_regslice_14            |         1|
|59    |base_m04_regslice_11            |         1|
|60    |base_m05_regslice_11            |         1|
|61    |base_m06_regslice_11            |         1|
|62    |base_m07_regslice_11            |         1|
|63    |base_m08_regslice_7             |         1|
|64    |base_m09_regslice_7             |         1|
|65    |base_m10_regslice_0             |         1|
|66    |base_m11_regslice_0             |         1|
|67    |base_m12_regslice_0             |         1|
|68    |base_m13_regslice_0             |         1|
|69    |base_m14_regslice_0             |         1|
|70    |base_m15_regslice_0             |         1|
|71    |base_m16_regslice_0             |         1|
|72    |base_s00_regslice_22            |         1|
|73    |base_dff_en_reset_vector_0_0    |         1|
|74    |base_intc_0                     |         1|
|75    |base_intr_0                     |         1|
|76    |base_io_switch_0_0              |         1|
|77    |base_mb_0                       |         1|
|78    |base_mb_bram_ctrl_0             |         1|
|79    |base_rst_clk_wiz_1_100M_0       |         1|
|80    |base_uartlite_0                 |         1|
|81    |base_xadc_0                     |         1|
|82    |base_arduino_gpio_0             |         1|
|83    |base_ck_gpio_0                  |         1|
|84    |base_iic_direct_0               |         1|
|85    |base_dlmb_v10_0                 |         1|
|86    |base_ilmb_v10_0                 |         1|
|87    |base_lmb_bram_0                 |         1|
|88    |base_lmb_bram_if_cntlr_0        |         1|
|89    |base_spi_direct_0               |         1|
|90    |base_spi_shared_0               |         1|
|91    |base_timer_0_0                  |         1|
|92    |base_timer_1_0                  |         1|
|93    |base_timer_2_0                  |         1|
|94    |base_timer_3_0                  |         1|
|95    |base_timer_4_0                  |         1|
|96    |base_timer_5_0                  |         1|
|97    |base_xbar_3                     |         1|
|98    |base_m00_regslice_23            |         1|
|99    |base_m01_regslice_15            |         1|
|100   |base_m02_regslice_15            |         1|
|101   |base_m03_regslice_15            |         1|
|102   |base_m04_regslice_12            |         1|
|103   |base_m05_regslice_12            |         1|
|104   |base_m06_regslice_12            |         1|
|105   |base_m07_regslice_12            |         1|
|106   |base_s00_regslice_23            |         1|
|107   |base_dff_en_reset_vector_0_1    |         1|
|108   |base_gpio_0                     |         1|
|109   |base_iic_0                      |         1|
|110   |base_intc_1                     |         1|
|111   |base_intr_1                     |         1|
|112   |base_io_switch_1                |         1|
|113   |base_mb_1                       |         1|
|114   |base_mb_bram_ctrl_1             |         1|
|115   |base_rst_clk_wiz_1_100M_1       |         1|
|116   |base_spi_0                      |         1|
|117   |base_timer_6                    |         1|
|118   |base_dlmb_v10_1                 |         1|
|119   |base_ilmb_v10_1                 |         1|
|120   |base_lmb_bram_1                 |         1|
|121   |base_lmb_bram_if_cntlr_1        |         1|
|122   |base_xbar_4                     |         1|
|123   |base_m00_regslice_24            |         1|
|124   |base_m01_regslice_16            |         1|
|125   |base_m02_regslice_16            |         1|
|126   |base_m03_regslice_16            |         1|
|127   |base_m04_regslice_13            |         1|
|128   |base_m05_regslice_13            |         1|
|129   |base_m06_regslice_13            |         1|
|130   |base_m07_regslice_13            |         1|
|131   |base_s00_regslice_24            |         1|
|132   |base_dff_en_reset_vector_0_2    |         1|
|133   |base_gpio_1                     |         1|
|134   |base_iic_1                      |         1|
|135   |base_intc_2                     |         1|
|136   |base_intr_2                     |         1|
|137   |base_io_switch_2                |         1|
|138   |base_mb_2                       |         1|
|139   |base_mb_bram_ctrl_2             |         1|
|140   |base_rst_clk_wiz_1_100M_2       |         1|
|141   |base_spi_1                      |         1|
|142   |base_timer_7                    |         1|
|143   |base_dlmb_v10_2                 |         1|
|144   |base_ilmb_v10_2                 |         1|
|145   |base_lmb_bram_2                 |         1|
|146   |base_lmb_bram_if_cntlr_2        |         1|
|147   |base_axi_dma_0_0                |         1|
|148   |base_axis_data_fifo_0_0         |         1|
|149   |base_trace_cntrl_64_0_0         |         1|
|150   |base_axi_dma_0_1                |         1|
|151   |base_axis_data_fifo_0_1         |         1|
|152   |base_trace_cntrl_32_0_0         |         1|
|153   |base_xbar_7                     |         1|
|154   |base_m00_regslice_25            |         1|
|155   |base_auto_cc_0                  |         1|
|156   |base_m01_regslice_17            |         1|
|157   |base_auto_cc_1                  |         1|
|158   |base_m02_regslice_17            |         1|
|159   |base_m03_regslice_17            |         1|
|160   |base_m04_regslice_14            |         1|
|161   |base_m05_regslice_14            |         1|
|162   |base_auto_cc_2                  |         1|
|163   |base_m06_regslice_14            |         1|
|164   |base_auto_cc_3                  |         1|
|165   |base_m07_regslice_14            |         1|
|166   |base_m08_regslice_8             |         1|
|167   |base_m09_regslice_8             |         1|
|168   |base_auto_pc_9                  |         1|
|169   |base_s00_regslice_25            |         1|
|170   |base_xbar_8                     |         1|
|171   |base_auto_pc_10                 |         1|
|172   |base_m00_regslice_26            |         1|
|173   |base_s00_regslice_26            |         1|
|174   |base_auto_us_1                  |         1|
|175   |base_s01_regslice_8             |         1|
|176   |base_axi_vdma_0                 |         1|
|177   |base_proc_sys_reset_pixelclk_0  |         1|
|178   |base_axis_register_slice_0_0    |         1|
|179   |base_color_convert_0            |         1|
|180   |base_pixel_pack_0               |         1|
|181   |base_axi_gpio_hdmiin_0          |         1|
|182   |base_color_swap_0_0             |         1|
|183   |base_dvi2rgb_0_0                |         1|
|184   |base_v_vid_in_axi4s_0_0         |         1|
|185   |base_vtc_in_0                   |         1|
|186   |base_axis_register_slice_0_1    |         1|
|187   |base_color_convert_1            |         1|
|188   |base_pixel_unpack_0             |         1|
|189   |base_axi_dynclk_0               |         1|
|190   |base_color_swap_0_1             |         1|
|191   |base_hdmi_out_hpd_video_0       |         1|
|192   |base_rgb2dvi_0_0                |         1|
|193   |base_v_axi4s_vid_out_0_0        |         1|
|194   |base_vtc_out_0                  |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |base_arduino_gpio_0             |     1|
|2     |base_audio_direct_0_0           |     1|
|3     |base_auto_cc_0                  |     1|
|4     |base_auto_cc_1                  |     1|
|5     |base_auto_cc_2                  |     1|
|6     |base_auto_cc_3                  |     1|
|7     |base_auto_pc_0                  |     1|
|8     |base_auto_pc_1                  |     1|
|9     |base_auto_pc_10                 |     1|
|10    |base_auto_pc_2                  |     1|
|11    |base_auto_pc_3                  |     1|
|12    |base_auto_pc_4                  |     1|
|13    |base_auto_pc_5                  |     1|
|14    |base_auto_pc_6                  |     1|
|15    |base_auto_pc_7                  |     1|
|16    |base_auto_pc_8                  |     1|
|17    |base_auto_pc_9                  |     1|
|18    |base_auto_us_0                  |     1|
|19    |base_auto_us_1                  |     1|
|20    |base_axi_dma_0_0                |     1|
|21    |base_axi_dma_0_1                |     1|
|22    |base_axi_dynclk_0               |     1|
|23    |base_axi_gpio_hdmiin_0          |     1|
|24    |base_axi_vdma_0                 |     1|
|25    |base_axis_data_fifo_0_0         |     1|
|26    |base_axis_data_fifo_0_1         |     1|
|27    |base_axis_register_slice_0_0    |     1|
|28    |base_axis_register_slice_0_1    |     1|
|29    |base_btns_gpio_0                |     1|
|30    |base_ck_gpio_0                  |     1|
|31    |base_color_convert_0            |     1|
|32    |base_color_convert_1            |     1|
|33    |base_color_swap_0_0             |     1|
|34    |base_color_swap_0_1             |     1|
|35    |base_dff_en_reset_vector_0_0    |     1|
|36    |base_dff_en_reset_vector_0_1    |     1|
|37    |base_dff_en_reset_vector_0_2    |     1|
|38    |base_dlmb_v10_0                 |     1|
|39    |base_dlmb_v10_1                 |     1|
|40    |base_dlmb_v10_2                 |     1|
|41    |base_dvi2rgb_0_0                |     1|
|42    |base_gpio_0                     |     1|
|43    |base_gpio_1                     |     1|
|44    |base_hdmi_out_hpd_video_0       |     1|
|45    |base_iic_0                      |     1|
|46    |base_iic_1                      |     1|
|47    |base_iic_direct_0               |     1|
|48    |base_ilmb_v10_0                 |     1|
|49    |base_ilmb_v10_1                 |     1|
|50    |base_ilmb_v10_2                 |     1|
|51    |base_intc_0                     |     1|
|52    |base_intc_1                     |     1|
|53    |base_intc_2                     |     1|
|54    |base_intr_0                     |     1|
|55    |base_intr_1                     |     1|
|56    |base_intr_2                     |     1|
|57    |base_io_switch_0_0              |     1|
|58    |base_io_switch_1                |     1|
|59    |base_io_switch_2                |     1|
|60    |base_lmb_bram_0                 |     1|
|61    |base_lmb_bram_1                 |     1|
|62    |base_lmb_bram_2                 |     1|
|63    |base_lmb_bram_if_cntlr_0        |     1|
|64    |base_lmb_bram_if_cntlr_1        |     1|
|65    |base_lmb_bram_if_cntlr_2        |     1|
|66    |base_m00_regslice_18            |     1|
|67    |base_m00_regslice_19            |     1|
|68    |base_m00_regslice_20            |     1|
|69    |base_m00_regslice_21            |     1|
|70    |base_m00_regslice_22            |     1|
|71    |base_m00_regslice_23            |     1|
|72    |base_m00_regslice_24            |     1|
|73    |base_m00_regslice_25            |     1|
|74    |base_m00_regslice_26            |     1|
|75    |base_m01_regslice_12            |     1|
|76    |base_m01_regslice_13            |     1|
|77    |base_m01_regslice_14            |     1|
|78    |base_m01_regslice_15            |     1|
|79    |base_m01_regslice_16            |     1|
|80    |base_m01_regslice_17            |     1|
|81    |base_m02_regslice_12            |     1|
|82    |base_m02_regslice_13            |     1|
|83    |base_m02_regslice_14            |     1|
|84    |base_m02_regslice_15            |     1|
|85    |base_m02_regslice_16            |     1|
|86    |base_m02_regslice_17            |     1|
|87    |base_m03_regslice_12            |     1|
|88    |base_m03_regslice_13            |     1|
|89    |base_m03_regslice_14            |     1|
|90    |base_m03_regslice_15            |     1|
|91    |base_m03_regslice_16            |     1|
|92    |base_m03_regslice_17            |     1|
|93    |base_m04_regslice_10            |     1|
|94    |base_m04_regslice_11            |     1|
|95    |base_m04_regslice_12            |     1|
|96    |base_m04_regslice_13            |     1|
|97    |base_m04_regslice_14            |     1|
|98    |base_m05_regslice_10            |     1|
|99    |base_m05_regslice_11            |     1|
|100   |base_m05_regslice_12            |     1|
|101   |base_m05_regslice_13            |     1|
|102   |base_m05_regslice_14            |     1|
|103   |base_m06_regslice_10            |     1|
|104   |base_m06_regslice_11            |     1|
|105   |base_m06_regslice_12            |     1|
|106   |base_m06_regslice_13            |     1|
|107   |base_m06_regslice_14            |     1|
|108   |base_m07_regslice_10            |     1|
|109   |base_m07_regslice_11            |     1|
|110   |base_m07_regslice_12            |     1|
|111   |base_m07_regslice_13            |     1|
|112   |base_m07_regslice_14            |     1|
|113   |base_m08_regslice_6             |     1|
|114   |base_m08_regslice_7             |     1|
|115   |base_m08_regslice_8             |     1|
|116   |base_m09_regslice_6             |     1|
|117   |base_m09_regslice_7             |     1|
|118   |base_m09_regslice_8             |     1|
|119   |base_m10_regslice_0             |     1|
|120   |base_m11_regslice_0             |     1|
|121   |base_m12_regslice_0             |     1|
|122   |base_m13_regslice_0             |     1|
|123   |base_m14_regslice_0             |     1|
|124   |base_m15_regslice_0             |     1|
|125   |base_m16_regslice_0             |     1|
|126   |base_mb_0                       |     1|
|127   |base_mb_1                       |     1|
|128   |base_mb_2                       |     1|
|129   |base_mb_bram_ctrl_0             |     1|
|130   |base_mb_bram_ctrl_1             |     1|
|131   |base_mb_bram_ctrl_2             |     1|
|132   |base_mdm_1_0                    |     1|
|133   |base_pixel_pack_0               |     1|
|134   |base_pixel_unpack_0             |     1|
|135   |base_proc_sys_reset_pixelclk_0  |     1|
|136   |base_ps7_0_0                    |     1|
|137   |base_rgb2dvi_0_0                |     1|
|138   |base_rgbleds_gpio_0             |     1|
|139   |base_rst_clk_wiz_1_100M_0       |     1|
|140   |base_rst_clk_wiz_1_100M_1       |     1|
|141   |base_rst_clk_wiz_1_100M_2       |     1|
|142   |base_rst_ps7_0_fclk0_0          |     1|
|143   |base_rst_ps7_0_fclk1_0          |     1|
|144   |base_rst_ps7_0_fclk3_0          |     1|
|145   |base_s00_regslice_18            |     1|
|146   |base_s00_regslice_19            |     1|
|147   |base_s00_regslice_20            |     1|
|148   |base_s00_regslice_21            |     1|
|149   |base_s00_regslice_22            |     1|
|150   |base_s00_regslice_23            |     1|
|151   |base_s00_regslice_24            |     1|
|152   |base_s00_regslice_25            |     1|
|153   |base_s00_regslice_26            |     1|
|154   |base_s01_regslice_6             |     1|
|155   |base_s01_regslice_7             |     1|
|156   |base_s01_regslice_8             |     1|
|157   |base_s02_regslice_0             |     1|
|158   |base_slice_arduino_direct_iic_0 |     1|
|159   |base_slice_arduino_gpio_0       |     1|
|160   |base_slice_pmoda_gpio_0         |     1|
|161   |base_spi_0                      |     1|
|162   |base_spi_1                      |     1|
|163   |base_spi_direct_0               |     1|
|164   |base_spi_shared_0               |     1|
|165   |base_switches_gpio_0            |     1|
|166   |base_system_interrupts_0        |     1|
|167   |base_tier2_xbar_0_0             |     1|
|168   |base_tier2_xbar_1_0             |     1|
|169   |base_tier2_xbar_2_0             |     1|
|170   |base_timer_0_0                  |     1|
|171   |base_timer_1_0                  |     1|
|172   |base_timer_2_0                  |     1|
|173   |base_timer_3_0                  |     1|
|174   |base_timer_4_0                  |     1|
|175   |base_timer_5_0                  |     1|
|176   |base_timer_6                    |     1|
|177   |base_timer_7                    |     1|
|178   |base_trace_cntrl_32_0_0         |     1|
|179   |base_trace_cntrl_64_0_0         |     1|
|180   |base_uartlite_0                 |     1|
|181   |base_v_axi4s_vid_out_0_0        |     1|
|182   |base_v_vid_in_axi4s_0_0         |     1|
|183   |base_vtc_in_0                   |     1|
|184   |base_vtc_out_0                  |     1|
|185   |base_xadc_0                     |     1|
|186   |base_xbar_0                     |     1|
|187   |base_xbar_1                     |     1|
|188   |base_xbar_2                     |     1|
|189   |base_xbar_3                     |     1|
|190   |base_xbar_4                     |     1|
|191   |base_xbar_5                     |     1|
|192   |base_xbar_6                     |     1|
|193   |base_xbar_7                     |     1|
|194   |base_xbar_8                     |     1|
|195   |IBUF                            |    27|
|196   |IOBUF                           |    62|
|197   |OBUF                            |    11|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------------+------+
|      |Instance                      |Module                             |Cells |
+------+------------------------------+-----------------------------------+------+
|1     |top                           |                                   | 28132|
|2     |  base_i                      |base                               | 28032|
|3     |    audio_path_sel            |base_audio_path_sel_0              |     0|
|4     |    axi_interconnect_0        |base_axi_interconnect_0_0          |  1073|
|5     |      m00_couplers            |m00_couplers_imp_1QJ9JNT           |   383|
|6     |      s00_couplers            |s00_couplers_imp_B18IYK            |   152|
|7     |      s01_couplers            |s01_couplers_imp_1FTU5CA           |   152|
|8     |      s02_couplers            |s02_couplers_imp_1J4F2HD           |   152|
|9     |    axi_mem_intercon          |base_axi_mem_intercon_0            |  1274|
|10    |      m00_couplers            |m00_couplers_imp_1UXCXRT           |   530|
|11    |      s00_couplers            |s00_couplers_imp_FF1AKS            |   248|
|12    |      s01_couplers            |s01_couplers_imp_1BCAG1M           |   142|
|13    |    concat_arduino            |base_concat_arduino_0              |     0|
|14    |    concat_interrupts         |base_concat_interrupts_0           |     0|
|15    |    concat_pmoda              |base_concat_pmoda_0                |     0|
|16    |    constant_10bit_0          |base_constant_10bit_0_0            |     0|
|17    |    constant_8bit_0           |base_constant_8bit_0_0             |     0|
|18    |    iop_interrupts            |base_iop_interrupts_0              |     0|
|19    |    logic_1                   |base_logic_1_3                     |     0|
|20    |    mb_iop_arduino_intr_ack   |base_mb_iop_arduino_intr_ack_0     |     0|
|21    |    mb_iop_arduino_reset      |base_mb_iop_arduino_reset_0        |     0|
|22    |    mb_iop_pmoda_intr_ack     |base_mb_iop_pmoda_intr_ack_0       |     0|
|23    |    mb_iop_pmoda_reset        |base_mb_iop_pmoda_reset_0          |     0|
|24    |    mb_iop_pmodb_intr_ack     |base_mb_iop_pmodb_intr_ack_0       |     0|
|25    |    mb_iop_pmodb_reset        |base_mb_iop_pmodb_reset_0          |     0|
|26    |    ps7_0_axi_periph          |base_ps7_0_axi_periph_0            |  5033|
|27    |      m00_couplers            |m00_couplers_imp_DE2YVW            |   283|
|28    |      m01_couplers            |m01_couplers_imp_1C31QAY           |   254|
|29    |      m02_couplers            |m02_couplers_imp_1M1FQ9D           |   222|
|30    |      m03_couplers            |m03_couplers_imp_L4H1ON            |   222|
|31    |      m04_couplers            |m04_couplers_imp_BMW16V            |   222|
|32    |      m05_couplers            |m05_couplers_imp_1E6Q06P           |   283|
|33    |      m06_couplers            |m06_couplers_imp_1JMSMUI           |   283|
|34    |      m07_couplers            |m07_couplers_imp_NQLRRW            |   275|
|35    |      m08_couplers            |m08_couplers_imp_UZHGQ             |   283|
|36    |      m09_couplers            |m09_couplers_imp_17V2EE4           |   254|
|37    |      s00_couplers            |s00_couplers_imp_1WI8JL5           |   506|
|38    |    ps7_0_axi_periph_1        |base_ps7_0_axi_periph_1_0          |  1328|
|39    |      m00_couplers            |m00_couplers_imp_1XLSK07           |    98|
|40    |      m01_couplers            |m01_couplers_imp_ST32GH            |   108|
|41    |      m02_couplers            |m02_couplers_imp_7ONQI2            |   100|
|42    |      m03_couplers            |m03_couplers_imp_11DVWRG           |   108|
|43    |      s00_couplers            |s00_couplers_imp_GS28VM            |   429|
|44    |    xlconcat_0                |base_xlconcat_0_1                  |     0|
|45    |    iop_arduino               |iop_arduino_imp_HQH550             |  5950|
|46    |      intr_concat             |base_intr_concat_0                 |     0|
|47    |      logic_1                 |base_logic_1_0                     |     0|
|48    |      microblaze_0_axi_periph |base_microblaze_0_axi_periph_0     |  4316|
|49    |        m00_couplers          |m00_couplers_imp_83OWNR            |   102|
|50    |        m01_couplers          |m01_couplers_imp_ZKWTUP            |   106|
|51    |        m02_couplers          |m02_couplers_imp_1Y0SZJU           |   100|
|52    |        m03_couplers          |m03_couplers_imp_R04NF0            |   106|
|53    |        m04_couplers          |m04_couplers_imp_1A5ZKC            |   106|
|54    |        m05_couplers          |m05_couplers_imp_16LXAGQ           |   106|
|55    |        m06_couplers          |m06_couplers_imp_1RSUW2P           |   102|
|56    |        m07_couplers          |m07_couplers_imp_XKK68N            |   152|
|57    |        m08_couplers          |m08_couplers_imp_CVN3HD            |    96|
|58    |        m09_couplers          |m09_couplers_imp_1DRXJPZ           |    98|
|59    |        m10_couplers          |m10_couplers_imp_19PYWFZ           |    98|
|60    |        m11_couplers          |m11_couplers_imp_G15421            |    98|
|61    |        m12_couplers          |m12_couplers_imp_JBQ1HU            |    98|
|62    |        m13_couplers          |m13_couplers_imp_1O461D0           |    98|
|63    |        m14_couplers          |m14_couplers_imp_1GJT0H0           |   106|
|64    |        m15_couplers          |m15_couplers_imp_8ZTDCI            |   110|
|65    |        m16_couplers          |m16_couplers_imp_PJCXZD            |    98|
|66    |        s00_couplers          |s00_couplers_imp_1OXEFDU           |   152|
|67    |      gpio_subsystem          |gpio_subsystem_imp_J4SCH0          |   155|
|68    |      iic_subsystem           |iic_subsystem_imp_D9URGH           |    47|
|69    |      lmb                     |lmb_imp_1LYQ59K                    |   425|
|70    |      spi_subsystem           |spi_subsystem_imp_O4QPRN           |   100|
|71    |      timers_subsystem        |timers_subsystem_imp_1NTZ26T       |   270|
|72    |        mb3_timer_capture_0   |base_mb3_timer_capture_0_0         |     0|
|73    |        mb3_timer_capture_1   |base_mb3_timer_capture_1_0         |     0|
|74    |        mb3_timer_capture_2   |base_mb3_timer_capture_2_0         |     0|
|75    |        mb3_timer_capture_3   |base_mb3_timer_capture_3_0         |     0|
|76    |        mb3_timer_capture_4   |base_mb3_timer_capture_4_0         |     0|
|77    |        mb3_timer_capture_5   |base_mb3_timer_capture_5_0         |     0|
|78    |        mb3_timer_capture_6   |base_mb3_timer_capture_6_0         |     0|
|79    |        mb3_timer_capture_7   |base_mb3_timer_capture_7_0         |     0|
|80    |        mb3_timer_generate    |base_mb3_timer_generate_0          |     0|
|81    |        mb3_timer_pwm         |base_mb3_timer_pwm_0               |     0|
|82    |        mb3_timers_interrupt  |base_mb3_timers_interrupt_0        |     0|
|83    |    iop_pmoda                 |iop_pmoda_imp_HNMICV               |  3082|
|84    |      intr_concat             |base_intr_concat_1                 |     0|
|85    |      logic_1                 |base_logic_1_1                     |     0|
|86    |      microblaze_0_axi_periph |base_microblaze_0_axi_periph_1     |  1957|
|87    |        m00_couplers          |m00_couplers_imp_GHMSZ5            |   102|
|88    |        m01_couplers          |m01_couplers_imp_1A5XYYV           |   106|
|89    |        m02_couplers          |m02_couplers_imp_1OHKRKS           |   100|
|90    |        m03_couplers          |m03_couplers_imp_JPSAGA            |   106|
|91    |        m04_couplers          |m04_couplers_imp_9N7L7U            |    98|
|92    |        m05_couplers          |m05_couplers_imp_1H7URTO           |   106|
|93    |        m06_couplers          |m06_couplers_imp_1IAIZK7           |   106|
|94    |        m07_couplers          |m07_couplers_imp_Q9BJE9            |   152|
|95    |        s00_couplers          |s00_couplers_imp_1YF3OCK           |   152|
|96    |      lmb                     |lmb_imp_166ANAQ                    |   425|
|97    |    iop_pmodb                 |iop_pmodb_imp_XAQ8JJ               |  3082|
|98    |      intr_concat             |base_intr_concat_2                 |     0|
|99    |      logic_1                 |base_logic_1_2                     |     0|
|100   |      microblaze_0_axi_periph |base_microblaze_0_axi_periph_2     |  1957|
|101   |        m00_couplers          |m00_couplers_imp_XB39E             |   102|
|102   |        m01_couplers          |m01_couplers_imp_17XQNN8           |   106|
|103   |        m02_couplers          |m02_couplers_imp_1QRRNJJ           |   100|
|104   |        m03_couplers          |m03_couplers_imp_ZAM74P            |   106|
|105   |        m04_couplers          |m04_couplers_imp_7HFFIX            |    98|
|106   |        m05_couplers          |m05_couplers_imp_11Q3TWV           |   106|
|107   |        m06_couplers          |m06_couplers_imp_1XT3HTG           |   106|
|108   |        m07_couplers          |m07_couplers_imp_SGS5TU            |   152|
|109   |        s00_couplers          |s00_couplers_imp_1IX5QIF           |   152|
|110   |      lmb                     |lmb_imp_18TPDPZ                    |   425|
|111   |    trace_analyzer_arduino    |trace_analyzer_arduino_imp_16E3Y6T |   482|
|112   |      constant_tkeep_tstrb    |base_constant_tkeep_tstrb_0        |     0|
|113   |    trace_analyzer_pmoda      |trace_analyzer_pmoda_imp_1T2CQ9V   |   366|
|114   |      constant_tkeep_tstrb    |base_constant_tkeep_tstrb_1        |     0|
|115   |    video                     |video_imp_1KRFORE                  |  5320|
|116   |      axi_interconnect_0      |base_axi_interconnect_0_1          |  3010|
|117   |        m00_couplers          |m00_couplers_imp_1FYRJNX           |   106|
|118   |        m01_couplers          |m01_couplers_imp_AMBB5N            |   196|
|119   |        m02_couplers          |m02_couplers_imp_P0IUHS            |   204|
|120   |        m03_couplers          |m03_couplers_imp_1J9C68M           |    98|
|121   |        m04_couplers          |m04_couplers_imp_19743FA           |   106|
|122   |        m05_couplers          |m05_couplers_imp_HQG6QO            |   106|
|123   |        m06_couplers          |m06_couplers_imp_IQPA7V            |   204|
|124   |        m07_couplers          |m07_couplers_imp_1PQNA19           |   196|
|125   |        m08_couplers          |m08_couplers_imp_11R48SB           |   106|
|126   |        m09_couplers          |m09_couplers_imp_5UZHFX            |   106|
|127   |        s00_couplers          |s00_couplers_imp_YXTABC            |   431|
|128   |      axi_mem_intercon        |base_axi_mem_intercon_1            |  1226|
|129   |        m00_couplers          |m00_couplers_imp_1UNZW92           |   530|
|130   |        s00_couplers          |s00_couplers_imp_F85G6R            |   142|
|131   |        s01_couplers          |s01_couplers_imp_1BPETZ9           |   200|
|132   |      xlconcat_0              |base_xlconcat_0_0                  |     0|
|133   |      hdmi_in                 |hdmi_in_imp_1J5I8O                 |   387|
|134   |        frontend              |frontend_imp_13KUJBY               |   213|
|135   |      hdmi_out                |hdmi_out_imp_1RSCXJD               |   415|
|136   |        frontend              |frontend_imp_1JYZ9V6               |   249|
+------+------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 1236.668 ; gain = 530.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 151 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1236.668 ; gain = 315.195
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 1236.668 ; gain = 530.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1236.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 62 instances

INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 215 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:47 . Memory (MB): peak = 1236.668 ; gain = 826.402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1236.668 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base/base.runs/synth_1/base_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_synth.rpt -pb base_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 10 02:32:44 2020...
