
<!DOCTYPE html>
<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>Module TypeSystem</title>
<meta name="description" content="Documentation of Coq module TypeSystem" />
<link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.css">
<script src="https://cdn.jsdelivr.net/npm/markdown-it/dist/markdown-it.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/markdown-it-texmath/texmath.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/darkmode-js@1.5.7/lib/darkmode-js.min.js"></script>
<link href="rocqnavi.css" rel="stylesheet" type="text/css" />
<script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
<script type="text/javascript" src="rocqnavi.js"> </script>
</head>

<body onload="init()">

  <main>
    <div class="sidebar">
      <h2>Files</h2>
      <li><details id="Verilog"><summary>Verilog</summary>
          <ul>
          <li><a href="Verilog.Algo.html">Algo</a></li>
<li><a href="Verilog.Equiv.html">Equiv</a></li>
<li><a href="Verilog.Expr.html">Expr</a></li>
<li><a href="Verilog.ExprPath.html">ExprPath</a></li>
<li><a href="Verilog.Extr.html">Extr</a></li>
<li><a href="Verilog.Path.html">Path</a></li>
<li><a href="Verilog.Spec.html">Spec</a></li>
<li><a href="Verilog.TaggedExpr.html">TaggedExpr</a></li>
<li><a href="Verilog.TaggedExprPath.html">TaggedExprPath</a></li>
<li><a href="Verilog.TypeSystem.html">TypeSystem</a></li>
<li><a href="Verilog.Utils.html">Utils</a></li>
          </ul>
          </details>
          </li>
    </div>

  <div class="coq">

    <div class="content">
      <p><a href="./index.html">Top</a></p>
      <h1 class="title">Module TypeSystem</h1>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">Lists</a></span>.<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">List</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html">PeanoNat</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.Compare_dec.html">Arith</a></span>.<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.Compare_dec.html">Compare_dec</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Logic.Decidable.html">Logic</a></span>.<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Logic.Decidable.html">Decidable</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Export</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.micromega.Lia.html">Lia</a></span>.<br/>
<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html">Expr</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html">ExprPath</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html">Utils</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ListNotations">ListNotations</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat">Nat</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr">Expr</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath">ExprPath</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path">Path</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils">Utils</a></span>.<br/>
<br/>
<br/>
<h1> Typing system definition </h1>
<div class="doc">In this module, we define our typing system and prove some of its properties. </div>
<span class="vernacular">Module</span><span class="id"> </span><span id="TypeSystem" class="id"><a name="TypeSystem" class="">TypeSystem</a></span>.<br/>
<br/>
<div class="doc">Definition of resizable expressions. </div>
&nbsp;&nbsp;<span class="vernacular">Variant</span><span class="id"> </span><span id="TypeSystem.Resizable" class="id"><a name="TypeSystem.Resizable" class="">Resizable</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> Set</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.ResAtom" class="id"><a name="TypeSystem.ResAtom" class="">ResAtom</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="op:3" class="id"><a name="op:3" class="">op</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#Resizable:1">Resizable</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EOperand">EOperand</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#op:3">op</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.ResComp" class="id"><a name="TypeSystem.ResComp" class="">ResComp</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lhs:4" class="id"><a name="lhs:4" class="">lhs</a></span><span class="id"> </span><span id="rhs:5" class="id"><a name="rhs:5" class="">rhs</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#Resizable:1">Resizable</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EComp">EComp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#lhs:4">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#rhs:5">rhs</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.ResLogic" class="id"><a name="TypeSystem.ResLogic" class="">ResLogic</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lhs:6" class="id"><a name="lhs:6" class="">lhs</a></span><span class="id"> </span><span id="rhs:7" class="id"><a name="rhs:7" class="">rhs</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#Resizable:1">Resizable</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ELogic">ELogic</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#lhs:6">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#rhs:7">rhs</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.ResRed" class="id"><a name="TypeSystem.ResRed" class="">ResRed</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:8" class="id"><a name="e:8" class="">e</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#Resizable:1">Resizable</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EReduction">EReduction</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:8">e</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.ResAssign" class="id"><a name="TypeSystem.ResAssign" class="">ResAssign</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lval:9" class="id"><a name="lval:9" class="">lval</a></span><span class="id"> </span><span id="arg:10" class="id"><a name="arg:10" class="">arg</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#Resizable:1">Resizable</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EAssign">EAssign</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#lval:9">lval</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#arg:10">arg</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.ResConcat" class="id"><a name="TypeSystem.ResConcat" class="">ResConcat</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="args:11" class="id"><a name="args:11" class="">args</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#Resizable:1">Resizable</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:11">args</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.ResRepl" class="id"><a name="TypeSystem.ResRepl" class="">ResRepl</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="amount:12" class="id"><a name="amount:12" class="">amount</a></span><span class="id"> </span><span id="arg:13" class="id"><a name="arg:13" class="">arg</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#Resizable:1">Resizable</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ERepl">ERepl</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#amount:12">amount</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#arg:13">arg</a></span>)<br/>
&nbsp;&nbsp;.<br/>
<br/>
<br/>
<h2> Functions Combinators </h2>
&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="TypeSystem.Initial" class="id"><a name="TypeSystem.Initial" class="">Initial</a></span><span class="id"> </span><span id="t:14" class="id"><a name="t:14" class="">t</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">fun</span><span class="id"> </span><span id="p:15" class="id"><a name="p:15" class="">p</a></span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:15">p</a></span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:14">t</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span>_<span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="TypeSystem.ReplaceRoot" class="id"><a name="TypeSystem.ReplaceRoot" class="">ReplaceRoot</a></span><span class="id"> </span><span id="t:17" class="id"><a name="t:17" class="">t</a></span> (<span id="f:18" class="id"><a name="f:18" class="">f</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>)<span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">fun</span><span class="id"> </span><span id="p:19" class="id"><a name="p:19" class="">p</a></span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:19">p</a></span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:17">t</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span>_<span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f:18">f</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:19">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="TypeSystem.Binary" class="id"><a name="TypeSystem.Binary" class="">Binary</a></span><span class="id"> </span><span id="t:21" class="id"><a name="t:21" class="">t</a></span> (<span id="f:22" class="id"><a name="f:22" class="">f</a></span><span class="id"> </span><span id="g:23" class="id"><a name="g:23" class="">g</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>)<span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">fun</span><span class="id"> </span><span id="p:24" class="id"><a name="p:24" class="">p</a></span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:24">p</a></span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:21">t</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f:22">f</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:24">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> 1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#g:23">g</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:24">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span>_<span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="TypeSystem.Unary" class="id"><a name="TypeSystem.Unary" class="">Unary</a></span><span class="id"> </span><span id="t:26" class="id"><a name="t:26" class="">t</a></span> (<span id="f:27" class="id"><a name="f:27" class="">f</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>)<span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">fun</span><span class="id"> </span><span id="p:28" class="id"><a name="p:28" class="">p</a></span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:28">p</a></span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:26">t</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f:27">f</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:28">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span>_<span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="TypeSystem.Ternary" class="id"><a name="TypeSystem.Ternary" class="">Ternary</a></span><span class="id"> </span><span id="t:30" class="id"><a name="t:30" class="">t</a></span> (<span id="f:31" class="id"><a name="f:31" class="">f</a></span><span class="id"> </span><span id="g:32" class="id"><a name="g:32" class="">g</a></span><span class="id"> </span><span id="h:33" class="id"><a name="h:33" class="">h</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>)<span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">fun</span><span class="id"> </span><span id="p:34" class="id"><a name="p:34" class="">p</a></span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:34">p</a></span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:30">t</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f:31">f</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:34">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> 1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#g:32">g</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:34">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> 2</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#h:33">h</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:34">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span>_<span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="TypeSystem.Nary" class="id"><a name="TypeSystem.Nary" class="">Nary</a></span><span class="id"> </span><span id="t:36" class="id"><a name="t:36" class="">t</a></span> (<span id="f_k:37" class="id"><a name="f_k:37" class="">f_k</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#list">list</a></span> (<span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>))<span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">fun</span><span class="id"> </span><span id="p:38" class="id"><a name="p:38" class="">p</a></span><span class="id"> =&gt;</span><span class="gallina-kwd"> match</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:38">p</a></span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:36">t</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> i</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="gallina-kwd"> match</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f_k:37">f_k</a></span><span class="id"> i</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> f</span><span class="id"> =&gt;</span><span class="id"> f</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:38">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Reserved</span><span class="vernacular"> Notation</span> <span class="id">&quot;e '==&gt;' t '-|' f&quot;</span> (<span class="gallina-kwd">at</span><span class="id"> level</span><span class="id"> 70</span>).<br/>
&nbsp;&nbsp;<span class="vernacular">Reserved</span><span class="vernacular"> Notation</span> <span class="id">&quot;e '&lt;==' t '-|' f&quot;</span> (<span class="gallina-kwd">at</span><span class="id"> level</span><span class="id"> 70</span>).<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Inductive</span><span class="id"> </span><span id="TypeSystem.synth_sind" class="id"><span id="TypeSystem.synth_ind" class="id"><span id="TypeSystem.synth" class="id"><a name="TypeSystem.synth_sind" class="">synth</a></span></span></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span> (<span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> Prop</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.AtomS" class="id"><a name="TypeSystem.AtomS" class="">AtomS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="op:44" class="id"><a name="op:44" class="">op</a></span><span class="id"> </span><span id="f:45" class="id"><a name="f:45" class="">f</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:45">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Initial">Initial</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#op:44">op</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EOperand">EOperand</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#op:44">op</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#op:44">op</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:45">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.LBinOpS" class="id"><a name="TypeSystem.LBinOpS" class="">LBinOpS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="a:46" class="id"><a name="a:46" class="">a</a></span><span class="id"> </span><span id="b:47" class="id"><a name="b:47" class="">b</a></span><span class="id"> </span><span id="t:48" class="id"><a name="t:48" class="">t</a></span><span class="id"> </span><span id="f:49" class="id"><a name="f:49" class="">f</a></span><span class="id"> </span><span id="fa:50" class="id"><a name="fa:50" class="">fa</a></span><span class="id"> </span><span id="fb:51" class="id"><a name="fb:51" class="">fb</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#a:46">a</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:48">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fa:50">fa</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#b:47">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:48">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fb:51">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:49">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Binary">Binary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:48">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fa:50">fa</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fb:51">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EBinOp">EBinOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#a:46">a</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#b:47">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:48">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:49">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.RBinOpS" class="id"><a name="TypeSystem.RBinOpS" class="">RBinOpS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="a:52" class="id"><a name="a:52" class="">a</a></span><span class="id"> </span><span id="b:53" class="id"><a name="b:53" class="">b</a></span><span class="id"> </span><span id="t:54" class="id"><a name="t:54" class="">t</a></span><span class="id"> </span><span id="f:55" class="id"><a name="f:55" class="">f</a></span><span class="id"> </span><span id="fa:56" class="id"><a name="fa:56" class="">fa</a></span><span class="id"> </span><span id="fb:57" class="id"><a name="fb:57" class="">fb</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#a:52">a</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:54">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fa:56">fa</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#b:53">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:54">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fb:57">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:55">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Binary">Binary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:54">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fa:56">fa</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fb:57">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EBinOp">EBinOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#a:52">a</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#b:53">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:54">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:55">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.UnOpS" class="id"><a name="TypeSystem.UnOpS" class="">UnOpS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:58" class="id"><a name="e:58" class="">e</a></span><span class="id"> </span><span id="t:59" class="id"><a name="t:59" class="">t</a></span><span class="id"> </span><span id="f:60" class="id"><a name="f:60" class="">f</a></span><span class="id"> </span><span id="fe:61" class="id"><a name="fe:61" class="">fe</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:58">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:59">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fe:61">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:60">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Unary">Unary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:59">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fe:61">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EUnOp">EUnOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:58">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:59">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:60">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.LCompS" class="id"><a name="TypeSystem.LCompS" class="">LCompS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="a:62" class="id"><a name="a:62" class="">a</a></span><span class="id"> </span><span id="b:63" class="id"><a name="b:63" class="">b</a></span><span class="id"> </span><span id="t:64" class="id"><a name="t:64" class="">t</a></span><span class="id"> </span><span id="f:65" class="id"><a name="f:65" class="">f</a></span><span class="id"> </span><span id="fa:66" class="id"><a name="fa:66" class="">fa</a></span><span class="id"> </span><span id="fb:67" class="id"><a name="fb:67" class="">fb</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#a:62">a</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:64">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fa:66">fa</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#b:63">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:64">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fb:67">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:65">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Binary">Binary</a></span><span class="id"> 1</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fa:66">fa</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fb:67">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EComp">EComp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#a:62">a</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#b:63">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">1</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:65">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.RCompS" class="id"><a name="TypeSystem.RCompS" class="">RCompS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="a:68" class="id"><a name="a:68" class="">a</a></span><span class="id"> </span><span id="b:69" class="id"><a name="b:69" class="">b</a></span><span class="id"> </span><span id="t:70" class="id"><a name="t:70" class="">t</a></span><span class="id"> </span><span id="f:71" class="id"><a name="f:71" class="">f</a></span><span class="id"> </span><span id="fa:72" class="id"><a name="fa:72" class="">fa</a></span><span class="id"> </span><span id="fb:73" class="id"><a name="fb:73" class="">fb</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#a:68">a</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:70">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fa:72">fa</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#b:69">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:70">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fb:73">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:71">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Binary">Binary</a></span><span class="id"> 1</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fa:72">fa</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fb:73">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EComp">EComp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#a:68">a</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#b:69">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">1</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:71">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.LogicS" class="id"><a name="TypeSystem.LogicS" class="">LogicS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="a:74" class="id"><a name="a:74" class="">a</a></span><span class="id"> </span><span id="b:75" class="id"><a name="b:75" class="">b</a></span><span class="id"> </span><span id="f:76" class="id"><a name="f:76" class="">f</a></span><span class="id"> </span><span id="ta:77" class="id"><a name="ta:77" class="">ta</a></span><span class="id"> </span><span id="tb:78" class="id"><a name="tb:78" class="">tb</a></span><span class="id"> </span><span id="fa:79" class="id"><a name="fa:79" class="">fa</a></span><span class="id"> </span><span id="fb:80" class="id"><a name="fb:80" class="">fb</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#a:74">a</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#ta:77">ta</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fa:79">fa</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#b:75">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#tb:78">tb</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fb:80">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:76">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Binary">Binary</a></span><span class="id"> 1</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fa:79">fa</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fb:80">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.ELogic">ELogic</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#a:74">a</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#b:75">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">1</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:76">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.RedS" class="id"><a name="TypeSystem.RedS" class="">RedS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:81" class="id"><a name="e:81" class="">e</a></span><span class="id"> </span><span id="t:82" class="id"><a name="t:82" class="">t</a></span><span class="id"> </span><span id="f:83" class="id"><a name="f:83" class="">f</a></span><span class="id"> </span><span id="fe:84" class="id"><a name="fe:84" class="">fe</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:81">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:82">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fe:84">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:83">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Unary">Unary</a></span><span class="id"> 1</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fe:84">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EReduction">EReduction</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:81">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">1</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:83">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.ShiftS" class="id"><a name="TypeSystem.ShiftS" class="">ShiftS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="a:85" class="id"><a name="a:85" class="">a</a></span><span class="id"> </span><span id="b:86" class="id"><a name="b:86" class="">b</a></span><span class="id"> </span><span id="t:87" class="id"><a name="t:87" class="">t</a></span><span class="id"> </span><span id="f:88" class="id"><a name="f:88" class="">f</a></span><span class="id"> </span><span id="tb:89" class="id"><a name="tb:89" class="">tb</a></span><span class="id"> </span><span id="fa:90" class="id"><a name="fa:90" class="">fa</a></span><span class="id"> </span><span id="fb:91" class="id"><a name="fb:91" class="">fb</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#a:85">a</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:87">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fa:90">fa</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#b:86">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#tb:89">tb</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fb:91">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:88">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Binary">Binary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:87">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fa:90">fa</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fb:91">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EShift">EShift</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#a:85">a</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#b:86">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:87">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:88">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.LAssignS" class="id"><a name="TypeSystem.LAssignS" class="">LAssignS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lval:92" class="id"><a name="lval:92" class="">lval</a></span><span class="id"> </span><span id="e:93" class="id"><a name="e:93" class="">e</a></span><span class="id"> </span><span id="f:94" class="id"><a name="f:94" class="">f</a></span><span class="id"> </span><span id="fe:95" class="id"><a name="fe:95" class="">fe</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:93">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#lval:92">lval</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fe:95">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:94">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Unary">Unary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#lval:92">lval</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fe:95">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EAssign">EAssign</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#lval:92">lval</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:93">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#lval:92">lval</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:94">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.RAssignS" class="id"><a name="TypeSystem.RAssignS" class="">RAssignS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="lval:96" class="id"><a name="lval:96" class="">lval</a></span><span class="id"> </span><span id="e:97" class="id"><a name="e:97" class="">e</a></span><span class="id"> </span><span id="f:98" class="id"><a name="f:98" class="">f</a></span><span class="id"> </span><span id="te:99" class="id"><a name="te:99" class="">te</a></span><span class="id"> </span><span id="fe:100" class="id"><a name="fe:100" class="">fe</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:97">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#te:99">te</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fe:100">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#lval:96">lval</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#::nat_scope:x_'&lt;'_x"> &lt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#::nat_scope:x_'&lt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#te:99">te</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:98">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Unary">Unary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#lval:96">lval</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fe:100">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EAssign">EAssign</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#lval:96">lval</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:97">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#lval:96">lval</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:98">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.LCondS" class="id"><a name="TypeSystem.LCondS" class="">LCondS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:101" class="id"><a name="e:101" class="">e</a></span><span class="id"> </span><span id="a:102" class="id"><a name="a:102" class="">a</a></span><span class="id"> </span><span id="b:103" class="id"><a name="b:103" class="">b</a></span><span class="id"> </span><span id="t:104" class="id"><a name="t:104" class="">t</a></span><span class="id"> </span><span id="f:105" class="id"><a name="f:105" class="">f</a></span><span class="id"> </span><span id="te:106" class="id"><a name="te:106" class="">te</a></span><span class="id"> </span><span id="fe:107" class="id"><a name="fe:107" class="">fe</a></span><span class="id"> </span><span id="fa:108" class="id"><a name="fa:108" class="">fa</a></span><span class="id"> </span><span id="fb:109" class="id"><a name="fb:109" class="">fb</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:101">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#te:106">te</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fe:107">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#a:102">a</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:104">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fa:108">fa</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#b:103">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:104">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fb:109">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:105">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Ternary">Ternary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:104">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fe:107">fe</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fa:108">fa</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fb:109">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:101">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#a:102">a</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#b:103">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:104">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:105">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.RCondS" class="id"><a name="TypeSystem.RCondS" class="">RCondS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:110" class="id"><a name="e:110" class="">e</a></span><span class="id"> </span><span id="a:111" class="id"><a name="a:111" class="">a</a></span><span class="id"> </span><span id="b:112" class="id"><a name="b:112" class="">b</a></span><span class="id"> </span><span id="t:113" class="id"><a name="t:113" class="">t</a></span><span class="id"> </span><span id="f:114" class="id"><a name="f:114" class="">f</a></span><span class="id"> </span><span id="te:115" class="id"><a name="te:115" class="">te</a></span><span class="id"> </span><span id="fe:116" class="id"><a name="fe:116" class="">fe</a></span><span class="id"> </span><span id="fa:117" class="id"><a name="fa:117" class="">fa</a></span><span class="id"> </span><span id="fb:118" class="id"><a name="fb:118" class="">fb</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:110">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#te:115">te</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fe:116">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#a:111">a</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:113">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fa:117">fa</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#b:112">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:113">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fb:118">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:114">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Ternary">Ternary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:113">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fe:116">fe</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fa:117">fa</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fb:118">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:110">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#a:111">a</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#b:112">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:113">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:114">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.ConcatS" class="id"><a name="TypeSystem.ConcatS" class="">ConcatS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="args:119" class="id"><a name="args:119" class="">args</a></span><span class="id"> </span><span id="t:120" class="id"><a name="t:120" class="">t</a></span><span class="id"> </span><span id="f:121" class="id"><a name="f:121" class="">f</a></span><span class="id"> </span><span id="ts:122" class="id"><a name="ts:122" class="">ts</a></span><span class="id"> </span><span id="fs:123" class="id"><a name="fs:123" class="">fs</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:119">args</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#ts:122">ts</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:119">args</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fs:123">fs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">forall</span><span class="id"> </span><span id="n:124" class="id"><a name="n:124" class="">n</a></span><span class="id"> </span><span id="e:125" class="id"><a name="e:125" class="">e</a></span><span class="id"> </span><span id="te:126" class="id"><a name="te:126" class="">te</a></span><span class="id"> </span><span id="fe:127" class="id"><a name="fe:127" class="">fe</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:119">args</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:124">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:125">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#ts:122">ts</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:124">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#te:126">te</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fs:123">fs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:124">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fe:127">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:125">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#te:126">te</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fe:127">fe</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#t:120">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Utils.html#Utils.sum">sum</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#ts:122">ts</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:121">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Nary">Nary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:120">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fs:123">fs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:119">args</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:120">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:121">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.ReplS" class="id"><a name="TypeSystem.ReplS" class="">ReplS</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="i:128" class="id"><a name="i:128" class="">i</a></span><span class="id"> </span><span id="e:129" class="id"><a name="e:129" class="">e</a></span><span class="id"> </span><span id="t:130" class="id"><a name="t:130" class="">t</a></span><span class="id"> </span><span id="f:131" class="id"><a name="f:131" class="">f</a></span><span class="id"> </span><span id="te:132" class="id"><a name="te:132" class="">te</a></span><span class="id"> </span><span id="fe:133" class="id"><a name="fe:133" class="">fe</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:129">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#te:132">te</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fe:133">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#t:130">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#i:128">i</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Nat.html#ea2ff3d561159081cea6fb2e8113cc54"> *</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Nat.html#ea2ff3d561159081cea6fb2e8113cc54"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#te:132">te</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:131">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Unary">Unary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:130">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fe:133">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.ERepl">ERepl</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#i:128">i</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:129">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:130">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:131">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="gallina-kwd">where</span> <span id="9e0e918b07b97351320e221f7e7c4ad9" class="id"><a name="9e0e918b07b97351320e221f7e7c4ad9" class="">&quot;e '==&gt;' n '-|' f&quot;</a></span><span class="id"> :=</span> (<span class="id"><a href="Verilog.TypeSystem.html#synth:42">synth</a></span><span class="id"> e</span><span class="id"> n</span><span class="id"> f</span>)<br/>
<br/>
&nbsp;&nbsp;<span class="gallina-kwd">with</span><span class="id"> </span><span id="TypeSystem.check_sind" class="id"><span id="TypeSystem.check_ind" class="id"><span id="TypeSystem.check" class="id"><a name="TypeSystem.check_sind" class="">check</a></span></span></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span> (<span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> Prop</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.ResizeC" class="id"><a name="TypeSystem.ResizeC" class="">ResizeC</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:134" class="id"><a name="e:134" class="">e</a></span><span class="id"> </span><span id="t:135" class="id"><a name="t:135" class="">t</a></span><span class="id"> </span><span id="f:136" class="id"><a name="f:136" class="">f</a></span><span class="id"> </span><span id="s:137" class="id"><a name="s:137" class="">s</a></span><span class="id"> </span><span id="fe:138" class="id"><a name="fe:138" class="">fe</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Resizable">Resizable</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:134">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:134">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:137">s</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fe:138">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#s:137">s</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:135">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:136">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.ReplaceRoot">ReplaceRoot</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:135">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fe:138">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:134">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:135">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:136">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.BinOpC" class="id"><a name="TypeSystem.BinOpC" class="">BinOpC</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="a:139" class="id"><a name="a:139" class="">a</a></span><span class="id"> </span><span id="b:140" class="id"><a name="b:140" class="">b</a></span><span class="id"> </span><span id="t:141" class="id"><a name="t:141" class="">t</a></span><span class="id"> </span><span id="f:142" class="id"><a name="f:142" class="">f</a></span><span class="id"> </span><span id="fa:143" class="id"><a name="fa:143" class="">fa</a></span><span class="id"> </span><span id="fb:144" class="id"><a name="fb:144" class="">fb</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#a:139">a</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:141">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fa:143">fa</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#b:140">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:141">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fb:144">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:142">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Binary">Binary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:141">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fa:143">fa</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fb:144">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EBinOp">EBinOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#a:139">a</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#b:140">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:141">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:142">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.UnOpC" class="id"><a name="TypeSystem.UnOpC" class="">UnOpC</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:145" class="id"><a name="e:145" class="">e</a></span><span class="id"> </span><span id="t:146" class="id"><a name="t:146" class="">t</a></span><span class="id"> </span><span id="f:147" class="id"><a name="f:147" class="">f</a></span><span class="id"> </span><span id="fe:148" class="id"><a name="fe:148" class="">fe</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:145">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:146">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fe:148">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:147">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Unary">Unary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:146">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fe:148">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EUnOp">EUnOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:145">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:146">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:147">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.ShiftC" class="id"><a name="TypeSystem.ShiftC" class="">ShiftC</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="a:149" class="id"><a name="a:149" class="">a</a></span><span class="id"> </span><span id="b:150" class="id"><a name="b:150" class="">b</a></span><span class="id"> </span><span id="t:151" class="id"><a name="t:151" class="">t</a></span><span class="id"> </span><span id="f:152" class="id"><a name="f:152" class="">f</a></span><span class="id"> </span><span id="tb:153" class="id"><a name="tb:153" class="">tb</a></span><span class="id"> </span><span id="fa:154" class="id"><a name="fa:154" class="">fa</a></span><span class="id"> </span><span id="fb:155" class="id"><a name="fb:155" class="">fb</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#a:149">a</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:151">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fa:154">fa</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#b:150">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#tb:153">tb</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fb:155">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:152">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Binary">Binary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:151">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fa:154">fa</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fb:155">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.EShift">EShift</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#a:149">a</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#b:150">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:151">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:152">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TypeSystem.CondC" class="id"><a name="TypeSystem.CondC" class="">CondC</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:156" class="id"><a name="e:156" class="">e</a></span><span class="id"> </span><span id="a:157" class="id"><a name="a:157" class="">a</a></span><span class="id"> </span><span id="b:158" class="id"><a name="b:158" class="">b</a></span><span class="id"> </span><span id="t:159" class="id"><a name="t:159" class="">t</a></span><span class="id"> </span><span id="f:160" class="id"><a name="f:160" class="">f</a></span><span class="id"> </span><span id="te:161" class="id"><a name="te:161" class="">te</a></span><span class="id"> </span><span id="fe:162" class="id"><a name="fe:162" class="">fe</a></span><span class="id"> </span><span id="fa:163" class="id"><a name="fa:163" class="">fa</a></span><span class="id"> </span><span id="fb:164" class="id"><a name="fb:164" class="">fb</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:156">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#te:161">te</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fe:162">fe</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#a:157">a</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:159">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fa:163">fa</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#b:158">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:159">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#fb:164">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#f:160">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Ternary">Ternary</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:159">t</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fe:162">fe</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fa:163">fa</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fb:164">fb</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:156">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#a:157">a</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#b:158">b</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:159">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:160">f</a></span><br/>
<br/>
&nbsp;&nbsp;<span class="gallina-kwd">where</span> <span id="44931ee6d1fde60dbf0dc7be0b6c95e6" class="id"><a name="44931ee6d1fde60dbf0dc7be0b6c95e6" class="">&quot;e '&lt;==' n '-|' f&quot;</a></span><span class="id"> :=</span> (<span class="id"><a href="Verilog.TypeSystem.html#check:43">check</a></span><span class="id"> e</span><span class="id"> n</span><span class="id"> f</span>)<br/>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> inv_ts</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span>_<span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span>_<span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><span class="id"> inv</span><span class="id"> H;</span><span class="id"> try</span><span class="id"> inv_ts</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span>_<span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span>_<span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><span class="id"> inv</span><span class="id"> H;</span><span class="id"> try</span><span class="id"> inv_ts</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Resizable">Resizable</a></span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><span class="id"> inv</span><span class="id"> H</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TypeSystem.synth_root" class="id"><a name="TypeSystem.synth_root" class="">synth_root</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:165" class="id"><a name="e:165" class="">e</a></span><span class="id"> </span><span id="t:166" class="id"><a name="t:166" class="">t</a></span><span class="id"> </span><span id="f:167" class="id"><a name="f:167" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:165">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:166">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:167">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:167">f</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:166">t</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">inv</span><span class="id"> H;</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TypeSystem.check_root" class="id"><a name="TypeSystem.check_root" class="">check_root</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:168" class="id"><a name="e:168" class="">e</a></span><span class="id"> </span><span id="t:169" class="id"><a name="t:169" class="">t</a></span><span class="id"> </span><span id="f:170" class="id"><a name="f:170" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:168">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:169">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:170">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:170">f</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:169">t</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">inv</span><span class="id"> H;</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="TypeSystem.concat_inj_hyp" class="id"><a name="TypeSystem.concat_inj_hyp" class="">concat_inj_hyp</a></span><span class="id"> </span><span id="args:171" class="id"><a name="args:171" class="">args</a></span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span> (<span id="n:172" class="id"><a name="n:172" class="">n</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>) (<span id="e:173" class="id"><a name="e:173" class="">e</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span>)<span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:171">args</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:172">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:173">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span> (<span id="t1:174" class="id"><a name="t1:174" class="">t1</a></span><span class="id"> </span><span id="t2:175" class="id"><a name="t2:175" class="">t2</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>) (<span id="f1:176" class="id"><a name="f1:176" class="">f1</a></span><span class="id"> </span><span id="f2:177" class="id"><a name="f2:177" class="">f2</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#option">option</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>)<span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:173">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t1:174">t1</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:176">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:173">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t2:175">t2</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:177">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#t1:174">t1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t2:175">t2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span> (<span class="gallina-kwd">forall</span><span class="id"> </span><span id="p:178" class="id"><a name="p:178" class="">p</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f1:176">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:178">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:177">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:178">p</a></span>).<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TypeSystem.concat_synth_inj_t" class="id"><a name="TypeSystem.concat_synth_inj_t" class="">concat_synth_inj_t</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="args:179" class="id"><a name="args:179" class="">args</a></span><span class="id"> </span><span id="f1:180" class="id"><a name="f1:180" class="">f1</a></span><span class="id"> </span><span id="f2:181" class="id"><a name="f2:181" class="">f2</a></span><span class="id"> </span><span id="t1:182" class="id"><a name="t1:182" class="">t1</a></span><span class="id"> </span><span id="t2:183" class="id"><a name="t2:183" class="">t2</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_inj_hyp">concat_inj_hyp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:179">args</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:179">args</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t1:182">t1</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:180">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:179">args</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t2:183">t2</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:181">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#t1:182">t1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t2:183">t2</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span><span class="id"> ?</span><span class="id"> ?</span><span class="id"> ?</span><span class="id"> ?</span><span class="id"> ?</span><span class="id"> He</span><span class="id"> H</span><span class="id"> H0</span>. <span class="id">inv</span><span class="id"> H</span>. <span class="id">inv</span><span class="id"> H0</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">Heqt:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="n:187" class="id"><span id="n:184" class="id"><a name="n:187" class="">n</a></span></span><span class="id"> </span><span id="t1:188" class="id"><span id="t1:185" class="id"><a name="t1:188" class="">t1</a></span></span><span class="id"> </span><span id="t2:189" class="id"><span id="t2:186" class="id"><a name="t2:189" class="">t2</a></span></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> ts</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:184">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t1:185">t1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> ts0</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:184">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t2:186">t2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t1:185">t1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t2:186">t2</a></span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> intros</span>. <span class="id">repeat</span><span class="id"> gen_nth</span>. <span class="id">destruct</span> (<span class="id">He</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H7</span><span class="id"> t1</span><span class="id"> t2</span><span class="id"> x1</span><span class="id"> x0</span>)<span class="id">;</span><span class="id"> firstorder</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> assert</span> (<span class="id">Heql:</span><span class="id"> ts</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id">ts0</span>). <span class="id">apply</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_ext">nth_ext</a></span><span class="gallina-kwd"> with</span> (<span class="id">d</span><span class="id"> :=</span><span class="id"> 0</span>) (<span class="id">d'</span><span class="id"> :=</span><span class="id"> 0</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span><span class="id"> H2</span><span class="gallina-kwd"> in</span><span class="id"> *</span>. <span class="id">assumption</span>. <span class="id">intros</span>. <span class="id">apply</span><span class="id"> Heqt</span><span class="gallina-kwd"> with</span> (<span class="id">n</span><span class="id"> :=</span><span class="id"> n</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error_nth'">nth_error_nth'</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>). <span class="id">rewrite</span><span class="id"> &lt;-</span><span class="id"> H2</span><span class="gallina-kwd"> in</span><span class="id"> H</span>. <span class="id">rewrite</span><span class="id"> H1</span><span class="gallina-kwd"> in</span><span class="id"> H</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error_nth'">nth_error_nth'</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>). <span class="id">subst</span>. <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TypeSystem.concat_synth_inj_f" class="id"><a name="TypeSystem.concat_synth_inj_f" class="">concat_synth_inj_f</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="args:190" class="id"><a name="args:190" class="">args</a></span><span class="id"> </span><span id="t1:191" class="id"><a name="t1:191" class="">t1</a></span><span class="id"> </span><span id="t2:192" class="id"><a name="t2:192" class="">t2</a></span><span class="id"> </span><span id="f1:193" class="id"><a name="f1:193" class="">f1</a></span><span class="id"> </span><span id="f2:194" class="id"><a name="f2:194" class="">f2</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_inj_hyp">concat_inj_hyp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:190">args</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:190">args</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t1:191">t1</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:193">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:190">args</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t2:192">t2</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:194">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="p:195" class="id"><a name="p:195" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f1:193">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:195">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:194">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:195">p</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span><span class="id"> ?</span><span class="id"> ?</span><span class="id"> ?</span><span class="id"> ?</span><span class="id"> ?</span><span class="id"> He</span><span class="id"> H</span><span class="id"> H0</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">Heq:</span><span class="id"> t1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id">t2</span>)<span class="gallina-kwd"> by</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_synth_inj_t">concat_synth_inj_t</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> He</span><span class="id"> H</span><span class="id"> H0</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv</span><span class="id"> H</span>. <span class="id">inv</span><span class="id"> H0</span>. <span class="id">intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">Heqf:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="n:200" class="id"><span id="n:196" class="id"><a name="n:200" class="">n</a></span></span><span class="id"> </span><span id="f1:201" class="id"><span id="f1:197" class="id"><a name="f1:201" class="">f1</a></span></span><span class="id"> </span><span id="f2:202" class="id"><span id="f2:198" class="id"><a name="f2:202" class="">f2</a></span></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> fs</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:196">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f1:197">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> fs0</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:196">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f2:198">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="p:203" class="id"><span id="p:199" class="id"><a name="p:203" class="">p</a></span></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f1:197">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:199">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:198">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:199">p</a></span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">{</span><span class="id"> intros</span>. <span class="id">repeat</span><span class="id"> gen_nth</span>. <span class="id">destruct</span> (<span class="id">He</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H8</span><span class="id"> x2</span><span class="id"> x0</span><span class="id"> f1</span><span class="id"> f2</span>)<span class="id">;</span><span class="id"> firstorder</span>. <span class="id">}</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span><span class="id"> p;</span><span class="id"> try</span><span class="id"> reflexivity</span>. <span class="id">simpl</span>. <span class="id">destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> fs</span><span class="id"> n</span>)<span class="id"> eqn:Hfs</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> repeat</span><span class="id"> gen_nth</span>. <span class="id">rewrite</span><span class="id"> H0</span>. <span class="id">apply</span><span class="id"> Heqf</span><span class="gallina-kwd"> with</span> (<span class="id">n</span><span class="id"> :=</span><span class="id"> n</span>)<span class="id">;</span><span class="id"> assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> fs0</span><span class="id"> n</span>)<span class="id"> eqn:Hfs0;</span><span class="id"> try</span><span class="id"> reflexivity</span>. <span class="id">exfalso</span>. <span class="id">repeat</span><span class="id"> gen_nth</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span><span class="id"> H1</span><span class="gallina-kwd"> in</span><span class="id"> Hfs</span>. <span class="id">discriminate</span><span class="id"> Hfs</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TypeSystem.concat_synth_order_f" class="id"><a name="TypeSystem.concat_synth_order_f" class="">concat_synth_order_f</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="args:204" class="id"><a name="args:204" class="">args</a></span><span class="id"> </span><span id="t1:205" class="id"><a name="t1:205" class="">t1</a></span><span class="id"> </span><span id="t2:206" class="id"><a name="t2:206" class="">t2</a></span><span class="id"> </span><span id="f1:207" class="id"><a name="f1:207" class="">f1</a></span><span class="id"> </span><span id="f2:208" class="id"><a name="f2:208" class="">f2</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_inj_hyp">concat_inj_hyp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:204">args</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:204">args</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t1:205">t1</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:207">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#args:204">args</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t2:206">t2</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:208">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="p:209" class="id"><a name="p:209" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.le_option_nat">le_option_nat</a></span> (<span class="id"><a href="Verilog.TypeSystem.html#f1:207">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:209">p</a></span>) (<span class="id"><a href="Verilog.TypeSystem.html#f2:208">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:209">p</a></span>).<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span><span class="id"> ?</span><span class="id"> ?</span><span class="id"> ?</span><span class="id"> ?</span><span class="id"> ?</span><span class="id"> He</span><span class="id"> H</span><span class="id"> H0</span><span class="id"> p</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">Heq:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:211" class="id"><span id="p:210" class="id"><a name="p:211" class="">p</a></span></span><span class="id">,</span><span class="id"> f1</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:210">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id">f2</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:210">p</a></span>)<span class="gallina-kwd"> by</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_synth_inj_f">concat_synth_inj_f</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> He</span><span class="id"> H</span><span class="id"> H0</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span><span class="id"> Heq</span>. <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.check_can_grow" class="id"><a name="TypeSystem.check_can_grow" class="">check_can_grow</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:212" class="id"><a name="e:212" class="">e</a></span><span class="id"> </span><span id="t:213" class="id"><a name="t:213" class="">t</a></span><span class="id"> </span><span id="f:214" class="id"><a name="f:214" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:212">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:213">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:214">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="s:215" class="id"><a name="s:215" class="">s</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:213">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:215">s</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="f':216" class="id"><a name="f':216" class="">f'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:212">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:215">s</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':216">f'</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> _check_can_grow_tac</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> HRes:</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.Resizable">Resizable</a></span><span class="id"> _,</span><span class="id"> H:</span><span class="id"> _</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?x</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> Hle:</span><span class="id"> ?x</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id">?y</span><span class="id"> |-</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?z</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span>_<span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.ResizeC">ResizeC</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> HRes</span><span class="id"> H</span>)<span class="id">;</span><span class="id"> try</span><span class="id"> reflexivity;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.le_trans">le_trans</a></span><span class="id"> x</span><span class="id"> y</span><span class="id"> z</span>)<span class="id">;</span><span class="id"> eassumption</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> _</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span>_<span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span>_<span class="id"> |-</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ex">ex</a></span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><span class="id"> inv</span><span class="id"> H;</span><span class="id"> eexists;</span><span class="id"> _check_can_grow_tac</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> e</span><span class="gallina-kwd"> using</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_ind">Expr_ind</a></span><span class="id">;</span><span class="id"> intros;</span><span class="id"> try</span><span class="id"> _check_can_grow_tac</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H</span>. <span class="id">inv</span><span class="id"> H1</span>. <span class="id">edestruct</span><span class="id"> IHe1;</span><span class="id"> edestruct</span><span class="id"> IHe2;</span><span class="id"> try</span><span class="id"> eassumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists</span>. <span class="id">econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H</span>. <span class="id">inv</span><span class="id"> H1</span>. <span class="id">edestruct</span><span class="id"> IHe;</span><span class="id"> try</span><span class="id"> eassumption</span>. <span class="id">eexists</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H</span>. <span class="id">inv</span><span class="id"> H1</span>. <span class="id">edestruct</span><span class="id"> IHe1;</span><span class="id"> try</span><span class="id"> eassumption</span>. <span class="id">eexists</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.ShiftC">ShiftC</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H4</span>). <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H</span>. <span class="id">inv</span><span class="id"> H1</span>. <span class="id">edestruct</span><span class="id"> IHe2;</span><span class="id"> edestruct</span><span class="id"> IHe3;</span><span class="id"> try</span><span class="id"> eassumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists</span>. <span class="id">eapply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.CondC">CondC</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H4</span>)<span class="id">;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TypeSystem.check_grow_synth_and_synth_inj" class="id"><a name="TypeSystem.check_grow_synth_and_synth_inj" class="">check_grow_synth_and_synth_inj</a></span><span class="id"> :</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="e:217" class="id"><a name="e:217" class="">e</a></span><span class="id">,</span> (<span class="gallina-kwd">forall</span><span class="id"> </span><span id="t:218" class="id"><a name="t:218" class="">t</a></span><span class="id"> </span><span id="s:219" class="id"><a name="s:219" class="">s</a></span><span class="id"> </span><span id="f1:220" class="id"><a name="f1:220" class="">f1</a></span><span class="id"> </span><span id="f2:221" class="id"><a name="f2:221" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:218">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:220">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:219">s</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:221">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:218">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:219">s</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">forall</span><span class="id"> </span><span id="t1:222" class="id"><a name="t1:222" class="">t1</a></span><span class="id"> </span><span id="t2:223" class="id"><a name="t2:223" class="">t2</a></span><span class="id"> </span><span id="f1:224" class="id"><a name="f1:224" class="">f1</a></span><span class="id"> </span><span id="f2:225" class="id"><a name="f2:225" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t1:222">t1</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:224">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t2:223">t2</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:225">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t1:222">t1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t2:223">t2</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">forall</span><span class="id"> </span><span id="t:226" class="id"><a name="t:226" class="">t</a></span><span class="id"> </span><span id="f1:227" class="id"><a name="f1:227" class="">f1</a></span><span class="id"> </span><span id="f2:228" class="id"><a name="f2:228" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:226">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:227">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:226">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:228">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:229" class="id"><a name="p:229" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f1:227">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:229">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:228">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:229">p</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">forall</span><span class="id"> </span><span id="t:230" class="id"><a name="t:230" class="">t</a></span><span class="id"> </span><span id="f1:231" class="id"><a name="f1:231" class="">f1</a></span><span class="id"> </span><span id="f2:232" class="id"><a name="f2:232" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:230">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:231">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:230">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:232">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:233" class="id"><a name="p:233" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f1:231">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:233">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:232">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:233">p</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">forall</span><span class="id"> </span><span id="t:234" class="id"><a name="t:234" class="">t</a></span><span class="id"> </span><span id="f1:235" class="id"><a name="f1:235" class="">f1</a></span><span class="id"> </span><span id="f2:236" class="id"><a name="f2:236" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:234">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:235">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:234">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:236">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:237" class="id"><a name="p:237" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f1:235">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:237">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:236">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:237">p</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">forall</span><span class="id"> </span><span id="t:238" class="id"><a name="t:238" class="">t</a></span><span class="id"> </span><span id="s:239" class="id"><a name="s:239" class="">s</a></span><span class="id"> </span><span id="f1:240" class="id"><a name="f1:240" class="">f1</a></span><span class="id"> </span><span id="f2:241" class="id"><a name="f2:241" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:238">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:240">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:239">s</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:241">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:242" class="id"><a name="p:242" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.le_option_nat">le_option_nat</a></span> (<span class="id"><a href="Verilog.TypeSystem.html#f1:240">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:242">p</a></span>) (<span class="id"><a href="Verilog.TypeSystem.html#f2:241">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:242">p</a></span>))<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">forall</span><span class="id"> </span><span id="t:243" class="id"><a name="t:243" class="">t</a></span><span class="id"> </span><span id="s:244" class="id"><a name="s:244" class="">s</a></span><span class="id"> </span><span id="f1:245" class="id"><a name="f1:245" class="">f1</a></span><span class="id"> </span><span id="f2:246" class="id"><a name="f2:246" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:243">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:245">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:217">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:244">s</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:246">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:243">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:244">s</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="p:247" class="id"><a name="p:247" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.le_option_nat">le_option_nat</a></span> (<span class="id"><a href="Verilog.TypeSystem.html#f1:245">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:247">p</a></span>) (<span class="id"><a href="Verilog.TypeSystem.html#f2:246">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:247">p</a></span>)).<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> _eq_gen_inj</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> A:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> B:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?s</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">let</span><span class="id"> Heq</span><span class="id"> :=</span><span class="id"> fresh</span><span class="gallina-kwd"> in</span><span class="id"> assert</span> (<span class="id">Heq:</span><span class="id"> t</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id">s</span>)<span class="gallina-kwd"> by</span><span class="id"> apply</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span>)<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">clear</span><span class="id"> H;</span><span class="id"> subst</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> A:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> B:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?s</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">_,</span><span class="id"> H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span>_<span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">let</span><span class="id"> Hlt</span><span class="id"> :=</span><span class="id"> fresh</span><span class="gallina-kwd"> in</span><span class="id"> assert</span> (<span class="id">Hlt:</span><span class="id"> t</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id">s</span>)<span class="gallina-kwd"> by</span><span class="id"> apply</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span>)<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">clear</span><span class="id"> H;</span><span class="id"> try</span><span class="id"> _eq_gen_inj;</span><span class="id"> try</span><span class="id"> lia</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> ?a</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id">?b,</span><span class="id"> P:</span><span class="id"> ?b</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id">?a</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">let</span><span class="id"> Heq</span><span class="id"> :=</span><span class="id"> fresh</span><span class="gallina-kwd"> in</span><span class="id"> assert</span> (<span class="id">Heq:</span><span class="id"> a</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id">b</span>)<span class="gallina-kwd"> by</span><span class="id"> apply</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.le_antisymm">le_antisymm</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> P</span>)<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">clear</span><span class="id"> H;</span><span class="id"> clear</span><span class="id"> P;</span><span class="id"> subst</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> _tac_inj</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="comment">(*&nbsp;Values&nbsp;*)</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> |-</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> ]</span><span class="id"> =&gt;</span><span class="id"> _eq_gen_inj;</span><span class="id"> auto</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span> <span class="id"> A:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> B:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?s</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">_,</span><span class="id"> H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span>_<span class="id"> |-</span><span class="id"> ?t</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id">?s</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> A:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> B:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?s</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">let</span><span class="id"> Heq</span><span class="id"> :=</span><span class="id"> fresh</span><span class="gallina-kwd"> in</span><span class="id"> assert</span> (<span class="id">Heq:</span><span class="id"> t</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id">s</span>)<span class="gallina-kwd"> by</span><span class="id"> apply</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span>)<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">clear</span><span class="id"> H;</span><span class="id"> subst;</span><span class="id"> auto;</span><span class="id"> _tac_inj</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="comment">(*&nbsp;Functions&nbsp;*)</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="comment">(*&nbsp;-&nbsp;Synth&nbsp;&amp;&nbsp;Check&nbsp;*)</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span> <span class="id"> A:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> B:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">_,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span> <span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> |-</span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span>)<span class="id"> ||</span><span class="id"> symmetry;</span><span class="id"> apply</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="comment">(*&nbsp;Both&nbsp;synth&nbsp;*)</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> A:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> B:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> _,</span> <span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> |-</span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span><span class="id"> _eq_gen_inj;</span><span class="id"> apply</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="comment">(*&nbsp;Both&nbsp;check&nbsp;*)</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> A:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?f1,</span><span class="id"> B:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?f2,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> |-</span><span class="id"> ?f1</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id">?f2</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> A:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span>_<span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> B:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span>_<span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">_,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> _,</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.le_option_nat">le_option_nat</a></span><span class="id"> _</span><span class="id"> _</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|-</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.le_option_nat">le_option_nat</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> A:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">_,</span><span class="id"> B:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?s</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">_,</span><span class="id"> C:</span><span class="id"> ?t</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id">?s,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> _,</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.le_option_nat">le_option_nat</a></span><span class="id"> _</span><span class="id"> _</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|-</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.le_option_nat">le_option_nat</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span><span class="id"> C</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> A:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> B:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> |-</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.le_option_nat">le_option_nat</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span>)<span class="id">;</span><span class="id"> reflexivity</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> A:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">_,</span><span class="id"> B:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">_,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> |-</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.le_option_nat">le_option_nat</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span>)<span class="id">;</span><span class="id"> reflexivity</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> A:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> B:</span><span class="id"> ?e</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">?t</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">_,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> |-</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.le_option_nat">le_option_nat</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> A</span><span class="id"> B</span>)<span class="id">;</span><span class="id"> reflexivity</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id">_,</span><span class="id"> G:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> G</span>)<span class="id">;</span><span class="id"> repeat</span><span class="id"> splitHyp;</span><span class="id"> split;</span><span class="id"> intros</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> e</span><span class="gallina-kwd"> using</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_ind">Expr_ind</a></span><span class="id">;</span><span class="id"> repeat</span><span class="id"> splitAnd;</span><span class="id"> intros;</span><span class="id"> repeat</span><span class="id"> splitHyp;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span> (<span class="id">try</span> (<span class="id">destruct</span><span class="id"> p</span><span class="gallina-kwd"> as</span><span class="id"> [|[|[|[]]]]</span>)<span class="id">;</span><span class="id"> inv_ts;</span><span class="id"> simpl;</span><span class="id"> repeat</span><span class="id"> _eq_gen_inj;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">auto;</span><span class="id"> try</span><span class="id"> reflexivity;</span><span class="id"> repeat</span><span class="id"> _tac_inj;</span><span class="id"> fail</span>)<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_inj_hyp">concat_inj_hyp</a></span><span class="id"> args</span>)<span class="gallina-kwd"> by</span> (<span class="id">unfold</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_inj_hyp">concat_inj_hyp</a></span><span class="id">;</span><span class="id"> intros;</span><span class="id"> repeat</span><span class="id"> _tac_inj</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H1</span>. <span class="id">assert</span><span class="id"> _</span><span class="gallina-kwd"> by</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_synth_inj_t">concat_synth_inj_t</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H2</span><span class="id"> H0</span><span class="id"> H4</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">subst</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_synth_inj_t">concat_synth_inj_t</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H3</span><span class="id"> H1</span><span class="id"> H2</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_synth_inj_f">concat_synth_inj_f</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H4</span><span class="id"> H2</span><span class="id"> H3</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H3</span>. <span class="id">inv</span><span class="id"> H4</span>. <span class="id">destruct</span><span class="id"> p;</span><span class="id"> simpl</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_synth_inj_f">concat_synth_inj_f</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H5</span><span class="id"> H7</span><span class="id"> H9</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H5</span>. <span class="id">destruct</span><span class="id"> p;</span><span class="id"> simpl</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_root">synth_root</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H4</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_synth_inj_f">concat_synth_inj_f</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H6</span><span class="id"> H4</span><span class="id"> H8</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H6</span>. <span class="id">_eq_gen_inj</span>. <span class="id">simpl</span>. <span class="id">destruct</span><span class="id"> p</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> rewrite</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_root">synth_root</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H5</span>). <span class="id">trivial</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_synth_order_f">concat_synth_order_f</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H7</span><span class="id"> H5</span><span class="id"> H9</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H6</span>. <span class="id">inv</span><span class="id"> H7</span>. <span class="id">_eq_gen_inj</span>. <span class="id">simpl</span>. <span class="id">destruct</span><span class="id"> p</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.concat_synth_order_f">concat_synth_order_f</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H9</span><span class="id"> H11</span><span class="id"> H13</span>).<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.synth_check_order" class="id"><a name="TypeSystem.synth_check_order" class="">synth_check_order</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:248" class="id"><a name="e:248" class="">e</a></span><span class="id"> </span><span id="t:249" class="id"><a name="t:249" class="">t</a></span><span class="id"> </span><span id="s:250" class="id"><a name="s:250" class="">s</a></span><span class="id"> </span><span id="f1:251" class="id"><a name="f1:251" class="">f1</a></span><span class="id"> </span><span id="f2:252" class="id"><a name="f2:252" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:248">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:249">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:251">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:248">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:250">s</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:252">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:249">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:250">s</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.check_grow_synth_and_synth_inj">check_grow_synth_and_synth_inj</a></span><span class="id"> e</span>). <span class="id">apply</span> (<span class="id">H1</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H0</span>).<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.synth_inj" class="id"><a name="TypeSystem.synth_inj" class="">synth_inj</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:253" class="id"><a name="e:253" class="">e</a></span><span class="id"> </span><span id="t1:254" class="id"><a name="t1:254" class="">t1</a></span><span class="id"> </span><span id="t2:255" class="id"><a name="t2:255" class="">t2</a></span><span class="id"> </span><span id="f1:256" class="id"><a name="f1:256" class="">f1</a></span><span class="id"> </span><span id="f2:257" class="id"><a name="f2:257" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:253">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t1:254">t1</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:256">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:253">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t2:255">t2</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:257">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t1:254">t1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t2:255">t2</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.check_grow_synth_and_synth_inj">check_grow_synth_and_synth_inj</a></span><span class="id"> e</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">repeat</span><span class="id"> splitHyp</span>. <span class="id">apply</span> (<span class="id">H2</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H0</span>).<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.synth_inj_f" class="id"><a name="TypeSystem.synth_inj_f" class="">synth_inj_f</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:258" class="id"><a name="e:258" class="">e</a></span><span class="id"> </span><span id="t1:259" class="id"><a name="t1:259" class="">t1</a></span><span class="id"> </span><span id="t2:260" class="id"><a name="t2:260" class="">t2</a></span><span class="id"> </span><span id="f1:261" class="id"><a name="f1:261" class="">f1</a></span><span class="id"> </span><span id="f2:262" class="id"><a name="f2:262" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:258">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t1:259">t1</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:261">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:258">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t2:260">t2</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:262">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:263" class="id"><a name="p:263" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f1:261">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:263">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:262">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:263">p</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.check_grow_synth_and_synth_inj">check_grow_synth_and_synth_inj</a></span><span class="id"> e</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">repeat</span><span class="id"> splitHyp</span>. <span class="id">rewrite</span> (<span class="id">H2</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H0</span>)<span class="gallina-kwd"> in</span><span class="id"> H</span>. <span class="id">apply</span> (<span class="id">H3</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H0</span>).<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.synth_check_inj_f" class="id"><a name="TypeSystem.synth_check_inj_f" class="">synth_check_inj_f</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:264" class="id"><a name="e:264" class="">e</a></span><span class="id"> </span><span id="t:265" class="id"><a name="t:265" class="">t</a></span><span class="id"> </span><span id="f1:266" class="id"><a name="f1:266" class="">f1</a></span><span class="id"> </span><span id="f2:267" class="id"><a name="f2:267" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:264">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:265">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:266">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:264">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:265">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:267">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:268" class="id"><a name="p:268" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f1:266">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:268">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:267">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:268">p</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.check_grow_synth_and_synth_inj">check_grow_synth_and_synth_inj</a></span><span class="id"> e</span>). <span class="id">firstorder</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.check_inj_f" class="id"><a name="TypeSystem.check_inj_f" class="">check_inj_f</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:269" class="id"><a name="e:269" class="">e</a></span><span class="id"> </span><span id="t:270" class="id"><a name="t:270" class="">t</a></span><span class="id"> </span><span id="f1:271" class="id"><a name="f1:271" class="">f1</a></span><span class="id"> </span><span id="f2:272" class="id"><a name="f2:272" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:269">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:270">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:271">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:269">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:270">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:272">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:273" class="id"><a name="p:273" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f1:271">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:273">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:272">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:273">p</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.check_grow_synth_and_synth_inj">check_grow_synth_and_synth_inj</a></span><span class="id"> e</span>). <span class="id">firstorder</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.synth_check_order_f" class="id"><a name="TypeSystem.synth_check_order_f" class="">synth_check_order_f</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:274" class="id"><a name="e:274" class="">e</a></span><span class="id"> </span><span id="t:275" class="id"><a name="t:275" class="">t</a></span><span class="id"> </span><span id="s:276" class="id"><a name="s:276" class="">s</a></span><span class="id"> </span><span id="f1:277" class="id"><a name="f1:277" class="">f1</a></span><span class="id"> </span><span id="f2:278" class="id"><a name="f2:278" class="">f2</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:274">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:275">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:277">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:274">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:276">s</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:278">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:279" class="id"><a name="p:279" class="">p</a></span><span class="id"> </span><span id="n1:280" class="id"><a name="n1:280" class="">n1</a></span><span class="id"> </span><span id="n2:281" class="id"><a name="n2:281" class="">n2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f1:277">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:279">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n1:280">n1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:278">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:279">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n2:281">n2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#n1:280">n1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#n2:281">n2</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.check_grow_synth_and_synth_inj">check_grow_synth_and_synth_inj</a></span><span class="id"> e</span>). <span class="id">unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.le_option_nat">le_option_nat</a></span><span class="gallina-kwd"> in</span><span class="id"> *</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">repeat</span><span class="id"> splitHyp</span>. <span class="id">apply</span> (<span class="id">H8</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>)<span class="gallina-kwd"> with</span> (<span class="id">p</span><span class="id"> :=</span><span class="id"> p</span>)<span class="gallina-kwd"> in</span><span class="id"> H0</span>. <span class="id">rewrite</span><span class="id"> H1</span><span class="gallina-kwd"> in</span><span class="id"> H0</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span><span class="id"> H2</span><span class="gallina-kwd"> in</span><span class="id"> H0</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.check_order_f" class="id"><a name="TypeSystem.check_order_f" class="">check_order_f</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:282" class="id"><a name="e:282" class="">e</a></span><span class="id"> </span><span id="t:283" class="id"><a name="t:283" class="">t</a></span><span class="id"> </span><span id="s:284" class="id"><a name="s:284" class="">s</a></span><span class="id"> </span><span id="f1:285" class="id"><a name="f1:285" class="">f1</a></span><span class="id"> </span><span id="f2:286" class="id"><a name="f2:286" class="">f2</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:282">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:283">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f1:285">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:282">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:284">s</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:286">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:283">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:284">s</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="p:287" class="id"><a name="p:287" class="">p</a></span><span class="id"> </span><span id="n1:288" class="id"><a name="n1:288" class="">n1</a></span><span class="id"> </span><span id="n2:289" class="id"><a name="n2:289" class="">n2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f1:285">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:287">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n1:288">n1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f2:286">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:287">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n2:289">n2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#n1:288">n1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#n2:289">n2</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.check_grow_synth_and_synth_inj">check_grow_synth_and_synth_inj</a></span><span class="id"> e</span>). <span class="id">unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.le_option_nat">le_option_nat</a></span><span class="gallina-kwd"> in</span><span class="id"> *</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">repeat</span><span class="id"> splitHyp</span>. <span class="id">apply</span> (<span class="id">H10</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H0</span>)<span class="gallina-kwd"> with</span> (<span class="id">p</span><span class="id"> :=</span><span class="id"> p</span>)<span class="gallina-kwd"> in</span><span class="id"> H1</span>. <span class="id">rewrite</span><span class="id"> H2</span><span class="gallina-kwd"> in</span><span class="id"> H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span><span class="id"> H3</span><span class="gallina-kwd"> in</span><span class="id"> H1</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TypeSystem.synth_can_check" class="id"><a name="TypeSystem.synth_can_check" class="">synth_can_check</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:290" class="id"><a name="e:290" class="">e</a></span><span class="id"> </span><span id="t:291" class="id"><a name="t:291" class="">t</a></span><span class="id"> </span><span id="s:292" class="id"><a name="s:292" class="">s</a></span><span class="id"> </span><span id="f:293" class="id"><a name="f:293" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:290">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:291">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:293">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:291">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:292">s</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="g:294" class="id"><a name="g:294" class="">g</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:290">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:292">s</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#g:294">g</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> e</span><span class="gallina-kwd"> using</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_ind">Expr_ind</a></span><span class="id">;</span><span class="id"> intros;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span> (<span class="id">eexists;</span><span class="id"> eapply</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.ResizeC">ResizeC</a></span><span class="gallina-kwd"> with</span> (<span class="id">s</span><span class="id"> :=</span><span class="id"> t0</span>)<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">[constructor</span><span class="id"> |</span><span class="id"> eassumption</span><span class="id"> |</span><span class="id"> assumption</span><span class="id"> |</span><span class="id"> reflexivity]</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id">IHe1</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H3</span><span class="id"> H0</span>). <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.check_can_grow">check_can_grow</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H4</span><span class="id"> _</span><span class="id"> H0</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists</span>. <span class="id">eapply</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.BinOpC">BinOpC</a></span><span class="id">;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id">IHe2</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H4</span><span class="id"> H0</span>). <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.check_can_grow">check_can_grow</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H3</span><span class="id"> _</span><span class="id"> H0</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists</span>. <span class="id">eapply</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.BinOpC">BinOpC</a></span><span class="id">;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H</span>. <span class="id">destruct</span> (<span class="id">IHe</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H2</span><span class="id"> H0</span>). <span class="id">eexists</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H</span>. <span class="id">destruct</span> (<span class="id">IHe1</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H3</span><span class="id"> H0</span>). <span class="id">eexists</span>. <span class="id">apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.ShiftC">ShiftC</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H4</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> inv</span><span class="id"> H</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id">IHe2</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H5</span><span class="id"> H0</span>). <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.check_can_grow">check_can_grow</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H8</span><span class="id"> _</span><span class="id"> H0</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists</span>. <span class="id">apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.CondC">CondC</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H4</span><span class="id"> H</span><span class="id"> H1</span>). <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id">IHe3</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H8</span><span class="id"> H0</span>). <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.check_can_grow">check_can_grow</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H5</span><span class="id"> _</span><span class="id"> H0</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists</span>. <span class="id">apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.CondC">CondC</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H4</span><span class="id"> H1</span><span class="id"> H</span>). <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.synth_check" class="id"><a name="TypeSystem.synth_check" class="">synth_check</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:295" class="id"><a name="e:295" class="">e</a></span><span class="id"> </span><span id="t:296" class="id"><a name="t:296" class="">t</a></span><span class="id"> </span><span id="f:297" class="id"><a name="f:297" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:295">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:296">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:297">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="s:298" class="id"><a name="s:298" class="">s</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:296">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:298">s</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="g:299" class="id"><a name="g:299" class="">g</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:295">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:298">s</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#g:299">g</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split;</span><span class="id"> intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H0</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> H0</span>. <span class="id">apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_check_order">synth_check_order</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H0</span>).<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TypeSystem.func_on_path" class="id"><a name="TypeSystem.func_on_path" class="">func_on_path</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:300" class="id"><a name="e:300" class="">e</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">forall</span><span class="id"> </span><span id="t:301" class="id"><a name="t:301" class="">t</a></span><span class="id"> </span><span id="f:302" class="id"><a name="f:302" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:300">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:301">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:302">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:303" class="id"><a name="p:303" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:300">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:303">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="n:304" class="id"><a name="n:304" class="">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:302">f</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:303">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:304">n</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">forall</span><span class="id"> </span><span id="t:305" class="id"><a name="t:305" class="">t</a></span><span class="id"> </span><span id="f:306" class="id"><a name="f:306" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:300">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:305">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:306">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:307" class="id"><a name="p:307" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:300">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:307">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="n:308" class="id"><a name="n:308" class="">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:306">f</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:307">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:308">n</a></span>).<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> _invHyp_fun_path</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span> (_<span class="id"> _</span>)<span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><span class="id"> inv</span><span class="id"> H</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ex">ex</a></span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><span class="id"> inv</span><span class="id"> H</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> _tac_fun_path</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H1:</span><span class="id"> _</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span>_<span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">_,</span><span class="id"> H2:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span>_<span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_ <span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span><span class="id"> constructor;</span><span class="id"> rewrite</span> (<span class="id">H2</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H1</span>)<span class="id">;</span><span class="id"> eexists;</span><span class="id"> eassumption</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H1:</span><span class="id"> _</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span>_<span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id">_,</span><span class="id"> H2:</span><span class="gallina-kwd"> forall</span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span>_<span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span>_<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span>_ <span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span><span class="id"> constructor;</span><span class="id"> rewrite</span> (<span class="id">H2</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H1</span>)<span class="id">;</span><span class="id"> eexists;</span><span class="id"> eassumption</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> |-</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> _</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"> ]</span><span class="id"> =&gt;</span><span class="id"> constructor</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> e</span><span class="gallina-kwd"> using</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_ind">Expr_ind</a></span><span class="id">;</span><span class="id"> repeat</span><span class="id"> split;</span><span class="id"> intros;</span><span class="id"> repeat</span><span class="id"> splitHyp;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">inv_ts;</span><span class="id"> repeat</span><span class="id"> _invHyp_fun_path;</span><span class="id"> try</span> (<span class="id">try</span> (<span class="id">eexists;</span><span class="id"> reflexivity</span>)<span class="id">;</span><span class="id"> firstorder</span>)<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span> (<span class="id">destruct</span><span class="id"> p</span><span class="gallina-kwd"> as</span><span class="id"> [|[|[|[]]]];</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> *;</span><span class="id"> discriminate</span><span class="id"> H</span><span class="id"> ||</span><span class="id"> inv</span><span class="id"> H;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">_tac_fun_path</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H2</span>). <span class="id">repeat</span><span class="id"> gen_nth</span>. <span class="id">simpl</span>. <span class="id">rewrite</span><span class="id"> H7</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">He:</span><span class="id"> e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">x0</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">x</span>)<span class="gallina-kwd"> by</span><span class="id"> apply</span> (<span class="id">H5</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H2</span><span class="id"> H4</span><span class="id"> H7</span>). <span class="id">firstorder</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> p;</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> *;</span><span class="id"> discriminate</span><span class="id"> H0</span><span class="id"> ||</span><span class="id"> inv</span><span class="id"> H0</span>. <span class="id">constructor</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> fs</span><span class="id"> n</span>)<span class="id"> eqn:Hnth</span>. <span class="id">repeat</span><span class="id"> gen_nth</span>. <span class="id">econstructor</span>. <span class="id">eassumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span>). <span class="id">apply</span> (<span class="id">H5</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span><span class="id"> H1</span>)<span class="gallina-kwd"> in</span><span class="id"> Hnth</span>. <span class="id">_tac_fun_path</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">discriminate</span><span class="id"> H2</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H2</span>). <span class="id">repeat</span><span class="id"> gen_nth</span>. <span class="id">simpl</span>. <span class="id">rewrite</span><span class="id"> H8</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">He:</span><span class="id"> e</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">x0</span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id">x</span>)<span class="gallina-kwd"> by</span><span class="id"> apply</span> (<span class="id">H7</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H2</span><span class="id"> H6</span><span class="id"> H8</span>). <span class="id">firstorder</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> p;</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> *;</span><span class="id"> discriminate</span><span class="id"> H0</span><span class="id"> ||</span><span class="id"> inv</span><span class="id"> H0</span>. <span class="id">constructor</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> fs</span><span class="id"> n</span>)<span class="id"> eqn:Hnth</span>. <span class="id">repeat</span><span class="id"> gen_nth</span>. <span class="id">econstructor</span>. <span class="id">eassumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span>). <span class="id">apply</span> (<span class="id">H7</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span><span class="id"> H1</span>)<span class="gallina-kwd"> in</span><span class="id"> Hnth</span>. <span class="id">_tac_fun_path</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">discriminate</span><span class="id"> H2</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.synth_f_path" class="id"><a name="TypeSystem.synth_f_path" class="">synth_f_path</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:309" class="id"><a name="e:309" class="">e</a></span><span class="id"> </span><span id="t:310" class="id"><a name="t:310" class="">t</a></span><span class="id"> </span><span id="f:311" class="id"><a name="f:311" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:309">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:310">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:311">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:312" class="id"><a name="p:312" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:309">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:312">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="n:313" class="id"><a name="n:313" class="">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:311">f</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:312">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:313">n</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span><span class="id"> e</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.func_on_path">func_on_path</a></span><span class="id"> e</span>). <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.check_f_path" class="id"><a name="TypeSystem.check_f_path" class="">check_f_path</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:314" class="id"><a name="e:314" class="">e</a></span><span class="id"> </span><span id="t:315" class="id"><a name="t:315" class="">t</a></span><span class="id"> </span><span id="f:316" class="id"><a name="f:316" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:314">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:315">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:316">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:317" class="id"><a name="p:317" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:314">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:317">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="n:318" class="id"><a name="n:318" class="">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:316">f</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#p:317">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:318">n</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span><span class="id"> e</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.func_on_path">func_on_path</a></span><span class="id"> e</span>). <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TypeSystem.f_sub_exp" class="id"><a name="TypeSystem.f_sub_exp" class="">f_sub_exp</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:319" class="id"><a name="e:319" class="">e</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">forall</span><span class="id"> </span><span id="t:320" class="id"><a name="t:320" class="">t</a></span><span class="id"> </span><span id="f:321" class="id"><a name="f:321" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:319">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:320">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:321">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:322" class="id"><a name="p:322" class="">p</a></span><span class="id"> </span><span id="e':323" class="id"><a name="e':323" class="">e'</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:319">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.TypeSystem.html#p:322">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e':323">e'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="t':324" class="id"><a name="t':324" class="">t'</a></span><span class="id"> </span><span id="f':325" class="id"><a name="f':325" class="">f'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span> (<span class="id"><a href="Verilog.TypeSystem.html#e':323">e'</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t':324">t'</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':325">f'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#f031fe1957c4a4a8e217aa46af2b4e25"> \/</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#f031fe1957c4a4a8e217aa46af2b4e25"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e':323">e'</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t':324">t'</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':325">f'</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="k:326" class="id"><a name="k:326" class="">k</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f:321">f</a></span> (<span class="id"><a href="Verilog.TypeSystem.html#p:322">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#k:326">k</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':325">f'</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#k:326">k</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">forall</span><span class="id"> </span><span id="t:327" class="id"><a name="t:327" class="">t</a></span><span class="id"> </span><span id="f:328" class="id"><a name="f:328" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:319">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:327">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:328">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:329" class="id"><a name="p:329" class="">p</a></span><span class="id"> </span><span id="e':330" class="id"><a name="e':330" class="">e'</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:319">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.TypeSystem.html#p:329">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e':330">e'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="t':331" class="id"><a name="t':331" class="">t'</a></span><span class="id"> </span><span id="f':332" class="id"><a name="f':332" class="">f'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span> (<span class="id"><a href="Verilog.TypeSystem.html#e':330">e'</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t':331">t'</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':332">f'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#f031fe1957c4a4a8e217aa46af2b4e25"> \/</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#f031fe1957c4a4a8e217aa46af2b4e25"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e':330">e'</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t':331">t'</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':332">f'</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="k:333" class="id"><a name="k:333" class="">k</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f:328">f</a></span> (<span class="id"><a href="Verilog.TypeSystem.html#p:329">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#k:333">k</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':332">f'</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#k:333">k</a></span>).<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> _inv_se_f</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> </a></span>_<span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> ]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span>_<span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><span class="id"> inv</span><span class="id"> H</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> e</span><span class="gallina-kwd"> using</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_ind">Expr_ind</a></span><span class="id">;</span><span class="id"> split;</span><span class="id"> intros;</span><span class="id"> repeat</span><span class="id"> splitHyp;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span> (<span class="id">destruct</span><span class="id"> p</span><span class="gallina-kwd"> as</span><span class="id"> [|[|[|[]]]];</span><span class="id"> _inv_se_f;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span> (<span class="gallina-kwd">exists</span><span class="id"> t0;</span><span class="gallina-kwd"> exists</span><span class="id"> f;</span><span class="id"> split;</span><span class="id"> auto;</span><span class="id"> intros;</span><span class="id"> reflexivity</span>)<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">repeat</span><span class="id"> inv_ts;</span><span class="id"> firstorder;</span><span class="id"> fail</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> p;</span><span class="id"> _inv_se_f</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="gallina-kwd"> exists</span><span class="id"> t0;</span><span class="gallina-kwd"> exists</span><span class="id"> f;</span><span class="id"> split;</span><span class="id"> auto;</span><span class="id"> intros;</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> args</span><span class="id"> n</span>)<span class="id"> eqn:Hnth;</span><span class="id"> try</span><span class="id"> congruence</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> Hnth</span>). <span class="id">destruct</span><span class="id"> H</span><span class="gallina-kwd"> as</span><span class="id"> [Hs</span><span class="id"> Hc]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">repeat</span><span class="id"> inv_ts</span>. <span class="id">repeat</span><span class="id"> gen_nth</span>. <span class="id">specialize</span> (<span class="id">H4</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> Hnth</span><span class="id"> H0</span><span class="id"> H</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">simpl</span>. <span class="id">rewrite</span><span class="id"> H</span>. <span class="id">firstorder</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> p;</span><span class="id"> _inv_se_f</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="gallina-kwd"> exists</span><span class="id"> t0;</span><span class="gallina-kwd"> exists</span><span class="id"> f;</span><span class="id"> split;</span><span class="id"> auto;</span><span class="id"> intros;</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> args</span><span class="id"> n</span>)<span class="id"> eqn:Hnth;</span><span class="id"> try</span><span class="id"> congruence</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> Hnth</span>). <span class="id">destruct</span><span class="id"> H</span><span class="gallina-kwd"> as</span><span class="id"> [Hs</span><span class="id"> Hc]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">repeat</span><span class="id"> inv_ts</span>. <span class="id">repeat</span><span class="id"> gen_nth</span>. <span class="id">specialize</span> (<span class="id">H6</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> Hnth</span><span class="id"> H0</span><span class="id"> H</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">simpl</span>. <span class="id">rewrite</span><span class="id"> H</span>. <span class="id">firstorder</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.synth_sub_expr" class="id"><a name="TypeSystem.synth_sub_expr" class="">synth_sub_expr</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:334" class="id"><a name="e:334" class="">e</a></span><span class="id"> </span><span id="t:335" class="id"><a name="t:335" class="">t</a></span><span class="id"> </span><span id="f:336" class="id"><a name="f:336" class="">f</a></span><span class="id"> </span><span id="p:337" class="id"><a name="p:337" class="">p</a></span><span class="id"> </span><span id="e':338" class="id"><a name="e':338" class="">e'</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:334">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:335">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:336">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span> <span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:334">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.TypeSystem.html#p:337">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e':338">e'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="t':339" class="id"><a name="t':339" class="">t'</a></span><span class="id"> </span><span id="f':340" class="id"><a name="f':340" class="">f'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span> (<span class="id"><a href="Verilog.TypeSystem.html#e':338">e'</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t':339">t'</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':340">f'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#f031fe1957c4a4a8e217aa46af2b4e25"> \/</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#f031fe1957c4a4a8e217aa46af2b4e25"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e':338">e'</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t':339">t'</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':340">f'</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="k:341" class="id"><a name="k:341" class="">k</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f:336">f</a></span> (<span class="id"><a href="Verilog.TypeSystem.html#p:337">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#k:341">k</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':340">f'</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#k:341">k</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.f_sub_exp">f_sub_exp</a></span><span class="id"> e</span>). <span class="id">firstorder</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.check_sub_expr" class="id"><a name="TypeSystem.check_sub_expr" class="">check_sub_expr</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:342" class="id"><a name="e:342" class="">e</a></span><span class="id"> </span><span id="t:343" class="id"><a name="t:343" class="">t</a></span><span class="id"> </span><span id="f:344" class="id"><a name="f:344" class="">f</a></span><span class="id"> </span><span id="p:345" class="id"><a name="p:345" class="">p</a></span><span class="id"> </span><span id="e':346" class="id"><a name="e':346" class="">e'</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TypeSystem.html#e:342">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:343">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:344">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span> <span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:342">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.TypeSystem.html#p:345">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e':346">e'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="t':347" class="id"><a name="t':347" class="">t'</a></span><span class="id"> </span><span id="f':348" class="id"><a name="f':348" class="">f'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span> (<span class="id"><a href="Verilog.TypeSystem.html#e':346">e'</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t':347">t'</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':348">f'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#f031fe1957c4a4a8e217aa46af2b4e25"> \/</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#f031fe1957c4a4a8e217aa46af2b4e25"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e':346">e'</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t':347">t'</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':348">f'</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="k:349" class="id"><a name="k:349" class="">k</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f:344">f</a></span> (<span class="id"><a href="Verilog.TypeSystem.html#p:345">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#k:349">k</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f':348">f'</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#k:349">k</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.f_sub_exp">f_sub_exp</a></span><span class="id"> e</span>). <span class="id">firstorder</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.always_synth" class="id"><a name="TypeSystem.always_synth" class="">always_synth</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:350" class="id"><a name="e:350" class="">e</a></span><span class="id">,</span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="t:351" class="id"><a name="t:351" class="">t</a></span><span class="id"> </span><span id="f:352" class="id"><a name="f:352" class="">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:350">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:351">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:352">f</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> e</span><span class="gallina-kwd"> using</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr_ind">Expr_ind</a></span><span class="id">;</span><span class="id"> repeat</span><span class="id"> existsHyp;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span> (<span class="id">eexists;</span><span class="id"> eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.Utils.html#Utils.max_dec_bis">max_dec_bis</a></span><span class="id"> x1</span><span class="id"> x</span>)<span class="gallina-kwd"> as</span><span class="id"> [[H1</span><span class="id"> H2]|[H1</span><span class="id"> H2]]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H2</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists;</span><span class="id"> eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span><span class="id"> H2</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists;</span><span class="id"> eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.Utils.html#Utils.max_dec_bis">max_dec_bis</a></span><span class="id"> x1</span><span class="id"> x</span>)<span class="gallina-kwd"> as</span><span class="id"> [[H1</span><span class="id"> H2]|[H1</span><span class="id"> H2]]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H2</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists;</span><span class="id"> eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span><span class="id"> H2</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists;</span><span class="id"> eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.Compare_dec.html#le_gt_dec">le_gt_dec</a></span><span class="id"> x</span><span class="id"> op</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> l</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists;</span><span class="id"> eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> eexists;</span><span class="id"> eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.Utils.html#Utils.max_dec_bis">max_dec_bis</a></span><span class="id"> x1</span><span class="id"> x</span>)<span class="gallina-kwd"> as</span><span class="id"> [[H2</span><span class="id"> H3]|[H2</span><span class="id"> H3]]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H3</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists;</span><span class="id"> eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span><span class="id"> H3</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists;</span><span class="id"> eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> assert</span> (<span class="id">Hfs:</span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="ts:359" class="id"><span id="ts:353" class="id"><a name="ts:359" class="">ts</a></span></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="fs:360" class="id"><span id="fs:354" class="id"><a name="fs:360" class="">fs</a></span></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> args</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#ts:353">ts</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> args</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fs:354">fs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="n:361" class="id"><span id="n:355" class="id"><a name="n:361" class="">n</a></span></span><span class="id"> </span><span id="e:362" class="id"><span id="e:356" class="id"><a name="e:362" class="">e</a></span></span><span class="id"> </span><span id="t:363" class="id"><span id="t:357" class="id"><a name="t:363" class="">t</a></span></span><span class="id"> </span><span id="f:364" class="id"><span id="f:358" class="id"><a name="f:364" class="">f</a></span></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> args</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:355">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:356">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#ts:353">ts</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:355">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#t:357">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#fs:354">fs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#n:355">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#f:358">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:356">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:357">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:358">f</a></span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> induction</span><span class="id"> args</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="gallina-kwd"> exists</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span>. <span class="gallina-kwd">exists</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span>. <span class="id">repeat</span><span class="id"> split</span>. <span class="id">intros</span><span class="id"> [];</span><span class="id"> intros;</span><span class="id"> discriminate</span><span class="id"> H0</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> destruct</span><span class="id"> IHargs</span>. <span class="id">intros</span>. <span class="id">apply</span> (<span class="id">H</span> (<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#S">S</a></span><span class="id"> n</span>)<span class="id"> e</span><span class="id"> H0</span>). <span class="id">existsHyp</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">repeat</span><span class="id"> splitHyp</span>. <span class="id">destruct</span> (<span class="id">H</span><span class="id"> 0</span><span class="id"> a</span> (<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#eq_refl">Logic</a></span>.<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#eq_refl">eq_refl</a></span><span class="id"> _</span>))<span class="gallina-kwd"> as</span><span class="id"> [t</span><span class="id"> [f</span><span class="id"> ?H]]</span> .<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">exists</span> (<span class="id">t</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">x</span>). <span class="gallina-kwd">exists</span> (<span class="id">f</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">x0</span>). <span class="id">repeat</span><span class="id"> split;</span><span class="id"> simpl;</span><span class="id"> try</span><span class="id"> congruence</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span><span class="id"> n</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">--</span><span class="id"> inv</span><span class="id"> H4</span>. <span class="id">inv</span><span class="id"> H5</span>. <span class="id">inv</span><span class="id"> H6</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">--</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> *</span>. <span class="id">firstorder</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span><span class="id"> Hfs</span><span class="gallina-kwd"> as</span><span class="id"> [ts</span><span class="id"> [fs</span><span class="id"> [H1</span><span class="id"> [H2</span><span class="id"> H3]]]]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">eexists;</span><span class="id"> eexists;</span><span class="id"> econstructor;</span><span class="id"> eassumption</span><span class="id"> ||</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.always_check" class="id"><a name="TypeSystem.always_check" class="">always_check</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:365" class="id"><a name="e:365" class="">e</a></span><span class="id">,</span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="t:366" class="id"><a name="t:366" class="">t</a></span><span class="id"> </span><span id="f:367" class="id"><a name="f:367" class="">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:365">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:366">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:367">f</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.always_synth">always_synth</a></span><span class="id"> e</span>)<span class="gallina-kwd"> as</span><span class="id"> [t</span><span class="id"> [f</span><span class="id"> H]]</span>. <span class="gallina-kwd">exists</span><span class="id"> t</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span> (<span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_can_check">synth_can_check</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.le_refl">le_refl</a></span><span class="id"> _</span>)).<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="TypeSystem.P" class="id"><a name="TypeSystem.P" class="">P</a></span><span class="id"> </span><span id="e:368" class="id"><a name="e:368" class="">e</a></span><span class="id"> </span><span id="s:369" class="id"><a name="s:369" class="">s</a></span><span class="id"> :=</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="t:370" class="id"><a name="t:370" class="">t</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#s:369">s</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:370">t</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="g:371" class="id"><a name="g:371" class="">g</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:368">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> &lt;==</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#t:370">t</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#44931ee6d1fde60dbf0dc7be0b6c95e6"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#g:371">g</a></span>.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TypeSystem.synth_minimal_check" class="id"><a name="TypeSystem.synth_minimal_check" class="">synth_minimal_check</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:372" class="id"><a name="e:372" class="">e</a></span><span class="id"> </span><span id="s:373" class="id"><a name="s:373" class="">s</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:372">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#s:373">s</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span> (<span class="gallina-kwd">forall</span><span class="id"> </span><span id="u:374" class="id"><a name="u:374" class="">u</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.P">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#e:372">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#u:374">u</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:373">s</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> &lt;=</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#cb53cf0ee22c036a03b4a9281c68b5a3"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#u:374">u</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="f:375" class="id"><a name="f:375" class="">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#e:372">e</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> ==&gt;</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#s:373">s</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> -|</a></span><span class="id"><a href="Verilog.TypeSystem.html#9e0e918b07b97351320e221f7e7c4ad9"> </a></span><span class="id"><a href="Verilog.TypeSystem.html#f:375">f</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.P">P</a></span>. <span class="id">intros</span>. <span class="id">destruct</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.always_synth">always_synth</a></span><span class="gallina-kwd"> with</span> (<span class="id">e</span><span class="id"> :=</span><span class="id"> e</span>)<span class="gallina-kwd"> as</span><span class="id"> [t</span><span class="id"> [f</span><span class="id"> Hx]]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">Heq:</span><span class="id"> s</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id">t</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">{</span><span class="id"> apply</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.le_antisymm">le_antisymm</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span><span class="id"> H0</span>. <span class="id">intros</span>. <span class="id">rewrite</span><span class="id"> &lt;-</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_check">synth_check</a></span><span class="id">;</span><span class="id"> eassumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id">H</span><span class="id"> s</span>). <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem.synth_check">synth_check</a></span><span class="id">;</span><span class="id"> try</span><span class="id"> eexists;</span><span class="id"> eassumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">}</span><span class="id"> subst</span>. <span class="gallina-kwd">exists</span><span class="id"> f</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<span class="vernacular">End</span><span class="id"> </span><span class="id"><a href="Verilog.TypeSystem.html#TypeSystem">TypeSystem</a></span>.<br/>

      <div class="footer"><hr/>Generated by <a href="https://github.com/affeldt-aist/rocqnavi/">rocqnavi</a></div>
    </div>
  </div>
    </main>
</body>
</html>
