// Seed: 2553285834
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  assign module_2.type_10 = 0;
endmodule
macromodule module_1 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5
);
  wire id_7, id_8, id_9;
  module_0 modCall_1 (id_8);
endmodule
module module_2 (
    output tri id_0,
    input wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wire id_4,
    output supply0 id_5,
    input uwire id_6
    , id_23,
    input wand id_7,
    input uwire id_8,
    output tri0 id_9,
    output wor id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri1 id_13,
    output supply0 id_14,
    input wire id_15,
    input wand id_16,
    input supply0 id_17,
    input supply0 id_18,
    output tri1 id_19,
    input tri id_20,
    input wor id_21
);
  assign id_0 = 1;
  nor primCall (
      id_0,
      id_18,
      id_17,
      id_16,
      id_8,
      id_21,
      id_12,
      id_4,
      id_11,
      id_7,
      id_15,
      id_1,
      id_6,
      id_13,
      id_2,
      id_23
  );
  module_0 modCall_1 (id_23);
endmodule
