
minisumo_miras.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000105e4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001654  08010788  08010788  00020788  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011ddc  08011ddc  000304a0  2**0
                  CONTENTS
  4 .ARM          00000008  08011ddc  08011ddc  00021ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011de4  08011de4  000304a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011de4  08011de4  00021de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011de8  08011de8  00021de8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004a0  20000000  08011dec  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a88  200004a0  0801228c  000304a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f28  0801228c  00030f28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000304a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ecf0  00000000  00000000  000304d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037f0  00000000  00000000  0004f1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001770  00000000  00000000  000529b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015e0  00000000  00000000  00054120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bae5  00000000  00000000  00055700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d3a2  00000000  00000000  000711e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a58f3  00000000  00000000  0008e587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00133e7a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007918  00000000  00000000  00133ecc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200004a0 	.word	0x200004a0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801076c 	.word	0x0801076c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200004a4 	.word	0x200004a4
 80001dc:	0801076c 	.word	0x0801076c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <calculateBatteryVoltage>:
 * @brief calculates battery voltage based on the averaged out value from the ADC
 *
 * @param battery
 * @return float calculated voltage
 */
float calculateBatteryVoltage(Battery* battery){
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	calculateAverage(&(battery->adc_average), battery->adc_reading);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f103 020c 	add.w	r2, r3, #12
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	881b      	ldrh	r3, [r3, #0]
 800101a:	4619      	mov	r1, r3
 800101c:	4610      	mov	r0, r2
 800101e:	f001 f8f7 	bl	8002210 <calculateAverage>
	battery->voltage = battery->adc_average.average * U_REF / RESOLUTION * (R7 + R8) / R8;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff fa84 	bl	8000534 <__aeabi_i2d>
 800102c:	a31d      	add	r3, pc, #116	; (adr r3, 80010a4 <calculateBatteryVoltage+0x9c>)
 800102e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001032:	f7ff fae9 	bl	8000608 <__aeabi_dmul>
 8001036:	4602      	mov	r2, r0
 8001038:	460b      	mov	r3, r1
 800103a:	4610      	mov	r0, r2
 800103c:	4619      	mov	r1, r3
 800103e:	f04f 0200 	mov.w	r2, #0
 8001042:	4b17      	ldr	r3, [pc, #92]	; (80010a0 <calculateBatteryVoltage+0x98>)
 8001044:	f7ff fc0a 	bl	800085c <__aeabi_ddiv>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4610      	mov	r0, r2
 800104e:	4619      	mov	r1, r3
 8001050:	a30f      	add	r3, pc, #60	; (adr r3, 8001090 <calculateBatteryVoltage+0x88>)
 8001052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001056:	f7ff fad7 	bl	8000608 <__aeabi_dmul>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4610      	mov	r0, r2
 8001060:	4619      	mov	r1, r3
 8001062:	a30d      	add	r3, pc, #52	; (adr r3, 8001098 <calculateBatteryVoltage+0x90>)
 8001064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001068:	f7ff fbf8 	bl	800085c <__aeabi_ddiv>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4610      	mov	r0, r2
 8001072:	4619      	mov	r1, r3
 8001074:	f7ff fdc0 	bl	8000bf8 <__aeabi_d2f>
 8001078:	4602      	mov	r2, r0
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	605a      	str	r2, [r3, #4]
	return battery->voltage;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	ee07 3a90 	vmov	s15, r3
}
 8001086:	eeb0 0a67 	vmov.f32	s0, s15
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	00000000 	.word	0x00000000
 8001094:	40c9fa00 	.word	0x40c9fa00
 8001098:	00000000 	.word	0x00000000
 800109c:	40a9c800 	.word	0x40a9c800
 80010a0:	40b00000 	.word	0x40b00000
 80010a4:	66666666 	.word	0x66666666
 80010a8:	400a6666 	.word	0x400a6666

080010ac <write_cmd>:

extern I2C_HandleTypeDef hi2c2;

static uint8_t buffer[DISPLAY_WIDTH*DISPLAY_HEIGHT/8] = {0};

static inline void write_cmd(const uint8_t byte) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af04      	add	r7, sp, #16
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, DISPLAY_ADDRESS << 1, 0x00, 1, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 80010b6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ba:	9302      	str	r3, [sp, #8]
 80010bc:	2301      	movs	r3, #1
 80010be:	9301      	str	r3, [sp, #4]
 80010c0:	1dfb      	adds	r3, r7, #7
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2301      	movs	r3, #1
 80010c6:	2200      	movs	r2, #0
 80010c8:	2178      	movs	r1, #120	; 0x78
 80010ca:	4803      	ldr	r0, [pc, #12]	; (80010d8 <write_cmd+0x2c>)
 80010cc:	f003 fc36 	bl	800493c <HAL_I2C_Mem_Write>
}
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	200009b8 	.word	0x200009b8

080010dc <write_buffer>:

static inline void write_buffer(const void *src, const uint32_t size) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af04      	add	r7, sp, #16
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
	HAL_I2C_Mem_Write(&hi2c2, DISPLAY_ADDRESS << 1, 0x40, 1, (uint8_t *) src, size, HAL_MAX_DELAY);
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	f04f 32ff 	mov.w	r2, #4294967295
 80010ee:	9202      	str	r2, [sp, #8]
 80010f0:	9301      	str	r3, [sp, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	9300      	str	r3, [sp, #0]
 80010f6:	2301      	movs	r3, #1
 80010f8:	2240      	movs	r2, #64	; 0x40
 80010fa:	2178      	movs	r1, #120	; 0x78
 80010fc:	4803      	ldr	r0, [pc, #12]	; (800110c <write_buffer+0x30>)
 80010fe:	f003 fc1d 	bl	800493c <HAL_I2C_Mem_Write>
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200009b8 	.word	0x200009b8

08001110 <set>:

static void set(int16_t x, int16_t y, const display_color_t color) {
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	80fb      	strh	r3, [r7, #6]
 800111a:	460b      	mov	r3, r1
 800111c:	80bb      	strh	r3, [r7, #4]
 800111e:	4613      	mov	r3, r2
 8001120:	70fb      	strb	r3, [r7, #3]
	if(x<0 || x>=DISPLAY_WIDTH || y<0 || y>=DISPLAY_HEIGHT)
 8001122:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001126:	2b00      	cmp	r3, #0
 8001128:	db60      	blt.n	80011ec <set+0xdc>
 800112a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800112e:	2b7f      	cmp	r3, #127	; 0x7f
 8001130:	dc5c      	bgt.n	80011ec <set+0xdc>
 8001132:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001136:	2b00      	cmp	r3, #0
 8001138:	db58      	blt.n	80011ec <set+0xdc>
 800113a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800113e:	2b3f      	cmp	r3, #63	; 0x3f
 8001140:	dc54      	bgt.n	80011ec <set+0xdc>
	#ifdef DISPLAY_FLIP
		x = DISPLAY_WIDTH - x - 1;
		y = DISPLAY_HEIGHT - y - 1;
	#endif

	if(color) {
 8001142:	78fb      	ldrb	r3, [r7, #3]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d027      	beq.n	8001198 <set+0x88>
		buffer[x + (y/8)*DISPLAY_WIDTH] |=(1<<(y%8));
 8001148:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800114c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001150:	2b00      	cmp	r3, #0
 8001152:	da00      	bge.n	8001156 <set+0x46>
 8001154:	3307      	adds	r3, #7
 8001156:	10db      	asrs	r3, r3, #3
 8001158:	b218      	sxth	r0, r3
 800115a:	4603      	mov	r3, r0
 800115c:	01db      	lsls	r3, r3, #7
 800115e:	4413      	add	r3, r2
 8001160:	4a25      	ldr	r2, [pc, #148]	; (80011f8 <set+0xe8>)
 8001162:	5cd3      	ldrb	r3, [r2, r3]
 8001164:	b25a      	sxtb	r2, r3
 8001166:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800116a:	4259      	negs	r1, r3
 800116c:	f003 0307 	and.w	r3, r3, #7
 8001170:	f001 0107 	and.w	r1, r1, #7
 8001174:	bf58      	it	pl
 8001176:	424b      	negpl	r3, r1
 8001178:	b21b      	sxth	r3, r3
 800117a:	4619      	mov	r1, r3
 800117c:	2301      	movs	r3, #1
 800117e:	408b      	lsls	r3, r1
 8001180:	b25b      	sxtb	r3, r3
 8001182:	4313      	orrs	r3, r2
 8001184:	b259      	sxtb	r1, r3
 8001186:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800118a:	4603      	mov	r3, r0
 800118c:	01db      	lsls	r3, r3, #7
 800118e:	4413      	add	r3, r2
 8001190:	b2c9      	uxtb	r1, r1
 8001192:	4a19      	ldr	r2, [pc, #100]	; (80011f8 <set+0xe8>)
 8001194:	54d1      	strb	r1, [r2, r3]
 8001196:	e02a      	b.n	80011ee <set+0xde>
	} else {
		buffer[x + (y/8)*DISPLAY_WIDTH] &=~(1<<(y%8));
 8001198:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800119c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	da00      	bge.n	80011a6 <set+0x96>
 80011a4:	3307      	adds	r3, #7
 80011a6:	10db      	asrs	r3, r3, #3
 80011a8:	b218      	sxth	r0, r3
 80011aa:	4603      	mov	r3, r0
 80011ac:	01db      	lsls	r3, r3, #7
 80011ae:	4413      	add	r3, r2
 80011b0:	4a11      	ldr	r2, [pc, #68]	; (80011f8 <set+0xe8>)
 80011b2:	5cd3      	ldrb	r3, [r2, r3]
 80011b4:	b25a      	sxtb	r2, r3
 80011b6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011ba:	4259      	negs	r1, r3
 80011bc:	f003 0307 	and.w	r3, r3, #7
 80011c0:	f001 0107 	and.w	r1, r1, #7
 80011c4:	bf58      	it	pl
 80011c6:	424b      	negpl	r3, r1
 80011c8:	b21b      	sxth	r3, r3
 80011ca:	4619      	mov	r1, r3
 80011cc:	2301      	movs	r3, #1
 80011ce:	408b      	lsls	r3, r1
 80011d0:	b25b      	sxtb	r3, r3
 80011d2:	43db      	mvns	r3, r3
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	4013      	ands	r3, r2
 80011d8:	b259      	sxtb	r1, r3
 80011da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011de:	4603      	mov	r3, r0
 80011e0:	01db      	lsls	r3, r3, #7
 80011e2:	4413      	add	r3, r2
 80011e4:	b2c9      	uxtb	r1, r1
 80011e6:	4a04      	ldr	r2, [pc, #16]	; (80011f8 <set+0xe8>)
 80011e8:	54d1      	strb	r1, [r2, r3]
 80011ea:	e000      	b.n	80011ee <set+0xde>
		return;
 80011ec:	bf00      	nop
	}
}
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	200004bc 	.word	0x200004bc

080011fc <display_init>:
	#endif

	return ((buffer[x + (y/8)*DISPLAY_WIDTH] & (1<<(y%8)))>0);
}

void display_init() {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0

	write_cmd(0xAE);	// display off
 8001200:	20ae      	movs	r0, #174	; 0xae
 8001202:	f7ff ff53 	bl	80010ac <write_cmd>
	write_cmd(0x20);	// set memory addressing mode
 8001206:	2020      	movs	r0, #32
 8001208:	f7ff ff50 	bl	80010ac <write_cmd>
	write_cmd(0x00);	// horizontal addressing mode
 800120c:	2000      	movs	r0, #0
 800120e:	f7ff ff4d 	bl	80010ac <write_cmd>
	write_cmd(0xB0);	// set page start address for page addressing mode
 8001212:	20b0      	movs	r0, #176	; 0xb0
 8001214:	f7ff ff4a 	bl	80010ac <write_cmd>
	//write_cmd(0xC0);	// mirror vertically
	write_cmd(0xC8);	// set COM output scan direction mode
 8001218:	20c8      	movs	r0, #200	; 0xc8
 800121a:	f7ff ff47 	bl	80010ac <write_cmd>
	write_cmd(0x00);	// set low column address
 800121e:	2000      	movs	r0, #0
 8001220:	f7ff ff44 	bl	80010ac <write_cmd>
	write_cmd(0x10);	// set high column address
 8001224:	2010      	movs	r0, #16
 8001226:	f7ff ff41 	bl	80010ac <write_cmd>
	write_cmd(0x40);	// set start line address
 800122a:	2040      	movs	r0, #64	; 0x40
 800122c:	f7ff ff3e 	bl	80010ac <write_cmd>
	write_cmd(0x81);	// set contrast
 8001230:	2081      	movs	r0, #129	; 0x81
 8001232:	f7ff ff3b 	bl	80010ac <write_cmd>
	write_cmd(0xFF);	//
 8001236:	20ff      	movs	r0, #255	; 0xff
 8001238:	f7ff ff38 	bl	80010ac <write_cmd>
	//write_cmd(0xA0);	// mirror horizontally
	write_cmd(0xA1);	// set segment remap 0 to 127
 800123c:	20a1      	movs	r0, #161	; 0xa1
 800123e:	f7ff ff35 	bl	80010ac <write_cmd>
	//write_cmd(0xA7);	// inverse colors
	write_cmd(0xA6);	// set normal color
 8001242:	20a6      	movs	r0, #166	; 0xa6
 8001244:	f7ff ff32 	bl	80010ac <write_cmd>
	write_cmd(0xA8);	// set multiplex ratio 1 to 64
 8001248:	20a8      	movs	r0, #168	; 0xa8
 800124a:	f7ff ff2f 	bl	80010ac <write_cmd>
	write_cmd(0x3F);	//
 800124e:	203f      	movs	r0, #63	; 0x3f
 8001250:	f7ff ff2c 	bl	80010ac <write_cmd>
	write_cmd(0xA4);	// output follows RAM content
 8001254:	20a4      	movs	r0, #164	; 0xa4
 8001256:	f7ff ff29 	bl	80010ac <write_cmd>
	write_cmd(0xD3);	// set display offset
 800125a:	20d3      	movs	r0, #211	; 0xd3
 800125c:	f7ff ff26 	bl	80010ac <write_cmd>
	write_cmd(0x00);	//
 8001260:	2000      	movs	r0, #0
 8001262:	f7ff ff23 	bl	80010ac <write_cmd>
	write_cmd(0xD5);	// set display clock divide ratio
 8001266:	20d5      	movs	r0, #213	; 0xd5
 8001268:	f7ff ff20 	bl	80010ac <write_cmd>
	write_cmd(0xF0);	//
 800126c:	20f0      	movs	r0, #240	; 0xf0
 800126e:	f7ff ff1d 	bl	80010ac <write_cmd>
	write_cmd(0xD9);	// set pre-charge period
 8001272:	20d9      	movs	r0, #217	; 0xd9
 8001274:	f7ff ff1a 	bl	80010ac <write_cmd>
	write_cmd(0x22);	//
 8001278:	2022      	movs	r0, #34	; 0x22
 800127a:	f7ff ff17 	bl	80010ac <write_cmd>
	write_cmd(0xDA);	// set COM pins hardware configuration
 800127e:	20da      	movs	r0, #218	; 0xda
 8001280:	f7ff ff14 	bl	80010ac <write_cmd>
	write_cmd(0x12);	//
 8001284:	2012      	movs	r0, #18
 8001286:	f7ff ff11 	bl	80010ac <write_cmd>
	write_cmd(0xDB);	// set VCOMH
 800128a:	20db      	movs	r0, #219	; 0xdb
 800128c:	f7ff ff0e 	bl	80010ac <write_cmd>
	write_cmd(0x20);	//
 8001290:	2020      	movs	r0, #32
 8001292:	f7ff ff0b 	bl	80010ac <write_cmd>
	write_cmd(0x8D);	// set DC-DC enable
 8001296:	208d      	movs	r0, #141	; 0x8d
 8001298:	f7ff ff08 	bl	80010ac <write_cmd>
	write_cmd(0x14);	//
 800129c:	2014      	movs	r0, #20
 800129e:	f7ff ff05 	bl	80010ac <write_cmd>
	write_cmd(0xAF);	// set display on
 80012a2:	20af      	movs	r0, #175	; 0xaf
 80012a4:	f7ff ff02 	bl	80010ac <write_cmd>

	display_fill(DISPLAY_COLOR_BLACK);
 80012a8:	2000      	movs	r0, #0
 80012aa:	f000 f803 	bl	80012b4 <display_fill>
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
	...

080012b4 <display_fill>:

void display_fill(const display_color_t color) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	71fb      	strb	r3, [r7, #7]
	if(color)
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d006      	beq.n	80012d2 <display_fill+0x1e>
		memset(buffer, 0xFF, DISPLAY_WIDTH*DISPLAY_HEIGHT/8);
 80012c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012c8:	21ff      	movs	r1, #255	; 0xff
 80012ca:	4807      	ldr	r0, [pc, #28]	; (80012e8 <display_fill+0x34>)
 80012cc:	f00a fd60 	bl	800bd90 <memset>
	else
		memset(buffer, 0x00, DISPLAY_WIDTH*DISPLAY_HEIGHT/8);
}
 80012d0:	e005      	b.n	80012de <display_fill+0x2a>
		memset(buffer, 0x00, DISPLAY_WIDTH*DISPLAY_HEIGHT/8);
 80012d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012d6:	2100      	movs	r1, #0
 80012d8:	4803      	ldr	r0, [pc, #12]	; (80012e8 <display_fill+0x34>)
 80012da:	f00a fd59 	bl	800bd90 <memset>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	200004bc 	.word	0x200004bc

080012ec <display_render>:

void display_render() {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
	for(uint8_t i=0; i<DISPLAY_HEIGHT/8; i++) {
 80012f2:	2300      	movs	r3, #0
 80012f4:	71fb      	strb	r3, [r7, #7]
 80012f6:	e016      	b.n	8001326 <display_render+0x3a>
		write_cmd(0xB0 + i);	// set current RAM page address
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	3b50      	subs	r3, #80	; 0x50
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fed4 	bl	80010ac <write_cmd>
		write_cmd(0x00);
 8001304:	2000      	movs	r0, #0
 8001306:	f7ff fed1 	bl	80010ac <write_cmd>
		write_cmd(0x10);
 800130a:	2010      	movs	r0, #16
 800130c:	f7ff fece 	bl	80010ac <write_cmd>
		write_buffer(&buffer[DISPLAY_WIDTH*i], DISPLAY_WIDTH);
 8001310:	79fb      	ldrb	r3, [r7, #7]
 8001312:	01db      	lsls	r3, r3, #7
 8001314:	4a08      	ldr	r2, [pc, #32]	; (8001338 <display_render+0x4c>)
 8001316:	4413      	add	r3, r2
 8001318:	2180      	movs	r1, #128	; 0x80
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff fede 	bl	80010dc <write_buffer>
	for(uint8_t i=0; i<DISPLAY_HEIGHT/8; i++) {
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	3301      	adds	r3, #1
 8001324:	71fb      	strb	r3, [r7, #7]
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2b07      	cmp	r3, #7
 800132a:	d9e5      	bls.n	80012f8 <display_render+0xc>
	}
}
 800132c:	bf00      	nop
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200004bc 	.word	0x200004bc

0800133c <display_bitmap>:
			set(i + x, j + y, !get(i + x, j + y));
		}
	}
}

void display_bitmap(const int16_t x, const int16_t y, const display_color_t color, const void *src, const int16_t w, const int16_t h) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	4603      	mov	r3, r0
 8001346:	81fb      	strh	r3, [r7, #14]
 8001348:	460b      	mov	r3, r1
 800134a:	81bb      	strh	r3, [r7, #12]
 800134c:	4613      	mov	r3, r2
 800134e:	72fb      	strb	r3, [r7, #11]
	const uint16_t byte_per_row = ceilf((float)w/8.f);
 8001350:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001354:	ee07 3a90 	vmov	s15, r3
 8001358:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800135c:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8001360:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001364:	eeb0 0a47 	vmov.f32	s0, s14
 8001368:	f00f f9be 	bl	80106e8 <ceilf>
 800136c:	eef0 7a40 	vmov.f32	s15, s0
 8001370:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001374:	ee17 3a90 	vmov	r3, s15
 8001378:	827b      	strh	r3, [r7, #18]

	for(int16_t i=0; i<h; i++) {
 800137a:	2300      	movs	r3, #0
 800137c:	82fb      	strh	r3, [r7, #22]
 800137e:	e05a      	b.n	8001436 <display_bitmap+0xfa>
		for(int16_t j=0; j<w; j++) {
 8001380:	2300      	movs	r3, #0
 8001382:	82bb      	strh	r3, [r7, #20]
 8001384:	e04b      	b.n	800141e <display_bitmap+0xe2>

			if(((uint8_t *)src)[i*byte_per_row + j/8] & (1<<(7 - j%8)))
 8001386:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800138a:	8a7a      	ldrh	r2, [r7, #18]
 800138c:	fb03 f202 	mul.w	r2, r3, r2
 8001390:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001394:	2b00      	cmp	r3, #0
 8001396:	da00      	bge.n	800139a <display_bitmap+0x5e>
 8001398:	3307      	adds	r3, #7
 800139a:	10db      	asrs	r3, r3, #3
 800139c:	b21b      	sxth	r3, r3
 800139e:	4413      	add	r3, r2
 80013a0:	461a      	mov	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4413      	add	r3, r2
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	4619      	mov	r1, r3
 80013aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80013ae:	425a      	negs	r2, r3
 80013b0:	f003 0307 	and.w	r3, r3, #7
 80013b4:	f002 0207 	and.w	r2, r2, #7
 80013b8:	bf58      	it	pl
 80013ba:	4253      	negpl	r3, r2
 80013bc:	b21b      	sxth	r3, r3
 80013be:	f1c3 0307 	rsb	r3, r3, #7
 80013c2:	fa41 f303 	asr.w	r3, r1, r3
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d00e      	beq.n	80013ec <display_bitmap+0xb0>
				set(j + x, i + y, color);
 80013ce:	8aba      	ldrh	r2, [r7, #20]
 80013d0:	89fb      	ldrh	r3, [r7, #14]
 80013d2:	4413      	add	r3, r2
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	b218      	sxth	r0, r3
 80013d8:	8afa      	ldrh	r2, [r7, #22]
 80013da:	89bb      	ldrh	r3, [r7, #12]
 80013dc:	4413      	add	r3, r2
 80013de:	b29b      	uxth	r3, r3
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	7afa      	ldrb	r2, [r7, #11]
 80013e4:	4619      	mov	r1, r3
 80013e6:	f7ff fe93 	bl	8001110 <set>
 80013ea:	e012      	b.n	8001412 <display_bitmap+0xd6>
			else
				set(j + x, i + y, !color);
 80013ec:	8aba      	ldrh	r2, [r7, #20]
 80013ee:	89fb      	ldrh	r3, [r7, #14]
 80013f0:	4413      	add	r3, r2
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	b218      	sxth	r0, r3
 80013f6:	8afa      	ldrh	r2, [r7, #22]
 80013f8:	89bb      	ldrh	r3, [r7, #12]
 80013fa:	4413      	add	r3, r2
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	b219      	sxth	r1, r3
 8001400:	7afb      	ldrb	r3, [r7, #11]
 8001402:	2b00      	cmp	r3, #0
 8001404:	bf0c      	ite	eq
 8001406:	2301      	moveq	r3, #1
 8001408:	2300      	movne	r3, #0
 800140a:	b2db      	uxtb	r3, r3
 800140c:	461a      	mov	r2, r3
 800140e:	f7ff fe7f 	bl	8001110 <set>
		for(int16_t j=0; j<w; j++) {
 8001412:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001416:	b29b      	uxth	r3, r3
 8001418:	3301      	adds	r3, #1
 800141a:	b29b      	uxth	r3, r3
 800141c:	82bb      	strh	r3, [r7, #20]
 800141e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001422:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001426:	429a      	cmp	r2, r3
 8001428:	dbad      	blt.n	8001386 <display_bitmap+0x4a>
	for(int16_t i=0; i<h; i++) {
 800142a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800142e:	b29b      	uxth	r3, r3
 8001430:	3301      	adds	r3, #1
 8001432:	b29b      	uxth	r3, r3
 8001434:	82fb      	strh	r3, [r7, #22]
 8001436:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800143a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800143e:	429a      	cmp	r2, r3
 8001440:	db9e      	blt.n	8001380 <display_bitmap+0x44>
		}
	}
}
 8001442:	bf00      	nop
 8001444:	bf00      	nop
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}

0800144c <character>:

static void character(const int16_t x, const int16_t y, const display_color_t color, const display_font_t font, const char c) {
 800144c:	b082      	sub	sp, #8
 800144e:	b580      	push	{r7, lr}
 8001450:	b086      	sub	sp, #24
 8001452:	af00      	add	r7, sp, #0
 8001454:	627b      	str	r3, [r7, #36]	; 0x24
 8001456:	4603      	mov	r3, r0
 8001458:	80fb      	strh	r3, [r7, #6]
 800145a:	460b      	mov	r3, r1
 800145c:	80bb      	strh	r3, [r7, #4]
 800145e:	4613      	mov	r3, r2
 8001460:	70fb      	strb	r3, [r7, #3]
	const void *src = &font.data[(c - ' ')*font.height];
 8001462:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001464:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001468:	3b20      	subs	r3, #32
 800146a:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 800146e:	fb01 f303 	mul.w	r3, r1, r3
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	4413      	add	r3, r2
 8001476:	613b      	str	r3, [r7, #16]
	const uint16_t byte_per_row = ceilf((float)font.width/16.f);
 8001478:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800147c:	ee07 3a90 	vmov	s15, r3
 8001480:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001484:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001488:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800148c:	eeb0 0a47 	vmov.f32	s0, s14
 8001490:	f00f f92a 	bl	80106e8 <ceilf>
 8001494:	eef0 7a40 	vmov.f32	s15, s0
 8001498:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800149c:	ee17 3a90 	vmov	r3, s15
 80014a0:	81fb      	strh	r3, [r7, #14]

	for(int16_t i=0; i<font.height; i++) {
 80014a2:	2300      	movs	r3, #0
 80014a4:	82fb      	strh	r3, [r7, #22]
 80014a6:	e05a      	b.n	800155e <character+0x112>
		for(int16_t j=0; j<font.width; j++) {
 80014a8:	2300      	movs	r3, #0
 80014aa:	82bb      	strh	r3, [r7, #20]
 80014ac:	e04b      	b.n	8001546 <character+0xfa>

			if(((uint16_t *)src)[i*byte_per_row + j/16] & (1<<(15 - j%16)))
 80014ae:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80014b2:	89fa      	ldrh	r2, [r7, #14]
 80014b4:	fb03 f202 	mul.w	r2, r3, r2
 80014b8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	da00      	bge.n	80014c2 <character+0x76>
 80014c0:	330f      	adds	r3, #15
 80014c2:	111b      	asrs	r3, r3, #4
 80014c4:	b21b      	sxth	r3, r3
 80014c6:	4413      	add	r3, r2
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	4413      	add	r3, r2
 80014ce:	881b      	ldrh	r3, [r3, #0]
 80014d0:	4619      	mov	r1, r3
 80014d2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80014d6:	425a      	negs	r2, r3
 80014d8:	f003 030f 	and.w	r3, r3, #15
 80014dc:	f002 020f 	and.w	r2, r2, #15
 80014e0:	bf58      	it	pl
 80014e2:	4253      	negpl	r3, r2
 80014e4:	b21b      	sxth	r3, r3
 80014e6:	f1c3 030f 	rsb	r3, r3, #15
 80014ea:	fa41 f303 	asr.w	r3, r1, r3
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d00e      	beq.n	8001514 <character+0xc8>
				set(j + x, i + y, color);
 80014f6:	8aba      	ldrh	r2, [r7, #20]
 80014f8:	88fb      	ldrh	r3, [r7, #6]
 80014fa:	4413      	add	r3, r2
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	b218      	sxth	r0, r3
 8001500:	8afa      	ldrh	r2, [r7, #22]
 8001502:	88bb      	ldrh	r3, [r7, #4]
 8001504:	4413      	add	r3, r2
 8001506:	b29b      	uxth	r3, r3
 8001508:	b21b      	sxth	r3, r3
 800150a:	78fa      	ldrb	r2, [r7, #3]
 800150c:	4619      	mov	r1, r3
 800150e:	f7ff fdff 	bl	8001110 <set>
 8001512:	e012      	b.n	800153a <character+0xee>
			else
				set(j + x, i + y, !color);
 8001514:	8aba      	ldrh	r2, [r7, #20]
 8001516:	88fb      	ldrh	r3, [r7, #6]
 8001518:	4413      	add	r3, r2
 800151a:	b29b      	uxth	r3, r3
 800151c:	b218      	sxth	r0, r3
 800151e:	8afa      	ldrh	r2, [r7, #22]
 8001520:	88bb      	ldrh	r3, [r7, #4]
 8001522:	4413      	add	r3, r2
 8001524:	b29b      	uxth	r3, r3
 8001526:	b219      	sxth	r1, r3
 8001528:	78fb      	ldrb	r3, [r7, #3]
 800152a:	2b00      	cmp	r3, #0
 800152c:	bf0c      	ite	eq
 800152e:	2301      	moveq	r3, #1
 8001530:	2300      	movne	r3, #0
 8001532:	b2db      	uxtb	r3, r3
 8001534:	461a      	mov	r2, r3
 8001536:	f7ff fdeb 	bl	8001110 <set>
		for(int16_t j=0; j<font.width; j++) {
 800153a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800153e:	b29b      	uxth	r3, r3
 8001540:	3301      	adds	r3, #1
 8001542:	b29b      	uxth	r3, r3
 8001544:	82bb      	strh	r3, [r7, #20]
 8001546:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800154a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800154e:	4293      	cmp	r3, r2
 8001550:	dbad      	blt.n	80014ae <character+0x62>
	for(int16_t i=0; i<font.height; i++) {
 8001552:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001556:	b29b      	uxth	r3, r3
 8001558:	3301      	adds	r3, #1
 800155a:	b29b      	uxth	r3, r3
 800155c:	82fb      	strh	r3, [r7, #22]
 800155e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001562:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001566:	4293      	cmp	r3, r2
 8001568:	db9e      	blt.n	80014a8 <character+0x5c>
		}
	}
}
 800156a:	bf00      	nop
 800156c:	bf00      	nop
 800156e:	3718      	adds	r7, #24
 8001570:	46bd      	mov	sp, r7
 8001572:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001576:	b002      	add	sp, #8
 8001578:	4770      	bx	lr

0800157a <display_printf>:

void display_printf(const int16_t x, const int16_t y, const display_color_t color, const display_font_t font, const char *format, ...) {
 800157a:	b40c      	push	{r2, r3}
 800157c:	b580      	push	{r7, lr}
 800157e:	b08e      	sub	sp, #56	; 0x38
 8001580:	af02      	add	r7, sp, #8
 8001582:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001584:	4603      	mov	r3, r0
 8001586:	80fb      	strh	r3, [r7, #6]
 8001588:	460b      	mov	r3, r1
 800158a:	80bb      	strh	r3, [r7, #4]
 800158c:	4613      	mov	r3, r2
 800158e:	70fb      	strb	r3, [r7, #3]
	va_list valist;
	va_start(valist, format);
 8001590:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001594:	627b      	str	r3, [r7, #36]	; 0x24

	char buffer[22] = {0};
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	f107 0310 	add.w	r3, r7, #16
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
 80015a8:	821a      	strh	r2, [r3, #16]
	vsnprintf(buffer, 22, format, valist);
 80015aa:	f107 000c 	add.w	r0, r7, #12
 80015ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80015b2:	2116      	movs	r1, #22
 80015b4:	f00c f974 	bl	800d8a0 <vsniprintf>

	const size_t n = strlen(buffer);
 80015b8:	f107 030c 	add.w	r3, r7, #12
 80015bc:	4618      	mov	r0, r3
 80015be:	f7fe fe0f 	bl	80001e0 <strlen>
 80015c2:	62b8      	str	r0, [r7, #40]	; 0x28

	for(size_t i=0; i<n; i++) {
 80015c4:	2300      	movs	r3, #0
 80015c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015c8:	e01c      	b.n	8001604 <display_printf+0x8a>
		character(x + i*font.width, y, color, font, buffer[i]);
 80015ca:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	fb12 f303 	smulbb	r3, r2, r3
 80015d8:	b29a      	uxth	r2, r3
 80015da:	88fb      	ldrh	r3, [r7, #6]
 80015dc:	4413      	add	r3, r2
 80015de:	b29b      	uxth	r3, r3
 80015e0:	b218      	sxth	r0, r3
 80015e2:	f107 020c 	add.w	r2, r7, #12
 80015e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e8:	4413      	add	r3, r2
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	78fa      	ldrb	r2, [r7, #3]
 80015ee:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80015f2:	9301      	str	r3, [sp, #4]
 80015f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015f6:	9300      	str	r3, [sp, #0]
 80015f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015fa:	f7ff ff27 	bl	800144c <character>
	for(size_t i=0; i<n; i++) {
 80015fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001600:	3301      	adds	r3, #1
 8001602:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001604:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001608:	429a      	cmp	r2, r3
 800160a:	d3de      	bcc.n	80015ca <display_printf+0x50>
	}
}
 800160c:	bf00      	nop
 800160e:	bf00      	nop
 8001610:	3730      	adds	r7, #48	; 0x30
 8001612:	46bd      	mov	sp, r7
 8001614:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001618:	b002      	add	sp, #8
 800161a:	4770      	bx	lr

0800161c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001622:	f001 fa53 	bl	8002acc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001626:	f000 f8b7 	bl	8001798 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800162a:	f000 fb59 	bl	8001ce0 <MX_GPIO_Init>
  MX_DMA_Init();
 800162e:	f000 fb37 	bl	8001ca0 <MX_DMA_Init>
  MX_I2C1_Init();
 8001632:	f000 f98b 	bl	800194c <MX_I2C1_Init>
  MX_I2C3_Init();
 8001636:	f000 f9e5 	bl	8001a04 <MX_I2C3_Init>
  MX_ADC1_Init();
 800163a:	f000 f90b 	bl	8001854 <MX_ADC1_Init>
  MX_I2C2_Init();
 800163e:	f000 f9b3 	bl	80019a8 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8001642:	f000 fb03 	bl	8001c4c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001646:	f000 fa0b 	bl	8001a60 <MX_TIM2_Init>
  MX_TIM3_Init();
 800164a:	f000 fa7f 	bl	8001b4c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800164e:	2100      	movs	r1, #0
 8001650:	483d      	ldr	r0, [pc, #244]	; (8001748 <main+0x12c>)
 8001652:	f004 fb31 	bl	8005cb8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001656:	2100      	movs	r1, #0
 8001658:	483c      	ldr	r0, [pc, #240]	; (800174c <main+0x130>)
 800165a:	f004 fb2d 	bl	8005cb8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800165e:	2104      	movs	r1, #4
 8001660:	483a      	ldr	r0, [pc, #232]	; (800174c <main+0x130>)
 8001662:	f004 fb29 	bl	8005cb8 <HAL_TIM_PWM_Start>
  HAL_ADC_Start_DMA(&hadc1, values_adc, 4);
 8001666:	2204      	movs	r2, #4
 8001668:	4939      	ldr	r1, [pc, #228]	; (8001750 <main+0x134>)
 800166a:	483a      	ldr	r0, [pc, #232]	; (8001754 <main+0x138>)
 800166c:	f001 fb08 	bl	8002c80 <HAL_ADC_Start_DMA>

  TOF3.vl53l0x_c.I2cHandle = &hi2c1;
 8001670:	4b39      	ldr	r3, [pc, #228]	; (8001758 <main+0x13c>)
 8001672:	4a3a      	ldr	r2, [pc, #232]	; (800175c <main+0x140>)
 8001674:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
  TOF3.vl53l0x_c.I2cDevAddr = 0x52;
 8001678:	4b37      	ldr	r3, [pc, #220]	; (8001758 <main+0x13c>)
 800167a:	2252      	movs	r2, #82	; 0x52
 800167c:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c

  TOF4.vl53l0x_c.I2cHandle = &hi2c3;
 8001680:	4b37      	ldr	r3, [pc, #220]	; (8001760 <main+0x144>)
 8001682:	4a38      	ldr	r2, [pc, #224]	; (8001764 <main+0x148>)
 8001684:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
  TOF4.vl53l0x_c.I2cDevAddr = 0x52;
 8001688:	4b35      	ldr	r3, [pc, #212]	; (8001760 <main+0x144>)
 800168a:	2252      	movs	r2, #82	; 0x52
 800168c:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c

  HAL_GPIO_WritePin(TOF_X3_GPIO_Port, TOF_X3_Pin, GPIO_PIN_RESET); // Disable XSHUT
 8001690:	2200      	movs	r2, #0
 8001692:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001696:	4834      	ldr	r0, [pc, #208]	; (8001768 <main+0x14c>)
 8001698:	f002 fcce 	bl	8004038 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 800169c:	2014      	movs	r0, #20
 800169e:	f001 fa87 	bl	8002bb0 <HAL_Delay>
  HAL_GPIO_WritePin(TOF_X3_GPIO_Port, TOF_X3_Pin, GPIO_PIN_SET); // Enable XSHUT
 80016a2:	2201      	movs	r2, #1
 80016a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016a8:	482f      	ldr	r0, [pc, #188]	; (8001768 <main+0x14c>)
 80016aa:	f002 fcc5 	bl	8004038 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 80016ae:	2014      	movs	r0, #20
 80016b0:	f001 fa7e 	bl	8002bb0 <HAL_Delay>

  HAL_GPIO_WritePin(TOF_X4_GPIO_Port, TOF_X4_Pin, GPIO_PIN_RESET); // Disable XSHUT
 80016b4:	2200      	movs	r2, #0
 80016b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016ba:	482c      	ldr	r0, [pc, #176]	; (800176c <main+0x150>)
 80016bc:	f002 fcbc 	bl	8004038 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 80016c0:	2014      	movs	r0, #20
 80016c2:	f001 fa75 	bl	8002bb0 <HAL_Delay>
  HAL_GPIO_WritePin(TOF_X4_GPIO_Port, TOF_X4_Pin, GPIO_PIN_SET); // Enable XSHUT
 80016c6:	2201      	movs	r2, #1
 80016c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016cc:	4827      	ldr	r0, [pc, #156]	; (800176c <main+0x150>)
 80016ce:	f002 fcb3 	bl	8004038 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 80016d2:	2014      	movs	r0, #20
 80016d4:	f001 fa6c 	bl	8002bb0 <HAL_Delay>

  tof_vl53l0_init(&TOF3.vl53l0x_c, &VhvSettings , &PhaseCal, &refSpadCount, &isApertureSpads);
 80016d8:	4b25      	ldr	r3, [pc, #148]	; (8001770 <main+0x154>)
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	4b25      	ldr	r3, [pc, #148]	; (8001774 <main+0x158>)
 80016de:	4a26      	ldr	r2, [pc, #152]	; (8001778 <main+0x15c>)
 80016e0:	4926      	ldr	r1, [pc, #152]	; (800177c <main+0x160>)
 80016e2:	4827      	ldr	r0, [pc, #156]	; (8001780 <main+0x164>)
 80016e4:	f001 f980 	bl	80029e8 <tof_vl53l0_init>
  tof_vl53l0_init(&TOF4.vl53l0x_c, &VhvSettings , &PhaseCal, &refSpadCount, &isApertureSpads);
 80016e8:	4b21      	ldr	r3, [pc, #132]	; (8001770 <main+0x154>)
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	4b21      	ldr	r3, [pc, #132]	; (8001774 <main+0x158>)
 80016ee:	4a22      	ldr	r2, [pc, #136]	; (8001778 <main+0x15c>)
 80016f0:	4922      	ldr	r1, [pc, #136]	; (800177c <main+0x160>)
 80016f2:	4824      	ldr	r0, [pc, #144]	; (8001784 <main+0x168>)
 80016f4:	f001 f978 	bl	80029e8 <tof_vl53l0_init>

  display_init();
 80016f8:	f7ff fd80 	bl	80011fc <display_init>
  display_printf(15, 20, DISPLAY_COLOR_WHITE, display_font_7x10, "Miras minisumo");
 80016fc:	4b22      	ldr	r3, [pc, #136]	; (8001788 <main+0x16c>)
 80016fe:	4a23      	ldr	r2, [pc, #140]	; (800178c <main+0x170>)
 8001700:	9201      	str	r2, [sp, #4]
 8001702:	685a      	ldr	r2, [r3, #4]
 8001704:	9200      	str	r2, [sp, #0]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2201      	movs	r2, #1
 800170a:	2114      	movs	r1, #20
 800170c:	200f      	movs	r0, #15
 800170e:	f7ff ff34 	bl	800157a <display_printf>
  display_render();
 8001712:	f7ff fdeb 	bl	80012ec <display_render>
  battery.adc_reading = values_adc[0];
 8001716:	4b0e      	ldr	r3, [pc, #56]	; (8001750 <main+0x134>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	b29a      	uxth	r2, r3
 800171c:	4b1c      	ldr	r3, [pc, #112]	; (8001790 <main+0x174>)
 800171e:	801a      	strh	r2, [r3, #0]
  initAverage(& (battery.adc_average), battery.adc_reading);
 8001720:	4b1b      	ldr	r3, [pc, #108]	; (8001790 <main+0x174>)
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	4619      	mov	r1, r3
 8001726:	481b      	ldr	r0, [pc, #108]	; (8001794 <main+0x178>)
 8001728:	f000 fd4a 	bl	80021c0 <initAverage>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin))
 800172c:	2120      	movs	r1, #32
 800172e:	480f      	ldr	r0, [pc, #60]	; (800176c <main+0x150>)
 8001730:	f002 fc6a 	bl	8004008 <HAL_GPIO_ReadPin>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d002      	beq.n	8001740 <main+0x124>
		fight();
 800173a:	f000 fc5f 	bl	8001ffc <fight>
 800173e:	e7f5      	b.n	800172c <main+0x110>
	else
		debug_screen();
 8001740:	f000 fb88 	bl	8001e54 <debug_screen>
	if(HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin))
 8001744:	e7f2      	b.n	800172c <main+0x110>
 8001746:	bf00      	nop
 8001748:	20000a60 	.word	0x20000a60
 800174c:	20000aa8 	.word	0x20000aa8
 8001750:	20000b60 	.word	0x20000b60
 8001754:	200008bc 	.word	0x200008bc
 8001758:	20000b70 	.word	0x20000b70
 800175c:	20000964 	.word	0x20000964
 8001760:	20000d1c 	.word	0x20000d1c
 8001764:	20000a0c 	.word	0x20000a0c
 8001768:	40020800 	.word	0x40020800
 800176c:	40020000 	.word	0x40020000
 8001770:	20000ecc 	.word	0x20000ecc
 8001774:	20000ec8 	.word	0x20000ec8
 8001778:	20000ece 	.word	0x20000ece
 800177c:	20000ecd 	.word	0x20000ecd
 8001780:	20000b8c 	.word	0x20000b8c
 8001784:	20000d38 	.word	0x20000d38
 8001788:	0801150c 	.word	0x0801150c
 800178c:	08010788 	.word	0x08010788
 8001790:	20000b34 	.word	0x20000b34
 8001794:	20000b40 	.word	0x20000b40

08001798 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b094      	sub	sp, #80	; 0x50
 800179c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800179e:	f107 0320 	add.w	r3, r7, #32
 80017a2:	2230      	movs	r2, #48	; 0x30
 80017a4:	2100      	movs	r1, #0
 80017a6:	4618      	mov	r0, r3
 80017a8:	f00a faf2 	bl	800bd90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017ac:	f107 030c 	add.w	r3, r7, #12
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]
 80017ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017bc:	2300      	movs	r3, #0
 80017be:	60bb      	str	r3, [r7, #8]
 80017c0:	4b22      	ldr	r3, [pc, #136]	; (800184c <SystemClock_Config+0xb4>)
 80017c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c4:	4a21      	ldr	r2, [pc, #132]	; (800184c <SystemClock_Config+0xb4>)
 80017c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017ca:	6413      	str	r3, [r2, #64]	; 0x40
 80017cc:	4b1f      	ldr	r3, [pc, #124]	; (800184c <SystemClock_Config+0xb4>)
 80017ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017d4:	60bb      	str	r3, [r7, #8]
 80017d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017d8:	2300      	movs	r3, #0
 80017da:	607b      	str	r3, [r7, #4]
 80017dc:	4b1c      	ldr	r3, [pc, #112]	; (8001850 <SystemClock_Config+0xb8>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a1b      	ldr	r2, [pc, #108]	; (8001850 <SystemClock_Config+0xb8>)
 80017e2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017e6:	6013      	str	r3, [r2, #0]
 80017e8:	4b19      	ldr	r3, [pc, #100]	; (8001850 <SystemClock_Config+0xb8>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017f4:	2302      	movs	r3, #2
 80017f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017f8:	2301      	movs	r3, #1
 80017fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017fc:	2310      	movs	r3, #16
 80017fe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001800:	2300      	movs	r3, #0
 8001802:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001804:	f107 0320 	add.w	r3, r7, #32
 8001808:	4618      	mov	r0, r3
 800180a:	f003 fd55 	bl	80052b8 <HAL_RCC_OscConfig>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001814:	f000 fb18 	bl	8001e48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001818:	230f      	movs	r3, #15
 800181a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800181c:	2300      	movs	r3, #0
 800181e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001820:	2300      	movs	r3, #0
 8001822:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001824:	2300      	movs	r3, #0
 8001826:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001828:	2300      	movs	r3, #0
 800182a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800182c:	f107 030c 	add.w	r3, r7, #12
 8001830:	2100      	movs	r1, #0
 8001832:	4618      	mov	r0, r3
 8001834:	f003 ffb8 	bl	80057a8 <HAL_RCC_ClockConfig>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800183e:	f000 fb03 	bl	8001e48 <Error_Handler>
  }
}
 8001842:	bf00      	nop
 8001844:	3750      	adds	r7, #80	; 0x50
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40023800 	.word	0x40023800
 8001850:	40007000 	.word	0x40007000

08001854 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800185a:	463b      	mov	r3, r7
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001866:	4b36      	ldr	r3, [pc, #216]	; (8001940 <MX_ADC1_Init+0xec>)
 8001868:	4a36      	ldr	r2, [pc, #216]	; (8001944 <MX_ADC1_Init+0xf0>)
 800186a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800186c:	4b34      	ldr	r3, [pc, #208]	; (8001940 <MX_ADC1_Init+0xec>)
 800186e:	2200      	movs	r2, #0
 8001870:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001872:	4b33      	ldr	r3, [pc, #204]	; (8001940 <MX_ADC1_Init+0xec>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001878:	4b31      	ldr	r3, [pc, #196]	; (8001940 <MX_ADC1_Init+0xec>)
 800187a:	2201      	movs	r2, #1
 800187c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800187e:	4b30      	ldr	r3, [pc, #192]	; (8001940 <MX_ADC1_Init+0xec>)
 8001880:	2201      	movs	r2, #1
 8001882:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001884:	4b2e      	ldr	r3, [pc, #184]	; (8001940 <MX_ADC1_Init+0xec>)
 8001886:	2200      	movs	r2, #0
 8001888:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800188c:	4b2c      	ldr	r3, [pc, #176]	; (8001940 <MX_ADC1_Init+0xec>)
 800188e:	2200      	movs	r2, #0
 8001890:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001892:	4b2b      	ldr	r3, [pc, #172]	; (8001940 <MX_ADC1_Init+0xec>)
 8001894:	4a2c      	ldr	r2, [pc, #176]	; (8001948 <MX_ADC1_Init+0xf4>)
 8001896:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001898:	4b29      	ldr	r3, [pc, #164]	; (8001940 <MX_ADC1_Init+0xec>)
 800189a:	2200      	movs	r2, #0
 800189c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 800189e:	4b28      	ldr	r3, [pc, #160]	; (8001940 <MX_ADC1_Init+0xec>)
 80018a0:	2204      	movs	r2, #4
 80018a2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80018a4:	4b26      	ldr	r3, [pc, #152]	; (8001940 <MX_ADC1_Init+0xec>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018ac:	4b24      	ldr	r3, [pc, #144]	; (8001940 <MX_ADC1_Init+0xec>)
 80018ae:	2201      	movs	r2, #1
 80018b0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018b2:	4823      	ldr	r0, [pc, #140]	; (8001940 <MX_ADC1_Init+0xec>)
 80018b4:	f001 f9a0 	bl	8002bf8 <HAL_ADC_Init>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80018be:	f000 fac3 	bl	8001e48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80018c2:	2309      	movs	r3, #9
 80018c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80018c6:	2301      	movs	r3, #1
 80018c8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80018ca:	2307      	movs	r3, #7
 80018cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ce:	463b      	mov	r3, r7
 80018d0:	4619      	mov	r1, r3
 80018d2:	481b      	ldr	r0, [pc, #108]	; (8001940 <MX_ADC1_Init+0xec>)
 80018d4:	f001 fae2 	bl	8002e9c <HAL_ADC_ConfigChannel>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80018de:	f000 fab3 	bl	8001e48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80018e2:	230b      	movs	r3, #11
 80018e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80018e6:	2302      	movs	r3, #2
 80018e8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ea:	463b      	mov	r3, r7
 80018ec:	4619      	mov	r1, r3
 80018ee:	4814      	ldr	r0, [pc, #80]	; (8001940 <MX_ADC1_Init+0xec>)
 80018f0:	f001 fad4 	bl	8002e9c <HAL_ADC_ConfigChannel>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80018fa:	f000 faa5 	bl	8001e48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80018fe:	230c      	movs	r3, #12
 8001900:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001902:	2303      	movs	r3, #3
 8001904:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001906:	463b      	mov	r3, r7
 8001908:	4619      	mov	r1, r3
 800190a:	480d      	ldr	r0, [pc, #52]	; (8001940 <MX_ADC1_Init+0xec>)
 800190c:	f001 fac6 	bl	8002e9c <HAL_ADC_ConfigChannel>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001916:	f000 fa97 	bl	8001e48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800191a:	230d      	movs	r3, #13
 800191c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800191e:	2304      	movs	r3, #4
 8001920:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001922:	463b      	mov	r3, r7
 8001924:	4619      	mov	r1, r3
 8001926:	4806      	ldr	r0, [pc, #24]	; (8001940 <MX_ADC1_Init+0xec>)
 8001928:	f001 fab8 	bl	8002e9c <HAL_ADC_ConfigChannel>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001932:	f000 fa89 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001936:	bf00      	nop
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	200008bc 	.word	0x200008bc
 8001944:	40012000 	.word	0x40012000
 8001948:	0f000001 	.word	0x0f000001

0800194c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001950:	4b12      	ldr	r3, [pc, #72]	; (800199c <MX_I2C1_Init+0x50>)
 8001952:	4a13      	ldr	r2, [pc, #76]	; (80019a0 <MX_I2C1_Init+0x54>)
 8001954:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001956:	4b11      	ldr	r3, [pc, #68]	; (800199c <MX_I2C1_Init+0x50>)
 8001958:	4a12      	ldr	r2, [pc, #72]	; (80019a4 <MX_I2C1_Init+0x58>)
 800195a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800195c:	4b0f      	ldr	r3, [pc, #60]	; (800199c <MX_I2C1_Init+0x50>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001962:	4b0e      	ldr	r3, [pc, #56]	; (800199c <MX_I2C1_Init+0x50>)
 8001964:	2200      	movs	r2, #0
 8001966:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <MX_I2C1_Init+0x50>)
 800196a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800196e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001970:	4b0a      	ldr	r3, [pc, #40]	; (800199c <MX_I2C1_Init+0x50>)
 8001972:	2200      	movs	r2, #0
 8001974:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001976:	4b09      	ldr	r3, [pc, #36]	; (800199c <MX_I2C1_Init+0x50>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800197c:	4b07      	ldr	r3, [pc, #28]	; (800199c <MX_I2C1_Init+0x50>)
 800197e:	2200      	movs	r2, #0
 8001980:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001982:	4b06      	ldr	r3, [pc, #24]	; (800199c <MX_I2C1_Init+0x50>)
 8001984:	2200      	movs	r2, #0
 8001986:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001988:	4804      	ldr	r0, [pc, #16]	; (800199c <MX_I2C1_Init+0x50>)
 800198a:	f002 fb6f 	bl	800406c <HAL_I2C_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001994:	f000 fa58 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000964 	.word	0x20000964
 80019a0:	40005400 	.word	0x40005400
 80019a4:	000186a0 	.word	0x000186a0

080019a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80019ac:	4b12      	ldr	r3, [pc, #72]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019ae:	4a13      	ldr	r2, [pc, #76]	; (80019fc <MX_I2C2_Init+0x54>)
 80019b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80019b2:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019b4:	4a12      	ldr	r2, [pc, #72]	; (8001a00 <MX_I2C2_Init+0x58>)
 80019b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019b8:	4b0f      	ldr	r3, [pc, #60]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80019be:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019c4:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019ca:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019cc:	4b0a      	ldr	r3, [pc, #40]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80019d2:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d8:	4b07      	ldr	r3, [pc, #28]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80019e4:	4804      	ldr	r0, [pc, #16]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019e6:	f002 fb41 	bl	800406c <HAL_I2C_Init>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80019f0:	f000 fa2a 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019f4:	bf00      	nop
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200009b8 	.word	0x200009b8
 80019fc:	40005800 	.word	0x40005800
 8001a00:	000186a0 	.word	0x000186a0

08001a04 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001a08:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a0a:	4a13      	ldr	r2, [pc, #76]	; (8001a58 <MX_I2C3_Init+0x54>)
 8001a0c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001a0e:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a10:	4a12      	ldr	r2, [pc, #72]	; (8001a5c <MX_I2C3_Init+0x58>)
 8001a12:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a14:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a20:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a26:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a28:	4b0a      	ldr	r3, [pc, #40]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001a2e:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a34:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001a40:	4804      	ldr	r0, [pc, #16]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a42:	f002 fb13 	bl	800406c <HAL_I2C_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001a4c:	f000 f9fc 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000a0c 	.word	0x20000a0c
 8001a58:	40005c00 	.word	0x40005c00
 8001a5c:	000186a0 	.word	0x000186a0

08001a60 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08e      	sub	sp, #56	; 0x38
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
 8001a70:	609a      	str	r2, [r3, #8]
 8001a72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a74:	f107 0320 	add.w	r3, r7, #32
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]
 8001a8c:	615a      	str	r2, [r3, #20]
 8001a8e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a90:	4b2d      	ldr	r3, [pc, #180]	; (8001b48 <MX_TIM2_Init+0xe8>)
 8001a92:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a96:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 8001a98:	4b2b      	ldr	r3, [pc, #172]	; (8001b48 <MX_TIM2_Init+0xe8>)
 8001a9a:	220f      	movs	r2, #15
 8001a9c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9e:	4b2a      	ldr	r3, [pc, #168]	; (8001b48 <MX_TIM2_Init+0xe8>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8001aa4:	4b28      	ldr	r3, [pc, #160]	; (8001b48 <MX_TIM2_Init+0xe8>)
 8001aa6:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001aaa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aac:	4b26      	ldr	r3, [pc, #152]	; (8001b48 <MX_TIM2_Init+0xe8>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ab2:	4b25      	ldr	r3, [pc, #148]	; (8001b48 <MX_TIM2_Init+0xe8>)
 8001ab4:	2280      	movs	r2, #128	; 0x80
 8001ab6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ab8:	4823      	ldr	r0, [pc, #140]	; (8001b48 <MX_TIM2_Init+0xe8>)
 8001aba:	f004 f855 	bl	8005b68 <HAL_TIM_Base_Init>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001ac4:	f000 f9c0 	bl	8001e48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001acc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ace:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	481c      	ldr	r0, [pc, #112]	; (8001b48 <MX_TIM2_Init+0xe8>)
 8001ad6:	f004 fa61 	bl	8005f9c <HAL_TIM_ConfigClockSource>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001ae0:	f000 f9b2 	bl	8001e48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ae4:	4818      	ldr	r0, [pc, #96]	; (8001b48 <MX_TIM2_Init+0xe8>)
 8001ae6:	f004 f88e 	bl	8005c06 <HAL_TIM_PWM_Init>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001af0:	f000 f9aa 	bl	8001e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001af4:	2300      	movs	r3, #0
 8001af6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af8:	2300      	movs	r3, #0
 8001afa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001afc:	f107 0320 	add.w	r3, r7, #32
 8001b00:	4619      	mov	r1, r3
 8001b02:	4811      	ldr	r0, [pc, #68]	; (8001b48 <MX_TIM2_Init+0xe8>)
 8001b04:	f004 fdde 	bl	80066c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001b0e:	f000 f99b 	bl	8001e48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b12:	2360      	movs	r3, #96	; 0x60
 8001b14:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001b16:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8001b1a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b24:	1d3b      	adds	r3, r7, #4
 8001b26:	2200      	movs	r2, #0
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4807      	ldr	r0, [pc, #28]	; (8001b48 <MX_TIM2_Init+0xe8>)
 8001b2c:	f004 f974 	bl	8005e18 <HAL_TIM_PWM_ConfigChannel>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001b36:	f000 f987 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b3a:	4803      	ldr	r0, [pc, #12]	; (8001b48 <MX_TIM2_Init+0xe8>)
 8001b3c:	f000 fd82 	bl	8002644 <HAL_TIM_MspPostInit>

}
 8001b40:	bf00      	nop
 8001b42:	3738      	adds	r7, #56	; 0x38
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000a60 	.word	0x20000a60

08001b4c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08e      	sub	sp, #56	; 0x38
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b52:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]
 8001b5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b60:	f107 0320 	add.w	r3, r7, #32
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b6a:	1d3b      	adds	r3, r7, #4
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	611a      	str	r2, [r3, #16]
 8001b78:	615a      	str	r2, [r3, #20]
 8001b7a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b7c:	4b31      	ldr	r3, [pc, #196]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001b7e:	4a32      	ldr	r2, [pc, #200]	; (8001c48 <MX_TIM3_Init+0xfc>)
 8001b80:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8001b82:	4b30      	ldr	r3, [pc, #192]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001b84:	2207      	movs	r2, #7
 8001b86:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b88:	4b2e      	ldr	r3, [pc, #184]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001b8e:	4b2d      	ldr	r3, [pc, #180]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001b90:	2263      	movs	r2, #99	; 0x63
 8001b92:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b94:	4b2b      	ldr	r3, [pc, #172]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b9a:	4b2a      	ldr	r3, [pc, #168]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001b9c:	2280      	movs	r2, #128	; 0x80
 8001b9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ba0:	4828      	ldr	r0, [pc, #160]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001ba2:	f003 ffe1 	bl	8005b68 <HAL_TIM_Base_Init>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001bac:	f000 f94c 	bl	8001e48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bb4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001bb6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4821      	ldr	r0, [pc, #132]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001bbe:	f004 f9ed 	bl	8005f9c <HAL_TIM_ConfigClockSource>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8001bc8:	f000 f93e 	bl	8001e48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001bcc:	481d      	ldr	r0, [pc, #116]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001bce:	f004 f81a 	bl	8005c06 <HAL_TIM_PWM_Init>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001bd8:	f000 f936 	bl	8001e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be0:	2300      	movs	r3, #0
 8001be2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001be4:	f107 0320 	add.w	r3, r7, #32
 8001be8:	4619      	mov	r1, r3
 8001bea:	4816      	ldr	r0, [pc, #88]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001bec:	f004 fd6a 	bl	80066c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8001bf6:	f000 f927 	bl	8001e48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bfa:	2360      	movs	r3, #96	; 0x60
 8001bfc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c06:	2300      	movs	r3, #0
 8001c08:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c0a:	1d3b      	adds	r3, r7, #4
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	4619      	mov	r1, r3
 8001c10:	480c      	ldr	r0, [pc, #48]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001c12:	f004 f901 	bl	8005e18 <HAL_TIM_PWM_ConfigChannel>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8001c1c:	f000 f914 	bl	8001e48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c20:	1d3b      	adds	r3, r7, #4
 8001c22:	2204      	movs	r2, #4
 8001c24:	4619      	mov	r1, r3
 8001c26:	4807      	ldr	r0, [pc, #28]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001c28:	f004 f8f6 	bl	8005e18 <HAL_TIM_PWM_ConfigChannel>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 8001c32:	f000 f909 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c36:	4803      	ldr	r0, [pc, #12]	; (8001c44 <MX_TIM3_Init+0xf8>)
 8001c38:	f000 fd04 	bl	8002644 <HAL_TIM_MspPostInit>

}
 8001c3c:	bf00      	nop
 8001c3e:	3738      	adds	r7, #56	; 0x38
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20000aa8 	.word	0x20000aa8
 8001c48:	40000400 	.word	0x40000400

08001c4c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c50:	4b11      	ldr	r3, [pc, #68]	; (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c52:	4a12      	ldr	r2, [pc, #72]	; (8001c9c <MX_USART2_UART_Init+0x50>)
 8001c54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c56:	4b10      	ldr	r3, [pc, #64]	; (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c5e:	4b0e      	ldr	r3, [pc, #56]	; (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c64:	4b0c      	ldr	r3, [pc, #48]	; (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c6a:	4b0b      	ldr	r3, [pc, #44]	; (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c70:	4b09      	ldr	r3, [pc, #36]	; (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c72:	220c      	movs	r2, #12
 8001c74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c76:	4b08      	ldr	r3, [pc, #32]	; (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c7c:	4b06      	ldr	r3, [pc, #24]	; (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c82:	4805      	ldr	r0, [pc, #20]	; (8001c98 <MX_USART2_UART_Init+0x4c>)
 8001c84:	f004 fd8c 	bl	80067a0 <HAL_UART_Init>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c8e:	f000 f8db 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	20000af0 	.word	0x20000af0
 8001c9c:	40004400 	.word	0x40004400

08001ca0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	607b      	str	r3, [r7, #4]
 8001caa:	4b0c      	ldr	r3, [pc, #48]	; (8001cdc <MX_DMA_Init+0x3c>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	4a0b      	ldr	r2, [pc, #44]	; (8001cdc <MX_DMA_Init+0x3c>)
 8001cb0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb6:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <MX_DMA_Init+0x3c>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cbe:	607b      	str	r3, [r7, #4]
 8001cc0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	2038      	movs	r0, #56	; 0x38
 8001cc8:	f001 fc73 	bl	80035b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001ccc:	2038      	movs	r0, #56	; 0x38
 8001cce:	f001 fc8c 	bl	80035ea <HAL_NVIC_EnableIRQ>

}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	40023800 	.word	0x40023800

08001ce0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08a      	sub	sp, #40	; 0x28
 8001ce4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce6:	f107 0314 	add.w	r3, r7, #20
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	605a      	str	r2, [r3, #4]
 8001cf0:	609a      	str	r2, [r3, #8]
 8001cf2:	60da      	str	r2, [r3, #12]
 8001cf4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
 8001cfa:	4b4f      	ldr	r3, [pc, #316]	; (8001e38 <MX_GPIO_Init+0x158>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	4a4e      	ldr	r2, [pc, #312]	; (8001e38 <MX_GPIO_Init+0x158>)
 8001d00:	f043 0304 	orr.w	r3, r3, #4
 8001d04:	6313      	str	r3, [r2, #48]	; 0x30
 8001d06:	4b4c      	ldr	r3, [pc, #304]	; (8001e38 <MX_GPIO_Init+0x158>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	f003 0304 	and.w	r3, r3, #4
 8001d0e:	613b      	str	r3, [r7, #16]
 8001d10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
 8001d16:	4b48      	ldr	r3, [pc, #288]	; (8001e38 <MX_GPIO_Init+0x158>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	4a47      	ldr	r2, [pc, #284]	; (8001e38 <MX_GPIO_Init+0x158>)
 8001d1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d20:	6313      	str	r3, [r2, #48]	; 0x30
 8001d22:	4b45      	ldr	r3, [pc, #276]	; (8001e38 <MX_GPIO_Init+0x158>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60bb      	str	r3, [r7, #8]
 8001d32:	4b41      	ldr	r3, [pc, #260]	; (8001e38 <MX_GPIO_Init+0x158>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	4a40      	ldr	r2, [pc, #256]	; (8001e38 <MX_GPIO_Init+0x158>)
 8001d38:	f043 0301 	orr.w	r3, r3, #1
 8001d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3e:	4b3e      	ldr	r3, [pc, #248]	; (8001e38 <MX_GPIO_Init+0x158>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	60bb      	str	r3, [r7, #8]
 8001d48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	607b      	str	r3, [r7, #4]
 8001d4e:	4b3a      	ldr	r3, [pc, #232]	; (8001e38 <MX_GPIO_Init+0x158>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	4a39      	ldr	r2, [pc, #228]	; (8001e38 <MX_GPIO_Init+0x158>)
 8001d54:	f043 0302 	orr.w	r3, r3, #2
 8001d58:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5a:	4b37      	ldr	r3, [pc, #220]	; (8001e38 <MX_GPIO_Init+0x158>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	607b      	str	r3, [r7, #4]
 8001d64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TOF_X3_Pin|TOF_X2_Pin|TOF_X1_Pin|TOF_X6_Pin
 8001d66:	2200      	movs	r2, #0
 8001d68:	f64e 0120 	movw	r1, #59424	; 0xe820
 8001d6c:	4833      	ldr	r0, [pc, #204]	; (8001e3c <MX_GPIO_Init+0x15c>)
 8001d6e:	f002 f963 	bl	8004038 <HAL_GPIO_WritePin>
                          |LS_ON_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, motor_R_DIR_2_Pin|motor_R_DIR_1_Pin|user_LED_Pin|TOF_X5_Pin
 8001d72:	2200      	movs	r2, #0
 8001d74:	f246 3105 	movw	r1, #25349	; 0x6305
 8001d78:	4831      	ldr	r0, [pc, #196]	; (8001e40 <MX_GPIO_Init+0x160>)
 8001d7a:	f002 f95d 	bl	8004038 <HAL_GPIO_WritePin>
                          |motor_L_DIR_1_Pin|motor_L_DIR_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOF_X4_GPIO_Port, TOF_X4_Pin, GPIO_PIN_RESET);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d84:	482f      	ldr	r0, [pc, #188]	; (8001e44 <MX_GPIO_Init+0x164>)
 8001d86:	f002 f957 	bl	8004038 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TOF_X3_Pin TOF_X2_Pin TOF_X1_Pin TOF_X6_Pin
                           LS_ON_Pin */
  GPIO_InitStruct.Pin = TOF_X3_Pin|TOF_X2_Pin|TOF_X1_Pin|TOF_X6_Pin
 8001d8a:	f64e 0320 	movw	r3, #59424	; 0xe820
 8001d8e:	617b      	str	r3, [r7, #20]
                          |LS_ON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d90:	2301      	movs	r3, #1
 8001d92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d9c:	f107 0314 	add.w	r3, r7, #20
 8001da0:	4619      	mov	r1, r3
 8001da2:	4826      	ldr	r0, [pc, #152]	; (8001e3c <MX_GPIO_Init+0x15c>)
 8001da4:	f001 ffac 	bl	8003d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW4_Pin SW3_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW4_Pin|SW3_Pin|SW2_Pin;
 8001da8:	23b0      	movs	r3, #176	; 0xb0
 8001daa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dac:	2300      	movs	r3, #0
 8001dae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db0:	2300      	movs	r3, #0
 8001db2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db4:	f107 0314 	add.w	r3, r7, #20
 8001db8:	4619      	mov	r1, r3
 8001dba:	4822      	ldr	r0, [pc, #136]	; (8001e44 <MX_GPIO_Init+0x164>)
 8001dbc:	f001 ffa0 	bl	8003d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
 8001dc0:	2310      	movs	r3, #16
 8001dc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001dcc:	f107 0314 	add.w	r3, r7, #20
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	481a      	ldr	r0, [pc, #104]	; (8001e3c <MX_GPIO_Init+0x15c>)
 8001dd4:	f001 ff94 	bl	8003d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : motor_R_DIR_2_Pin motor_R_DIR_1_Pin user_LED_Pin TOF_X5_Pin
                           motor_L_DIR_1_Pin motor_L_DIR_2_Pin */
  GPIO_InitStruct.Pin = motor_R_DIR_2_Pin|motor_R_DIR_1_Pin|user_LED_Pin|TOF_X5_Pin
 8001dd8:	f246 3305 	movw	r3, #25349	; 0x6305
 8001ddc:	617b      	str	r3, [r7, #20]
                          |motor_L_DIR_1_Pin|motor_L_DIR_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dde:	2301      	movs	r3, #1
 8001de0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	2300      	movs	r3, #0
 8001de4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	2300      	movs	r3, #0
 8001de8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dea:	f107 0314 	add.w	r3, r7, #20
 8001dee:	4619      	mov	r1, r3
 8001df0:	4813      	ldr	r0, [pc, #76]	; (8001e40 <MX_GPIO_Init+0x160>)
 8001df2:	f001 ff85 	bl	8003d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : starter_Pin */
  GPIO_InitStruct.Pin = starter_Pin;
 8001df6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(starter_GPIO_Port, &GPIO_InitStruct);
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	4619      	mov	r1, r3
 8001e0a:	480d      	ldr	r0, [pc, #52]	; (8001e40 <MX_GPIO_Init+0x160>)
 8001e0c:	f001 ff78 	bl	8003d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOF_X4_Pin */
  GPIO_InitStruct.Pin = TOF_X4_Pin;
 8001e10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e16:	2301      	movs	r3, #1
 8001e18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TOF_X4_GPIO_Port, &GPIO_InitStruct);
 8001e22:	f107 0314 	add.w	r3, r7, #20
 8001e26:	4619      	mov	r1, r3
 8001e28:	4806      	ldr	r0, [pc, #24]	; (8001e44 <MX_GPIO_Init+0x164>)
 8001e2a:	f001 ff69 	bl	8003d00 <HAL_GPIO_Init>

}
 8001e2e:	bf00      	nop
 8001e30:	3728      	adds	r7, #40	; 0x28
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40023800 	.word	0x40023800
 8001e3c:	40020800 	.word	0x40020800
 8001e40:	40020400 	.word	0x40020400
 8001e44:	40020000 	.word	0x40020000

08001e48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e4c:	b672      	cpsid	i
}
 8001e4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e50:	e7fe      	b.n	8001e50 <Error_Handler+0x8>
	...

08001e54 <debug_screen>:
 *
 */

#include "modes_of_operation.h"

void debug_screen(){
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af04      	add	r7, sp, #16
	while(HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == 0){
 8001e5a:	e0a9      	b.n	8001fb0 <debug_screen+0x15c>
		if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin)){
 8001e5c:	2180      	movs	r1, #128	; 0x80
 8001e5e:	485a      	ldr	r0, [pc, #360]	; (8001fc8 <debug_screen+0x174>)
 8001e60:	f002 f8d2 	bl	8004008 <HAL_GPIO_ReadPin>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d009      	beq.n	8001e7e <debug_screen+0x2a>
			  servo_set_eangle(0);
 8001e6a:	2000      	movs	r0, #0
 8001e6c:	f000 f98c 	bl	8002188 <servo_set_eangle>
			  HAL_GPIO_WritePin(user_LED_GPIO_Port, user_LED_Pin, GPIO_PIN_SET);
 8001e70:	2201      	movs	r2, #1
 8001e72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e76:	4855      	ldr	r0, [pc, #340]	; (8001fcc <debug_screen+0x178>)
 8001e78:	f002 f8de 	bl	8004038 <HAL_GPIO_WritePin>
 8001e7c:	e008      	b.n	8001e90 <debug_screen+0x3c>
		}
		else{
		  servo_set_eangle(180);
 8001e7e:	20b4      	movs	r0, #180	; 0xb4
 8001e80:	f000 f982 	bl	8002188 <servo_set_eangle>
		  HAL_GPIO_WritePin(user_LED_GPIO_Port, user_LED_Pin, GPIO_PIN_RESET);
 8001e84:	2200      	movs	r2, #0
 8001e86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e8a:	4850      	ldr	r0, [pc, #320]	; (8001fcc <debug_screen+0x178>)
 8001e8c:	f002 f8d4 	bl	8004038 <HAL_GPIO_WritePin>
		}

		if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin))
 8001e90:	2110      	movs	r1, #16
 8001e92:	484f      	ldr	r0, [pc, #316]	; (8001fd0 <debug_screen+0x17c>)
 8001e94:	f002 f8b8 	bl	8004008 <HAL_GPIO_ReadPin>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d006      	beq.n	8001eac <debug_screen+0x58>
			HAL_GPIO_WritePin(LS_ON_GPIO_Port, LS_ON_Pin, GPIO_PIN_SET);
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ea4:	484a      	ldr	r0, [pc, #296]	; (8001fd0 <debug_screen+0x17c>)
 8001ea6:	f002 f8c7 	bl	8004038 <HAL_GPIO_WritePin>
 8001eaa:	e005      	b.n	8001eb8 <debug_screen+0x64>
		else
			HAL_GPIO_WritePin(LS_ON_GPIO_Port, LS_ON_Pin, GPIO_PIN_RESET);
 8001eac:	2200      	movs	r2, #0
 8001eae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001eb2:	4847      	ldr	r0, [pc, #284]	; (8001fd0 <debug_screen+0x17c>)
 8001eb4:	f002 f8c0 	bl	8004038 <HAL_GPIO_WritePin>

		battery.adc_reading = values_adc[0];
 8001eb8:	4b46      	ldr	r3, [pc, #280]	; (8001fd4 <debug_screen+0x180>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	4b46      	ldr	r3, [pc, #280]	; (8001fd8 <debug_screen+0x184>)
 8001ec0:	801a      	strh	r2, [r3, #0]
		display_fill(DISPLAY_COLOR_BLACK);
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	f7ff f9f6 	bl	80012b4 <display_fill>
		display_printf(50, 0, DISPLAY_COLOR_WHITE, display_font_6x8, "%.2fV", calculateBatteryVoltage(& battery));
 8001ec8:	4843      	ldr	r0, [pc, #268]	; (8001fd8 <debug_screen+0x184>)
 8001eca:	f7ff f89d 	bl	8001008 <calculateBatteryVoltage>
 8001ece:	ee10 3a10 	vmov	r3, s0
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7fe fb40 	bl	8000558 <__aeabi_f2d>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	493f      	ldr	r1, [pc, #252]	; (8001fdc <debug_screen+0x188>)
 8001ede:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001ee2:	4b3f      	ldr	r3, [pc, #252]	; (8001fe0 <debug_screen+0x18c>)
 8001ee4:	9301      	str	r3, [sp, #4]
 8001ee6:	684b      	ldr	r3, [r1, #4]
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	680b      	ldr	r3, [r1, #0]
 8001eec:	2201      	movs	r2, #1
 8001eee:	2100      	movs	r1, #0
 8001ef0:	2032      	movs	r0, #50	; 0x32
 8001ef2:	f7ff fb42 	bl	800157a <display_printf>
		display_printf(0, 0, DISPLAY_COLOR_WHITE, display_font_6x8, "%d", (int) values_adc[1]);
 8001ef6:	4b37      	ldr	r3, [pc, #220]	; (8001fd4 <debug_screen+0x180>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	461a      	mov	r2, r3
 8001efc:	4b37      	ldr	r3, [pc, #220]	; (8001fdc <debug_screen+0x188>)
 8001efe:	9202      	str	r2, [sp, #8]
 8001f00:	4a38      	ldr	r2, [pc, #224]	; (8001fe4 <debug_screen+0x190>)
 8001f02:	9201      	str	r2, [sp, #4]
 8001f04:	685a      	ldr	r2, [r3, #4]
 8001f06:	9200      	str	r2, [sp, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	2000      	movs	r0, #0
 8001f10:	f7ff fb33 	bl	800157a <display_printf>
		display_printf(104, 00, DISPLAY_COLOR_WHITE, display_font_6x8, "%d", (int) values_adc[2]);
 8001f14:	4b2f      	ldr	r3, [pc, #188]	; (8001fd4 <debug_screen+0x180>)
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	461a      	mov	r2, r3
 8001f1a:	4b30      	ldr	r3, [pc, #192]	; (8001fdc <debug_screen+0x188>)
 8001f1c:	9202      	str	r2, [sp, #8]
 8001f1e:	4a31      	ldr	r2, [pc, #196]	; (8001fe4 <debug_screen+0x190>)
 8001f20:	9201      	str	r2, [sp, #4]
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	9200      	str	r2, [sp, #0]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	2068      	movs	r0, #104	; 0x68
 8001f2e:	f7ff fb24 	bl	800157a <display_printf>
		display_printf(54, 56, DISPLAY_COLOR_WHITE, display_font_6x8, "%d", (int) values_adc[3]);
 8001f32:	4b28      	ldr	r3, [pc, #160]	; (8001fd4 <debug_screen+0x180>)
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	461a      	mov	r2, r3
 8001f38:	4b28      	ldr	r3, [pc, #160]	; (8001fdc <debug_screen+0x188>)
 8001f3a:	9202      	str	r2, [sp, #8]
 8001f3c:	4a29      	ldr	r2, [pc, #164]	; (8001fe4 <debug_screen+0x190>)
 8001f3e:	9201      	str	r2, [sp, #4]
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	9200      	str	r2, [sp, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2201      	movs	r2, #1
 8001f48:	2138      	movs	r1, #56	; 0x38
 8001f4a:	2036      	movs	r0, #54	; 0x36
 8001f4c:	f7ff fb15 	bl	800157a <display_printf>

		VL53L0X_PerformSingleRangingMeasurement(&(TOF3.vl53l0x_c), &(TOF3.RangingData));
 8001f50:	4925      	ldr	r1, [pc, #148]	; (8001fe8 <debug_screen+0x194>)
 8001f52:	4826      	ldr	r0, [pc, #152]	; (8001fec <debug_screen+0x198>)
 8001f54:	f006 f9a2 	bl	800829c <VL53L0X_PerformSingleRangingMeasurement>
		if(TOF3.RangingData.RangeStatus == 0){
 8001f58:	4b23      	ldr	r3, [pc, #140]	; (8001fe8 <debug_screen+0x194>)
 8001f5a:	7e1b      	ldrb	r3, [r3, #24]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d10e      	bne.n	8001f7e <debug_screen+0x12a>
			display_printf(32, 20, DISPLAY_COLOR_WHITE, display_font_6x8, "%i", TOF3.RangingData.RangeMilliMeter);
 8001f60:	4b21      	ldr	r3, [pc, #132]	; (8001fe8 <debug_screen+0x194>)
 8001f62:	891b      	ldrh	r3, [r3, #8]
 8001f64:	461a      	mov	r2, r3
 8001f66:	4b1d      	ldr	r3, [pc, #116]	; (8001fdc <debug_screen+0x188>)
 8001f68:	9202      	str	r2, [sp, #8]
 8001f6a:	4a21      	ldr	r2, [pc, #132]	; (8001ff0 <debug_screen+0x19c>)
 8001f6c:	9201      	str	r2, [sp, #4]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	9200      	str	r2, [sp, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2201      	movs	r2, #1
 8001f76:	2114      	movs	r1, #20
 8001f78:	2020      	movs	r0, #32
 8001f7a:	f7ff fafe 	bl	800157a <display_printf>
		}

		VL53L0X_PerformSingleRangingMeasurement(&(TOF4.vl53l0x_c), &(TOF4.RangingData));
 8001f7e:	491d      	ldr	r1, [pc, #116]	; (8001ff4 <debug_screen+0x1a0>)
 8001f80:	481d      	ldr	r0, [pc, #116]	; (8001ff8 <debug_screen+0x1a4>)
 8001f82:	f006 f98b 	bl	800829c <VL53L0X_PerformSingleRangingMeasurement>
		if(TOF4.RangingData.RangeStatus == 0){
 8001f86:	4b1b      	ldr	r3, [pc, #108]	; (8001ff4 <debug_screen+0x1a0>)
 8001f88:	7e1b      	ldrb	r3, [r3, #24]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d10e      	bne.n	8001fac <debug_screen+0x158>
				display_printf(72, 20, DISPLAY_COLOR_WHITE, display_font_6x8, "%i", TOF4.RangingData.RangeMilliMeter);
 8001f8e:	4b19      	ldr	r3, [pc, #100]	; (8001ff4 <debug_screen+0x1a0>)
 8001f90:	891b      	ldrh	r3, [r3, #8]
 8001f92:	461a      	mov	r2, r3
 8001f94:	4b11      	ldr	r3, [pc, #68]	; (8001fdc <debug_screen+0x188>)
 8001f96:	9202      	str	r2, [sp, #8]
 8001f98:	4a15      	ldr	r2, [pc, #84]	; (8001ff0 <debug_screen+0x19c>)
 8001f9a:	9201      	str	r2, [sp, #4]
 8001f9c:	685a      	ldr	r2, [r3, #4]
 8001f9e:	9200      	str	r2, [sp, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	2114      	movs	r1, #20
 8001fa6:	2048      	movs	r0, #72	; 0x48
 8001fa8:	f7ff fae7 	bl	800157a <display_printf>
		}

		display_render();
 8001fac:	f7ff f99e 	bl	80012ec <display_render>
	while(HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == 0){
 8001fb0:	2120      	movs	r1, #32
 8001fb2:	4805      	ldr	r0, [pc, #20]	; (8001fc8 <debug_screen+0x174>)
 8001fb4:	f002 f828 	bl	8004008 <HAL_GPIO_ReadPin>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f43f af4e 	beq.w	8001e5c <debug_screen+0x8>
	}
}
 8001fc0:	bf00      	nop
 8001fc2:	bf00      	nop
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40020000 	.word	0x40020000
 8001fcc:	40020400 	.word	0x40020400
 8001fd0:	40020800 	.word	0x40020800
 8001fd4:	20000b60 	.word	0x20000b60
 8001fd8:	20000b34 	.word	0x20000b34
 8001fdc:	08011504 	.word	0x08011504
 8001fe0:	08010798 	.word	0x08010798
 8001fe4:	080107a0 	.word	0x080107a0
 8001fe8:	20000b70 	.word	0x20000b70
 8001fec:	20000b8c 	.word	0x20000b8c
 8001ff0:	080107a4 	.word	0x080107a4
 8001ff4:	20000d1c 	.word	0x20000d1c
 8001ff8:	20000d38 	.word	0x20000d38

08001ffc <fight>:

void fight(){
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af02      	add	r7, sp, #8
	display_fill(DISPLAY_COLOR_BLACK);
 8002002:	2000      	movs	r0, #0
 8002004:	f7ff f956 	bl	80012b4 <display_fill>
	display_bitmap(0, 0, DISPLAY_COLOR_WHITE, bitmap_konar_vertical_128_64, 128, 64);
 8002008:	4b1e      	ldr	r3, [pc, #120]	; (8002084 <fight+0x88>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2240      	movs	r2, #64	; 0x40
 800200e:	9201      	str	r2, [sp, #4]
 8002010:	2280      	movs	r2, #128	; 0x80
 8002012:	9200      	str	r2, [sp, #0]
 8002014:	2201      	movs	r2, #1
 8002016:	2100      	movs	r1, #0
 8002018:	2000      	movs	r0, #0
 800201a:	f7ff f98f 	bl	800133c <display_bitmap>
	display_render();
 800201e:	f7ff f965 	bl	80012ec <display_render>
	while(HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == 1){
 8002022:	e024      	b.n	800206e <fight+0x72>
		motor_L_set_direction(FORWARD);
 8002024:	2000      	movs	r0, #0
 8002026:	f000 f85b 	bl	80020e0 <motor_L_set_direction>
		motor_R_set_direction(FORWARD);
 800202a:	2000      	movs	r0, #0
 800202c:	f000 f884 	bl	8002138 <motor_R_set_direction>
		motor_L_set_speed(50);
 8002030:	2032      	movs	r0, #50	; 0x32
 8002032:	f000 f831 	bl	8002098 <motor_L_set_speed>
		motor_R_set_speed(50);
 8002036:	2032      	movs	r0, #50	; 0x32
 8002038:	f000 f840 	bl	80020bc <motor_R_set_speed>

		VL53L0X_PerformSingleRangingMeasurement(&(TOF3.vl53l0x_c), &(TOF3.RangingData));
 800203c:	4912      	ldr	r1, [pc, #72]	; (8002088 <fight+0x8c>)
 800203e:	4813      	ldr	r0, [pc, #76]	; (800208c <fight+0x90>)
 8002040:	f006 f92c 	bl	800829c <VL53L0X_PerformSingleRangingMeasurement>
		if(TOF3.RangingData.RangeStatus == 0){
 8002044:	4b10      	ldr	r3, [pc, #64]	; (8002088 <fight+0x8c>)
 8002046:	7e1b      	ldrb	r3, [r3, #24]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d110      	bne.n	800206e <fight+0x72>
			if(TOF3.RangingData.RangeMilliMeter < 200)
 800204c:	4b0e      	ldr	r3, [pc, #56]	; (8002088 <fight+0x8c>)
 800204e:	891b      	ldrh	r3, [r3, #8]
 8002050:	2bc7      	cmp	r3, #199	; 0xc7
 8002052:	d806      	bhi.n	8002062 <fight+0x66>
				HAL_GPIO_WritePin(user_LED_GPIO_Port, user_LED_Pin, GPIO_PIN_SET);
 8002054:	2201      	movs	r2, #1
 8002056:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800205a:	480d      	ldr	r0, [pc, #52]	; (8002090 <fight+0x94>)
 800205c:	f001 ffec 	bl	8004038 <HAL_GPIO_WritePin>
 8002060:	e005      	b.n	800206e <fight+0x72>
			else
				HAL_GPIO_WritePin(user_LED_GPIO_Port, user_LED_Pin, GPIO_PIN_RESET);
 8002062:	2200      	movs	r2, #0
 8002064:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002068:	4809      	ldr	r0, [pc, #36]	; (8002090 <fight+0x94>)
 800206a:	f001 ffe5 	bl	8004038 <HAL_GPIO_WritePin>
	while(HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == 1){
 800206e:	2120      	movs	r1, #32
 8002070:	4808      	ldr	r0, [pc, #32]	; (8002094 <fight+0x98>)
 8002072:	f001 ffc9 	bl	8004008 <HAL_GPIO_ReadPin>
 8002076:	4603      	mov	r3, r0
 8002078:	2b01      	cmp	r3, #1
 800207a:	d0d3      	beq.n	8002024 <fight+0x28>
		}

	}
}
 800207c:	bf00      	nop
 800207e:	bf00      	nop
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	20000000 	.word	0x20000000
 8002088:	20000b70 	.word	0x20000b70
 800208c:	20000b8c 	.word	0x20000b8c
 8002090:	40020400 	.word	0x40020400
 8002094:	40020000 	.word	0x40020000

08002098 <motor_L_set_speed>:
/**
 * @brief
 *
 * @param speed 0-100
 */
void motor_L_set_speed(uint8_t speed){
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speed);
 80020a2:	4b05      	ldr	r3, [pc, #20]	; (80020b8 <motor_L_set_speed+0x20>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	79fa      	ldrb	r2, [r7, #7]
 80020a8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80020aa:	bf00      	nop
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	20000aa8 	.word	0x20000aa8

080020bc <motor_R_set_speed>:
/**
 * @brief
 *
 * @param speed 0-100
 */
void motor_R_set_speed(uint8_t speed){
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, speed);
 80020c6:	4b05      	ldr	r3, [pc, #20]	; (80020dc <motor_R_set_speed+0x20>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	79fa      	ldrb	r2, [r7, #7]
 80020cc:	635a      	str	r2, [r3, #52]	; 0x34
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	20000aa8 	.word	0x20000aa8

080020e0 <motor_L_set_direction>:

void motor_L_set_direction(motor_direction direction){
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	71fb      	strb	r3, [r7, #7]
	switch(direction){
 80020ea:	79fb      	ldrb	r3, [r7, #7]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d002      	beq.n	80020f6 <motor_L_set_direction+0x16>
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d00d      	beq.n	8002110 <motor_L_set_direction+0x30>
		case BACKWARD:
			HAL_GPIO_WritePin(motor_L_DIR_1_GPIO_Port, motor_L_DIR_1_Pin, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(motor_L_DIR_2_GPIO_Port, motor_L_DIR_2_Pin, GPIO_PIN_SET);
			break;
	}
}
 80020f4:	e019      	b.n	800212a <motor_L_set_direction+0x4a>
			HAL_GPIO_WritePin(motor_L_DIR_1_GPIO_Port, motor_L_DIR_1_Pin, GPIO_PIN_SET);
 80020f6:	2201      	movs	r2, #1
 80020f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020fc:	480d      	ldr	r0, [pc, #52]	; (8002134 <motor_L_set_direction+0x54>)
 80020fe:	f001 ff9b 	bl	8004038 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(motor_L_DIR_2_GPIO_Port, motor_L_DIR_2_Pin, GPIO_PIN_RESET);
 8002102:	2200      	movs	r2, #0
 8002104:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002108:	480a      	ldr	r0, [pc, #40]	; (8002134 <motor_L_set_direction+0x54>)
 800210a:	f001 ff95 	bl	8004038 <HAL_GPIO_WritePin>
			break;
 800210e:	e00c      	b.n	800212a <motor_L_set_direction+0x4a>
			HAL_GPIO_WritePin(motor_L_DIR_1_GPIO_Port, motor_L_DIR_1_Pin, GPIO_PIN_RESET);
 8002110:	2200      	movs	r2, #0
 8002112:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002116:	4807      	ldr	r0, [pc, #28]	; (8002134 <motor_L_set_direction+0x54>)
 8002118:	f001 ff8e 	bl	8004038 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(motor_L_DIR_2_GPIO_Port, motor_L_DIR_2_Pin, GPIO_PIN_SET);
 800211c:	2201      	movs	r2, #1
 800211e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002122:	4804      	ldr	r0, [pc, #16]	; (8002134 <motor_L_set_direction+0x54>)
 8002124:	f001 ff88 	bl	8004038 <HAL_GPIO_WritePin>
			break;
 8002128:	bf00      	nop
}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40020400 	.word	0x40020400

08002138 <motor_R_set_direction>:

void motor_R_set_direction(motor_direction direction){
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	71fb      	strb	r3, [r7, #7]
	switch(direction){
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d002      	beq.n	800214e <motor_R_set_direction+0x16>
 8002148:	2b01      	cmp	r3, #1
 800214a:	d00b      	beq.n	8002164 <motor_R_set_direction+0x2c>
		case BACKWARD:
			HAL_GPIO_WritePin(motor_R_DIR_1_GPIO_Port, motor_R_DIR_1_Pin, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(motor_R_DIR_2_GPIO_Port, motor_R_DIR_2_Pin, GPIO_PIN_SET);
			break;
	}
}
 800214c:	e015      	b.n	800217a <motor_R_set_direction+0x42>
			HAL_GPIO_WritePin(motor_R_DIR_1_GPIO_Port, motor_R_DIR_1_Pin, GPIO_PIN_SET);
 800214e:	2201      	movs	r2, #1
 8002150:	2104      	movs	r1, #4
 8002152:	480c      	ldr	r0, [pc, #48]	; (8002184 <motor_R_set_direction+0x4c>)
 8002154:	f001 ff70 	bl	8004038 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(motor_R_DIR_2_GPIO_Port, motor_R_DIR_2_Pin, GPIO_PIN_RESET);
 8002158:	2200      	movs	r2, #0
 800215a:	2101      	movs	r1, #1
 800215c:	4809      	ldr	r0, [pc, #36]	; (8002184 <motor_R_set_direction+0x4c>)
 800215e:	f001 ff6b 	bl	8004038 <HAL_GPIO_WritePin>
			break;
 8002162:	e00a      	b.n	800217a <motor_R_set_direction+0x42>
			HAL_GPIO_WritePin(motor_R_DIR_1_GPIO_Port, motor_R_DIR_1_Pin, GPIO_PIN_RESET);
 8002164:	2200      	movs	r2, #0
 8002166:	2104      	movs	r1, #4
 8002168:	4806      	ldr	r0, [pc, #24]	; (8002184 <motor_R_set_direction+0x4c>)
 800216a:	f001 ff65 	bl	8004038 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(motor_R_DIR_2_GPIO_Port, motor_R_DIR_2_Pin, GPIO_PIN_SET);
 800216e:	2201      	movs	r2, #1
 8002170:	2101      	movs	r1, #1
 8002172:	4804      	ldr	r0, [pc, #16]	; (8002184 <motor_R_set_direction+0x4c>)
 8002174:	f001 ff60 	bl	8004038 <HAL_GPIO_WritePin>
			break;
 8002178:	bf00      	nop
}
 800217a:	bf00      	nop
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40020400 	.word	0x40020400

08002188 <servo_set_eangle>:
/**
 * @brief
 *
 * @param eangle 0-180
 */
void servo_set_eangle(uint8_t eangle){
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	71fb      	strb	r3, [r7, #7]
	uint16_t pulse_duration;

	pulse_duration = MIN_PULSE_SERVO + ((eangle * STEP) / 1000);
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	b29b      	uxth	r3, r3
 8002196:	461a      	mov	r2, r3
 8002198:	0092      	lsls	r2, r2, #2
 800219a:	441a      	add	r2, r3
 800219c:	0052      	lsls	r2, r2, #1
 800219e:	4413      	add	r3, r2
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80021a6:	81fb      	strh	r3, [r7, #14]

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_duration);
 80021a8:	4b04      	ldr	r3, [pc, #16]	; (80021bc <servo_set_eangle+0x34>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	89fa      	ldrh	r2, [r7, #14]
 80021ae:	635a      	str	r2, [r3, #52]	; 0x34
}
 80021b0:	bf00      	nop
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr
 80021bc:	20000a60 	.word	0x20000a60

080021c0 <initAverage>:
 * @brief initializes the filter, this function must be called before using the filter
 *
 * @param mvngAverage
 * @param initialValue is the average value at the beginning
 */
void initAverage(MovingAverage* mvngAverage, uint16_t initialValue){
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	460b      	mov	r3, r1
 80021ca:	807b      	strh	r3, [r7, #2]
	for (int i = 0; i < NUM_OF_READINGS; ++i)
 80021cc:	2300      	movs	r3, #0
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	e007      	b.n	80021e2 <initAverage+0x22>
		mvngAverage->readings[i] = initialValue;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	68fa      	ldr	r2, [r7, #12]
 80021d6:	8879      	ldrh	r1, [r7, #2]
 80021d8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i = 0; i < NUM_OF_READINGS; ++i)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	3301      	adds	r3, #1
 80021e0:	60fb      	str	r3, [r7, #12]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2b09      	cmp	r3, #9
 80021e6:	ddf4      	ble.n	80021d2 <initAverage+0x12>
	mvngAverage->readIndex = 0;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	751a      	strb	r2, [r3, #20]
	mvngAverage->average = initialValue;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	887a      	ldrh	r2, [r7, #2]
 80021f2:	839a      	strh	r2, [r3, #28]
	mvngAverage->total = initialValue * NUM_OF_READINGS;
 80021f4:	887a      	ldrh	r2, [r7, #2]
 80021f6:	4613      	mov	r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	4413      	add	r3, r2
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	461a      	mov	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	619a      	str	r2, [r3, #24]
}
 8002204:	bf00      	nop
 8002206:	3714      	adds	r7, #20
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <calculateAverage>:
 *
 * @param mvngAverage
 * @param reading value that is being averaged out
 * @return uint16_t averaged value
 */
uint16_t calculateAverage(MovingAverage * mvngAverage, uint16_t reading){
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	460b      	mov	r3, r1
 800221a:	807b      	strh	r3, [r7, #2]
	mvngAverage->total -= mvngAverage->readings[mvngAverage->readIndex];    //subtract the last reading:
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	7d12      	ldrb	r2, [r2, #20]
 8002224:	4611      	mov	r1, r2
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800222c:	1a9a      	subs	r2, r3, r2
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	619a      	str	r2, [r3, #24]
	mvngAverage->readings[mvngAverage->readIndex] = reading;      			//read from the sensor:
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	7d1b      	ldrb	r3, [r3, #20]
 8002236:	4619      	mov	r1, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	887a      	ldrh	r2, [r7, #2]
 800223c:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
	mvngAverage->total += mvngAverage->readings[mvngAverage->readIndex];    //add the reading to the total:
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	7d12      	ldrb	r2, [r2, #20]
 8002248:	4611      	mov	r1, r2
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8002250:	441a      	add	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	619a      	str	r2, [r3, #24]
	++mvngAverage->readIndex;                        						//advance to the next position in the array:
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	7d1b      	ldrb	r3, [r3, #20]
 800225a:	3301      	adds	r3, #1
 800225c:	b2da      	uxtb	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	751a      	strb	r2, [r3, #20]
	if (mvngAverage->readIndex >= NUM_OF_READINGS)   						//if we're at the end of the array...
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	7d1b      	ldrb	r3, [r3, #20]
 8002266:	2b09      	cmp	r3, #9
 8002268:	d902      	bls.n	8002270 <calculateAverage+0x60>
		mvngAverage->readIndex = 0;                   						//...wrap around to the beginning:
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	751a      	strb	r2, [r3, #20]
	mvngAverage->average = mvngAverage->total / NUM_OF_READINGS;  			//calculate the average:
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	4a07      	ldr	r2, [pc, #28]	; (8002294 <calculateAverage+0x84>)
 8002276:	fba2 2303 	umull	r2, r3, r2, r3
 800227a:	08db      	lsrs	r3, r3, #3
 800227c:	b29a      	uxth	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	839a      	strh	r2, [r3, #28]
	return mvngAverage->average;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	8b9b      	ldrh	r3, [r3, #28]
}
 8002286:	4618      	mov	r0, r3
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	cccccccd 	.word	0xcccccccd

08002298 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800229e:	2300      	movs	r3, #0
 80022a0:	607b      	str	r3, [r7, #4]
 80022a2:	4b10      	ldr	r3, [pc, #64]	; (80022e4 <HAL_MspInit+0x4c>)
 80022a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a6:	4a0f      	ldr	r2, [pc, #60]	; (80022e4 <HAL_MspInit+0x4c>)
 80022a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022ac:	6453      	str	r3, [r2, #68]	; 0x44
 80022ae:	4b0d      	ldr	r3, [pc, #52]	; (80022e4 <HAL_MspInit+0x4c>)
 80022b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022b6:	607b      	str	r3, [r7, #4]
 80022b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ba:	2300      	movs	r3, #0
 80022bc:	603b      	str	r3, [r7, #0]
 80022be:	4b09      	ldr	r3, [pc, #36]	; (80022e4 <HAL_MspInit+0x4c>)
 80022c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c2:	4a08      	ldr	r2, [pc, #32]	; (80022e4 <HAL_MspInit+0x4c>)
 80022c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022c8:	6413      	str	r3, [r2, #64]	; 0x40
 80022ca:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <HAL_MspInit+0x4c>)
 80022cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d2:	603b      	str	r3, [r7, #0]
 80022d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	40023800 	.word	0x40023800

080022e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b08a      	sub	sp, #40	; 0x28
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f0:	f107 0314 	add.w	r3, r7, #20
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	605a      	str	r2, [r3, #4]
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	60da      	str	r2, [r3, #12]
 80022fe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a3c      	ldr	r2, [pc, #240]	; (80023f8 <HAL_ADC_MspInit+0x110>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d171      	bne.n	80023ee <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	4b3b      	ldr	r3, [pc, #236]	; (80023fc <HAL_ADC_MspInit+0x114>)
 8002310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002312:	4a3a      	ldr	r2, [pc, #232]	; (80023fc <HAL_ADC_MspInit+0x114>)
 8002314:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002318:	6453      	str	r3, [r2, #68]	; 0x44
 800231a:	4b38      	ldr	r3, [pc, #224]	; (80023fc <HAL_ADC_MspInit+0x114>)
 800231c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800231e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	4b34      	ldr	r3, [pc, #208]	; (80023fc <HAL_ADC_MspInit+0x114>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	4a33      	ldr	r2, [pc, #204]	; (80023fc <HAL_ADC_MspInit+0x114>)
 8002330:	f043 0304 	orr.w	r3, r3, #4
 8002334:	6313      	str	r3, [r2, #48]	; 0x30
 8002336:	4b31      	ldr	r3, [pc, #196]	; (80023fc <HAL_ADC_MspInit+0x114>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233a:	f003 0304 	and.w	r3, r3, #4
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	60bb      	str	r3, [r7, #8]
 8002346:	4b2d      	ldr	r3, [pc, #180]	; (80023fc <HAL_ADC_MspInit+0x114>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	4a2c      	ldr	r2, [pc, #176]	; (80023fc <HAL_ADC_MspInit+0x114>)
 800234c:	f043 0302 	orr.w	r3, r3, #2
 8002350:	6313      	str	r3, [r2, #48]	; 0x30
 8002352:	4b2a      	ldr	r3, [pc, #168]	; (80023fc <HAL_ADC_MspInit+0x114>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	60bb      	str	r3, [r7, #8]
 800235c:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = adc_line_sensor1_Pin|adc_line_sensor2_Pin|adc_line_sensor3_Pin;
 800235e:	230e      	movs	r3, #14
 8002360:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002362:	2303      	movs	r3, #3
 8002364:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002366:	2300      	movs	r3, #0
 8002368:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800236a:	f107 0314 	add.w	r3, r7, #20
 800236e:	4619      	mov	r1, r3
 8002370:	4823      	ldr	r0, [pc, #140]	; (8002400 <HAL_ADC_MspInit+0x118>)
 8002372:	f001 fcc5 	bl	8003d00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = adc_bat_meas_Pin;
 8002376:	2302      	movs	r3, #2
 8002378:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800237a:	2303      	movs	r3, #3
 800237c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237e:	2300      	movs	r3, #0
 8002380:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(adc_bat_meas_GPIO_Port, &GPIO_InitStruct);
 8002382:	f107 0314 	add.w	r3, r7, #20
 8002386:	4619      	mov	r1, r3
 8002388:	481e      	ldr	r0, [pc, #120]	; (8002404 <HAL_ADC_MspInit+0x11c>)
 800238a:	f001 fcb9 	bl	8003d00 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800238e:	4b1e      	ldr	r3, [pc, #120]	; (8002408 <HAL_ADC_MspInit+0x120>)
 8002390:	4a1e      	ldr	r2, [pc, #120]	; (800240c <HAL_ADC_MspInit+0x124>)
 8002392:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002394:	4b1c      	ldr	r3, [pc, #112]	; (8002408 <HAL_ADC_MspInit+0x120>)
 8002396:	2200      	movs	r2, #0
 8002398:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800239a:	4b1b      	ldr	r3, [pc, #108]	; (8002408 <HAL_ADC_MspInit+0x120>)
 800239c:	2200      	movs	r2, #0
 800239e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80023a0:	4b19      	ldr	r3, [pc, #100]	; (8002408 <HAL_ADC_MspInit+0x120>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80023a6:	4b18      	ldr	r3, [pc, #96]	; (8002408 <HAL_ADC_MspInit+0x120>)
 80023a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023ac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80023ae:	4b16      	ldr	r3, [pc, #88]	; (8002408 <HAL_ADC_MspInit+0x120>)
 80023b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023b4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80023b6:	4b14      	ldr	r3, [pc, #80]	; (8002408 <HAL_ADC_MspInit+0x120>)
 80023b8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023bc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80023be:	4b12      	ldr	r3, [pc, #72]	; (8002408 <HAL_ADC_MspInit+0x120>)
 80023c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023c4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80023c6:	4b10      	ldr	r3, [pc, #64]	; (8002408 <HAL_ADC_MspInit+0x120>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023cc:	4b0e      	ldr	r3, [pc, #56]	; (8002408 <HAL_ADC_MspInit+0x120>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80023d2:	480d      	ldr	r0, [pc, #52]	; (8002408 <HAL_ADC_MspInit+0x120>)
 80023d4:	f001 f924 	bl	8003620 <HAL_DMA_Init>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80023de:	f7ff fd33 	bl	8001e48 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a08      	ldr	r2, [pc, #32]	; (8002408 <HAL_ADC_MspInit+0x120>)
 80023e6:	639a      	str	r2, [r3, #56]	; 0x38
 80023e8:	4a07      	ldr	r2, [pc, #28]	; (8002408 <HAL_ADC_MspInit+0x120>)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80023ee:	bf00      	nop
 80023f0:	3728      	adds	r7, #40	; 0x28
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40012000 	.word	0x40012000
 80023fc:	40023800 	.word	0x40023800
 8002400:	40020800 	.word	0x40020800
 8002404:	40020400 	.word	0x40020400
 8002408:	20000904 	.word	0x20000904
 800240c:	40026410 	.word	0x40026410

08002410 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b08e      	sub	sp, #56	; 0x38
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002418:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800241c:	2200      	movs	r2, #0
 800241e:	601a      	str	r2, [r3, #0]
 8002420:	605a      	str	r2, [r3, #4]
 8002422:	609a      	str	r2, [r3, #8]
 8002424:	60da      	str	r2, [r3, #12]
 8002426:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a63      	ldr	r2, [pc, #396]	; (80025bc <HAL_I2C_MspInit+0x1ac>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d12c      	bne.n	800248c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	623b      	str	r3, [r7, #32]
 8002436:	4b62      	ldr	r3, [pc, #392]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	4a61      	ldr	r2, [pc, #388]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 800243c:	f043 0302 	orr.w	r3, r3, #2
 8002440:	6313      	str	r3, [r2, #48]	; 0x30
 8002442:	4b5f      	ldr	r3, [pc, #380]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	623b      	str	r3, [r7, #32]
 800244c:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800244e:	23c0      	movs	r3, #192	; 0xc0
 8002450:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002452:	2312      	movs	r3, #18
 8002454:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002456:	2300      	movs	r3, #0
 8002458:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800245a:	2303      	movs	r3, #3
 800245c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800245e:	2304      	movs	r3, #4
 8002460:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002462:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002466:	4619      	mov	r1, r3
 8002468:	4856      	ldr	r0, [pc, #344]	; (80025c4 <HAL_I2C_MspInit+0x1b4>)
 800246a:	f001 fc49 	bl	8003d00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	61fb      	str	r3, [r7, #28]
 8002472:	4b53      	ldr	r3, [pc, #332]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	4a52      	ldr	r2, [pc, #328]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 8002478:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800247c:	6413      	str	r3, [r2, #64]	; 0x40
 800247e:	4b50      	ldr	r3, [pc, #320]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 8002480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002482:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002486:	61fb      	str	r3, [r7, #28]
 8002488:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800248a:	e093      	b.n	80025b4 <HAL_I2C_MspInit+0x1a4>
  else if(hi2c->Instance==I2C2)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a4d      	ldr	r2, [pc, #308]	; (80025c8 <HAL_I2C_MspInit+0x1b8>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d13d      	bne.n	8002512 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	61bb      	str	r3, [r7, #24]
 800249a:	4b49      	ldr	r3, [pc, #292]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249e:	4a48      	ldr	r2, [pc, #288]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 80024a0:	f043 0302 	orr.w	r3, r3, #2
 80024a4:	6313      	str	r3, [r2, #48]	; 0x30
 80024a6:	4b46      	ldr	r3, [pc, #280]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	61bb      	str	r3, [r7, #24]
 80024b0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024b8:	2312      	movs	r3, #18
 80024ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024bc:	2300      	movs	r3, #0
 80024be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c0:	2303      	movs	r3, #3
 80024c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80024c4:	2304      	movs	r3, #4
 80024c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024cc:	4619      	mov	r1, r3
 80024ce:	483d      	ldr	r0, [pc, #244]	; (80025c4 <HAL_I2C_MspInit+0x1b4>)
 80024d0:	f001 fc16 	bl	8003d00 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024d4:	2308      	movs	r3, #8
 80024d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024d8:	2312      	movs	r3, #18
 80024da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e0:	2303      	movs	r3, #3
 80024e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 80024e4:	2309      	movs	r3, #9
 80024e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024ec:	4619      	mov	r1, r3
 80024ee:	4835      	ldr	r0, [pc, #212]	; (80025c4 <HAL_I2C_MspInit+0x1b4>)
 80024f0:	f001 fc06 	bl	8003d00 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	4b31      	ldr	r3, [pc, #196]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 80024fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fc:	4a30      	ldr	r2, [pc, #192]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 80024fe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002502:	6413      	str	r3, [r2, #64]	; 0x40
 8002504:	4b2e      	ldr	r3, [pc, #184]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 8002506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002508:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800250c:	617b      	str	r3, [r7, #20]
 800250e:	697b      	ldr	r3, [r7, #20]
}
 8002510:	e050      	b.n	80025b4 <HAL_I2C_MspInit+0x1a4>
  else if(hi2c->Instance==I2C3)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a2d      	ldr	r2, [pc, #180]	; (80025cc <HAL_I2C_MspInit+0x1bc>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d14b      	bne.n	80025b4 <HAL_I2C_MspInit+0x1a4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800251c:	2300      	movs	r3, #0
 800251e:	613b      	str	r3, [r7, #16]
 8002520:	4b27      	ldr	r3, [pc, #156]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 8002522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002524:	4a26      	ldr	r2, [pc, #152]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 8002526:	f043 0304 	orr.w	r3, r3, #4
 800252a:	6313      	str	r3, [r2, #48]	; 0x30
 800252c:	4b24      	ldr	r3, [pc, #144]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 800252e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002530:	f003 0304 	and.w	r3, r3, #4
 8002534:	613b      	str	r3, [r7, #16]
 8002536:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002538:	2300      	movs	r3, #0
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	4b20      	ldr	r3, [pc, #128]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 800253e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002540:	4a1f      	ldr	r2, [pc, #124]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 8002542:	f043 0301 	orr.w	r3, r3, #1
 8002546:	6313      	str	r3, [r2, #48]	; 0x30
 8002548:	4b1d      	ldr	r3, [pc, #116]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 800254a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254c:	f003 0301 	and.w	r3, r3, #1
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002554:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002558:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800255a:	2312      	movs	r3, #18
 800255c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255e:	2300      	movs	r3, #0
 8002560:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002562:	2303      	movs	r3, #3
 8002564:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002566:	2304      	movs	r3, #4
 8002568:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800256a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800256e:	4619      	mov	r1, r3
 8002570:	4817      	ldr	r0, [pc, #92]	; (80025d0 <HAL_I2C_MspInit+0x1c0>)
 8002572:	f001 fbc5 	bl	8003d00 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002576:	f44f 7380 	mov.w	r3, #256	; 0x100
 800257a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800257c:	2312      	movs	r3, #18
 800257e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002580:	2300      	movs	r3, #0
 8002582:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002584:	2303      	movs	r3, #3
 8002586:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002588:	2304      	movs	r3, #4
 800258a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800258c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002590:	4619      	mov	r1, r3
 8002592:	4810      	ldr	r0, [pc, #64]	; (80025d4 <HAL_I2C_MspInit+0x1c4>)
 8002594:	f001 fbb4 	bl	8003d00 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002598:	2300      	movs	r3, #0
 800259a:	60bb      	str	r3, [r7, #8]
 800259c:	4b08      	ldr	r3, [pc, #32]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	4a07      	ldr	r2, [pc, #28]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 80025a2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80025a6:	6413      	str	r3, [r2, #64]	; 0x40
 80025a8:	4b05      	ldr	r3, [pc, #20]	; (80025c0 <HAL_I2C_MspInit+0x1b0>)
 80025aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	68bb      	ldr	r3, [r7, #8]
}
 80025b4:	bf00      	nop
 80025b6:	3738      	adds	r7, #56	; 0x38
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40005400 	.word	0x40005400
 80025c0:	40023800 	.word	0x40023800
 80025c4:	40020400 	.word	0x40020400
 80025c8:	40005800 	.word	0x40005800
 80025cc:	40005c00 	.word	0x40005c00
 80025d0:	40020800 	.word	0x40020800
 80025d4:	40020000 	.word	0x40020000

080025d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025e8:	d10e      	bne.n	8002608 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	60fb      	str	r3, [r7, #12]
 80025ee:	4b13      	ldr	r3, [pc, #76]	; (800263c <HAL_TIM_Base_MspInit+0x64>)
 80025f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f2:	4a12      	ldr	r2, [pc, #72]	; (800263c <HAL_TIM_Base_MspInit+0x64>)
 80025f4:	f043 0301 	orr.w	r3, r3, #1
 80025f8:	6413      	str	r3, [r2, #64]	; 0x40
 80025fa:	4b10      	ldr	r3, [pc, #64]	; (800263c <HAL_TIM_Base_MspInit+0x64>)
 80025fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002606:	e012      	b.n	800262e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a0c      	ldr	r2, [pc, #48]	; (8002640 <HAL_TIM_Base_MspInit+0x68>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d10d      	bne.n	800262e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	60bb      	str	r3, [r7, #8]
 8002616:	4b09      	ldr	r3, [pc, #36]	; (800263c <HAL_TIM_Base_MspInit+0x64>)
 8002618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261a:	4a08      	ldr	r2, [pc, #32]	; (800263c <HAL_TIM_Base_MspInit+0x64>)
 800261c:	f043 0302 	orr.w	r3, r3, #2
 8002620:	6413      	str	r3, [r2, #64]	; 0x40
 8002622:	4b06      	ldr	r3, [pc, #24]	; (800263c <HAL_TIM_Base_MspInit+0x64>)
 8002624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	60bb      	str	r3, [r7, #8]
 800262c:	68bb      	ldr	r3, [r7, #8]
}
 800262e:	bf00      	nop
 8002630:	3714      	adds	r7, #20
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	40023800 	.word	0x40023800
 8002640:	40000400 	.word	0x40000400

08002644 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08a      	sub	sp, #40	; 0x28
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264c:	f107 0314 	add.w	r3, r7, #20
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002664:	d11f      	bne.n	80026a6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	4b31      	ldr	r3, [pc, #196]	; (8002730 <HAL_TIM_MspPostInit+0xec>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	4a30      	ldr	r2, [pc, #192]	; (8002730 <HAL_TIM_MspPostInit+0xec>)
 8002670:	f043 0301 	orr.w	r3, r3, #1
 8002674:	6313      	str	r3, [r2, #48]	; 0x30
 8002676:	4b2e      	ldr	r3, [pc, #184]	; (8002730 <HAL_TIM_MspPostInit+0xec>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = servo_Pin;
 8002682:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002688:	2302      	movs	r3, #2
 800268a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002690:	2300      	movs	r3, #0
 8002692:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002694:	2301      	movs	r3, #1
 8002696:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(servo_GPIO_Port, &GPIO_InitStruct);
 8002698:	f107 0314 	add.w	r3, r7, #20
 800269c:	4619      	mov	r1, r3
 800269e:	4825      	ldr	r0, [pc, #148]	; (8002734 <HAL_TIM_MspPostInit+0xf0>)
 80026a0:	f001 fb2e 	bl	8003d00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80026a4:	e040      	b.n	8002728 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a23      	ldr	r2, [pc, #140]	; (8002738 <HAL_TIM_MspPostInit+0xf4>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d13b      	bne.n	8002728 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026b0:	2300      	movs	r3, #0
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	4b1e      	ldr	r3, [pc, #120]	; (8002730 <HAL_TIM_MspPostInit+0xec>)
 80026b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b8:	4a1d      	ldr	r2, [pc, #116]	; (8002730 <HAL_TIM_MspPostInit+0xec>)
 80026ba:	f043 0301 	orr.w	r3, r3, #1
 80026be:	6313      	str	r3, [r2, #48]	; 0x30
 80026c0:	4b1b      	ldr	r3, [pc, #108]	; (8002730 <HAL_TIM_MspPostInit+0xec>)
 80026c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c4:	f003 0301 	and.w	r3, r3, #1
 80026c8:	60fb      	str	r3, [r7, #12]
 80026ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026cc:	2300      	movs	r3, #0
 80026ce:	60bb      	str	r3, [r7, #8]
 80026d0:	4b17      	ldr	r3, [pc, #92]	; (8002730 <HAL_TIM_MspPostInit+0xec>)
 80026d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d4:	4a16      	ldr	r2, [pc, #88]	; (8002730 <HAL_TIM_MspPostInit+0xec>)
 80026d6:	f043 0302 	orr.w	r3, r3, #2
 80026da:	6313      	str	r3, [r2, #48]	; 0x30
 80026dc:	4b14      	ldr	r3, [pc, #80]	; (8002730 <HAL_TIM_MspPostInit+0xec>)
 80026de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e0:	f003 0302 	and.w	r3, r3, #2
 80026e4:	60bb      	str	r3, [r7, #8]
 80026e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = motor_R_PWM_Pin;
 80026e8:	2340      	movs	r3, #64	; 0x40
 80026ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ec:	2302      	movs	r3, #2
 80026ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f0:	2300      	movs	r3, #0
 80026f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f4:	2300      	movs	r3, #0
 80026f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80026f8:	2302      	movs	r3, #2
 80026fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(motor_R_PWM_GPIO_Port, &GPIO_InitStruct);
 80026fc:	f107 0314 	add.w	r3, r7, #20
 8002700:	4619      	mov	r1, r3
 8002702:	480c      	ldr	r0, [pc, #48]	; (8002734 <HAL_TIM_MspPostInit+0xf0>)
 8002704:	f001 fafc 	bl	8003d00 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = motor_L_PWM_Pin;
 8002708:	2320      	movs	r3, #32
 800270a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270c:	2302      	movs	r3, #2
 800270e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002710:	2300      	movs	r3, #0
 8002712:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002714:	2300      	movs	r3, #0
 8002716:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002718:	2302      	movs	r3, #2
 800271a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(motor_L_PWM_GPIO_Port, &GPIO_InitStruct);
 800271c:	f107 0314 	add.w	r3, r7, #20
 8002720:	4619      	mov	r1, r3
 8002722:	4806      	ldr	r0, [pc, #24]	; (800273c <HAL_TIM_MspPostInit+0xf8>)
 8002724:	f001 faec 	bl	8003d00 <HAL_GPIO_Init>
}
 8002728:	bf00      	nop
 800272a:	3728      	adds	r7, #40	; 0x28
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	40023800 	.word	0x40023800
 8002734:	40020000 	.word	0x40020000
 8002738:	40000400 	.word	0x40000400
 800273c:	40020400 	.word	0x40020400

08002740 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b08a      	sub	sp, #40	; 0x28
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002748:	f107 0314 	add.w	r3, r7, #20
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
 8002750:	605a      	str	r2, [r3, #4]
 8002752:	609a      	str	r2, [r3, #8]
 8002754:	60da      	str	r2, [r3, #12]
 8002756:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a19      	ldr	r2, [pc, #100]	; (80027c4 <HAL_UART_MspInit+0x84>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d12b      	bne.n	80027ba <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	613b      	str	r3, [r7, #16]
 8002766:	4b18      	ldr	r3, [pc, #96]	; (80027c8 <HAL_UART_MspInit+0x88>)
 8002768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276a:	4a17      	ldr	r2, [pc, #92]	; (80027c8 <HAL_UART_MspInit+0x88>)
 800276c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002770:	6413      	str	r3, [r2, #64]	; 0x40
 8002772:	4b15      	ldr	r3, [pc, #84]	; (80027c8 <HAL_UART_MspInit+0x88>)
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800277a:	613b      	str	r3, [r7, #16]
 800277c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	60fb      	str	r3, [r7, #12]
 8002782:	4b11      	ldr	r3, [pc, #68]	; (80027c8 <HAL_UART_MspInit+0x88>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002786:	4a10      	ldr	r2, [pc, #64]	; (80027c8 <HAL_UART_MspInit+0x88>)
 8002788:	f043 0301 	orr.w	r3, r3, #1
 800278c:	6313      	str	r3, [r2, #48]	; 0x30
 800278e:	4b0e      	ldr	r3, [pc, #56]	; (80027c8 <HAL_UART_MspInit+0x88>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	60fb      	str	r3, [r7, #12]
 8002798:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800279a:	230c      	movs	r3, #12
 800279c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279e:	2302      	movs	r3, #2
 80027a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a6:	2303      	movs	r3, #3
 80027a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027aa:	2307      	movs	r3, #7
 80027ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ae:	f107 0314 	add.w	r3, r7, #20
 80027b2:	4619      	mov	r1, r3
 80027b4:	4805      	ldr	r0, [pc, #20]	; (80027cc <HAL_UART_MspInit+0x8c>)
 80027b6:	f001 faa3 	bl	8003d00 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80027ba:	bf00      	nop
 80027bc:	3728      	adds	r7, #40	; 0x28
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40004400 	.word	0x40004400
 80027c8:	40023800 	.word	0x40023800
 80027cc:	40020000 	.word	0x40020000

080027d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027d4:	e7fe      	b.n	80027d4 <NMI_Handler+0x4>

080027d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027d6:	b480      	push	{r7}
 80027d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027da:	e7fe      	b.n	80027da <HardFault_Handler+0x4>

080027dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027e0:	e7fe      	b.n	80027e0 <MemManage_Handler+0x4>

080027e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027e2:	b480      	push	{r7}
 80027e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027e6:	e7fe      	b.n	80027e6 <BusFault_Handler+0x4>

080027e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027ec:	e7fe      	b.n	80027ec <UsageFault_Handler+0x4>

080027ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027ee:	b480      	push	{r7}
 80027f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027f2:	bf00      	nop
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002800:	bf00      	nop
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr

0800280a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800280a:	b480      	push	{r7}
 800280c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800280e:	bf00      	nop
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800281c:	f000 f9a8 	bl	8002b70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002820:	bf00      	nop
 8002822:	bd80      	pop	{r7, pc}

08002824 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002828:	4802      	ldr	r0, [pc, #8]	; (8002834 <DMA2_Stream0_IRQHandler+0x10>)
 800282a:	f000 ffff 	bl	800382c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800282e:	bf00      	nop
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	20000904 	.word	0x20000904

08002838 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  return 1;
 800283c:	2301      	movs	r3, #1
}
 800283e:	4618      	mov	r0, r3
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <_kill>:

int _kill(int pid, int sig)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002852:	f009 fa65 	bl	800bd20 <__errno>
 8002856:	4603      	mov	r3, r0
 8002858:	2216      	movs	r2, #22
 800285a:	601a      	str	r2, [r3, #0]
  return -1;
 800285c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002860:	4618      	mov	r0, r3
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <_exit>:

void _exit (int status)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002870:	f04f 31ff 	mov.w	r1, #4294967295
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f7ff ffe7 	bl	8002848 <_kill>
  while (1) {}    /* Make sure we hang here */
 800287a:	e7fe      	b.n	800287a <_exit+0x12>

0800287c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b086      	sub	sp, #24
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002888:	2300      	movs	r3, #0
 800288a:	617b      	str	r3, [r7, #20]
 800288c:	e00a      	b.n	80028a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800288e:	f3af 8000 	nop.w
 8002892:	4601      	mov	r1, r0
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	1c5a      	adds	r2, r3, #1
 8002898:	60ba      	str	r2, [r7, #8]
 800289a:	b2ca      	uxtb	r2, r1
 800289c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	3301      	adds	r3, #1
 80028a2:	617b      	str	r3, [r7, #20]
 80028a4:	697a      	ldr	r2, [r7, #20]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	dbf0      	blt.n	800288e <_read+0x12>
  }

  return len;
 80028ac:	687b      	ldr	r3, [r7, #4]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3718      	adds	r7, #24
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b086      	sub	sp, #24
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	60f8      	str	r0, [r7, #12]
 80028be:	60b9      	str	r1, [r7, #8]
 80028c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028c2:	2300      	movs	r3, #0
 80028c4:	617b      	str	r3, [r7, #20]
 80028c6:	e009      	b.n	80028dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	1c5a      	adds	r2, r3, #1
 80028cc:	60ba      	str	r2, [r7, #8]
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	3301      	adds	r3, #1
 80028da:	617b      	str	r3, [r7, #20]
 80028dc:	697a      	ldr	r2, [r7, #20]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	dbf1      	blt.n	80028c8 <_write+0x12>
  }
  return len;
 80028e4:	687b      	ldr	r3, [r7, #4]
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3718      	adds	r7, #24
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <_close>:

int _close(int file)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b083      	sub	sp, #12
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr

08002906 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002906:	b480      	push	{r7}
 8002908:	b083      	sub	sp, #12
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
 800290e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002916:	605a      	str	r2, [r3, #4]
  return 0;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr

08002926 <_isatty>:

int _isatty(int file)
{
 8002926:	b480      	push	{r7}
 8002928:	b083      	sub	sp, #12
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800292e:	2301      	movs	r3, #1
}
 8002930:	4618      	mov	r0, r3
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3714      	adds	r7, #20
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
	...

08002958 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002960:	4a14      	ldr	r2, [pc, #80]	; (80029b4 <_sbrk+0x5c>)
 8002962:	4b15      	ldr	r3, [pc, #84]	; (80029b8 <_sbrk+0x60>)
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800296c:	4b13      	ldr	r3, [pc, #76]	; (80029bc <_sbrk+0x64>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d102      	bne.n	800297a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002974:	4b11      	ldr	r3, [pc, #68]	; (80029bc <_sbrk+0x64>)
 8002976:	4a12      	ldr	r2, [pc, #72]	; (80029c0 <_sbrk+0x68>)
 8002978:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800297a:	4b10      	ldr	r3, [pc, #64]	; (80029bc <_sbrk+0x64>)
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4413      	add	r3, r2
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	429a      	cmp	r2, r3
 8002986:	d207      	bcs.n	8002998 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002988:	f009 f9ca 	bl	800bd20 <__errno>
 800298c:	4603      	mov	r3, r0
 800298e:	220c      	movs	r2, #12
 8002990:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002992:	f04f 33ff 	mov.w	r3, #4294967295
 8002996:	e009      	b.n	80029ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002998:	4b08      	ldr	r3, [pc, #32]	; (80029bc <_sbrk+0x64>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800299e:	4b07      	ldr	r3, [pc, #28]	; (80029bc <_sbrk+0x64>)
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4413      	add	r3, r2
 80029a6:	4a05      	ldr	r2, [pc, #20]	; (80029bc <_sbrk+0x64>)
 80029a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029aa:	68fb      	ldr	r3, [r7, #12]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3718      	adds	r7, #24
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	20020000 	.word	0x20020000
 80029b8:	00000400 	.word	0x00000400
 80029bc:	20000ed0 	.word	0x20000ed0
 80029c0:	20000f28 	.word	0x20000f28

080029c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029c8:	4b06      	ldr	r3, [pc, #24]	; (80029e4 <SystemInit+0x20>)
 80029ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ce:	4a05      	ldr	r2, [pc, #20]	; (80029e4 <SystemInit+0x20>)
 80029d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029d8:	bf00      	nop
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	e000ed00 	.word	0xe000ed00

080029e8 <tof_vl53l0_init>:
 * @param pVhvSettings
 * @param pPhaseCal
 * @param refSpadCount
 * @param isApertureSpads
 */
void tof_vl53l0_init(VL53L0X_Dev_t * Dev, uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint32_t *refSpadCount, uint8_t *isApertureSpads){
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
 80029f4:	603b      	str	r3, [r7, #0]
  //
  // VL53L0X init for Single Measurement
  //
  VL53L0X_WaitDeviceBooted(Dev);
 80029f6:	68f8      	ldr	r0, [r7, #12]
 80029f8:	f004 fc8e 	bl	8007318 <VL53L0X_WaitDeviceBooted>
  VL53L0X_DataInit(Dev);
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f004 f9a5 	bl	8006d4c <VL53L0X_DataInit>
  VL53L0X_StaticInit(Dev);
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f004 fb06 	bl	8007014 <VL53L0X_StaticInit>
  VL53L0X_PerformRefCalibration(Dev, pVhvSettings, pPhaseCal);
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	68b9      	ldr	r1, [r7, #8]
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	f005 f9a3 	bl	8007d58 <VL53L0X_PerformRefCalibration>
  VL53L0X_PerformRefSpadManagement(Dev, refSpadCount, isApertureSpads);
 8002a12:	69ba      	ldr	r2, [r7, #24]
 8002a14:	6839      	ldr	r1, [r7, #0]
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f005 fe2c 	bl	8008674 <VL53L0X_PerformRefSpadManagement>
  VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	f004 fd18 	bl	8007454 <VL53L0X_SetDeviceMode>
  //
  // Enable/Disable Sigma and Signal check
  //
  VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8002a24:	2201      	movs	r2, #1
 8002a26:	2100      	movs	r1, #0
 8002a28:	68f8      	ldr	r0, [r7, #12]
 8002a2a:	f004 ff8f 	bl	800794c <VL53L0X_SetLimitCheckEnable>
  VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8002a2e:	2201      	movs	r2, #1
 8002a30:	2101      	movs	r1, #1
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f004 ff8a 	bl	800794c <VL53L0X_SetLimitCheckEnable>
  VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8002a38:	f641 1299 	movw	r2, #6553	; 0x1999
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	68f8      	ldr	r0, [r7, #12]
 8002a40:	f005 f834 	bl	8007aac <VL53L0X_SetLimitCheckValue>
  VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 8002a44:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002a48:	2100      	movs	r1, #0
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f005 f82e 	bl	8007aac <VL53L0X_SetLimitCheckValue>
  VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 8002a50:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8002a54:	68f8      	ldr	r0, [r7, #12]
 8002a56:	f004 fd5b 	bl	8007510 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
  VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8002a5a:	2212      	movs	r2, #18
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f004 fd7c 	bl	800755c <VL53L0X_SetVcselPulsePeriod>
  VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8002a64:	220e      	movs	r2, #14
 8002a66:	2101      	movs	r1, #1
 8002a68:	68f8      	ldr	r0, [r7, #12]
 8002a6a:	f004 fd77 	bl	800755c <VL53L0X_SetVcselPulsePeriod>

}
 8002a6e:	bf00      	nop
 8002a70:	3710      	adds	r7, #16
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
	...

08002a78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ab0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a7c:	480d      	ldr	r0, [pc, #52]	; (8002ab4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a7e:	490e      	ldr	r1, [pc, #56]	; (8002ab8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a80:	4a0e      	ldr	r2, [pc, #56]	; (8002abc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a84:	e002      	b.n	8002a8c <LoopCopyDataInit>

08002a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a8a:	3304      	adds	r3, #4

08002a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a90:	d3f9      	bcc.n	8002a86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a92:	4a0b      	ldr	r2, [pc, #44]	; (8002ac0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a94:	4c0b      	ldr	r4, [pc, #44]	; (8002ac4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a98:	e001      	b.n	8002a9e <LoopFillZerobss>

08002a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a9c:	3204      	adds	r2, #4

08002a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002aa0:	d3fb      	bcc.n	8002a9a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002aa2:	f7ff ff8f 	bl	80029c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002aa6:	f009 f941 	bl	800bd2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002aaa:	f7fe fdb7 	bl	800161c <main>
  bx  lr    
 8002aae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ab0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ab4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ab8:	200004a0 	.word	0x200004a0
  ldr r2, =_sidata
 8002abc:	08011dec 	.word	0x08011dec
  ldr r2, =_sbss
 8002ac0:	200004a0 	.word	0x200004a0
  ldr r4, =_ebss
 8002ac4:	20000f28 	.word	0x20000f28

08002ac8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ac8:	e7fe      	b.n	8002ac8 <ADC_IRQHandler>
	...

08002acc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ad0:	4b0e      	ldr	r3, [pc, #56]	; (8002b0c <HAL_Init+0x40>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a0d      	ldr	r2, [pc, #52]	; (8002b0c <HAL_Init+0x40>)
 8002ad6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ada:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002adc:	4b0b      	ldr	r3, [pc, #44]	; (8002b0c <HAL_Init+0x40>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a0a      	ldr	r2, [pc, #40]	; (8002b0c <HAL_Init+0x40>)
 8002ae2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ae6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ae8:	4b08      	ldr	r3, [pc, #32]	; (8002b0c <HAL_Init+0x40>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a07      	ldr	r2, [pc, #28]	; (8002b0c <HAL_Init+0x40>)
 8002aee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002af2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002af4:	2003      	movs	r0, #3
 8002af6:	f000 fd51 	bl	800359c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002afa:	200f      	movs	r0, #15
 8002afc:	f000 f808 	bl	8002b10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b00:	f7ff fbca 	bl	8002298 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40023c00 	.word	0x40023c00

08002b10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b18:	4b12      	ldr	r3, [pc, #72]	; (8002b64 <HAL_InitTick+0x54>)
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	4b12      	ldr	r3, [pc, #72]	; (8002b68 <HAL_InitTick+0x58>)
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	4619      	mov	r1, r3
 8002b22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b26:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f000 fd69 	bl	8003606 <HAL_SYSTICK_Config>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e00e      	b.n	8002b5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2b0f      	cmp	r3, #15
 8002b42:	d80a      	bhi.n	8002b5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b44:	2200      	movs	r2, #0
 8002b46:	6879      	ldr	r1, [r7, #4]
 8002b48:	f04f 30ff 	mov.w	r0, #4294967295
 8002b4c:	f000 fd31 	bl	80035b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b50:	4a06      	ldr	r2, [pc, #24]	; (8002b6c <HAL_InitTick+0x5c>)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
 8002b58:	e000      	b.n	8002b5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	20000004 	.word	0x20000004
 8002b68:	2000000c 	.word	0x2000000c
 8002b6c:	20000008 	.word	0x20000008

08002b70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b74:	4b06      	ldr	r3, [pc, #24]	; (8002b90 <HAL_IncTick+0x20>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	461a      	mov	r2, r3
 8002b7a:	4b06      	ldr	r3, [pc, #24]	; (8002b94 <HAL_IncTick+0x24>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4413      	add	r3, r2
 8002b80:	4a04      	ldr	r2, [pc, #16]	; (8002b94 <HAL_IncTick+0x24>)
 8002b82:	6013      	str	r3, [r2, #0]
}
 8002b84:	bf00      	nop
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	2000000c 	.word	0x2000000c
 8002b94:	20000ed4 	.word	0x20000ed4

08002b98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b9c:	4b03      	ldr	r3, [pc, #12]	; (8002bac <HAL_GetTick+0x14>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	20000ed4 	.word	0x20000ed4

08002bb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bb8:	f7ff ffee 	bl	8002b98 <HAL_GetTick>
 8002bbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc8:	d005      	beq.n	8002bd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bca:	4b0a      	ldr	r3, [pc, #40]	; (8002bf4 <HAL_Delay+0x44>)
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	461a      	mov	r2, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002bd6:	bf00      	nop
 8002bd8:	f7ff ffde 	bl	8002b98 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	68fa      	ldr	r2, [r7, #12]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d8f7      	bhi.n	8002bd8 <HAL_Delay+0x28>
  {
  }
}
 8002be8:	bf00      	nop
 8002bea:	bf00      	nop
 8002bec:	3710      	adds	r7, #16
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	2000000c 	.word	0x2000000c

08002bf8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c00:	2300      	movs	r3, #0
 8002c02:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e033      	b.n	8002c76 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d109      	bne.n	8002c2a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f7ff fb66 	bl	80022e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	f003 0310 	and.w	r3, r3, #16
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d118      	bne.n	8002c68 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c3e:	f023 0302 	bic.w	r3, r3, #2
 8002c42:	f043 0202 	orr.w	r2, r3, #2
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 fa58 	bl	8003100 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5a:	f023 0303 	bic.w	r3, r3, #3
 8002c5e:	f043 0201 	orr.w	r2, r3, #1
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	641a      	str	r2, [r3, #64]	; 0x40
 8002c66:	e001      	b.n	8002c6c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
	...

08002c80 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d101      	bne.n	8002c9e <HAL_ADC_Start_DMA+0x1e>
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	e0ce      	b.n	8002e3c <HAL_ADC_Start_DMA+0x1bc>
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f003 0301 	and.w	r3, r3, #1
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d018      	beq.n	8002ce6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689a      	ldr	r2, [r3, #8]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f042 0201 	orr.w	r2, r2, #1
 8002cc2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002cc4:	4b5f      	ldr	r3, [pc, #380]	; (8002e44 <HAL_ADC_Start_DMA+0x1c4>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a5f      	ldr	r2, [pc, #380]	; (8002e48 <HAL_ADC_Start_DMA+0x1c8>)
 8002cca:	fba2 2303 	umull	r2, r3, r2, r3
 8002cce:	0c9a      	lsrs	r2, r3, #18
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	4413      	add	r3, r2
 8002cd6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002cd8:	e002      	b.n	8002ce0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1f9      	bne.n	8002cda <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cf4:	d107      	bne.n	8002d06 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d04:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	f040 8086 	bne.w	8002e22 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d1e:	f023 0301 	bic.w	r3, r3, #1
 8002d22:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d007      	beq.n	8002d48 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d40:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d54:	d106      	bne.n	8002d64 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d5a:	f023 0206 	bic.w	r2, r3, #6
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	645a      	str	r2, [r3, #68]	; 0x44
 8002d62:	e002      	b.n	8002d6a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d72:	4b36      	ldr	r3, [pc, #216]	; (8002e4c <HAL_ADC_Start_DMA+0x1cc>)
 8002d74:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d7a:	4a35      	ldr	r2, [pc, #212]	; (8002e50 <HAL_ADC_Start_DMA+0x1d0>)
 8002d7c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d82:	4a34      	ldr	r2, [pc, #208]	; (8002e54 <HAL_ADC_Start_DMA+0x1d4>)
 8002d84:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d8a:	4a33      	ldr	r2, [pc, #204]	; (8002e58 <HAL_ADC_Start_DMA+0x1d8>)
 8002d8c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002d96:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685a      	ldr	r2, [r3, #4]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002da6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002db6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	334c      	adds	r3, #76	; 0x4c
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	68ba      	ldr	r2, [r7, #8]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f000 fcd8 	bl	800377c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f003 031f 	and.w	r3, r3, #31
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d10f      	bne.n	8002df8 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d129      	bne.n	8002e3a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	689a      	ldr	r2, [r3, #8]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002df4:	609a      	str	r2, [r3, #8]
 8002df6:	e020      	b.n	8002e3a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a17      	ldr	r2, [pc, #92]	; (8002e5c <HAL_ADC_Start_DMA+0x1dc>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d11b      	bne.n	8002e3a <HAL_ADC_Start_DMA+0x1ba>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d114      	bne.n	8002e3a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689a      	ldr	r2, [r3, #8]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	e00b      	b.n	8002e3a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e26:	f043 0210 	orr.w	r2, r3, #16
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e32:	f043 0201 	orr.w	r2, r3, #1
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3718      	adds	r7, #24
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	20000004 	.word	0x20000004
 8002e48:	431bde83 	.word	0x431bde83
 8002e4c:	40012300 	.word	0x40012300
 8002e50:	080032f9 	.word	0x080032f9
 8002e54:	080033b3 	.word	0x080033b3
 8002e58:	080033cf 	.word	0x080033cf
 8002e5c:	40012000 	.word	0x40012000

08002e60 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b085      	sub	sp, #20
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d101      	bne.n	8002eb8 <HAL_ADC_ConfigChannel+0x1c>
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e113      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x244>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2b09      	cmp	r3, #9
 8002ec6:	d925      	bls.n	8002f14 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68d9      	ldr	r1, [r3, #12]
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	4413      	add	r3, r2
 8002edc:	3b1e      	subs	r3, #30
 8002ede:	2207      	movs	r2, #7
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	43da      	mvns	r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	400a      	ands	r2, r1
 8002eec:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	68d9      	ldr	r1, [r3, #12]
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	4618      	mov	r0, r3
 8002f00:	4603      	mov	r3, r0
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	4403      	add	r3, r0
 8002f06:	3b1e      	subs	r3, #30
 8002f08:	409a      	lsls	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	60da      	str	r2, [r3, #12]
 8002f12:	e022      	b.n	8002f5a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6919      	ldr	r1, [r3, #16]
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	461a      	mov	r2, r3
 8002f22:	4613      	mov	r3, r2
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	4413      	add	r3, r2
 8002f28:	2207      	movs	r2, #7
 8002f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2e:	43da      	mvns	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	400a      	ands	r2, r1
 8002f36:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	6919      	ldr	r1, [r3, #16]
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	689a      	ldr	r2, [r3, #8]
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	4618      	mov	r0, r3
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	4403      	add	r3, r0
 8002f50:	409a      	lsls	r2, r3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	430a      	orrs	r2, r1
 8002f58:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	2b06      	cmp	r3, #6
 8002f60:	d824      	bhi.n	8002fac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685a      	ldr	r2, [r3, #4]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	4413      	add	r3, r2
 8002f72:	3b05      	subs	r3, #5
 8002f74:	221f      	movs	r2, #31
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	43da      	mvns	r2, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	400a      	ands	r2, r1
 8002f82:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	4618      	mov	r0, r3
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	4613      	mov	r3, r2
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	4413      	add	r3, r2
 8002f9c:	3b05      	subs	r3, #5
 8002f9e:	fa00 f203 	lsl.w	r2, r0, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	635a      	str	r2, [r3, #52]	; 0x34
 8002faa:	e04c      	b.n	8003046 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	2b0c      	cmp	r3, #12
 8002fb2:	d824      	bhi.n	8002ffe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685a      	ldr	r2, [r3, #4]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4413      	add	r3, r2
 8002fc4:	3b23      	subs	r3, #35	; 0x23
 8002fc6:	221f      	movs	r2, #31
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	43da      	mvns	r2, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	400a      	ands	r2, r1
 8002fd4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685a      	ldr	r2, [r3, #4]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	4413      	add	r3, r2
 8002fee:	3b23      	subs	r3, #35	; 0x23
 8002ff0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	631a      	str	r2, [r3, #48]	; 0x30
 8002ffc:	e023      	b.n	8003046 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685a      	ldr	r2, [r3, #4]
 8003008:	4613      	mov	r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	4413      	add	r3, r2
 800300e:	3b41      	subs	r3, #65	; 0x41
 8003010:	221f      	movs	r2, #31
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	43da      	mvns	r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	400a      	ands	r2, r1
 800301e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	b29b      	uxth	r3, r3
 800302c:	4618      	mov	r0, r3
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685a      	ldr	r2, [r3, #4]
 8003032:	4613      	mov	r3, r2
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	4413      	add	r3, r2
 8003038:	3b41      	subs	r3, #65	; 0x41
 800303a:	fa00 f203 	lsl.w	r2, r0, r3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	430a      	orrs	r2, r1
 8003044:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003046:	4b29      	ldr	r3, [pc, #164]	; (80030ec <HAL_ADC_ConfigChannel+0x250>)
 8003048:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a28      	ldr	r2, [pc, #160]	; (80030f0 <HAL_ADC_ConfigChannel+0x254>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d10f      	bne.n	8003074 <HAL_ADC_ConfigChannel+0x1d8>
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	2b12      	cmp	r3, #18
 800305a:	d10b      	bne.n	8003074 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a1d      	ldr	r2, [pc, #116]	; (80030f0 <HAL_ADC_ConfigChannel+0x254>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d12b      	bne.n	80030d6 <HAL_ADC_ConfigChannel+0x23a>
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a1c      	ldr	r2, [pc, #112]	; (80030f4 <HAL_ADC_ConfigChannel+0x258>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d003      	beq.n	8003090 <HAL_ADC_ConfigChannel+0x1f4>
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2b11      	cmp	r3, #17
 800308e:	d122      	bne.n	80030d6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a11      	ldr	r2, [pc, #68]	; (80030f4 <HAL_ADC_ConfigChannel+0x258>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d111      	bne.n	80030d6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030b2:	4b11      	ldr	r3, [pc, #68]	; (80030f8 <HAL_ADC_ConfigChannel+0x25c>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a11      	ldr	r2, [pc, #68]	; (80030fc <HAL_ADC_ConfigChannel+0x260>)
 80030b8:	fba2 2303 	umull	r2, r3, r2, r3
 80030bc:	0c9a      	lsrs	r2, r3, #18
 80030be:	4613      	mov	r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	4413      	add	r3, r2
 80030c4:	005b      	lsls	r3, r3, #1
 80030c6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80030c8:	e002      	b.n	80030d0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	3b01      	subs	r3, #1
 80030ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d1f9      	bne.n	80030ca <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80030de:	2300      	movs	r3, #0
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3714      	adds	r7, #20
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	40012300 	.word	0x40012300
 80030f0:	40012000 	.word	0x40012000
 80030f4:	10000012 	.word	0x10000012
 80030f8:	20000004 	.word	0x20000004
 80030fc:	431bde83 	.word	0x431bde83

08003100 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003108:	4b79      	ldr	r3, [pc, #484]	; (80032f0 <ADC_Init+0x1f0>)
 800310a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	685a      	ldr	r2, [r3, #4]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	431a      	orrs	r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003134:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	6859      	ldr	r1, [r3, #4]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	021a      	lsls	r2, r3, #8
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	430a      	orrs	r2, r1
 8003148:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	685a      	ldr	r2, [r3, #4]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003158:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	6859      	ldr	r1, [r3, #4]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	689a      	ldr	r2, [r3, #8]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	430a      	orrs	r2, r1
 800316a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800317a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6899      	ldr	r1, [r3, #8]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	430a      	orrs	r2, r1
 800318c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003192:	4a58      	ldr	r2, [pc, #352]	; (80032f4 <ADC_Init+0x1f4>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d022      	beq.n	80031de <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689a      	ldr	r2, [r3, #8]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	6899      	ldr	r1, [r3, #8]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6899      	ldr	r1, [r3, #8]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	430a      	orrs	r2, r1
 80031da:	609a      	str	r2, [r3, #8]
 80031dc:	e00f      	b.n	80031fe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	689a      	ldr	r2, [r3, #8]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	689a      	ldr	r2, [r3, #8]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f022 0202 	bic.w	r2, r2, #2
 800320c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	6899      	ldr	r1, [r3, #8]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	7e1b      	ldrb	r3, [r3, #24]
 8003218:	005a      	lsls	r2, r3, #1
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d01b      	beq.n	8003264 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800323a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800324a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	6859      	ldr	r1, [r3, #4]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003256:	3b01      	subs	r3, #1
 8003258:	035a      	lsls	r2, r3, #13
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	430a      	orrs	r2, r1
 8003260:	605a      	str	r2, [r3, #4]
 8003262:	e007      	b.n	8003274 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	685a      	ldr	r2, [r3, #4]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003272:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003282:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	3b01      	subs	r3, #1
 8003290:	051a      	lsls	r2, r3, #20
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	430a      	orrs	r2, r1
 8003298:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	689a      	ldr	r2, [r3, #8]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80032a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	6899      	ldr	r1, [r3, #8]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80032b6:	025a      	lsls	r2, r3, #9
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	430a      	orrs	r2, r1
 80032be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689a      	ldr	r2, [r3, #8]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	6899      	ldr	r1, [r3, #8]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	029a      	lsls	r2, r3, #10
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	430a      	orrs	r2, r1
 80032e2:	609a      	str	r2, [r3, #8]
}
 80032e4:	bf00      	nop
 80032e6:	3714      	adds	r7, #20
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	40012300 	.word	0x40012300
 80032f4:	0f000001 	.word	0x0f000001

080032f8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003304:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800330e:	2b00      	cmp	r3, #0
 8003310:	d13c      	bne.n	800338c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003316:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d12b      	bne.n	8003384 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003330:	2b00      	cmp	r3, #0
 8003332:	d127      	bne.n	8003384 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800333a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800333e:	2b00      	cmp	r3, #0
 8003340:	d006      	beq.n	8003350 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800334c:	2b00      	cmp	r3, #0
 800334e:	d119      	bne.n	8003384 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f022 0220 	bic.w	r2, r2, #32
 800335e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003364:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003370:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d105      	bne.n	8003384 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337c:	f043 0201 	orr.w	r2, r3, #1
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f7ff fd6b 	bl	8002e60 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800338a:	e00e      	b.n	80033aa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003390:	f003 0310 	and.w	r3, r3, #16
 8003394:	2b00      	cmp	r3, #0
 8003396:	d003      	beq.n	80033a0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f7ff fd75 	bl	8002e88 <HAL_ADC_ErrorCallback>
}
 800339e:	e004      	b.n	80033aa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	4798      	blx	r3
}
 80033aa:	bf00      	nop
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	b084      	sub	sp, #16
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033be:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f7ff fd57 	bl	8002e74 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033c6:	bf00      	nop
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b084      	sub	sp, #16
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033da:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2240      	movs	r2, #64	; 0x40
 80033e0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e6:	f043 0204 	orr.w	r2, r3, #4
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80033ee:	68f8      	ldr	r0, [r7, #12]
 80033f0:	f7ff fd4a 	bl	8002e88 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033f4:	bf00      	nop
 80033f6:	3710      	adds	r7, #16
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b085      	sub	sp, #20
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f003 0307 	and.w	r3, r3, #7
 800340a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800340c:	4b0c      	ldr	r3, [pc, #48]	; (8003440 <__NVIC_SetPriorityGrouping+0x44>)
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003412:	68ba      	ldr	r2, [r7, #8]
 8003414:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003418:	4013      	ands	r3, r2
 800341a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003424:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003428:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800342c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800342e:	4a04      	ldr	r2, [pc, #16]	; (8003440 <__NVIC_SetPriorityGrouping+0x44>)
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	60d3      	str	r3, [r2, #12]
}
 8003434:	bf00      	nop
 8003436:	3714      	adds	r7, #20
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr
 8003440:	e000ed00 	.word	0xe000ed00

08003444 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003448:	4b04      	ldr	r3, [pc, #16]	; (800345c <__NVIC_GetPriorityGrouping+0x18>)
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	0a1b      	lsrs	r3, r3, #8
 800344e:	f003 0307 	and.w	r3, r3, #7
}
 8003452:	4618      	mov	r0, r3
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	e000ed00 	.word	0xe000ed00

08003460 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	4603      	mov	r3, r0
 8003468:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800346a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346e:	2b00      	cmp	r3, #0
 8003470:	db0b      	blt.n	800348a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003472:	79fb      	ldrb	r3, [r7, #7]
 8003474:	f003 021f 	and.w	r2, r3, #31
 8003478:	4907      	ldr	r1, [pc, #28]	; (8003498 <__NVIC_EnableIRQ+0x38>)
 800347a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347e:	095b      	lsrs	r3, r3, #5
 8003480:	2001      	movs	r0, #1
 8003482:	fa00 f202 	lsl.w	r2, r0, r2
 8003486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	e000e100 	.word	0xe000e100

0800349c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	4603      	mov	r3, r0
 80034a4:	6039      	str	r1, [r7, #0]
 80034a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	db0a      	blt.n	80034c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	b2da      	uxtb	r2, r3
 80034b4:	490c      	ldr	r1, [pc, #48]	; (80034e8 <__NVIC_SetPriority+0x4c>)
 80034b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ba:	0112      	lsls	r2, r2, #4
 80034bc:	b2d2      	uxtb	r2, r2
 80034be:	440b      	add	r3, r1
 80034c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034c4:	e00a      	b.n	80034dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	b2da      	uxtb	r2, r3
 80034ca:	4908      	ldr	r1, [pc, #32]	; (80034ec <__NVIC_SetPriority+0x50>)
 80034cc:	79fb      	ldrb	r3, [r7, #7]
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	3b04      	subs	r3, #4
 80034d4:	0112      	lsls	r2, r2, #4
 80034d6:	b2d2      	uxtb	r2, r2
 80034d8:	440b      	add	r3, r1
 80034da:	761a      	strb	r2, [r3, #24]
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr
 80034e8:	e000e100 	.word	0xe000e100
 80034ec:	e000ed00 	.word	0xe000ed00

080034f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b089      	sub	sp, #36	; 0x24
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	60b9      	str	r1, [r7, #8]
 80034fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f003 0307 	and.w	r3, r3, #7
 8003502:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	f1c3 0307 	rsb	r3, r3, #7
 800350a:	2b04      	cmp	r3, #4
 800350c:	bf28      	it	cs
 800350e:	2304      	movcs	r3, #4
 8003510:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	3304      	adds	r3, #4
 8003516:	2b06      	cmp	r3, #6
 8003518:	d902      	bls.n	8003520 <NVIC_EncodePriority+0x30>
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	3b03      	subs	r3, #3
 800351e:	e000      	b.n	8003522 <NVIC_EncodePriority+0x32>
 8003520:	2300      	movs	r3, #0
 8003522:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003524:	f04f 32ff 	mov.w	r2, #4294967295
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	fa02 f303 	lsl.w	r3, r2, r3
 800352e:	43da      	mvns	r2, r3
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	401a      	ands	r2, r3
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003538:	f04f 31ff 	mov.w	r1, #4294967295
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	fa01 f303 	lsl.w	r3, r1, r3
 8003542:	43d9      	mvns	r1, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003548:	4313      	orrs	r3, r2
         );
}
 800354a:	4618      	mov	r0, r3
 800354c:	3724      	adds	r7, #36	; 0x24
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
	...

08003558 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	3b01      	subs	r3, #1
 8003564:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003568:	d301      	bcc.n	800356e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800356a:	2301      	movs	r3, #1
 800356c:	e00f      	b.n	800358e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800356e:	4a0a      	ldr	r2, [pc, #40]	; (8003598 <SysTick_Config+0x40>)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	3b01      	subs	r3, #1
 8003574:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003576:	210f      	movs	r1, #15
 8003578:	f04f 30ff 	mov.w	r0, #4294967295
 800357c:	f7ff ff8e 	bl	800349c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003580:	4b05      	ldr	r3, [pc, #20]	; (8003598 <SysTick_Config+0x40>)
 8003582:	2200      	movs	r2, #0
 8003584:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003586:	4b04      	ldr	r3, [pc, #16]	; (8003598 <SysTick_Config+0x40>)
 8003588:	2207      	movs	r2, #7
 800358a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	3708      	adds	r7, #8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	e000e010 	.word	0xe000e010

0800359c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7ff ff29 	bl	80033fc <__NVIC_SetPriorityGrouping>
}
 80035aa:	bf00      	nop
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b086      	sub	sp, #24
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	4603      	mov	r3, r0
 80035ba:	60b9      	str	r1, [r7, #8]
 80035bc:	607a      	str	r2, [r7, #4]
 80035be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035c0:	2300      	movs	r3, #0
 80035c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035c4:	f7ff ff3e 	bl	8003444 <__NVIC_GetPriorityGrouping>
 80035c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	68b9      	ldr	r1, [r7, #8]
 80035ce:	6978      	ldr	r0, [r7, #20]
 80035d0:	f7ff ff8e 	bl	80034f0 <NVIC_EncodePriority>
 80035d4:	4602      	mov	r2, r0
 80035d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035da:	4611      	mov	r1, r2
 80035dc:	4618      	mov	r0, r3
 80035de:	f7ff ff5d 	bl	800349c <__NVIC_SetPriority>
}
 80035e2:	bf00      	nop
 80035e4:	3718      	adds	r7, #24
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b082      	sub	sp, #8
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	4603      	mov	r3, r0
 80035f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff ff31 	bl	8003460 <__NVIC_EnableIRQ>
}
 80035fe:	bf00      	nop
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b082      	sub	sp, #8
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f7ff ffa2 	bl	8003558 <SysTick_Config>
 8003614:	4603      	mov	r3, r0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
	...

08003620 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b086      	sub	sp, #24
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003628:	2300      	movs	r3, #0
 800362a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800362c:	f7ff fab4 	bl	8002b98 <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d101      	bne.n	800363c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e099      	b.n	8003770 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2202      	movs	r2, #2
 8003640:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 0201 	bic.w	r2, r2, #1
 800365a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800365c:	e00f      	b.n	800367e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800365e:	f7ff fa9b 	bl	8002b98 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b05      	cmp	r3, #5
 800366a:	d908      	bls.n	800367e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2220      	movs	r2, #32
 8003670:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2203      	movs	r2, #3
 8003676:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e078      	b.n	8003770 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b00      	cmp	r3, #0
 800368a:	d1e8      	bne.n	800365e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003694:	697a      	ldr	r2, [r7, #20]
 8003696:	4b38      	ldr	r3, [pc, #224]	; (8003778 <HAL_DMA_Init+0x158>)
 8003698:	4013      	ands	r3, r2
 800369a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ca:	697a      	ldr	r2, [r7, #20]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d4:	2b04      	cmp	r3, #4
 80036d6:	d107      	bne.n	80036e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e0:	4313      	orrs	r3, r2
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	697a      	ldr	r2, [r7, #20]
 80036ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	f023 0307 	bic.w	r3, r3, #7
 80036fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	4313      	orrs	r3, r2
 8003708:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370e:	2b04      	cmp	r3, #4
 8003710:	d117      	bne.n	8003742 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	4313      	orrs	r3, r2
 800371a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00e      	beq.n	8003742 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f000 fa6f 	bl	8003c08 <DMA_CheckFifoParam>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d008      	beq.n	8003742 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2240      	movs	r2, #64	; 0x40
 8003734:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2201      	movs	r2, #1
 800373a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800373e:	2301      	movs	r3, #1
 8003740:	e016      	b.n	8003770 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 fa26 	bl	8003b9c <DMA_CalcBaseAndBitshift>
 8003750:	4603      	mov	r3, r0
 8003752:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003758:	223f      	movs	r2, #63	; 0x3f
 800375a:	409a      	lsls	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2201      	movs	r2, #1
 800376a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3718      	adds	r7, #24
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	f010803f 	.word	0xf010803f

0800377c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]
 8003788:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800378a:	2300      	movs	r3, #0
 800378c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003792:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800379a:	2b01      	cmp	r3, #1
 800379c:	d101      	bne.n	80037a2 <HAL_DMA_Start_IT+0x26>
 800379e:	2302      	movs	r3, #2
 80037a0:	e040      	b.n	8003824 <HAL_DMA_Start_IT+0xa8>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d12f      	bne.n	8003816 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2202      	movs	r2, #2
 80037ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	68b9      	ldr	r1, [r7, #8]
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 f9b8 	bl	8003b40 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d4:	223f      	movs	r2, #63	; 0x3f
 80037d6:	409a      	lsls	r2, r3
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f042 0216 	orr.w	r2, r2, #22
 80037ea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d007      	beq.n	8003804 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0208 	orr.w	r2, r2, #8
 8003802:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f042 0201 	orr.w	r2, r2, #1
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	e005      	b.n	8003822 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800381e:	2302      	movs	r3, #2
 8003820:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003822:	7dfb      	ldrb	r3, [r7, #23]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3718      	adds	r7, #24
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003834:	2300      	movs	r3, #0
 8003836:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003838:	4b8e      	ldr	r3, [pc, #568]	; (8003a74 <HAL_DMA_IRQHandler+0x248>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a8e      	ldr	r2, [pc, #568]	; (8003a78 <HAL_DMA_IRQHandler+0x24c>)
 800383e:	fba2 2303 	umull	r2, r3, r2, r3
 8003842:	0a9b      	lsrs	r3, r3, #10
 8003844:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800384a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003856:	2208      	movs	r2, #8
 8003858:	409a      	lsls	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	4013      	ands	r3, r2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d01a      	beq.n	8003898 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0304 	and.w	r3, r3, #4
 800386c:	2b00      	cmp	r3, #0
 800386e:	d013      	beq.n	8003898 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 0204 	bic.w	r2, r2, #4
 800387e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003884:	2208      	movs	r2, #8
 8003886:	409a      	lsls	r2, r3
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003890:	f043 0201 	orr.w	r2, r3, #1
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800389c:	2201      	movs	r2, #1
 800389e:	409a      	lsls	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	4013      	ands	r3, r2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d012      	beq.n	80038ce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d00b      	beq.n	80038ce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ba:	2201      	movs	r2, #1
 80038bc:	409a      	lsls	r2, r3
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c6:	f043 0202 	orr.w	r2, r3, #2
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d2:	2204      	movs	r2, #4
 80038d4:	409a      	lsls	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	4013      	ands	r3, r2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d012      	beq.n	8003904 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00b      	beq.n	8003904 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038f0:	2204      	movs	r2, #4
 80038f2:	409a      	lsls	r2, r3
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038fc:	f043 0204 	orr.w	r2, r3, #4
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003908:	2210      	movs	r2, #16
 800390a:	409a      	lsls	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	4013      	ands	r3, r2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d043      	beq.n	800399c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0308 	and.w	r3, r3, #8
 800391e:	2b00      	cmp	r3, #0
 8003920:	d03c      	beq.n	800399c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003926:	2210      	movs	r2, #16
 8003928:	409a      	lsls	r2, r3
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d018      	beq.n	800396e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d108      	bne.n	800395c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394e:	2b00      	cmp	r3, #0
 8003950:	d024      	beq.n	800399c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	4798      	blx	r3
 800395a:	e01f      	b.n	800399c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003960:	2b00      	cmp	r3, #0
 8003962:	d01b      	beq.n	800399c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	4798      	blx	r3
 800396c:	e016      	b.n	800399c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003978:	2b00      	cmp	r3, #0
 800397a:	d107      	bne.n	800398c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f022 0208 	bic.w	r2, r2, #8
 800398a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003990:	2b00      	cmp	r3, #0
 8003992:	d003      	beq.n	800399c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a0:	2220      	movs	r2, #32
 80039a2:	409a      	lsls	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	4013      	ands	r3, r2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f000 808f 	beq.w	8003acc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0310 	and.w	r3, r3, #16
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f000 8087 	beq.w	8003acc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c2:	2220      	movs	r2, #32
 80039c4:	409a      	lsls	r2, r3
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b05      	cmp	r3, #5
 80039d4:	d136      	bne.n	8003a44 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0216 	bic.w	r2, r2, #22
 80039e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	695a      	ldr	r2, [r3, #20]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d103      	bne.n	8003a06 <HAL_DMA_IRQHandler+0x1da>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d007      	beq.n	8003a16 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f022 0208 	bic.w	r2, r2, #8
 8003a14:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a1a:	223f      	movs	r2, #63	; 0x3f
 8003a1c:	409a      	lsls	r2, r3
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d07e      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	4798      	blx	r3
        }
        return;
 8003a42:	e079      	b.n	8003b38 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d01d      	beq.n	8003a8e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d10d      	bne.n	8003a7c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d031      	beq.n	8003acc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	4798      	blx	r3
 8003a70:	e02c      	b.n	8003acc <HAL_DMA_IRQHandler+0x2a0>
 8003a72:	bf00      	nop
 8003a74:	20000004 	.word	0x20000004
 8003a78:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d023      	beq.n	8003acc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	4798      	blx	r3
 8003a8c:	e01e      	b.n	8003acc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d10f      	bne.n	8003abc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f022 0210 	bic.w	r2, r2, #16
 8003aaa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d003      	beq.n	8003acc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d032      	beq.n	8003b3a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d022      	beq.n	8003b26 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2205      	movs	r2, #5
 8003ae4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f022 0201 	bic.w	r2, r2, #1
 8003af6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	3301      	adds	r3, #1
 8003afc:	60bb      	str	r3, [r7, #8]
 8003afe:	697a      	ldr	r2, [r7, #20]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d307      	bcc.n	8003b14 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1f2      	bne.n	8003af8 <HAL_DMA_IRQHandler+0x2cc>
 8003b12:	e000      	b.n	8003b16 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b14:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d005      	beq.n	8003b3a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	4798      	blx	r3
 8003b36:	e000      	b.n	8003b3a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003b38:	bf00      	nop
    }
  }
}
 8003b3a:	3718      	adds	r7, #24
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b085      	sub	sp, #20
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
 8003b4c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b5c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	683a      	ldr	r2, [r7, #0]
 8003b64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	2b40      	cmp	r3, #64	; 0x40
 8003b6c:	d108      	bne.n	8003b80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68ba      	ldr	r2, [r7, #8]
 8003b7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b7e:	e007      	b.n	8003b90 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68ba      	ldr	r2, [r7, #8]
 8003b86:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	60da      	str	r2, [r3, #12]
}
 8003b90:	bf00      	nop
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	3b10      	subs	r3, #16
 8003bac:	4a14      	ldr	r2, [pc, #80]	; (8003c00 <DMA_CalcBaseAndBitshift+0x64>)
 8003bae:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb2:	091b      	lsrs	r3, r3, #4
 8003bb4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003bb6:	4a13      	ldr	r2, [pc, #76]	; (8003c04 <DMA_CalcBaseAndBitshift+0x68>)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	4413      	add	r3, r2
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2b03      	cmp	r3, #3
 8003bc8:	d909      	bls.n	8003bde <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003bd2:	f023 0303 	bic.w	r3, r3, #3
 8003bd6:	1d1a      	adds	r2, r3, #4
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	659a      	str	r2, [r3, #88]	; 0x58
 8003bdc:	e007      	b.n	8003bee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003be6:	f023 0303 	bic.w	r3, r3, #3
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3714      	adds	r7, #20
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	aaaaaaab 	.word	0xaaaaaaab
 8003c04:	0801192c 	.word	0x0801192c

08003c08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c10:	2300      	movs	r3, #0
 8003c12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d11f      	bne.n	8003c62 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	2b03      	cmp	r3, #3
 8003c26:	d856      	bhi.n	8003cd6 <DMA_CheckFifoParam+0xce>
 8003c28:	a201      	add	r2, pc, #4	; (adr r2, 8003c30 <DMA_CheckFifoParam+0x28>)
 8003c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2e:	bf00      	nop
 8003c30:	08003c41 	.word	0x08003c41
 8003c34:	08003c53 	.word	0x08003c53
 8003c38:	08003c41 	.word	0x08003c41
 8003c3c:	08003cd7 	.word	0x08003cd7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d046      	beq.n	8003cda <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c50:	e043      	b.n	8003cda <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c56:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c5a:	d140      	bne.n	8003cde <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c60:	e03d      	b.n	8003cde <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c6a:	d121      	bne.n	8003cb0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	2b03      	cmp	r3, #3
 8003c70:	d837      	bhi.n	8003ce2 <DMA_CheckFifoParam+0xda>
 8003c72:	a201      	add	r2, pc, #4	; (adr r2, 8003c78 <DMA_CheckFifoParam+0x70>)
 8003c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c78:	08003c89 	.word	0x08003c89
 8003c7c:	08003c8f 	.word	0x08003c8f
 8003c80:	08003c89 	.word	0x08003c89
 8003c84:	08003ca1 	.word	0x08003ca1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c8c:	e030      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d025      	beq.n	8003ce6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c9e:	e022      	b.n	8003ce6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ca8:	d11f      	bne.n	8003cea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003cae:	e01c      	b.n	8003cea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d903      	bls.n	8003cbe <DMA_CheckFifoParam+0xb6>
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	2b03      	cmp	r3, #3
 8003cba:	d003      	beq.n	8003cc4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003cbc:	e018      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	73fb      	strb	r3, [r7, #15]
      break;
 8003cc2:	e015      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00e      	beq.n	8003cee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	73fb      	strb	r3, [r7, #15]
      break;
 8003cd4:	e00b      	b.n	8003cee <DMA_CheckFifoParam+0xe6>
      break;
 8003cd6:	bf00      	nop
 8003cd8:	e00a      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8003cda:	bf00      	nop
 8003cdc:	e008      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8003cde:	bf00      	nop
 8003ce0:	e006      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8003ce2:	bf00      	nop
 8003ce4:	e004      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8003ce6:	bf00      	nop
 8003ce8:	e002      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      break;   
 8003cea:	bf00      	nop
 8003cec:	e000      	b.n	8003cf0 <DMA_CheckFifoParam+0xe8>
      break;
 8003cee:	bf00      	nop
    }
  } 
  
  return status; 
 8003cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3714      	adds	r7, #20
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop

08003d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b089      	sub	sp, #36	; 0x24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d12:	2300      	movs	r3, #0
 8003d14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d16:	2300      	movs	r3, #0
 8003d18:	61fb      	str	r3, [r7, #28]
 8003d1a:	e159      	b.n	8003fd0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	fa02 f303 	lsl.w	r3, r2, r3
 8003d24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	697a      	ldr	r2, [r7, #20]
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d30:	693a      	ldr	r2, [r7, #16]
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	f040 8148 	bne.w	8003fca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f003 0303 	and.w	r3, r3, #3
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d005      	beq.n	8003d52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d130      	bne.n	8003db4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	2203      	movs	r2, #3
 8003d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d62:	43db      	mvns	r3, r3
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	4013      	ands	r3, r2
 8003d68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	68da      	ldr	r2, [r3, #12]
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	69ba      	ldr	r2, [r7, #24]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d88:	2201      	movs	r2, #1
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d90:	43db      	mvns	r3, r3
 8003d92:	69ba      	ldr	r2, [r7, #24]
 8003d94:	4013      	ands	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	091b      	lsrs	r3, r3, #4
 8003d9e:	f003 0201 	and.w	r2, r3, #1
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	fa02 f303 	lsl.w	r3, r2, r3
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f003 0303 	and.w	r3, r3, #3
 8003dbc:	2b03      	cmp	r3, #3
 8003dbe:	d017      	beq.n	8003df0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	005b      	lsls	r3, r3, #1
 8003dca:	2203      	movs	r2, #3
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	005b      	lsls	r3, r3, #1
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f003 0303 	and.w	r3, r3, #3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d123      	bne.n	8003e44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	08da      	lsrs	r2, r3, #3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	3208      	adds	r2, #8
 8003e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	f003 0307 	and.w	r3, r3, #7
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	220f      	movs	r2, #15
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	43db      	mvns	r3, r3
 8003e1a:	69ba      	ldr	r2, [r7, #24]
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	691a      	ldr	r2, [r3, #16]
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	f003 0307 	and.w	r3, r3, #7
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e30:	69ba      	ldr	r2, [r7, #24]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	08da      	lsrs	r2, r3, #3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	3208      	adds	r2, #8
 8003e3e:	69b9      	ldr	r1, [r7, #24]
 8003e40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	2203      	movs	r2, #3
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	43db      	mvns	r3, r3
 8003e56:	69ba      	ldr	r2, [r7, #24]
 8003e58:	4013      	ands	r3, r2
 8003e5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f003 0203 	and.w	r2, r3, #3
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f000 80a2 	beq.w	8003fca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e86:	2300      	movs	r3, #0
 8003e88:	60fb      	str	r3, [r7, #12]
 8003e8a:	4b57      	ldr	r3, [pc, #348]	; (8003fe8 <HAL_GPIO_Init+0x2e8>)
 8003e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e8e:	4a56      	ldr	r2, [pc, #344]	; (8003fe8 <HAL_GPIO_Init+0x2e8>)
 8003e90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e94:	6453      	str	r3, [r2, #68]	; 0x44
 8003e96:	4b54      	ldr	r3, [pc, #336]	; (8003fe8 <HAL_GPIO_Init+0x2e8>)
 8003e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e9e:	60fb      	str	r3, [r7, #12]
 8003ea0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ea2:	4a52      	ldr	r2, [pc, #328]	; (8003fec <HAL_GPIO_Init+0x2ec>)
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	089b      	lsrs	r3, r3, #2
 8003ea8:	3302      	adds	r3, #2
 8003eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	f003 0303 	and.w	r3, r3, #3
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	220f      	movs	r2, #15
 8003eba:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebe:	43db      	mvns	r3, r3
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a49      	ldr	r2, [pc, #292]	; (8003ff0 <HAL_GPIO_Init+0x2f0>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d019      	beq.n	8003f02 <HAL_GPIO_Init+0x202>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a48      	ldr	r2, [pc, #288]	; (8003ff4 <HAL_GPIO_Init+0x2f4>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d013      	beq.n	8003efe <HAL_GPIO_Init+0x1fe>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a47      	ldr	r2, [pc, #284]	; (8003ff8 <HAL_GPIO_Init+0x2f8>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d00d      	beq.n	8003efa <HAL_GPIO_Init+0x1fa>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a46      	ldr	r2, [pc, #280]	; (8003ffc <HAL_GPIO_Init+0x2fc>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d007      	beq.n	8003ef6 <HAL_GPIO_Init+0x1f6>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a45      	ldr	r2, [pc, #276]	; (8004000 <HAL_GPIO_Init+0x300>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d101      	bne.n	8003ef2 <HAL_GPIO_Init+0x1f2>
 8003eee:	2304      	movs	r3, #4
 8003ef0:	e008      	b.n	8003f04 <HAL_GPIO_Init+0x204>
 8003ef2:	2307      	movs	r3, #7
 8003ef4:	e006      	b.n	8003f04 <HAL_GPIO_Init+0x204>
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e004      	b.n	8003f04 <HAL_GPIO_Init+0x204>
 8003efa:	2302      	movs	r3, #2
 8003efc:	e002      	b.n	8003f04 <HAL_GPIO_Init+0x204>
 8003efe:	2301      	movs	r3, #1
 8003f00:	e000      	b.n	8003f04 <HAL_GPIO_Init+0x204>
 8003f02:	2300      	movs	r3, #0
 8003f04:	69fa      	ldr	r2, [r7, #28]
 8003f06:	f002 0203 	and.w	r2, r2, #3
 8003f0a:	0092      	lsls	r2, r2, #2
 8003f0c:	4093      	lsls	r3, r2
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f14:	4935      	ldr	r1, [pc, #212]	; (8003fec <HAL_GPIO_Init+0x2ec>)
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	089b      	lsrs	r3, r3, #2
 8003f1a:	3302      	adds	r3, #2
 8003f1c:	69ba      	ldr	r2, [r7, #24]
 8003f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f22:	4b38      	ldr	r3, [pc, #224]	; (8004004 <HAL_GPIO_Init+0x304>)
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	43db      	mvns	r3, r3
 8003f2c:	69ba      	ldr	r2, [r7, #24]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d003      	beq.n	8003f46 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f46:	4a2f      	ldr	r2, [pc, #188]	; (8004004 <HAL_GPIO_Init+0x304>)
 8003f48:	69bb      	ldr	r3, [r7, #24]
 8003f4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f4c:	4b2d      	ldr	r3, [pc, #180]	; (8004004 <HAL_GPIO_Init+0x304>)
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	43db      	mvns	r3, r3
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	4013      	ands	r3, r2
 8003f5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d003      	beq.n	8003f70 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f68:	69ba      	ldr	r2, [r7, #24]
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f70:	4a24      	ldr	r2, [pc, #144]	; (8004004 <HAL_GPIO_Init+0x304>)
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f76:	4b23      	ldr	r3, [pc, #140]	; (8004004 <HAL_GPIO_Init+0x304>)
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	43db      	mvns	r3, r3
 8003f80:	69ba      	ldr	r2, [r7, #24]
 8003f82:	4013      	ands	r3, r2
 8003f84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d003      	beq.n	8003f9a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003f92:	69ba      	ldr	r2, [r7, #24]
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f9a:	4a1a      	ldr	r2, [pc, #104]	; (8004004 <HAL_GPIO_Init+0x304>)
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fa0:	4b18      	ldr	r3, [pc, #96]	; (8004004 <HAL_GPIO_Init+0x304>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	43db      	mvns	r3, r3
 8003faa:	69ba      	ldr	r2, [r7, #24]
 8003fac:	4013      	ands	r3, r2
 8003fae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d003      	beq.n	8003fc4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003fbc:	69ba      	ldr	r2, [r7, #24]
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fc4:	4a0f      	ldr	r2, [pc, #60]	; (8004004 <HAL_GPIO_Init+0x304>)
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	3301      	adds	r3, #1
 8003fce:	61fb      	str	r3, [r7, #28]
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	2b0f      	cmp	r3, #15
 8003fd4:	f67f aea2 	bls.w	8003d1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003fd8:	bf00      	nop
 8003fda:	bf00      	nop
 8003fdc:	3724      	adds	r7, #36	; 0x24
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	40023800 	.word	0x40023800
 8003fec:	40013800 	.word	0x40013800
 8003ff0:	40020000 	.word	0x40020000
 8003ff4:	40020400 	.word	0x40020400
 8003ff8:	40020800 	.word	0x40020800
 8003ffc:	40020c00 	.word	0x40020c00
 8004000:	40021000 	.word	0x40021000
 8004004:	40013c00 	.word	0x40013c00

08004008 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004008:	b480      	push	{r7}
 800400a:	b085      	sub	sp, #20
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	460b      	mov	r3, r1
 8004012:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	691a      	ldr	r2, [r3, #16]
 8004018:	887b      	ldrh	r3, [r7, #2]
 800401a:	4013      	ands	r3, r2
 800401c:	2b00      	cmp	r3, #0
 800401e:	d002      	beq.n	8004026 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004020:	2301      	movs	r3, #1
 8004022:	73fb      	strb	r3, [r7, #15]
 8004024:	e001      	b.n	800402a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004026:	2300      	movs	r3, #0
 8004028:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800402a:	7bfb      	ldrb	r3, [r7, #15]
}
 800402c:	4618      	mov	r0, r3
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	460b      	mov	r3, r1
 8004042:	807b      	strh	r3, [r7, #2]
 8004044:	4613      	mov	r3, r2
 8004046:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004048:	787b      	ldrb	r3, [r7, #1]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d003      	beq.n	8004056 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800404e:	887a      	ldrh	r2, [r7, #2]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004054:	e003      	b.n	800405e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004056:	887b      	ldrh	r3, [r7, #2]
 8004058:	041a      	lsls	r2, r3, #16
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	619a      	str	r2, [r3, #24]
}
 800405e:	bf00      	nop
 8004060:	370c      	adds	r7, #12
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
	...

0800406c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d101      	bne.n	800407e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e12b      	b.n	80042d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d106      	bne.n	8004098 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f7fe f9bc 	bl	8002410 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2224      	movs	r2, #36	; 0x24
 800409c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f022 0201 	bic.w	r2, r2, #1
 80040ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80040d0:	f001 fd22 	bl	8005b18 <HAL_RCC_GetPCLK1Freq>
 80040d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	4a81      	ldr	r2, [pc, #516]	; (80042e0 <HAL_I2C_Init+0x274>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d807      	bhi.n	80040f0 <HAL_I2C_Init+0x84>
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	4a80      	ldr	r2, [pc, #512]	; (80042e4 <HAL_I2C_Init+0x278>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	bf94      	ite	ls
 80040e8:	2301      	movls	r3, #1
 80040ea:	2300      	movhi	r3, #0
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	e006      	b.n	80040fe <HAL_I2C_Init+0x92>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	4a7d      	ldr	r2, [pc, #500]	; (80042e8 <HAL_I2C_Init+0x27c>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	bf94      	ite	ls
 80040f8:	2301      	movls	r3, #1
 80040fa:	2300      	movhi	r3, #0
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e0e7      	b.n	80042d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	4a78      	ldr	r2, [pc, #480]	; (80042ec <HAL_I2C_Init+0x280>)
 800410a:	fba2 2303 	umull	r2, r3, r2, r3
 800410e:	0c9b      	lsrs	r3, r3, #18
 8004110:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	68ba      	ldr	r2, [r7, #8]
 8004122:	430a      	orrs	r2, r1
 8004124:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	4a6a      	ldr	r2, [pc, #424]	; (80042e0 <HAL_I2C_Init+0x274>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d802      	bhi.n	8004140 <HAL_I2C_Init+0xd4>
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	3301      	adds	r3, #1
 800413e:	e009      	b.n	8004154 <HAL_I2C_Init+0xe8>
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004146:	fb02 f303 	mul.w	r3, r2, r3
 800414a:	4a69      	ldr	r2, [pc, #420]	; (80042f0 <HAL_I2C_Init+0x284>)
 800414c:	fba2 2303 	umull	r2, r3, r2, r3
 8004150:	099b      	lsrs	r3, r3, #6
 8004152:	3301      	adds	r3, #1
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	6812      	ldr	r2, [r2, #0]
 8004158:	430b      	orrs	r3, r1
 800415a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004166:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	495c      	ldr	r1, [pc, #368]	; (80042e0 <HAL_I2C_Init+0x274>)
 8004170:	428b      	cmp	r3, r1
 8004172:	d819      	bhi.n	80041a8 <HAL_I2C_Init+0x13c>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	1e59      	subs	r1, r3, #1
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	005b      	lsls	r3, r3, #1
 800417e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004182:	1c59      	adds	r1, r3, #1
 8004184:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004188:	400b      	ands	r3, r1
 800418a:	2b00      	cmp	r3, #0
 800418c:	d00a      	beq.n	80041a4 <HAL_I2C_Init+0x138>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	1e59      	subs	r1, r3, #1
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	005b      	lsls	r3, r3, #1
 8004198:	fbb1 f3f3 	udiv	r3, r1, r3
 800419c:	3301      	adds	r3, #1
 800419e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041a2:	e051      	b.n	8004248 <HAL_I2C_Init+0x1dc>
 80041a4:	2304      	movs	r3, #4
 80041a6:	e04f      	b.n	8004248 <HAL_I2C_Init+0x1dc>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d111      	bne.n	80041d4 <HAL_I2C_Init+0x168>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	1e58      	subs	r0, r3, #1
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6859      	ldr	r1, [r3, #4]
 80041b8:	460b      	mov	r3, r1
 80041ba:	005b      	lsls	r3, r3, #1
 80041bc:	440b      	add	r3, r1
 80041be:	fbb0 f3f3 	udiv	r3, r0, r3
 80041c2:	3301      	adds	r3, #1
 80041c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	bf0c      	ite	eq
 80041cc:	2301      	moveq	r3, #1
 80041ce:	2300      	movne	r3, #0
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	e012      	b.n	80041fa <HAL_I2C_Init+0x18e>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	1e58      	subs	r0, r3, #1
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6859      	ldr	r1, [r3, #4]
 80041dc:	460b      	mov	r3, r1
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	440b      	add	r3, r1
 80041e2:	0099      	lsls	r1, r3, #2
 80041e4:	440b      	add	r3, r1
 80041e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80041ea:	3301      	adds	r3, #1
 80041ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	bf0c      	ite	eq
 80041f4:	2301      	moveq	r3, #1
 80041f6:	2300      	movne	r3, #0
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d001      	beq.n	8004202 <HAL_I2C_Init+0x196>
 80041fe:	2301      	movs	r3, #1
 8004200:	e022      	b.n	8004248 <HAL_I2C_Init+0x1dc>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10e      	bne.n	8004228 <HAL_I2C_Init+0x1bc>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	1e58      	subs	r0, r3, #1
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6859      	ldr	r1, [r3, #4]
 8004212:	460b      	mov	r3, r1
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	440b      	add	r3, r1
 8004218:	fbb0 f3f3 	udiv	r3, r0, r3
 800421c:	3301      	adds	r3, #1
 800421e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004222:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004226:	e00f      	b.n	8004248 <HAL_I2C_Init+0x1dc>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	1e58      	subs	r0, r3, #1
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6859      	ldr	r1, [r3, #4]
 8004230:	460b      	mov	r3, r1
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	440b      	add	r3, r1
 8004236:	0099      	lsls	r1, r3, #2
 8004238:	440b      	add	r3, r1
 800423a:	fbb0 f3f3 	udiv	r3, r0, r3
 800423e:	3301      	adds	r3, #1
 8004240:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004244:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004248:	6879      	ldr	r1, [r7, #4]
 800424a:	6809      	ldr	r1, [r1, #0]
 800424c:	4313      	orrs	r3, r2
 800424e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	69da      	ldr	r2, [r3, #28]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a1b      	ldr	r3, [r3, #32]
 8004262:	431a      	orrs	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004276:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	6911      	ldr	r1, [r2, #16]
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	68d2      	ldr	r2, [r2, #12]
 8004282:	4311      	orrs	r1, r2
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	6812      	ldr	r2, [r2, #0]
 8004288:	430b      	orrs	r3, r1
 800428a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	695a      	ldr	r2, [r3, #20]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	431a      	orrs	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	430a      	orrs	r2, r1
 80042a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f042 0201 	orr.w	r2, r2, #1
 80042b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2220      	movs	r2, #32
 80042c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	000186a0 	.word	0x000186a0
 80042e4:	001e847f 	.word	0x001e847f
 80042e8:	003d08ff 	.word	0x003d08ff
 80042ec:	431bde83 	.word	0x431bde83
 80042f0:	10624dd3 	.word	0x10624dd3

080042f4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b088      	sub	sp, #32
 80042f8:	af02      	add	r7, sp, #8
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	607a      	str	r2, [r7, #4]
 80042fe:	461a      	mov	r2, r3
 8004300:	460b      	mov	r3, r1
 8004302:	817b      	strh	r3, [r7, #10]
 8004304:	4613      	mov	r3, r2
 8004306:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004308:	f7fe fc46 	bl	8002b98 <HAL_GetTick>
 800430c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b20      	cmp	r3, #32
 8004318:	f040 80e0 	bne.w	80044dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	9300      	str	r3, [sp, #0]
 8004320:	2319      	movs	r3, #25
 8004322:	2201      	movs	r2, #1
 8004324:	4970      	ldr	r1, [pc, #448]	; (80044e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004326:	68f8      	ldr	r0, [r7, #12]
 8004328:	f000 fde8 	bl	8004efc <I2C_WaitOnFlagUntilTimeout>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004332:	2302      	movs	r3, #2
 8004334:	e0d3      	b.n	80044de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800433c:	2b01      	cmp	r3, #1
 800433e:	d101      	bne.n	8004344 <HAL_I2C_Master_Transmit+0x50>
 8004340:	2302      	movs	r3, #2
 8004342:	e0cc      	b.n	80044de <HAL_I2C_Master_Transmit+0x1ea>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b01      	cmp	r3, #1
 8004358:	d007      	beq.n	800436a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f042 0201 	orr.w	r2, r2, #1
 8004368:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004378:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2221      	movs	r2, #33	; 0x21
 800437e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2210      	movs	r2, #16
 8004386:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	893a      	ldrh	r2, [r7, #8]
 800439a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a0:	b29a      	uxth	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	4a50      	ldr	r2, [pc, #320]	; (80044ec <HAL_I2C_Master_Transmit+0x1f8>)
 80043aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80043ac:	8979      	ldrh	r1, [r7, #10]
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	6a3a      	ldr	r2, [r7, #32]
 80043b2:	68f8      	ldr	r0, [r7, #12]
 80043b4:	f000 fbbc 	bl	8004b30 <I2C_MasterRequestWrite>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d001      	beq.n	80043c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e08d      	b.n	80044de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043c2:	2300      	movs	r3, #0
 80043c4:	613b      	str	r3, [r7, #16]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	613b      	str	r3, [r7, #16]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	613b      	str	r3, [r7, #16]
 80043d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80043d8:	e066      	b.n	80044a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043da:	697a      	ldr	r2, [r7, #20]
 80043dc:	6a39      	ldr	r1, [r7, #32]
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f000 fe62 	bl	80050a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d00d      	beq.n	8004406 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ee:	2b04      	cmp	r3, #4
 80043f0:	d107      	bne.n	8004402 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004400:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e06b      	b.n	80044de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440a:	781a      	ldrb	r2, [r3, #0]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004416:	1c5a      	adds	r2, r3, #1
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004420:	b29b      	uxth	r3, r3
 8004422:	3b01      	subs	r3, #1
 8004424:	b29a      	uxth	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800442e:	3b01      	subs	r3, #1
 8004430:	b29a      	uxth	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	695b      	ldr	r3, [r3, #20]
 800443c:	f003 0304 	and.w	r3, r3, #4
 8004440:	2b04      	cmp	r3, #4
 8004442:	d11b      	bne.n	800447c <HAL_I2C_Master_Transmit+0x188>
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004448:	2b00      	cmp	r3, #0
 800444a:	d017      	beq.n	800447c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004450:	781a      	ldrb	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445c:	1c5a      	adds	r2, r3, #1
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004466:	b29b      	uxth	r3, r3
 8004468:	3b01      	subs	r3, #1
 800446a:	b29a      	uxth	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004474:	3b01      	subs	r3, #1
 8004476:	b29a      	uxth	r2, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800447c:	697a      	ldr	r2, [r7, #20]
 800447e:	6a39      	ldr	r1, [r7, #32]
 8004480:	68f8      	ldr	r0, [r7, #12]
 8004482:	f000 fe52 	bl	800512a <I2C_WaitOnBTFFlagUntilTimeout>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00d      	beq.n	80044a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004490:	2b04      	cmp	r3, #4
 8004492:	d107      	bne.n	80044a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e01a      	b.n	80044de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d194      	bne.n	80043da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2220      	movs	r2, #32
 80044c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80044d8:	2300      	movs	r3, #0
 80044da:	e000      	b.n	80044de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80044dc:	2302      	movs	r3, #2
  }
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3718      	adds	r7, #24
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	00100002 	.word	0x00100002
 80044ec:	ffff0000 	.word	0xffff0000

080044f0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b08c      	sub	sp, #48	; 0x30
 80044f4:	af02      	add	r7, sp, #8
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	607a      	str	r2, [r7, #4]
 80044fa:	461a      	mov	r2, r3
 80044fc:	460b      	mov	r3, r1
 80044fe:	817b      	strh	r3, [r7, #10]
 8004500:	4613      	mov	r3, r2
 8004502:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004504:	f7fe fb48 	bl	8002b98 <HAL_GetTick>
 8004508:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004510:	b2db      	uxtb	r3, r3
 8004512:	2b20      	cmp	r3, #32
 8004514:	f040 820b 	bne.w	800492e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	2319      	movs	r3, #25
 800451e:	2201      	movs	r2, #1
 8004520:	497c      	ldr	r1, [pc, #496]	; (8004714 <HAL_I2C_Master_Receive+0x224>)
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 fcea 	bl	8004efc <I2C_WaitOnFlagUntilTimeout>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800452e:	2302      	movs	r3, #2
 8004530:	e1fe      	b.n	8004930 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004538:	2b01      	cmp	r3, #1
 800453a:	d101      	bne.n	8004540 <HAL_I2C_Master_Receive+0x50>
 800453c:	2302      	movs	r3, #2
 800453e:	e1f7      	b.n	8004930 <HAL_I2C_Master_Receive+0x440>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b01      	cmp	r3, #1
 8004554:	d007      	beq.n	8004566 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f042 0201 	orr.w	r2, r2, #1
 8004564:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004574:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2222      	movs	r2, #34	; 0x22
 800457a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2210      	movs	r2, #16
 8004582:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	893a      	ldrh	r2, [r7, #8]
 8004596:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	4a5c      	ldr	r2, [pc, #368]	; (8004718 <HAL_I2C_Master_Receive+0x228>)
 80045a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80045a8:	8979      	ldrh	r1, [r7, #10]
 80045aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	f000 fb40 	bl	8004c34 <I2C_MasterRequestRead>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d001      	beq.n	80045be <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e1b8      	b.n	8004930 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d113      	bne.n	80045ee <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045c6:	2300      	movs	r3, #0
 80045c8:	623b      	str	r3, [r7, #32]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	623b      	str	r3, [r7, #32]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	623b      	str	r3, [r7, #32]
 80045da:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045ea:	601a      	str	r2, [r3, #0]
 80045ec:	e18c      	b.n	8004908 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d11b      	bne.n	800462e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004604:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004606:	2300      	movs	r3, #0
 8004608:	61fb      	str	r3, [r7, #28]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	695b      	ldr	r3, [r3, #20]
 8004610:	61fb      	str	r3, [r7, #28]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	61fb      	str	r3, [r7, #28]
 800461a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800462a:	601a      	str	r2, [r3, #0]
 800462c:	e16c      	b.n	8004908 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004632:	2b02      	cmp	r3, #2
 8004634:	d11b      	bne.n	800466e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004644:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004654:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004656:	2300      	movs	r3, #0
 8004658:	61bb      	str	r3, [r7, #24]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	695b      	ldr	r3, [r3, #20]
 8004660:	61bb      	str	r3, [r7, #24]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	699b      	ldr	r3, [r3, #24]
 8004668:	61bb      	str	r3, [r7, #24]
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	e14c      	b.n	8004908 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800467c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800467e:	2300      	movs	r3, #0
 8004680:	617b      	str	r3, [r7, #20]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	617b      	str	r3, [r7, #20]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	617b      	str	r3, [r7, #20]
 8004692:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004694:	e138      	b.n	8004908 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800469a:	2b03      	cmp	r3, #3
 800469c:	f200 80f1 	bhi.w	8004882 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d123      	bne.n	80046f0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	f000 fd7d 	bl	80051ac <I2C_WaitOnRXNEFlagUntilTimeout>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d001      	beq.n	80046bc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e139      	b.n	8004930 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	691a      	ldr	r2, [r3, #16]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ce:	1c5a      	adds	r2, r3, #1
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046d8:	3b01      	subs	r3, #1
 80046da:	b29a      	uxth	r2, r3
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	3b01      	subs	r3, #1
 80046e8:	b29a      	uxth	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	855a      	strh	r2, [r3, #42]	; 0x2a
 80046ee:	e10b      	b.n	8004908 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d14e      	bne.n	8004796 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80046f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fa:	9300      	str	r3, [sp, #0]
 80046fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046fe:	2200      	movs	r2, #0
 8004700:	4906      	ldr	r1, [pc, #24]	; (800471c <HAL_I2C_Master_Receive+0x22c>)
 8004702:	68f8      	ldr	r0, [r7, #12]
 8004704:	f000 fbfa 	bl	8004efc <I2C_WaitOnFlagUntilTimeout>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d008      	beq.n	8004720 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e10e      	b.n	8004930 <HAL_I2C_Master_Receive+0x440>
 8004712:	bf00      	nop
 8004714:	00100002 	.word	0x00100002
 8004718:	ffff0000 	.word	0xffff0000
 800471c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800472e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	691a      	ldr	r2, [r3, #16]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473a:	b2d2      	uxtb	r2, r2
 800473c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004742:	1c5a      	adds	r2, r3, #1
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800474c:	3b01      	subs	r3, #1
 800474e:	b29a      	uxth	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004758:	b29b      	uxth	r3, r3
 800475a:	3b01      	subs	r3, #1
 800475c:	b29a      	uxth	r2, r3
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	691a      	ldr	r2, [r3, #16]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476c:	b2d2      	uxtb	r2, r2
 800476e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004774:	1c5a      	adds	r2, r3, #1
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800477e:	3b01      	subs	r3, #1
 8004780:	b29a      	uxth	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800478a:	b29b      	uxth	r3, r3
 800478c:	3b01      	subs	r3, #1
 800478e:	b29a      	uxth	r2, r3
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004794:	e0b8      	b.n	8004908 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004798:	9300      	str	r3, [sp, #0]
 800479a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800479c:	2200      	movs	r2, #0
 800479e:	4966      	ldr	r1, [pc, #408]	; (8004938 <HAL_I2C_Master_Receive+0x448>)
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f000 fbab 	bl	8004efc <I2C_WaitOnFlagUntilTimeout>
 80047a6:	4603      	mov	r3, r0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d001      	beq.n	80047b0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e0bf      	b.n	8004930 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	691a      	ldr	r2, [r3, #16]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ca:	b2d2      	uxtb	r2, r2
 80047cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d2:	1c5a      	adds	r2, r3, #1
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047dc:	3b01      	subs	r3, #1
 80047de:	b29a      	uxth	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	3b01      	subs	r3, #1
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80047f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f4:	9300      	str	r3, [sp, #0]
 80047f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047f8:	2200      	movs	r2, #0
 80047fa:	494f      	ldr	r1, [pc, #316]	; (8004938 <HAL_I2C_Master_Receive+0x448>)
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f000 fb7d 	bl	8004efc <I2C_WaitOnFlagUntilTimeout>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d001      	beq.n	800480c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e091      	b.n	8004930 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800481a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	691a      	ldr	r2, [r3, #16]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004826:	b2d2      	uxtb	r2, r2
 8004828:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482e:	1c5a      	adds	r2, r3, #1
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004838:	3b01      	subs	r3, #1
 800483a:	b29a      	uxth	r2, r3
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004844:	b29b      	uxth	r3, r3
 8004846:	3b01      	subs	r3, #1
 8004848:	b29a      	uxth	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	691a      	ldr	r2, [r3, #16]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004858:	b2d2      	uxtb	r2, r2
 800485a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004860:	1c5a      	adds	r2, r3, #1
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004876:	b29b      	uxth	r3, r3
 8004878:	3b01      	subs	r3, #1
 800487a:	b29a      	uxth	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004880:	e042      	b.n	8004908 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004884:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f000 fc90 	bl	80051ac <I2C_WaitOnRXNEFlagUntilTimeout>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d001      	beq.n	8004896 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e04c      	b.n	8004930 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	691a      	ldr	r2, [r3, #16]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a0:	b2d2      	uxtb	r2, r2
 80048a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a8:	1c5a      	adds	r2, r3, #1
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048b2:	3b01      	subs	r3, #1
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048be:	b29b      	uxth	r3, r3
 80048c0:	3b01      	subs	r3, #1
 80048c2:	b29a      	uxth	r2, r3
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	f003 0304 	and.w	r3, r3, #4
 80048d2:	2b04      	cmp	r3, #4
 80048d4:	d118      	bne.n	8004908 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	691a      	ldr	r2, [r3, #16]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e0:	b2d2      	uxtb	r2, r2
 80048e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e8:	1c5a      	adds	r2, r3, #1
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f2:	3b01      	subs	r3, #1
 80048f4:	b29a      	uxth	r2, r3
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048fe:	b29b      	uxth	r3, r3
 8004900:	3b01      	subs	r3, #1
 8004902:	b29a      	uxth	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800490c:	2b00      	cmp	r3, #0
 800490e:	f47f aec2 	bne.w	8004696 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2220      	movs	r2, #32
 8004916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800492a:	2300      	movs	r3, #0
 800492c:	e000      	b.n	8004930 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800492e:	2302      	movs	r3, #2
  }
}
 8004930:	4618      	mov	r0, r3
 8004932:	3728      	adds	r7, #40	; 0x28
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	00010004 	.word	0x00010004

0800493c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b088      	sub	sp, #32
 8004940:	af02      	add	r7, sp, #8
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	4608      	mov	r0, r1
 8004946:	4611      	mov	r1, r2
 8004948:	461a      	mov	r2, r3
 800494a:	4603      	mov	r3, r0
 800494c:	817b      	strh	r3, [r7, #10]
 800494e:	460b      	mov	r3, r1
 8004950:	813b      	strh	r3, [r7, #8]
 8004952:	4613      	mov	r3, r2
 8004954:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004956:	f7fe f91f 	bl	8002b98 <HAL_GetTick>
 800495a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b20      	cmp	r3, #32
 8004966:	f040 80d9 	bne.w	8004b1c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	9300      	str	r3, [sp, #0]
 800496e:	2319      	movs	r3, #25
 8004970:	2201      	movs	r2, #1
 8004972:	496d      	ldr	r1, [pc, #436]	; (8004b28 <HAL_I2C_Mem_Write+0x1ec>)
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f000 fac1 	bl	8004efc <I2C_WaitOnFlagUntilTimeout>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d001      	beq.n	8004984 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004980:	2302      	movs	r3, #2
 8004982:	e0cc      	b.n	8004b1e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800498a:	2b01      	cmp	r3, #1
 800498c:	d101      	bne.n	8004992 <HAL_I2C_Mem_Write+0x56>
 800498e:	2302      	movs	r3, #2
 8004990:	e0c5      	b.n	8004b1e <HAL_I2C_Mem_Write+0x1e2>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0301 	and.w	r3, r3, #1
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d007      	beq.n	80049b8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f042 0201 	orr.w	r2, r2, #1
 80049b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2221      	movs	r2, #33	; 0x21
 80049cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2240      	movs	r2, #64	; 0x40
 80049d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6a3a      	ldr	r2, [r7, #32]
 80049e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80049e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	4a4d      	ldr	r2, [pc, #308]	; (8004b2c <HAL_I2C_Mem_Write+0x1f0>)
 80049f8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049fa:	88f8      	ldrh	r0, [r7, #6]
 80049fc:	893a      	ldrh	r2, [r7, #8]
 80049fe:	8979      	ldrh	r1, [r7, #10]
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	9301      	str	r3, [sp, #4]
 8004a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a06:	9300      	str	r3, [sp, #0]
 8004a08:	4603      	mov	r3, r0
 8004a0a:	68f8      	ldr	r0, [r7, #12]
 8004a0c:	f000 f9e0 	bl	8004dd0 <I2C_RequestMemoryWrite>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d052      	beq.n	8004abc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e081      	b.n	8004b1e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a1a:	697a      	ldr	r2, [r7, #20]
 8004a1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a1e:	68f8      	ldr	r0, [r7, #12]
 8004a20:	f000 fb42 	bl	80050a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00d      	beq.n	8004a46 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d107      	bne.n	8004a42 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a40:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e06b      	b.n	8004b1e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	781a      	ldrb	r2, [r3, #0]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a56:	1c5a      	adds	r2, r3, #1
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a60:	3b01      	subs	r3, #1
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	695b      	ldr	r3, [r3, #20]
 8004a7c:	f003 0304 	and.w	r3, r3, #4
 8004a80:	2b04      	cmp	r3, #4
 8004a82:	d11b      	bne.n	8004abc <HAL_I2C_Mem_Write+0x180>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d017      	beq.n	8004abc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a90:	781a      	ldrb	r2, [r3, #0]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9c:	1c5a      	adds	r2, r3, #1
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	b29a      	uxth	r2, r3
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1aa      	bne.n	8004a1a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ac4:	697a      	ldr	r2, [r7, #20]
 8004ac6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ac8:	68f8      	ldr	r0, [r7, #12]
 8004aca:	f000 fb2e 	bl	800512a <I2C_WaitOnBTFFlagUntilTimeout>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d00d      	beq.n	8004af0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad8:	2b04      	cmp	r3, #4
 8004ada:	d107      	bne.n	8004aec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e016      	b.n	8004b1e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004afe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2220      	movs	r2, #32
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	e000      	b.n	8004b1e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004b1c:	2302      	movs	r3, #2
  }
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3718      	adds	r7, #24
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	00100002 	.word	0x00100002
 8004b2c:	ffff0000 	.word	0xffff0000

08004b30 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b088      	sub	sp, #32
 8004b34:	af02      	add	r7, sp, #8
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	607a      	str	r2, [r7, #4]
 8004b3a:	603b      	str	r3, [r7, #0]
 8004b3c:	460b      	mov	r3, r1
 8004b3e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b44:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	2b08      	cmp	r3, #8
 8004b4a:	d006      	beq.n	8004b5a <I2C_MasterRequestWrite+0x2a>
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d003      	beq.n	8004b5a <I2C_MasterRequestWrite+0x2a>
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004b58:	d108      	bne.n	8004b6c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	e00b      	b.n	8004b84 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b70:	2b12      	cmp	r3, #18
 8004b72:	d107      	bne.n	8004b84 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b82:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004b90:	68f8      	ldr	r0, [r7, #12]
 8004b92:	f000 f9b3 	bl	8004efc <I2C_WaitOnFlagUntilTimeout>
 8004b96:	4603      	mov	r3, r0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00d      	beq.n	8004bb8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ba6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004baa:	d103      	bne.n	8004bb4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bb2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e035      	b.n	8004c24 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	691b      	ldr	r3, [r3, #16]
 8004bbc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bc0:	d108      	bne.n	8004bd4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bc2:	897b      	ldrh	r3, [r7, #10]
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004bd0:	611a      	str	r2, [r3, #16]
 8004bd2:	e01b      	b.n	8004c0c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004bd4:	897b      	ldrh	r3, [r7, #10]
 8004bd6:	11db      	asrs	r3, r3, #7
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	f003 0306 	and.w	r3, r3, #6
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	f063 030f 	orn	r3, r3, #15
 8004be4:	b2da      	uxtb	r2, r3
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	490e      	ldr	r1, [pc, #56]	; (8004c2c <I2C_MasterRequestWrite+0xfc>)
 8004bf2:	68f8      	ldr	r0, [r7, #12]
 8004bf4:	f000 f9d9 	bl	8004faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e010      	b.n	8004c24 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c02:	897b      	ldrh	r3, [r7, #10]
 8004c04:	b2da      	uxtb	r2, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	4907      	ldr	r1, [pc, #28]	; (8004c30 <I2C_MasterRequestWrite+0x100>)
 8004c12:	68f8      	ldr	r0, [r7, #12]
 8004c14:	f000 f9c9 	bl	8004faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d001      	beq.n	8004c22 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e000      	b.n	8004c24 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004c22:	2300      	movs	r3, #0
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3718      	adds	r7, #24
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	00010008 	.word	0x00010008
 8004c30:	00010002 	.word	0x00010002

08004c34 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b088      	sub	sp, #32
 8004c38:	af02      	add	r7, sp, #8
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	607a      	str	r2, [r7, #4]
 8004c3e:	603b      	str	r3, [r7, #0]
 8004c40:	460b      	mov	r3, r1
 8004c42:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c48:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c58:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	2b08      	cmp	r3, #8
 8004c5e:	d006      	beq.n	8004c6e <I2C_MasterRequestRead+0x3a>
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d003      	beq.n	8004c6e <I2C_MasterRequestRead+0x3a>
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004c6c:	d108      	bne.n	8004c80 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	e00b      	b.n	8004c98 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c84:	2b11      	cmp	r3, #17
 8004c86:	d107      	bne.n	8004c98 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c96:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	9300      	str	r3, [sp, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ca4:	68f8      	ldr	r0, [r7, #12]
 8004ca6:	f000 f929 	bl	8004efc <I2C_WaitOnFlagUntilTimeout>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00d      	beq.n	8004ccc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cbe:	d103      	bne.n	8004cc8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004cc6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e079      	b.n	8004dc0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004cd4:	d108      	bne.n	8004ce8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004cd6:	897b      	ldrh	r3, [r7, #10]
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	f043 0301 	orr.w	r3, r3, #1
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	611a      	str	r2, [r3, #16]
 8004ce6:	e05f      	b.n	8004da8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ce8:	897b      	ldrh	r3, [r7, #10]
 8004cea:	11db      	asrs	r3, r3, #7
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	f003 0306 	and.w	r3, r3, #6
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	f063 030f 	orn	r3, r3, #15
 8004cf8:	b2da      	uxtb	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	4930      	ldr	r1, [pc, #192]	; (8004dc8 <I2C_MasterRequestRead+0x194>)
 8004d06:	68f8      	ldr	r0, [r7, #12]
 8004d08:	f000 f94f 	bl	8004faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e054      	b.n	8004dc0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004d16:	897b      	ldrh	r3, [r7, #10]
 8004d18:	b2da      	uxtb	r2, r3
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	4929      	ldr	r1, [pc, #164]	; (8004dcc <I2C_MasterRequestRead+0x198>)
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f000 f93f 	bl	8004faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d001      	beq.n	8004d36 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e044      	b.n	8004dc0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d36:	2300      	movs	r3, #0
 8004d38:	613b      	str	r3, [r7, #16]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	695b      	ldr	r3, [r3, #20]
 8004d40:	613b      	str	r3, [r7, #16]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	699b      	ldr	r3, [r3, #24]
 8004d48:	613b      	str	r3, [r7, #16]
 8004d4a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d5a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	9300      	str	r3, [sp, #0]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f000 f8c7 	bl	8004efc <I2C_WaitOnFlagUntilTimeout>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00d      	beq.n	8004d90 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d82:	d103      	bne.n	8004d8c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d8a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e017      	b.n	8004dc0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004d90:	897b      	ldrh	r3, [r7, #10]
 8004d92:	11db      	asrs	r3, r3, #7
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	f003 0306 	and.w	r3, r3, #6
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	f063 030e 	orn	r3, r3, #14
 8004da0:	b2da      	uxtb	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	4907      	ldr	r1, [pc, #28]	; (8004dcc <I2C_MasterRequestRead+0x198>)
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f000 f8fb 	bl	8004faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e000      	b.n	8004dc0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3718      	adds	r7, #24
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	00010008 	.word	0x00010008
 8004dcc:	00010002 	.word	0x00010002

08004dd0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b088      	sub	sp, #32
 8004dd4:	af02      	add	r7, sp, #8
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	4608      	mov	r0, r1
 8004dda:	4611      	mov	r1, r2
 8004ddc:	461a      	mov	r2, r3
 8004dde:	4603      	mov	r3, r0
 8004de0:	817b      	strh	r3, [r7, #10]
 8004de2:	460b      	mov	r3, r1
 8004de4:	813b      	strh	r3, [r7, #8]
 8004de6:	4613      	mov	r3, r2
 8004de8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004df8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfc:	9300      	str	r3, [sp, #0]
 8004dfe:	6a3b      	ldr	r3, [r7, #32]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f000 f878 	bl	8004efc <I2C_WaitOnFlagUntilTimeout>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00d      	beq.n	8004e2e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e20:	d103      	bne.n	8004e2a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e28:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e05f      	b.n	8004eee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e2e:	897b      	ldrh	r3, [r7, #10]
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	461a      	mov	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004e3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e40:	6a3a      	ldr	r2, [r7, #32]
 8004e42:	492d      	ldr	r1, [pc, #180]	; (8004ef8 <I2C_RequestMemoryWrite+0x128>)
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f000 f8b0 	bl	8004faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d001      	beq.n	8004e54 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e04c      	b.n	8004eee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e54:	2300      	movs	r3, #0
 8004e56:	617b      	str	r3, [r7, #20]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	617b      	str	r3, [r7, #20]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	617b      	str	r3, [r7, #20]
 8004e68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e6c:	6a39      	ldr	r1, [r7, #32]
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	f000 f91a 	bl	80050a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00d      	beq.n	8004e96 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7e:	2b04      	cmp	r3, #4
 8004e80:	d107      	bne.n	8004e92 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e02b      	b.n	8004eee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e96:	88fb      	ldrh	r3, [r7, #6]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d105      	bne.n	8004ea8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e9c:	893b      	ldrh	r3, [r7, #8]
 8004e9e:	b2da      	uxtb	r2, r3
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	611a      	str	r2, [r3, #16]
 8004ea6:	e021      	b.n	8004eec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ea8:	893b      	ldrh	r3, [r7, #8]
 8004eaa:	0a1b      	lsrs	r3, r3, #8
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	b2da      	uxtb	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004eb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eb8:	6a39      	ldr	r1, [r7, #32]
 8004eba:	68f8      	ldr	r0, [r7, #12]
 8004ebc:	f000 f8f4 	bl	80050a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00d      	beq.n	8004ee2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	2b04      	cmp	r3, #4
 8004ecc:	d107      	bne.n	8004ede <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004edc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e005      	b.n	8004eee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ee2:	893b      	ldrh	r3, [r7, #8]
 8004ee4:	b2da      	uxtb	r2, r3
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3718      	adds	r7, #24
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	00010002 	.word	0x00010002

08004efc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	603b      	str	r3, [r7, #0]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f0c:	e025      	b.n	8004f5a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f14:	d021      	beq.n	8004f5a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f16:	f7fd fe3f 	bl	8002b98 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	683a      	ldr	r2, [r7, #0]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d302      	bcc.n	8004f2c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d116      	bne.n	8004f5a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f46:	f043 0220 	orr.w	r2, r3, #32
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e023      	b.n	8004fa2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	0c1b      	lsrs	r3, r3, #16
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d10d      	bne.n	8004f80 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	43da      	mvns	r2, r3
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	4013      	ands	r3, r2
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	bf0c      	ite	eq
 8004f76:	2301      	moveq	r3, #1
 8004f78:	2300      	movne	r3, #0
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	e00c      	b.n	8004f9a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	43da      	mvns	r2, r3
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	bf0c      	ite	eq
 8004f92:	2301      	moveq	r3, #1
 8004f94:	2300      	movne	r3, #0
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	461a      	mov	r2, r3
 8004f9a:	79fb      	ldrb	r3, [r7, #7]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d0b6      	beq.n	8004f0e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3710      	adds	r7, #16
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}

08004faa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b084      	sub	sp, #16
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	60f8      	str	r0, [r7, #12]
 8004fb2:	60b9      	str	r1, [r7, #8]
 8004fb4:	607a      	str	r2, [r7, #4]
 8004fb6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fb8:	e051      	b.n	800505e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	695b      	ldr	r3, [r3, #20]
 8004fc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fc8:	d123      	bne.n	8005012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fd8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004fe2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2220      	movs	r2, #32
 8004fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffe:	f043 0204 	orr.w	r2, r3, #4
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e046      	b.n	80050a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005018:	d021      	beq.n	800505e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800501a:	f7fd fdbd 	bl	8002b98 <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	429a      	cmp	r2, r3
 8005028:	d302      	bcc.n	8005030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d116      	bne.n	800505e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2200      	movs	r2, #0
 8005034:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2220      	movs	r2, #32
 800503a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504a:	f043 0220 	orr.w	r2, r3, #32
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e020      	b.n	80050a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	0c1b      	lsrs	r3, r3, #16
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b01      	cmp	r3, #1
 8005066:	d10c      	bne.n	8005082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	43da      	mvns	r2, r3
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	4013      	ands	r3, r2
 8005074:	b29b      	uxth	r3, r3
 8005076:	2b00      	cmp	r3, #0
 8005078:	bf14      	ite	ne
 800507a:	2301      	movne	r3, #1
 800507c:	2300      	moveq	r3, #0
 800507e:	b2db      	uxtb	r3, r3
 8005080:	e00b      	b.n	800509a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	699b      	ldr	r3, [r3, #24]
 8005088:	43da      	mvns	r2, r3
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	4013      	ands	r3, r2
 800508e:	b29b      	uxth	r3, r3
 8005090:	2b00      	cmp	r3, #0
 8005092:	bf14      	ite	ne
 8005094:	2301      	movne	r3, #1
 8005096:	2300      	moveq	r3, #0
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d18d      	bne.n	8004fba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050b4:	e02d      	b.n	8005112 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050b6:	68f8      	ldr	r0, [r7, #12]
 80050b8:	f000 f8ce 	bl	8005258 <I2C_IsAcknowledgeFailed>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d001      	beq.n	80050c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e02d      	b.n	8005122 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050cc:	d021      	beq.n	8005112 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050ce:	f7fd fd63 	bl	8002b98 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	68ba      	ldr	r2, [r7, #8]
 80050da:	429a      	cmp	r2, r3
 80050dc:	d302      	bcc.n	80050e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d116      	bne.n	8005112 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2220      	movs	r2, #32
 80050ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fe:	f043 0220 	orr.w	r2, r3, #32
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2200      	movs	r2, #0
 800510a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e007      	b.n	8005122 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	695b      	ldr	r3, [r3, #20]
 8005118:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800511c:	2b80      	cmp	r3, #128	; 0x80
 800511e:	d1ca      	bne.n	80050b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3710      	adds	r7, #16
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800512a:	b580      	push	{r7, lr}
 800512c:	b084      	sub	sp, #16
 800512e:	af00      	add	r7, sp, #0
 8005130:	60f8      	str	r0, [r7, #12]
 8005132:	60b9      	str	r1, [r7, #8]
 8005134:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005136:	e02d      	b.n	8005194 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005138:	68f8      	ldr	r0, [r7, #12]
 800513a:	f000 f88d 	bl	8005258 <I2C_IsAcknowledgeFailed>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d001      	beq.n	8005148 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e02d      	b.n	80051a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800514e:	d021      	beq.n	8005194 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005150:	f7fd fd22 	bl	8002b98 <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	429a      	cmp	r2, r3
 800515e:	d302      	bcc.n	8005166 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d116      	bne.n	8005194 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2220      	movs	r2, #32
 8005170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2200      	movs	r2, #0
 8005178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005180:	f043 0220 	orr.w	r2, r3, #32
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e007      	b.n	80051a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	695b      	ldr	r3, [r3, #20]
 800519a:	f003 0304 	and.w	r3, r3, #4
 800519e:	2b04      	cmp	r3, #4
 80051a0:	d1ca      	bne.n	8005138 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3710      	adds	r7, #16
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051b8:	e042      	b.n	8005240 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	f003 0310 	and.w	r3, r3, #16
 80051c4:	2b10      	cmp	r3, #16
 80051c6:	d119      	bne.n	80051fc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f06f 0210 	mvn.w	r2, #16
 80051d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2220      	movs	r2, #32
 80051dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2200      	movs	r2, #0
 80051f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e029      	b.n	8005250 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051fc:	f7fd fccc 	bl	8002b98 <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	429a      	cmp	r2, r3
 800520a:	d302      	bcc.n	8005212 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d116      	bne.n	8005240 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2200      	movs	r2, #0
 8005216:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2220      	movs	r2, #32
 800521c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2200      	movs	r2, #0
 8005224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522c:	f043 0220 	orr.w	r2, r3, #32
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e007      	b.n	8005250 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524a:	2b40      	cmp	r3, #64	; 0x40
 800524c:	d1b5      	bne.n	80051ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3710      	adds	r7, #16
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}

08005258 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	695b      	ldr	r3, [r3, #20]
 8005266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800526a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800526e:	d11b      	bne.n	80052a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005278:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2220      	movs	r2, #32
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005294:	f043 0204 	orr.w	r2, r3, #4
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e000      	b.n	80052aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	370c      	adds	r7, #12
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr
	...

080052b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b086      	sub	sp, #24
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d101      	bne.n	80052ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e267      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d075      	beq.n	80053c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052d6:	4b88      	ldr	r3, [pc, #544]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	f003 030c 	and.w	r3, r3, #12
 80052de:	2b04      	cmp	r3, #4
 80052e0:	d00c      	beq.n	80052fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052e2:	4b85      	ldr	r3, [pc, #532]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052ea:	2b08      	cmp	r3, #8
 80052ec:	d112      	bne.n	8005314 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052ee:	4b82      	ldr	r3, [pc, #520]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052fa:	d10b      	bne.n	8005314 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052fc:	4b7e      	ldr	r3, [pc, #504]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d05b      	beq.n	80053c0 <HAL_RCC_OscConfig+0x108>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d157      	bne.n	80053c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e242      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800531c:	d106      	bne.n	800532c <HAL_RCC_OscConfig+0x74>
 800531e:	4b76      	ldr	r3, [pc, #472]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a75      	ldr	r2, [pc, #468]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 8005324:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005328:	6013      	str	r3, [r2, #0]
 800532a:	e01d      	b.n	8005368 <HAL_RCC_OscConfig+0xb0>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005334:	d10c      	bne.n	8005350 <HAL_RCC_OscConfig+0x98>
 8005336:	4b70      	ldr	r3, [pc, #448]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a6f      	ldr	r2, [pc, #444]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 800533c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005340:	6013      	str	r3, [r2, #0]
 8005342:	4b6d      	ldr	r3, [pc, #436]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a6c      	ldr	r2, [pc, #432]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 8005348:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800534c:	6013      	str	r3, [r2, #0]
 800534e:	e00b      	b.n	8005368 <HAL_RCC_OscConfig+0xb0>
 8005350:	4b69      	ldr	r3, [pc, #420]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a68      	ldr	r2, [pc, #416]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 8005356:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800535a:	6013      	str	r3, [r2, #0]
 800535c:	4b66      	ldr	r3, [pc, #408]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a65      	ldr	r2, [pc, #404]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 8005362:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005366:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d013      	beq.n	8005398 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005370:	f7fd fc12 	bl	8002b98 <HAL_GetTick>
 8005374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005376:	e008      	b.n	800538a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005378:	f7fd fc0e 	bl	8002b98 <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	2b64      	cmp	r3, #100	; 0x64
 8005384:	d901      	bls.n	800538a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	e207      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800538a:	4b5b      	ldr	r3, [pc, #364]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005392:	2b00      	cmp	r3, #0
 8005394:	d0f0      	beq.n	8005378 <HAL_RCC_OscConfig+0xc0>
 8005396:	e014      	b.n	80053c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005398:	f7fd fbfe 	bl	8002b98 <HAL_GetTick>
 800539c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800539e:	e008      	b.n	80053b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053a0:	f7fd fbfa 	bl	8002b98 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	2b64      	cmp	r3, #100	; 0x64
 80053ac:	d901      	bls.n	80053b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053ae:	2303      	movs	r3, #3
 80053b0:	e1f3      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053b2:	4b51      	ldr	r3, [pc, #324]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d1f0      	bne.n	80053a0 <HAL_RCC_OscConfig+0xe8>
 80053be:	e000      	b.n	80053c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d063      	beq.n	8005496 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053ce:	4b4a      	ldr	r3, [pc, #296]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f003 030c 	and.w	r3, r3, #12
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d00b      	beq.n	80053f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053da:	4b47      	ldr	r3, [pc, #284]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053e2:	2b08      	cmp	r3, #8
 80053e4:	d11c      	bne.n	8005420 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053e6:	4b44      	ldr	r3, [pc, #272]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d116      	bne.n	8005420 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053f2:	4b41      	ldr	r3, [pc, #260]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d005      	beq.n	800540a <HAL_RCC_OscConfig+0x152>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d001      	beq.n	800540a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e1c7      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800540a:	4b3b      	ldr	r3, [pc, #236]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	691b      	ldr	r3, [r3, #16]
 8005416:	00db      	lsls	r3, r3, #3
 8005418:	4937      	ldr	r1, [pc, #220]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 800541a:	4313      	orrs	r3, r2
 800541c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800541e:	e03a      	b.n	8005496 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d020      	beq.n	800546a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005428:	4b34      	ldr	r3, [pc, #208]	; (80054fc <HAL_RCC_OscConfig+0x244>)
 800542a:	2201      	movs	r2, #1
 800542c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800542e:	f7fd fbb3 	bl	8002b98 <HAL_GetTick>
 8005432:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005434:	e008      	b.n	8005448 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005436:	f7fd fbaf 	bl	8002b98 <HAL_GetTick>
 800543a:	4602      	mov	r2, r0
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	2b02      	cmp	r3, #2
 8005442:	d901      	bls.n	8005448 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005444:	2303      	movs	r3, #3
 8005446:	e1a8      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005448:	4b2b      	ldr	r3, [pc, #172]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0302 	and.w	r3, r3, #2
 8005450:	2b00      	cmp	r3, #0
 8005452:	d0f0      	beq.n	8005436 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005454:	4b28      	ldr	r3, [pc, #160]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	691b      	ldr	r3, [r3, #16]
 8005460:	00db      	lsls	r3, r3, #3
 8005462:	4925      	ldr	r1, [pc, #148]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 8005464:	4313      	orrs	r3, r2
 8005466:	600b      	str	r3, [r1, #0]
 8005468:	e015      	b.n	8005496 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800546a:	4b24      	ldr	r3, [pc, #144]	; (80054fc <HAL_RCC_OscConfig+0x244>)
 800546c:	2200      	movs	r2, #0
 800546e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005470:	f7fd fb92 	bl	8002b98 <HAL_GetTick>
 8005474:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005476:	e008      	b.n	800548a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005478:	f7fd fb8e 	bl	8002b98 <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	2b02      	cmp	r3, #2
 8005484:	d901      	bls.n	800548a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005486:	2303      	movs	r3, #3
 8005488:	e187      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800548a:	4b1b      	ldr	r3, [pc, #108]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 0302 	and.w	r3, r3, #2
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1f0      	bne.n	8005478 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0308 	and.w	r3, r3, #8
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d036      	beq.n	8005510 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d016      	beq.n	80054d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054aa:	4b15      	ldr	r3, [pc, #84]	; (8005500 <HAL_RCC_OscConfig+0x248>)
 80054ac:	2201      	movs	r2, #1
 80054ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054b0:	f7fd fb72 	bl	8002b98 <HAL_GetTick>
 80054b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054b6:	e008      	b.n	80054ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054b8:	f7fd fb6e 	bl	8002b98 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d901      	bls.n	80054ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e167      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054ca:	4b0b      	ldr	r3, [pc, #44]	; (80054f8 <HAL_RCC_OscConfig+0x240>)
 80054cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054ce:	f003 0302 	and.w	r3, r3, #2
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d0f0      	beq.n	80054b8 <HAL_RCC_OscConfig+0x200>
 80054d6:	e01b      	b.n	8005510 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054d8:	4b09      	ldr	r3, [pc, #36]	; (8005500 <HAL_RCC_OscConfig+0x248>)
 80054da:	2200      	movs	r2, #0
 80054dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054de:	f7fd fb5b 	bl	8002b98 <HAL_GetTick>
 80054e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054e4:	e00e      	b.n	8005504 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054e6:	f7fd fb57 	bl	8002b98 <HAL_GetTick>
 80054ea:	4602      	mov	r2, r0
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	2b02      	cmp	r3, #2
 80054f2:	d907      	bls.n	8005504 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054f4:	2303      	movs	r3, #3
 80054f6:	e150      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
 80054f8:	40023800 	.word	0x40023800
 80054fc:	42470000 	.word	0x42470000
 8005500:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005504:	4b88      	ldr	r3, [pc, #544]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 8005506:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005508:	f003 0302 	and.w	r3, r3, #2
 800550c:	2b00      	cmp	r3, #0
 800550e:	d1ea      	bne.n	80054e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 0304 	and.w	r3, r3, #4
 8005518:	2b00      	cmp	r3, #0
 800551a:	f000 8097 	beq.w	800564c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800551e:	2300      	movs	r3, #0
 8005520:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005522:	4b81      	ldr	r3, [pc, #516]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 8005524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d10f      	bne.n	800554e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800552e:	2300      	movs	r3, #0
 8005530:	60bb      	str	r3, [r7, #8]
 8005532:	4b7d      	ldr	r3, [pc, #500]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 8005534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005536:	4a7c      	ldr	r2, [pc, #496]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 8005538:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800553c:	6413      	str	r3, [r2, #64]	; 0x40
 800553e:	4b7a      	ldr	r3, [pc, #488]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 8005540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005546:	60bb      	str	r3, [r7, #8]
 8005548:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800554a:	2301      	movs	r3, #1
 800554c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800554e:	4b77      	ldr	r3, [pc, #476]	; (800572c <HAL_RCC_OscConfig+0x474>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005556:	2b00      	cmp	r3, #0
 8005558:	d118      	bne.n	800558c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800555a:	4b74      	ldr	r3, [pc, #464]	; (800572c <HAL_RCC_OscConfig+0x474>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a73      	ldr	r2, [pc, #460]	; (800572c <HAL_RCC_OscConfig+0x474>)
 8005560:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005564:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005566:	f7fd fb17 	bl	8002b98 <HAL_GetTick>
 800556a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800556c:	e008      	b.n	8005580 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800556e:	f7fd fb13 	bl	8002b98 <HAL_GetTick>
 8005572:	4602      	mov	r2, r0
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	1ad3      	subs	r3, r2, r3
 8005578:	2b02      	cmp	r3, #2
 800557a:	d901      	bls.n	8005580 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800557c:	2303      	movs	r3, #3
 800557e:	e10c      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005580:	4b6a      	ldr	r3, [pc, #424]	; (800572c <HAL_RCC_OscConfig+0x474>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005588:	2b00      	cmp	r3, #0
 800558a:	d0f0      	beq.n	800556e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	2b01      	cmp	r3, #1
 8005592:	d106      	bne.n	80055a2 <HAL_RCC_OscConfig+0x2ea>
 8005594:	4b64      	ldr	r3, [pc, #400]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 8005596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005598:	4a63      	ldr	r2, [pc, #396]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 800559a:	f043 0301 	orr.w	r3, r3, #1
 800559e:	6713      	str	r3, [r2, #112]	; 0x70
 80055a0:	e01c      	b.n	80055dc <HAL_RCC_OscConfig+0x324>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	2b05      	cmp	r3, #5
 80055a8:	d10c      	bne.n	80055c4 <HAL_RCC_OscConfig+0x30c>
 80055aa:	4b5f      	ldr	r3, [pc, #380]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 80055ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ae:	4a5e      	ldr	r2, [pc, #376]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 80055b0:	f043 0304 	orr.w	r3, r3, #4
 80055b4:	6713      	str	r3, [r2, #112]	; 0x70
 80055b6:	4b5c      	ldr	r3, [pc, #368]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 80055b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ba:	4a5b      	ldr	r2, [pc, #364]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 80055bc:	f043 0301 	orr.w	r3, r3, #1
 80055c0:	6713      	str	r3, [r2, #112]	; 0x70
 80055c2:	e00b      	b.n	80055dc <HAL_RCC_OscConfig+0x324>
 80055c4:	4b58      	ldr	r3, [pc, #352]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 80055c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055c8:	4a57      	ldr	r2, [pc, #348]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 80055ca:	f023 0301 	bic.w	r3, r3, #1
 80055ce:	6713      	str	r3, [r2, #112]	; 0x70
 80055d0:	4b55      	ldr	r3, [pc, #340]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 80055d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055d4:	4a54      	ldr	r2, [pc, #336]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 80055d6:	f023 0304 	bic.w	r3, r3, #4
 80055da:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d015      	beq.n	8005610 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055e4:	f7fd fad8 	bl	8002b98 <HAL_GetTick>
 80055e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ea:	e00a      	b.n	8005602 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055ec:	f7fd fad4 	bl	8002b98 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d901      	bls.n	8005602 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80055fe:	2303      	movs	r3, #3
 8005600:	e0cb      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005602:	4b49      	ldr	r3, [pc, #292]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 8005604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005606:	f003 0302 	and.w	r3, r3, #2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d0ee      	beq.n	80055ec <HAL_RCC_OscConfig+0x334>
 800560e:	e014      	b.n	800563a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005610:	f7fd fac2 	bl	8002b98 <HAL_GetTick>
 8005614:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005616:	e00a      	b.n	800562e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005618:	f7fd fabe 	bl	8002b98 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	f241 3288 	movw	r2, #5000	; 0x1388
 8005626:	4293      	cmp	r3, r2
 8005628:	d901      	bls.n	800562e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e0b5      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800562e:	4b3e      	ldr	r3, [pc, #248]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 8005630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005632:	f003 0302 	and.w	r3, r3, #2
 8005636:	2b00      	cmp	r3, #0
 8005638:	d1ee      	bne.n	8005618 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800563a:	7dfb      	ldrb	r3, [r7, #23]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d105      	bne.n	800564c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005640:	4b39      	ldr	r3, [pc, #228]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 8005642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005644:	4a38      	ldr	r2, [pc, #224]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 8005646:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800564a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	699b      	ldr	r3, [r3, #24]
 8005650:	2b00      	cmp	r3, #0
 8005652:	f000 80a1 	beq.w	8005798 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005656:	4b34      	ldr	r3, [pc, #208]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f003 030c 	and.w	r3, r3, #12
 800565e:	2b08      	cmp	r3, #8
 8005660:	d05c      	beq.n	800571c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	699b      	ldr	r3, [r3, #24]
 8005666:	2b02      	cmp	r3, #2
 8005668:	d141      	bne.n	80056ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800566a:	4b31      	ldr	r3, [pc, #196]	; (8005730 <HAL_RCC_OscConfig+0x478>)
 800566c:	2200      	movs	r2, #0
 800566e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005670:	f7fd fa92 	bl	8002b98 <HAL_GetTick>
 8005674:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005676:	e008      	b.n	800568a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005678:	f7fd fa8e 	bl	8002b98 <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	2b02      	cmp	r3, #2
 8005684:	d901      	bls.n	800568a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005686:	2303      	movs	r3, #3
 8005688:	e087      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800568a:	4b27      	ldr	r3, [pc, #156]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d1f0      	bne.n	8005678 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	69da      	ldr	r2, [r3, #28]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a1b      	ldr	r3, [r3, #32]
 800569e:	431a      	orrs	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a4:	019b      	lsls	r3, r3, #6
 80056a6:	431a      	orrs	r2, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ac:	085b      	lsrs	r3, r3, #1
 80056ae:	3b01      	subs	r3, #1
 80056b0:	041b      	lsls	r3, r3, #16
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b8:	061b      	lsls	r3, r3, #24
 80056ba:	491b      	ldr	r1, [pc, #108]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 80056bc:	4313      	orrs	r3, r2
 80056be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056c0:	4b1b      	ldr	r3, [pc, #108]	; (8005730 <HAL_RCC_OscConfig+0x478>)
 80056c2:	2201      	movs	r2, #1
 80056c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056c6:	f7fd fa67 	bl	8002b98 <HAL_GetTick>
 80056ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056cc:	e008      	b.n	80056e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056ce:	f7fd fa63 	bl	8002b98 <HAL_GetTick>
 80056d2:	4602      	mov	r2, r0
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d901      	bls.n	80056e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e05c      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056e0:	4b11      	ldr	r3, [pc, #68]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d0f0      	beq.n	80056ce <HAL_RCC_OscConfig+0x416>
 80056ec:	e054      	b.n	8005798 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056ee:	4b10      	ldr	r3, [pc, #64]	; (8005730 <HAL_RCC_OscConfig+0x478>)
 80056f0:	2200      	movs	r2, #0
 80056f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f4:	f7fd fa50 	bl	8002b98 <HAL_GetTick>
 80056f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056fa:	e008      	b.n	800570e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056fc:	f7fd fa4c 	bl	8002b98 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b02      	cmp	r3, #2
 8005708:	d901      	bls.n	800570e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e045      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800570e:	4b06      	ldr	r3, [pc, #24]	; (8005728 <HAL_RCC_OscConfig+0x470>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d1f0      	bne.n	80056fc <HAL_RCC_OscConfig+0x444>
 800571a:	e03d      	b.n	8005798 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	699b      	ldr	r3, [r3, #24]
 8005720:	2b01      	cmp	r3, #1
 8005722:	d107      	bne.n	8005734 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	e038      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
 8005728:	40023800 	.word	0x40023800
 800572c:	40007000 	.word	0x40007000
 8005730:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005734:	4b1b      	ldr	r3, [pc, #108]	; (80057a4 <HAL_RCC_OscConfig+0x4ec>)
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	2b01      	cmp	r3, #1
 8005740:	d028      	beq.n	8005794 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800574c:	429a      	cmp	r2, r3
 800574e:	d121      	bne.n	8005794 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800575a:	429a      	cmp	r2, r3
 800575c:	d11a      	bne.n	8005794 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005764:	4013      	ands	r3, r2
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800576a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800576c:	4293      	cmp	r3, r2
 800576e:	d111      	bne.n	8005794 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800577a:	085b      	lsrs	r3, r3, #1
 800577c:	3b01      	subs	r3, #1
 800577e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005780:	429a      	cmp	r2, r3
 8005782:	d107      	bne.n	8005794 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800578e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005790:	429a      	cmp	r2, r3
 8005792:	d001      	beq.n	8005798 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e000      	b.n	800579a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	3718      	adds	r7, #24
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	40023800 	.word	0x40023800

080057a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e0cc      	b.n	8005956 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057bc:	4b68      	ldr	r3, [pc, #416]	; (8005960 <HAL_RCC_ClockConfig+0x1b8>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0307 	and.w	r3, r3, #7
 80057c4:	683a      	ldr	r2, [r7, #0]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d90c      	bls.n	80057e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ca:	4b65      	ldr	r3, [pc, #404]	; (8005960 <HAL_RCC_ClockConfig+0x1b8>)
 80057cc:	683a      	ldr	r2, [r7, #0]
 80057ce:	b2d2      	uxtb	r2, r2
 80057d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057d2:	4b63      	ldr	r3, [pc, #396]	; (8005960 <HAL_RCC_ClockConfig+0x1b8>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0307 	and.w	r3, r3, #7
 80057da:	683a      	ldr	r2, [r7, #0]
 80057dc:	429a      	cmp	r2, r3
 80057de:	d001      	beq.n	80057e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e0b8      	b.n	8005956 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0302 	and.w	r3, r3, #2
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d020      	beq.n	8005832 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0304 	and.w	r3, r3, #4
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d005      	beq.n	8005808 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057fc:	4b59      	ldr	r3, [pc, #356]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	4a58      	ldr	r2, [pc, #352]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 8005802:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005806:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0308 	and.w	r3, r3, #8
 8005810:	2b00      	cmp	r3, #0
 8005812:	d005      	beq.n	8005820 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005814:	4b53      	ldr	r3, [pc, #332]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	4a52      	ldr	r2, [pc, #328]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 800581a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800581e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005820:	4b50      	ldr	r3, [pc, #320]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	494d      	ldr	r1, [pc, #308]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 800582e:	4313      	orrs	r3, r2
 8005830:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 0301 	and.w	r3, r3, #1
 800583a:	2b00      	cmp	r3, #0
 800583c:	d044      	beq.n	80058c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	2b01      	cmp	r3, #1
 8005844:	d107      	bne.n	8005856 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005846:	4b47      	ldr	r3, [pc, #284]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d119      	bne.n	8005886 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e07f      	b.n	8005956 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	2b02      	cmp	r3, #2
 800585c:	d003      	beq.n	8005866 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005862:	2b03      	cmp	r3, #3
 8005864:	d107      	bne.n	8005876 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005866:	4b3f      	ldr	r3, [pc, #252]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d109      	bne.n	8005886 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e06f      	b.n	8005956 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005876:	4b3b      	ldr	r3, [pc, #236]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0302 	and.w	r3, r3, #2
 800587e:	2b00      	cmp	r3, #0
 8005880:	d101      	bne.n	8005886 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e067      	b.n	8005956 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005886:	4b37      	ldr	r3, [pc, #220]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	f023 0203 	bic.w	r2, r3, #3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	4934      	ldr	r1, [pc, #208]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 8005894:	4313      	orrs	r3, r2
 8005896:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005898:	f7fd f97e 	bl	8002b98 <HAL_GetTick>
 800589c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800589e:	e00a      	b.n	80058b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058a0:	f7fd f97a 	bl	8002b98 <HAL_GetTick>
 80058a4:	4602      	mov	r2, r0
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d901      	bls.n	80058b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	e04f      	b.n	8005956 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058b6:	4b2b      	ldr	r3, [pc, #172]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f003 020c 	and.w	r2, r3, #12
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d1eb      	bne.n	80058a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058c8:	4b25      	ldr	r3, [pc, #148]	; (8005960 <HAL_RCC_ClockConfig+0x1b8>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0307 	and.w	r3, r3, #7
 80058d0:	683a      	ldr	r2, [r7, #0]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d20c      	bcs.n	80058f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058d6:	4b22      	ldr	r3, [pc, #136]	; (8005960 <HAL_RCC_ClockConfig+0x1b8>)
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	b2d2      	uxtb	r2, r2
 80058dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058de:	4b20      	ldr	r3, [pc, #128]	; (8005960 <HAL_RCC_ClockConfig+0x1b8>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0307 	and.w	r3, r3, #7
 80058e6:	683a      	ldr	r2, [r7, #0]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d001      	beq.n	80058f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e032      	b.n	8005956 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f003 0304 	and.w	r3, r3, #4
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d008      	beq.n	800590e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058fc:	4b19      	ldr	r3, [pc, #100]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	4916      	ldr	r1, [pc, #88]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 800590a:	4313      	orrs	r3, r2
 800590c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0308 	and.w	r3, r3, #8
 8005916:	2b00      	cmp	r3, #0
 8005918:	d009      	beq.n	800592e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800591a:	4b12      	ldr	r3, [pc, #72]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	00db      	lsls	r3, r3, #3
 8005928:	490e      	ldr	r1, [pc, #56]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 800592a:	4313      	orrs	r3, r2
 800592c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800592e:	f000 f821 	bl	8005974 <HAL_RCC_GetSysClockFreq>
 8005932:	4602      	mov	r2, r0
 8005934:	4b0b      	ldr	r3, [pc, #44]	; (8005964 <HAL_RCC_ClockConfig+0x1bc>)
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	091b      	lsrs	r3, r3, #4
 800593a:	f003 030f 	and.w	r3, r3, #15
 800593e:	490a      	ldr	r1, [pc, #40]	; (8005968 <HAL_RCC_ClockConfig+0x1c0>)
 8005940:	5ccb      	ldrb	r3, [r1, r3]
 8005942:	fa22 f303 	lsr.w	r3, r2, r3
 8005946:	4a09      	ldr	r2, [pc, #36]	; (800596c <HAL_RCC_ClockConfig+0x1c4>)
 8005948:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800594a:	4b09      	ldr	r3, [pc, #36]	; (8005970 <HAL_RCC_ClockConfig+0x1c8>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4618      	mov	r0, r3
 8005950:	f7fd f8de 	bl	8002b10 <HAL_InitTick>

  return HAL_OK;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	40023c00 	.word	0x40023c00
 8005964:	40023800 	.word	0x40023800
 8005968:	08011914 	.word	0x08011914
 800596c:	20000004 	.word	0x20000004
 8005970:	20000008 	.word	0x20000008

08005974 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005974:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005978:	b090      	sub	sp, #64	; 0x40
 800597a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800597c:	2300      	movs	r3, #0
 800597e:	637b      	str	r3, [r7, #52]	; 0x34
 8005980:	2300      	movs	r3, #0
 8005982:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005984:	2300      	movs	r3, #0
 8005986:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005988:	2300      	movs	r3, #0
 800598a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800598c:	4b59      	ldr	r3, [pc, #356]	; (8005af4 <HAL_RCC_GetSysClockFreq+0x180>)
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f003 030c 	and.w	r3, r3, #12
 8005994:	2b08      	cmp	r3, #8
 8005996:	d00d      	beq.n	80059b4 <HAL_RCC_GetSysClockFreq+0x40>
 8005998:	2b08      	cmp	r3, #8
 800599a:	f200 80a1 	bhi.w	8005ae0 <HAL_RCC_GetSysClockFreq+0x16c>
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d002      	beq.n	80059a8 <HAL_RCC_GetSysClockFreq+0x34>
 80059a2:	2b04      	cmp	r3, #4
 80059a4:	d003      	beq.n	80059ae <HAL_RCC_GetSysClockFreq+0x3a>
 80059a6:	e09b      	b.n	8005ae0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80059a8:	4b53      	ldr	r3, [pc, #332]	; (8005af8 <HAL_RCC_GetSysClockFreq+0x184>)
 80059aa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80059ac:	e09b      	b.n	8005ae6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80059ae:	4b53      	ldr	r3, [pc, #332]	; (8005afc <HAL_RCC_GetSysClockFreq+0x188>)
 80059b0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80059b2:	e098      	b.n	8005ae6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80059b4:	4b4f      	ldr	r3, [pc, #316]	; (8005af4 <HAL_RCC_GetSysClockFreq+0x180>)
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059bc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80059be:	4b4d      	ldr	r3, [pc, #308]	; (8005af4 <HAL_RCC_GetSysClockFreq+0x180>)
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d028      	beq.n	8005a1c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059ca:	4b4a      	ldr	r3, [pc, #296]	; (8005af4 <HAL_RCC_GetSysClockFreq+0x180>)
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	099b      	lsrs	r3, r3, #6
 80059d0:	2200      	movs	r2, #0
 80059d2:	623b      	str	r3, [r7, #32]
 80059d4:	627a      	str	r2, [r7, #36]	; 0x24
 80059d6:	6a3b      	ldr	r3, [r7, #32]
 80059d8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80059dc:	2100      	movs	r1, #0
 80059de:	4b47      	ldr	r3, [pc, #284]	; (8005afc <HAL_RCC_GetSysClockFreq+0x188>)
 80059e0:	fb03 f201 	mul.w	r2, r3, r1
 80059e4:	2300      	movs	r3, #0
 80059e6:	fb00 f303 	mul.w	r3, r0, r3
 80059ea:	4413      	add	r3, r2
 80059ec:	4a43      	ldr	r2, [pc, #268]	; (8005afc <HAL_RCC_GetSysClockFreq+0x188>)
 80059ee:	fba0 1202 	umull	r1, r2, r0, r2
 80059f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059f4:	460a      	mov	r2, r1
 80059f6:	62ba      	str	r2, [r7, #40]	; 0x28
 80059f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059fa:	4413      	add	r3, r2
 80059fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a00:	2200      	movs	r2, #0
 8005a02:	61bb      	str	r3, [r7, #24]
 8005a04:	61fa      	str	r2, [r7, #28]
 8005a06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a0a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005a0e:	f7fb f943 	bl	8000c98 <__aeabi_uldivmod>
 8005a12:	4602      	mov	r2, r0
 8005a14:	460b      	mov	r3, r1
 8005a16:	4613      	mov	r3, r2
 8005a18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a1a:	e053      	b.n	8005ac4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a1c:	4b35      	ldr	r3, [pc, #212]	; (8005af4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	099b      	lsrs	r3, r3, #6
 8005a22:	2200      	movs	r2, #0
 8005a24:	613b      	str	r3, [r7, #16]
 8005a26:	617a      	str	r2, [r7, #20]
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005a2e:	f04f 0b00 	mov.w	fp, #0
 8005a32:	4652      	mov	r2, sl
 8005a34:	465b      	mov	r3, fp
 8005a36:	f04f 0000 	mov.w	r0, #0
 8005a3a:	f04f 0100 	mov.w	r1, #0
 8005a3e:	0159      	lsls	r1, r3, #5
 8005a40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a44:	0150      	lsls	r0, r2, #5
 8005a46:	4602      	mov	r2, r0
 8005a48:	460b      	mov	r3, r1
 8005a4a:	ebb2 080a 	subs.w	r8, r2, sl
 8005a4e:	eb63 090b 	sbc.w	r9, r3, fp
 8005a52:	f04f 0200 	mov.w	r2, #0
 8005a56:	f04f 0300 	mov.w	r3, #0
 8005a5a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005a5e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005a62:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005a66:	ebb2 0408 	subs.w	r4, r2, r8
 8005a6a:	eb63 0509 	sbc.w	r5, r3, r9
 8005a6e:	f04f 0200 	mov.w	r2, #0
 8005a72:	f04f 0300 	mov.w	r3, #0
 8005a76:	00eb      	lsls	r3, r5, #3
 8005a78:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a7c:	00e2      	lsls	r2, r4, #3
 8005a7e:	4614      	mov	r4, r2
 8005a80:	461d      	mov	r5, r3
 8005a82:	eb14 030a 	adds.w	r3, r4, sl
 8005a86:	603b      	str	r3, [r7, #0]
 8005a88:	eb45 030b 	adc.w	r3, r5, fp
 8005a8c:	607b      	str	r3, [r7, #4]
 8005a8e:	f04f 0200 	mov.w	r2, #0
 8005a92:	f04f 0300 	mov.w	r3, #0
 8005a96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a9a:	4629      	mov	r1, r5
 8005a9c:	028b      	lsls	r3, r1, #10
 8005a9e:	4621      	mov	r1, r4
 8005aa0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005aa4:	4621      	mov	r1, r4
 8005aa6:	028a      	lsls	r2, r1, #10
 8005aa8:	4610      	mov	r0, r2
 8005aaa:	4619      	mov	r1, r3
 8005aac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aae:	2200      	movs	r2, #0
 8005ab0:	60bb      	str	r3, [r7, #8]
 8005ab2:	60fa      	str	r2, [r7, #12]
 8005ab4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ab8:	f7fb f8ee 	bl	8000c98 <__aeabi_uldivmod>
 8005abc:	4602      	mov	r2, r0
 8005abe:	460b      	mov	r3, r1
 8005ac0:	4613      	mov	r3, r2
 8005ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ac4:	4b0b      	ldr	r3, [pc, #44]	; (8005af4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	0c1b      	lsrs	r3, r3, #16
 8005aca:	f003 0303 	and.w	r3, r3, #3
 8005ace:	3301      	adds	r3, #1
 8005ad0:	005b      	lsls	r3, r3, #1
 8005ad2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005ad4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005adc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005ade:	e002      	b.n	8005ae6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ae0:	4b05      	ldr	r3, [pc, #20]	; (8005af8 <HAL_RCC_GetSysClockFreq+0x184>)
 8005ae2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005ae4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3740      	adds	r7, #64	; 0x40
 8005aec:	46bd      	mov	sp, r7
 8005aee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005af2:	bf00      	nop
 8005af4:	40023800 	.word	0x40023800
 8005af8:	00f42400 	.word	0x00f42400
 8005afc:	017d7840 	.word	0x017d7840

08005b00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b00:	b480      	push	{r7}
 8005b02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b04:	4b03      	ldr	r3, [pc, #12]	; (8005b14 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b06:	681b      	ldr	r3, [r3, #0]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	20000004 	.word	0x20000004

08005b18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005b1c:	f7ff fff0 	bl	8005b00 <HAL_RCC_GetHCLKFreq>
 8005b20:	4602      	mov	r2, r0
 8005b22:	4b05      	ldr	r3, [pc, #20]	; (8005b38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	0a9b      	lsrs	r3, r3, #10
 8005b28:	f003 0307 	and.w	r3, r3, #7
 8005b2c:	4903      	ldr	r1, [pc, #12]	; (8005b3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b2e:	5ccb      	ldrb	r3, [r1, r3]
 8005b30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	40023800 	.word	0x40023800
 8005b3c:	08011924 	.word	0x08011924

08005b40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b44:	f7ff ffdc 	bl	8005b00 <HAL_RCC_GetHCLKFreq>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	4b05      	ldr	r3, [pc, #20]	; (8005b60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	0b5b      	lsrs	r3, r3, #13
 8005b50:	f003 0307 	and.w	r3, r3, #7
 8005b54:	4903      	ldr	r1, [pc, #12]	; (8005b64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b56:	5ccb      	ldrb	r3, [r1, r3]
 8005b58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	bd80      	pop	{r7, pc}
 8005b60:	40023800 	.word	0x40023800
 8005b64:	08011924 	.word	0x08011924

08005b68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d101      	bne.n	8005b7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e041      	b.n	8005bfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d106      	bne.n	8005b94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f7fc fd22 	bl	80025d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2202      	movs	r2, #2
 8005b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	3304      	adds	r3, #4
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	4610      	mov	r0, r2
 8005ba8:	f000 fac0 	bl	800612c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3708      	adds	r7, #8
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}

08005c06 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c06:	b580      	push	{r7, lr}
 8005c08:	b082      	sub	sp, #8
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d101      	bne.n	8005c18 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	e041      	b.n	8005c9c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c1e:	b2db      	uxtb	r3, r3
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d106      	bne.n	8005c32 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 f839 	bl	8005ca4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2202      	movs	r2, #2
 8005c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	3304      	adds	r3, #4
 8005c42:	4619      	mov	r1, r3
 8005c44:	4610      	mov	r0, r2
 8005c46:	f000 fa71 	bl	800612c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2201      	movs	r2, #1
 8005c56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2201      	movs	r2, #1
 8005c86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3708      	adds	r7, #8
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005cac:	bf00      	nop
 8005cae:	370c      	adds	r7, #12
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr

08005cb8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b084      	sub	sp, #16
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d109      	bne.n	8005cdc <HAL_TIM_PWM_Start+0x24>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	bf14      	ite	ne
 8005cd4:	2301      	movne	r3, #1
 8005cd6:	2300      	moveq	r3, #0
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	e022      	b.n	8005d22 <HAL_TIM_PWM_Start+0x6a>
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	2b04      	cmp	r3, #4
 8005ce0:	d109      	bne.n	8005cf6 <HAL_TIM_PWM_Start+0x3e>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	bf14      	ite	ne
 8005cee:	2301      	movne	r3, #1
 8005cf0:	2300      	moveq	r3, #0
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	e015      	b.n	8005d22 <HAL_TIM_PWM_Start+0x6a>
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	2b08      	cmp	r3, #8
 8005cfa:	d109      	bne.n	8005d10 <HAL_TIM_PWM_Start+0x58>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	bf14      	ite	ne
 8005d08:	2301      	movne	r3, #1
 8005d0a:	2300      	moveq	r3, #0
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	e008      	b.n	8005d22 <HAL_TIM_PWM_Start+0x6a>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	bf14      	ite	ne
 8005d1c:	2301      	movne	r3, #1
 8005d1e:	2300      	moveq	r3, #0
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d001      	beq.n	8005d2a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	e068      	b.n	8005dfc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d104      	bne.n	8005d3a <HAL_TIM_PWM_Start+0x82>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d38:	e013      	b.n	8005d62 <HAL_TIM_PWM_Start+0xaa>
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	2b04      	cmp	r3, #4
 8005d3e:	d104      	bne.n	8005d4a <HAL_TIM_PWM_Start+0x92>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2202      	movs	r2, #2
 8005d44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d48:	e00b      	b.n	8005d62 <HAL_TIM_PWM_Start+0xaa>
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	2b08      	cmp	r3, #8
 8005d4e:	d104      	bne.n	8005d5a <HAL_TIM_PWM_Start+0xa2>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2202      	movs	r2, #2
 8005d54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d58:	e003      	b.n	8005d62 <HAL_TIM_PWM_Start+0xaa>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2202      	movs	r2, #2
 8005d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2201      	movs	r2, #1
 8005d68:	6839      	ldr	r1, [r7, #0]
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f000 fc84 	bl	8006678 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a23      	ldr	r2, [pc, #140]	; (8005e04 <HAL_TIM_PWM_Start+0x14c>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d107      	bne.n	8005d8a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d88:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a1d      	ldr	r2, [pc, #116]	; (8005e04 <HAL_TIM_PWM_Start+0x14c>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d018      	beq.n	8005dc6 <HAL_TIM_PWM_Start+0x10e>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d9c:	d013      	beq.n	8005dc6 <HAL_TIM_PWM_Start+0x10e>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a19      	ldr	r2, [pc, #100]	; (8005e08 <HAL_TIM_PWM_Start+0x150>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d00e      	beq.n	8005dc6 <HAL_TIM_PWM_Start+0x10e>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a17      	ldr	r2, [pc, #92]	; (8005e0c <HAL_TIM_PWM_Start+0x154>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d009      	beq.n	8005dc6 <HAL_TIM_PWM_Start+0x10e>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a16      	ldr	r2, [pc, #88]	; (8005e10 <HAL_TIM_PWM_Start+0x158>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d004      	beq.n	8005dc6 <HAL_TIM_PWM_Start+0x10e>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a14      	ldr	r2, [pc, #80]	; (8005e14 <HAL_TIM_PWM_Start+0x15c>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d111      	bne.n	8005dea <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	f003 0307 	and.w	r3, r3, #7
 8005dd0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2b06      	cmp	r3, #6
 8005dd6:	d010      	beq.n	8005dfa <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f042 0201 	orr.w	r2, r2, #1
 8005de6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005de8:	e007      	b.n	8005dfa <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f042 0201 	orr.w	r2, r2, #1
 8005df8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005dfa:	2300      	movs	r3, #0
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3710      	adds	r7, #16
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	40010000 	.word	0x40010000
 8005e08:	40000400 	.word	0x40000400
 8005e0c:	40000800 	.word	0x40000800
 8005e10:	40000c00 	.word	0x40000c00
 8005e14:	40014000 	.word	0x40014000

08005e18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b086      	sub	sp, #24
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e24:	2300      	movs	r3, #0
 8005e26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d101      	bne.n	8005e36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005e32:	2302      	movs	r3, #2
 8005e34:	e0ae      	b.n	8005f94 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2b0c      	cmp	r3, #12
 8005e42:	f200 809f 	bhi.w	8005f84 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005e46:	a201      	add	r2, pc, #4	; (adr r2, 8005e4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e4c:	08005e81 	.word	0x08005e81
 8005e50:	08005f85 	.word	0x08005f85
 8005e54:	08005f85 	.word	0x08005f85
 8005e58:	08005f85 	.word	0x08005f85
 8005e5c:	08005ec1 	.word	0x08005ec1
 8005e60:	08005f85 	.word	0x08005f85
 8005e64:	08005f85 	.word	0x08005f85
 8005e68:	08005f85 	.word	0x08005f85
 8005e6c:	08005f03 	.word	0x08005f03
 8005e70:	08005f85 	.word	0x08005f85
 8005e74:	08005f85 	.word	0x08005f85
 8005e78:	08005f85 	.word	0x08005f85
 8005e7c:	08005f43 	.word	0x08005f43
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68b9      	ldr	r1, [r7, #8]
 8005e86:	4618      	mov	r0, r3
 8005e88:	f000 f9d0 	bl	800622c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	699a      	ldr	r2, [r3, #24]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f042 0208 	orr.w	r2, r2, #8
 8005e9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	699a      	ldr	r2, [r3, #24]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f022 0204 	bic.w	r2, r2, #4
 8005eaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6999      	ldr	r1, [r3, #24]
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	691a      	ldr	r2, [r3, #16]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	430a      	orrs	r2, r1
 8005ebc:	619a      	str	r2, [r3, #24]
      break;
 8005ebe:	e064      	b.n	8005f8a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	68b9      	ldr	r1, [r7, #8]
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f000 fa16 	bl	80062f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	699a      	ldr	r2, [r3, #24]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005eda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	699a      	ldr	r2, [r3, #24]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005eea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	6999      	ldr	r1, [r3, #24]
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	021a      	lsls	r2, r3, #8
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	430a      	orrs	r2, r1
 8005efe:	619a      	str	r2, [r3, #24]
      break;
 8005f00:	e043      	b.n	8005f8a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	68b9      	ldr	r1, [r7, #8]
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f000 fa61 	bl	80063d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	69da      	ldr	r2, [r3, #28]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f042 0208 	orr.w	r2, r2, #8
 8005f1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	69da      	ldr	r2, [r3, #28]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f022 0204 	bic.w	r2, r2, #4
 8005f2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	69d9      	ldr	r1, [r3, #28]
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	691a      	ldr	r2, [r3, #16]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	430a      	orrs	r2, r1
 8005f3e:	61da      	str	r2, [r3, #28]
      break;
 8005f40:	e023      	b.n	8005f8a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	68b9      	ldr	r1, [r7, #8]
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f000 faab 	bl	80064a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	69da      	ldr	r2, [r3, #28]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	69da      	ldr	r2, [r3, #28]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	69d9      	ldr	r1, [r3, #28]
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	021a      	lsls	r2, r3, #8
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	430a      	orrs	r2, r1
 8005f80:	61da      	str	r2, [r3, #28]
      break;
 8005f82:	e002      	b.n	8005f8a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	75fb      	strb	r3, [r7, #23]
      break;
 8005f88:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005f92:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3718      	adds	r7, #24
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d101      	bne.n	8005fb8 <HAL_TIM_ConfigClockSource+0x1c>
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	e0b4      	b.n	8006122 <HAL_TIM_ConfigClockSource+0x186>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005fd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005fde:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68ba      	ldr	r2, [r7, #8]
 8005fe6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ff0:	d03e      	beq.n	8006070 <HAL_TIM_ConfigClockSource+0xd4>
 8005ff2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ff6:	f200 8087 	bhi.w	8006108 <HAL_TIM_ConfigClockSource+0x16c>
 8005ffa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ffe:	f000 8086 	beq.w	800610e <HAL_TIM_ConfigClockSource+0x172>
 8006002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006006:	d87f      	bhi.n	8006108 <HAL_TIM_ConfigClockSource+0x16c>
 8006008:	2b70      	cmp	r3, #112	; 0x70
 800600a:	d01a      	beq.n	8006042 <HAL_TIM_ConfigClockSource+0xa6>
 800600c:	2b70      	cmp	r3, #112	; 0x70
 800600e:	d87b      	bhi.n	8006108 <HAL_TIM_ConfigClockSource+0x16c>
 8006010:	2b60      	cmp	r3, #96	; 0x60
 8006012:	d050      	beq.n	80060b6 <HAL_TIM_ConfigClockSource+0x11a>
 8006014:	2b60      	cmp	r3, #96	; 0x60
 8006016:	d877      	bhi.n	8006108 <HAL_TIM_ConfigClockSource+0x16c>
 8006018:	2b50      	cmp	r3, #80	; 0x50
 800601a:	d03c      	beq.n	8006096 <HAL_TIM_ConfigClockSource+0xfa>
 800601c:	2b50      	cmp	r3, #80	; 0x50
 800601e:	d873      	bhi.n	8006108 <HAL_TIM_ConfigClockSource+0x16c>
 8006020:	2b40      	cmp	r3, #64	; 0x40
 8006022:	d058      	beq.n	80060d6 <HAL_TIM_ConfigClockSource+0x13a>
 8006024:	2b40      	cmp	r3, #64	; 0x40
 8006026:	d86f      	bhi.n	8006108 <HAL_TIM_ConfigClockSource+0x16c>
 8006028:	2b30      	cmp	r3, #48	; 0x30
 800602a:	d064      	beq.n	80060f6 <HAL_TIM_ConfigClockSource+0x15a>
 800602c:	2b30      	cmp	r3, #48	; 0x30
 800602e:	d86b      	bhi.n	8006108 <HAL_TIM_ConfigClockSource+0x16c>
 8006030:	2b20      	cmp	r3, #32
 8006032:	d060      	beq.n	80060f6 <HAL_TIM_ConfigClockSource+0x15a>
 8006034:	2b20      	cmp	r3, #32
 8006036:	d867      	bhi.n	8006108 <HAL_TIM_ConfigClockSource+0x16c>
 8006038:	2b00      	cmp	r3, #0
 800603a:	d05c      	beq.n	80060f6 <HAL_TIM_ConfigClockSource+0x15a>
 800603c:	2b10      	cmp	r3, #16
 800603e:	d05a      	beq.n	80060f6 <HAL_TIM_ConfigClockSource+0x15a>
 8006040:	e062      	b.n	8006108 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6818      	ldr	r0, [r3, #0]
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	6899      	ldr	r1, [r3, #8]
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	685a      	ldr	r2, [r3, #4]
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	f000 faf1 	bl	8006638 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006064:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68ba      	ldr	r2, [r7, #8]
 800606c:	609a      	str	r2, [r3, #8]
      break;
 800606e:	e04f      	b.n	8006110 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6818      	ldr	r0, [r3, #0]
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	6899      	ldr	r1, [r3, #8]
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	f000 fada 	bl	8006638 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	689a      	ldr	r2, [r3, #8]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006092:	609a      	str	r2, [r3, #8]
      break;
 8006094:	e03c      	b.n	8006110 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6818      	ldr	r0, [r3, #0]
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	6859      	ldr	r1, [r3, #4]
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	461a      	mov	r2, r3
 80060a4:	f000 fa4e 	bl	8006544 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2150      	movs	r1, #80	; 0x50
 80060ae:	4618      	mov	r0, r3
 80060b0:	f000 faa7 	bl	8006602 <TIM_ITRx_SetConfig>
      break;
 80060b4:	e02c      	b.n	8006110 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6818      	ldr	r0, [r3, #0]
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	6859      	ldr	r1, [r3, #4]
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	461a      	mov	r2, r3
 80060c4:	f000 fa6d 	bl	80065a2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	2160      	movs	r1, #96	; 0x60
 80060ce:	4618      	mov	r0, r3
 80060d0:	f000 fa97 	bl	8006602 <TIM_ITRx_SetConfig>
      break;
 80060d4:	e01c      	b.n	8006110 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6818      	ldr	r0, [r3, #0]
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	6859      	ldr	r1, [r3, #4]
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	461a      	mov	r2, r3
 80060e4:	f000 fa2e 	bl	8006544 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2140      	movs	r1, #64	; 0x40
 80060ee:	4618      	mov	r0, r3
 80060f0:	f000 fa87 	bl	8006602 <TIM_ITRx_SetConfig>
      break;
 80060f4:	e00c      	b.n	8006110 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4619      	mov	r1, r3
 8006100:	4610      	mov	r0, r2
 8006102:	f000 fa7e 	bl	8006602 <TIM_ITRx_SetConfig>
      break;
 8006106:	e003      	b.n	8006110 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	73fb      	strb	r3, [r7, #15]
      break;
 800610c:	e000      	b.n	8006110 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800610e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006120:	7bfb      	ldrb	r3, [r7, #15]
}
 8006122:	4618      	mov	r0, r3
 8006124:	3710      	adds	r7, #16
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
	...

0800612c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a34      	ldr	r2, [pc, #208]	; (8006210 <TIM_Base_SetConfig+0xe4>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d00f      	beq.n	8006164 <TIM_Base_SetConfig+0x38>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800614a:	d00b      	beq.n	8006164 <TIM_Base_SetConfig+0x38>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a31      	ldr	r2, [pc, #196]	; (8006214 <TIM_Base_SetConfig+0xe8>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d007      	beq.n	8006164 <TIM_Base_SetConfig+0x38>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a30      	ldr	r2, [pc, #192]	; (8006218 <TIM_Base_SetConfig+0xec>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d003      	beq.n	8006164 <TIM_Base_SetConfig+0x38>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a2f      	ldr	r2, [pc, #188]	; (800621c <TIM_Base_SetConfig+0xf0>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d108      	bne.n	8006176 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800616a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	4313      	orrs	r3, r2
 8006174:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a25      	ldr	r2, [pc, #148]	; (8006210 <TIM_Base_SetConfig+0xe4>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d01b      	beq.n	80061b6 <TIM_Base_SetConfig+0x8a>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006184:	d017      	beq.n	80061b6 <TIM_Base_SetConfig+0x8a>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4a22      	ldr	r2, [pc, #136]	; (8006214 <TIM_Base_SetConfig+0xe8>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d013      	beq.n	80061b6 <TIM_Base_SetConfig+0x8a>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a21      	ldr	r2, [pc, #132]	; (8006218 <TIM_Base_SetConfig+0xec>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d00f      	beq.n	80061b6 <TIM_Base_SetConfig+0x8a>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a20      	ldr	r2, [pc, #128]	; (800621c <TIM_Base_SetConfig+0xf0>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d00b      	beq.n	80061b6 <TIM_Base_SetConfig+0x8a>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a1f      	ldr	r2, [pc, #124]	; (8006220 <TIM_Base_SetConfig+0xf4>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d007      	beq.n	80061b6 <TIM_Base_SetConfig+0x8a>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a1e      	ldr	r2, [pc, #120]	; (8006224 <TIM_Base_SetConfig+0xf8>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d003      	beq.n	80061b6 <TIM_Base_SetConfig+0x8a>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a1d      	ldr	r2, [pc, #116]	; (8006228 <TIM_Base_SetConfig+0xfc>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d108      	bne.n	80061c8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	68fa      	ldr	r2, [r7, #12]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	695b      	ldr	r3, [r3, #20]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	689a      	ldr	r2, [r3, #8]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a08      	ldr	r2, [pc, #32]	; (8006210 <TIM_Base_SetConfig+0xe4>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d103      	bne.n	80061fc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	691a      	ldr	r2, [r3, #16]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	615a      	str	r2, [r3, #20]
}
 8006202:	bf00      	nop
 8006204:	3714      	adds	r7, #20
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop
 8006210:	40010000 	.word	0x40010000
 8006214:	40000400 	.word	0x40000400
 8006218:	40000800 	.word	0x40000800
 800621c:	40000c00 	.word	0x40000c00
 8006220:	40014000 	.word	0x40014000
 8006224:	40014400 	.word	0x40014400
 8006228:	40014800 	.word	0x40014800

0800622c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800622c:	b480      	push	{r7}
 800622e:	b087      	sub	sp, #28
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6a1b      	ldr	r3, [r3, #32]
 800623a:	f023 0201 	bic.w	r2, r3, #1
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a1b      	ldr	r3, [r3, #32]
 8006246:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800625a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f023 0303 	bic.w	r3, r3, #3
 8006262:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	68fa      	ldr	r2, [r7, #12]
 800626a:	4313      	orrs	r3, r2
 800626c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f023 0302 	bic.w	r3, r3, #2
 8006274:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	4313      	orrs	r3, r2
 800627e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	4a1c      	ldr	r2, [pc, #112]	; (80062f4 <TIM_OC1_SetConfig+0xc8>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d10c      	bne.n	80062a2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	f023 0308 	bic.w	r3, r3, #8
 800628e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	697a      	ldr	r2, [r7, #20]
 8006296:	4313      	orrs	r3, r2
 8006298:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	f023 0304 	bic.w	r3, r3, #4
 80062a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a13      	ldr	r2, [pc, #76]	; (80062f4 <TIM_OC1_SetConfig+0xc8>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d111      	bne.n	80062ce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80062b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80062b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	695b      	ldr	r3, [r3, #20]
 80062be:	693a      	ldr	r2, [r7, #16]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	699b      	ldr	r3, [r3, #24]
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	693a      	ldr	r2, [r7, #16]
 80062d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	685a      	ldr	r2, [r3, #4]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	697a      	ldr	r2, [r7, #20]
 80062e6:	621a      	str	r2, [r3, #32]
}
 80062e8:	bf00      	nop
 80062ea:	371c      	adds	r7, #28
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr
 80062f4:	40010000 	.word	0x40010000

080062f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b087      	sub	sp, #28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	f023 0210 	bic.w	r2, r3, #16
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6a1b      	ldr	r3, [r3, #32]
 8006312:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	699b      	ldr	r3, [r3, #24]
 800631e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800632e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	021b      	lsls	r3, r3, #8
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	4313      	orrs	r3, r2
 800633a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	f023 0320 	bic.w	r3, r3, #32
 8006342:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	011b      	lsls	r3, r3, #4
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	4313      	orrs	r3, r2
 800634e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a1e      	ldr	r2, [pc, #120]	; (80063cc <TIM_OC2_SetConfig+0xd4>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d10d      	bne.n	8006374 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800635e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	011b      	lsls	r3, r3, #4
 8006366:	697a      	ldr	r2, [r7, #20]
 8006368:	4313      	orrs	r3, r2
 800636a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006372:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	4a15      	ldr	r2, [pc, #84]	; (80063cc <TIM_OC2_SetConfig+0xd4>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d113      	bne.n	80063a4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006382:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800638a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	695b      	ldr	r3, [r3, #20]
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	693a      	ldr	r2, [r7, #16]
 8006394:	4313      	orrs	r3, r2
 8006396:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	699b      	ldr	r3, [r3, #24]
 800639c:	009b      	lsls	r3, r3, #2
 800639e:	693a      	ldr	r2, [r7, #16]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	68fa      	ldr	r2, [r7, #12]
 80063ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	685a      	ldr	r2, [r3, #4]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	697a      	ldr	r2, [r7, #20]
 80063bc:	621a      	str	r2, [r3, #32]
}
 80063be:	bf00      	nop
 80063c0:	371c      	adds	r7, #28
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	40010000 	.word	0x40010000

080063d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b087      	sub	sp, #28
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	69db      	ldr	r3, [r3, #28]
 80063f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f023 0303 	bic.w	r3, r3, #3
 8006406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	4313      	orrs	r3, r2
 8006410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	021b      	lsls	r3, r3, #8
 8006420:	697a      	ldr	r2, [r7, #20]
 8006422:	4313      	orrs	r3, r2
 8006424:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a1d      	ldr	r2, [pc, #116]	; (80064a0 <TIM_OC3_SetConfig+0xd0>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d10d      	bne.n	800644a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006434:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	021b      	lsls	r3, r3, #8
 800643c:	697a      	ldr	r2, [r7, #20]
 800643e:	4313      	orrs	r3, r2
 8006440:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006448:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a14      	ldr	r2, [pc, #80]	; (80064a0 <TIM_OC3_SetConfig+0xd0>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d113      	bne.n	800647a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006458:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006460:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	011b      	lsls	r3, r3, #4
 8006468:	693a      	ldr	r2, [r7, #16]
 800646a:	4313      	orrs	r3, r2
 800646c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	011b      	lsls	r3, r3, #4
 8006474:	693a      	ldr	r2, [r7, #16]
 8006476:	4313      	orrs	r3, r2
 8006478:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	685a      	ldr	r2, [r3, #4]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	697a      	ldr	r2, [r7, #20]
 8006492:	621a      	str	r2, [r3, #32]
}
 8006494:	bf00      	nop
 8006496:	371c      	adds	r7, #28
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr
 80064a0:	40010000 	.word	0x40010000

080064a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b087      	sub	sp, #28
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6a1b      	ldr	r3, [r3, #32]
 80064b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	021b      	lsls	r3, r3, #8
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	031b      	lsls	r3, r3, #12
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a10      	ldr	r2, [pc, #64]	; (8006540 <TIM_OC4_SetConfig+0x9c>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d109      	bne.n	8006518 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800650a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	695b      	ldr	r3, [r3, #20]
 8006510:	019b      	lsls	r3, r3, #6
 8006512:	697a      	ldr	r2, [r7, #20]
 8006514:	4313      	orrs	r3, r2
 8006516:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	697a      	ldr	r2, [r7, #20]
 800651c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	68fa      	ldr	r2, [r7, #12]
 8006522:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	685a      	ldr	r2, [r3, #4]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	693a      	ldr	r2, [r7, #16]
 8006530:	621a      	str	r2, [r3, #32]
}
 8006532:	bf00      	nop
 8006534:	371c      	adds	r7, #28
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	40010000 	.word	0x40010000

08006544 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006544:	b480      	push	{r7}
 8006546:	b087      	sub	sp, #28
 8006548:	af00      	add	r7, sp, #0
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	60b9      	str	r1, [r7, #8]
 800654e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6a1b      	ldr	r3, [r3, #32]
 8006554:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6a1b      	ldr	r3, [r3, #32]
 800655a:	f023 0201 	bic.w	r2, r3, #1
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800656e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	011b      	lsls	r3, r3, #4
 8006574:	693a      	ldr	r2, [r7, #16]
 8006576:	4313      	orrs	r3, r2
 8006578:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	f023 030a 	bic.w	r3, r3, #10
 8006580:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006582:	697a      	ldr	r2, [r7, #20]
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	4313      	orrs	r3, r2
 8006588:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	693a      	ldr	r2, [r7, #16]
 800658e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	697a      	ldr	r2, [r7, #20]
 8006594:	621a      	str	r2, [r3, #32]
}
 8006596:	bf00      	nop
 8006598:	371c      	adds	r7, #28
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr

080065a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065a2:	b480      	push	{r7}
 80065a4:	b087      	sub	sp, #28
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	60f8      	str	r0, [r7, #12]
 80065aa:	60b9      	str	r1, [r7, #8]
 80065ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	f023 0210 	bic.w	r2, r3, #16
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	699b      	ldr	r3, [r3, #24]
 80065be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6a1b      	ldr	r3, [r3, #32]
 80065c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80065cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	031b      	lsls	r3, r3, #12
 80065d2:	697a      	ldr	r2, [r7, #20]
 80065d4:	4313      	orrs	r3, r2
 80065d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80065de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	011b      	lsls	r3, r3, #4
 80065e4:	693a      	ldr	r2, [r7, #16]
 80065e6:	4313      	orrs	r3, r2
 80065e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	693a      	ldr	r2, [r7, #16]
 80065f4:	621a      	str	r2, [r3, #32]
}
 80065f6:	bf00      	nop
 80065f8:	371c      	adds	r7, #28
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr

08006602 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006602:	b480      	push	{r7}
 8006604:	b085      	sub	sp, #20
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
 800660a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006618:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800661a:	683a      	ldr	r2, [r7, #0]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	4313      	orrs	r3, r2
 8006620:	f043 0307 	orr.w	r3, r3, #7
 8006624:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	68fa      	ldr	r2, [r7, #12]
 800662a:	609a      	str	r2, [r3, #8]
}
 800662c:	bf00      	nop
 800662e:	3714      	adds	r7, #20
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006638:	b480      	push	{r7}
 800663a:	b087      	sub	sp, #28
 800663c:	af00      	add	r7, sp, #0
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	60b9      	str	r1, [r7, #8]
 8006642:	607a      	str	r2, [r7, #4]
 8006644:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006652:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	021a      	lsls	r2, r3, #8
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	431a      	orrs	r2, r3
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	4313      	orrs	r3, r2
 8006660:	697a      	ldr	r2, [r7, #20]
 8006662:	4313      	orrs	r3, r2
 8006664:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	697a      	ldr	r2, [r7, #20]
 800666a:	609a      	str	r2, [r3, #8]
}
 800666c:	bf00      	nop
 800666e:	371c      	adds	r7, #28
 8006670:	46bd      	mov	sp, r7
 8006672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006676:	4770      	bx	lr

08006678 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006678:	b480      	push	{r7}
 800667a:	b087      	sub	sp, #28
 800667c:	af00      	add	r7, sp, #0
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	60b9      	str	r1, [r7, #8]
 8006682:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	f003 031f 	and.w	r3, r3, #31
 800668a:	2201      	movs	r2, #1
 800668c:	fa02 f303 	lsl.w	r3, r2, r3
 8006690:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6a1a      	ldr	r2, [r3, #32]
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	43db      	mvns	r3, r3
 800669a:	401a      	ands	r2, r3
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6a1a      	ldr	r2, [r3, #32]
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	f003 031f 	and.w	r3, r3, #31
 80066aa:	6879      	ldr	r1, [r7, #4]
 80066ac:	fa01 f303 	lsl.w	r3, r1, r3
 80066b0:	431a      	orrs	r2, r3
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	621a      	str	r2, [r3, #32]
}
 80066b6:	bf00      	nop
 80066b8:	371c      	adds	r7, #28
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr
	...

080066c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d101      	bne.n	80066dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066d8:	2302      	movs	r3, #2
 80066da:	e050      	b.n	800677e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2202      	movs	r2, #2
 80066e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006702:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68fa      	ldr	r2, [r7, #12]
 800670a:	4313      	orrs	r3, r2
 800670c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a1c      	ldr	r2, [pc, #112]	; (800678c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d018      	beq.n	8006752 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006728:	d013      	beq.n	8006752 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a18      	ldr	r2, [pc, #96]	; (8006790 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d00e      	beq.n	8006752 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a16      	ldr	r2, [pc, #88]	; (8006794 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d009      	beq.n	8006752 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a15      	ldr	r2, [pc, #84]	; (8006798 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d004      	beq.n	8006752 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a13      	ldr	r2, [pc, #76]	; (800679c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d10c      	bne.n	800676c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006758:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	68ba      	ldr	r2, [r7, #8]
 8006760:	4313      	orrs	r3, r2
 8006762:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68ba      	ldr	r2, [r7, #8]
 800676a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3714      	adds	r7, #20
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	40010000 	.word	0x40010000
 8006790:	40000400 	.word	0x40000400
 8006794:	40000800 	.word	0x40000800
 8006798:	40000c00 	.word	0x40000c00
 800679c:	40014000 	.word	0x40014000

080067a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d101      	bne.n	80067b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e03f      	b.n	8006832 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d106      	bne.n	80067cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f7fb ffba 	bl	8002740 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2224      	movs	r2, #36	; 0x24
 80067d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68da      	ldr	r2, [r3, #12]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80067e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 f829 	bl	800683c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	691a      	ldr	r2, [r3, #16]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80067f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	695a      	ldr	r2, [r3, #20]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006808:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	68da      	ldr	r2, [r3, #12]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006818:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2220      	movs	r2, #32
 8006824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2220      	movs	r2, #32
 800682c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006830:	2300      	movs	r3, #0
}
 8006832:	4618      	mov	r0, r3
 8006834:	3708      	adds	r7, #8
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
	...

0800683c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800683c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006840:	b0c0      	sub	sp, #256	; 0x100
 8006842:	af00      	add	r7, sp, #0
 8006844:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	691b      	ldr	r3, [r3, #16]
 8006850:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006858:	68d9      	ldr	r1, [r3, #12]
 800685a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	ea40 0301 	orr.w	r3, r0, r1
 8006864:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800686a:	689a      	ldr	r2, [r3, #8]
 800686c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	431a      	orrs	r2, r3
 8006874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	431a      	orrs	r2, r3
 800687c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006880:	69db      	ldr	r3, [r3, #28]
 8006882:	4313      	orrs	r3, r2
 8006884:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006894:	f021 010c 	bic.w	r1, r1, #12
 8006898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80068a2:	430b      	orrs	r3, r1
 80068a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80068a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80068b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068b6:	6999      	ldr	r1, [r3, #24]
 80068b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	ea40 0301 	orr.w	r3, r0, r1
 80068c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80068c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	4b8f      	ldr	r3, [pc, #572]	; (8006b08 <UART_SetConfig+0x2cc>)
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d005      	beq.n	80068dc <UART_SetConfig+0xa0>
 80068d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	4b8d      	ldr	r3, [pc, #564]	; (8006b0c <UART_SetConfig+0x2d0>)
 80068d8:	429a      	cmp	r2, r3
 80068da:	d104      	bne.n	80068e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80068dc:	f7ff f930 	bl	8005b40 <HAL_RCC_GetPCLK2Freq>
 80068e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80068e4:	e003      	b.n	80068ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80068e6:	f7ff f917 	bl	8005b18 <HAL_RCC_GetPCLK1Freq>
 80068ea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80068ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068f2:	69db      	ldr	r3, [r3, #28]
 80068f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068f8:	f040 810c 	bne.w	8006b14 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80068fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006900:	2200      	movs	r2, #0
 8006902:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006906:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800690a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800690e:	4622      	mov	r2, r4
 8006910:	462b      	mov	r3, r5
 8006912:	1891      	adds	r1, r2, r2
 8006914:	65b9      	str	r1, [r7, #88]	; 0x58
 8006916:	415b      	adcs	r3, r3
 8006918:	65fb      	str	r3, [r7, #92]	; 0x5c
 800691a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800691e:	4621      	mov	r1, r4
 8006920:	eb12 0801 	adds.w	r8, r2, r1
 8006924:	4629      	mov	r1, r5
 8006926:	eb43 0901 	adc.w	r9, r3, r1
 800692a:	f04f 0200 	mov.w	r2, #0
 800692e:	f04f 0300 	mov.w	r3, #0
 8006932:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006936:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800693a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800693e:	4690      	mov	r8, r2
 8006940:	4699      	mov	r9, r3
 8006942:	4623      	mov	r3, r4
 8006944:	eb18 0303 	adds.w	r3, r8, r3
 8006948:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800694c:	462b      	mov	r3, r5
 800694e:	eb49 0303 	adc.w	r3, r9, r3
 8006952:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006962:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006966:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800696a:	460b      	mov	r3, r1
 800696c:	18db      	adds	r3, r3, r3
 800696e:	653b      	str	r3, [r7, #80]	; 0x50
 8006970:	4613      	mov	r3, r2
 8006972:	eb42 0303 	adc.w	r3, r2, r3
 8006976:	657b      	str	r3, [r7, #84]	; 0x54
 8006978:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800697c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006980:	f7fa f98a 	bl	8000c98 <__aeabi_uldivmod>
 8006984:	4602      	mov	r2, r0
 8006986:	460b      	mov	r3, r1
 8006988:	4b61      	ldr	r3, [pc, #388]	; (8006b10 <UART_SetConfig+0x2d4>)
 800698a:	fba3 2302 	umull	r2, r3, r3, r2
 800698e:	095b      	lsrs	r3, r3, #5
 8006990:	011c      	lsls	r4, r3, #4
 8006992:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006996:	2200      	movs	r2, #0
 8006998:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800699c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80069a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80069a4:	4642      	mov	r2, r8
 80069a6:	464b      	mov	r3, r9
 80069a8:	1891      	adds	r1, r2, r2
 80069aa:	64b9      	str	r1, [r7, #72]	; 0x48
 80069ac:	415b      	adcs	r3, r3
 80069ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80069b4:	4641      	mov	r1, r8
 80069b6:	eb12 0a01 	adds.w	sl, r2, r1
 80069ba:	4649      	mov	r1, r9
 80069bc:	eb43 0b01 	adc.w	fp, r3, r1
 80069c0:	f04f 0200 	mov.w	r2, #0
 80069c4:	f04f 0300 	mov.w	r3, #0
 80069c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80069cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80069d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80069d4:	4692      	mov	sl, r2
 80069d6:	469b      	mov	fp, r3
 80069d8:	4643      	mov	r3, r8
 80069da:	eb1a 0303 	adds.w	r3, sl, r3
 80069de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80069e2:	464b      	mov	r3, r9
 80069e4:	eb4b 0303 	adc.w	r3, fp, r3
 80069e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80069ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80069f8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80069fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006a00:	460b      	mov	r3, r1
 8006a02:	18db      	adds	r3, r3, r3
 8006a04:	643b      	str	r3, [r7, #64]	; 0x40
 8006a06:	4613      	mov	r3, r2
 8006a08:	eb42 0303 	adc.w	r3, r2, r3
 8006a0c:	647b      	str	r3, [r7, #68]	; 0x44
 8006a0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006a12:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006a16:	f7fa f93f 	bl	8000c98 <__aeabi_uldivmod>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	4611      	mov	r1, r2
 8006a20:	4b3b      	ldr	r3, [pc, #236]	; (8006b10 <UART_SetConfig+0x2d4>)
 8006a22:	fba3 2301 	umull	r2, r3, r3, r1
 8006a26:	095b      	lsrs	r3, r3, #5
 8006a28:	2264      	movs	r2, #100	; 0x64
 8006a2a:	fb02 f303 	mul.w	r3, r2, r3
 8006a2e:	1acb      	subs	r3, r1, r3
 8006a30:	00db      	lsls	r3, r3, #3
 8006a32:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006a36:	4b36      	ldr	r3, [pc, #216]	; (8006b10 <UART_SetConfig+0x2d4>)
 8006a38:	fba3 2302 	umull	r2, r3, r3, r2
 8006a3c:	095b      	lsrs	r3, r3, #5
 8006a3e:	005b      	lsls	r3, r3, #1
 8006a40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006a44:	441c      	add	r4, r3
 8006a46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006a50:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006a54:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006a58:	4642      	mov	r2, r8
 8006a5a:	464b      	mov	r3, r9
 8006a5c:	1891      	adds	r1, r2, r2
 8006a5e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006a60:	415b      	adcs	r3, r3
 8006a62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006a68:	4641      	mov	r1, r8
 8006a6a:	1851      	adds	r1, r2, r1
 8006a6c:	6339      	str	r1, [r7, #48]	; 0x30
 8006a6e:	4649      	mov	r1, r9
 8006a70:	414b      	adcs	r3, r1
 8006a72:	637b      	str	r3, [r7, #52]	; 0x34
 8006a74:	f04f 0200 	mov.w	r2, #0
 8006a78:	f04f 0300 	mov.w	r3, #0
 8006a7c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006a80:	4659      	mov	r1, fp
 8006a82:	00cb      	lsls	r3, r1, #3
 8006a84:	4651      	mov	r1, sl
 8006a86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a8a:	4651      	mov	r1, sl
 8006a8c:	00ca      	lsls	r2, r1, #3
 8006a8e:	4610      	mov	r0, r2
 8006a90:	4619      	mov	r1, r3
 8006a92:	4603      	mov	r3, r0
 8006a94:	4642      	mov	r2, r8
 8006a96:	189b      	adds	r3, r3, r2
 8006a98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006a9c:	464b      	mov	r3, r9
 8006a9e:	460a      	mov	r2, r1
 8006aa0:	eb42 0303 	adc.w	r3, r2, r3
 8006aa4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006ab4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006ab8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006abc:	460b      	mov	r3, r1
 8006abe:	18db      	adds	r3, r3, r3
 8006ac0:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	eb42 0303 	adc.w	r3, r2, r3
 8006ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006aca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ace:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006ad2:	f7fa f8e1 	bl	8000c98 <__aeabi_uldivmod>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	460b      	mov	r3, r1
 8006ada:	4b0d      	ldr	r3, [pc, #52]	; (8006b10 <UART_SetConfig+0x2d4>)
 8006adc:	fba3 1302 	umull	r1, r3, r3, r2
 8006ae0:	095b      	lsrs	r3, r3, #5
 8006ae2:	2164      	movs	r1, #100	; 0x64
 8006ae4:	fb01 f303 	mul.w	r3, r1, r3
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	00db      	lsls	r3, r3, #3
 8006aec:	3332      	adds	r3, #50	; 0x32
 8006aee:	4a08      	ldr	r2, [pc, #32]	; (8006b10 <UART_SetConfig+0x2d4>)
 8006af0:	fba2 2303 	umull	r2, r3, r2, r3
 8006af4:	095b      	lsrs	r3, r3, #5
 8006af6:	f003 0207 	and.w	r2, r3, #7
 8006afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4422      	add	r2, r4
 8006b02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006b04:	e105      	b.n	8006d12 <UART_SetConfig+0x4d6>
 8006b06:	bf00      	nop
 8006b08:	40011000 	.word	0x40011000
 8006b0c:	40011400 	.word	0x40011400
 8006b10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006b1e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006b22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006b26:	4642      	mov	r2, r8
 8006b28:	464b      	mov	r3, r9
 8006b2a:	1891      	adds	r1, r2, r2
 8006b2c:	6239      	str	r1, [r7, #32]
 8006b2e:	415b      	adcs	r3, r3
 8006b30:	627b      	str	r3, [r7, #36]	; 0x24
 8006b32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006b36:	4641      	mov	r1, r8
 8006b38:	1854      	adds	r4, r2, r1
 8006b3a:	4649      	mov	r1, r9
 8006b3c:	eb43 0501 	adc.w	r5, r3, r1
 8006b40:	f04f 0200 	mov.w	r2, #0
 8006b44:	f04f 0300 	mov.w	r3, #0
 8006b48:	00eb      	lsls	r3, r5, #3
 8006b4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b4e:	00e2      	lsls	r2, r4, #3
 8006b50:	4614      	mov	r4, r2
 8006b52:	461d      	mov	r5, r3
 8006b54:	4643      	mov	r3, r8
 8006b56:	18e3      	adds	r3, r4, r3
 8006b58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006b5c:	464b      	mov	r3, r9
 8006b5e:	eb45 0303 	adc.w	r3, r5, r3
 8006b62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006b72:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006b76:	f04f 0200 	mov.w	r2, #0
 8006b7a:	f04f 0300 	mov.w	r3, #0
 8006b7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006b82:	4629      	mov	r1, r5
 8006b84:	008b      	lsls	r3, r1, #2
 8006b86:	4621      	mov	r1, r4
 8006b88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b8c:	4621      	mov	r1, r4
 8006b8e:	008a      	lsls	r2, r1, #2
 8006b90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006b94:	f7fa f880 	bl	8000c98 <__aeabi_uldivmod>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	4b60      	ldr	r3, [pc, #384]	; (8006d20 <UART_SetConfig+0x4e4>)
 8006b9e:	fba3 2302 	umull	r2, r3, r3, r2
 8006ba2:	095b      	lsrs	r3, r3, #5
 8006ba4:	011c      	lsls	r4, r3, #4
 8006ba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006baa:	2200      	movs	r2, #0
 8006bac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006bb0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006bb4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006bb8:	4642      	mov	r2, r8
 8006bba:	464b      	mov	r3, r9
 8006bbc:	1891      	adds	r1, r2, r2
 8006bbe:	61b9      	str	r1, [r7, #24]
 8006bc0:	415b      	adcs	r3, r3
 8006bc2:	61fb      	str	r3, [r7, #28]
 8006bc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006bc8:	4641      	mov	r1, r8
 8006bca:	1851      	adds	r1, r2, r1
 8006bcc:	6139      	str	r1, [r7, #16]
 8006bce:	4649      	mov	r1, r9
 8006bd0:	414b      	adcs	r3, r1
 8006bd2:	617b      	str	r3, [r7, #20]
 8006bd4:	f04f 0200 	mov.w	r2, #0
 8006bd8:	f04f 0300 	mov.w	r3, #0
 8006bdc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006be0:	4659      	mov	r1, fp
 8006be2:	00cb      	lsls	r3, r1, #3
 8006be4:	4651      	mov	r1, sl
 8006be6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bea:	4651      	mov	r1, sl
 8006bec:	00ca      	lsls	r2, r1, #3
 8006bee:	4610      	mov	r0, r2
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	4642      	mov	r2, r8
 8006bf6:	189b      	adds	r3, r3, r2
 8006bf8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006bfc:	464b      	mov	r3, r9
 8006bfe:	460a      	mov	r2, r1
 8006c00:	eb42 0303 	adc.w	r3, r2, r3
 8006c04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	67bb      	str	r3, [r7, #120]	; 0x78
 8006c12:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006c14:	f04f 0200 	mov.w	r2, #0
 8006c18:	f04f 0300 	mov.w	r3, #0
 8006c1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006c20:	4649      	mov	r1, r9
 8006c22:	008b      	lsls	r3, r1, #2
 8006c24:	4641      	mov	r1, r8
 8006c26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c2a:	4641      	mov	r1, r8
 8006c2c:	008a      	lsls	r2, r1, #2
 8006c2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006c32:	f7fa f831 	bl	8000c98 <__aeabi_uldivmod>
 8006c36:	4602      	mov	r2, r0
 8006c38:	460b      	mov	r3, r1
 8006c3a:	4b39      	ldr	r3, [pc, #228]	; (8006d20 <UART_SetConfig+0x4e4>)
 8006c3c:	fba3 1302 	umull	r1, r3, r3, r2
 8006c40:	095b      	lsrs	r3, r3, #5
 8006c42:	2164      	movs	r1, #100	; 0x64
 8006c44:	fb01 f303 	mul.w	r3, r1, r3
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	011b      	lsls	r3, r3, #4
 8006c4c:	3332      	adds	r3, #50	; 0x32
 8006c4e:	4a34      	ldr	r2, [pc, #208]	; (8006d20 <UART_SetConfig+0x4e4>)
 8006c50:	fba2 2303 	umull	r2, r3, r2, r3
 8006c54:	095b      	lsrs	r3, r3, #5
 8006c56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c5a:	441c      	add	r4, r3
 8006c5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c60:	2200      	movs	r2, #0
 8006c62:	673b      	str	r3, [r7, #112]	; 0x70
 8006c64:	677a      	str	r2, [r7, #116]	; 0x74
 8006c66:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006c6a:	4642      	mov	r2, r8
 8006c6c:	464b      	mov	r3, r9
 8006c6e:	1891      	adds	r1, r2, r2
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	415b      	adcs	r3, r3
 8006c74:	60fb      	str	r3, [r7, #12]
 8006c76:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006c7a:	4641      	mov	r1, r8
 8006c7c:	1851      	adds	r1, r2, r1
 8006c7e:	6039      	str	r1, [r7, #0]
 8006c80:	4649      	mov	r1, r9
 8006c82:	414b      	adcs	r3, r1
 8006c84:	607b      	str	r3, [r7, #4]
 8006c86:	f04f 0200 	mov.w	r2, #0
 8006c8a:	f04f 0300 	mov.w	r3, #0
 8006c8e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006c92:	4659      	mov	r1, fp
 8006c94:	00cb      	lsls	r3, r1, #3
 8006c96:	4651      	mov	r1, sl
 8006c98:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c9c:	4651      	mov	r1, sl
 8006c9e:	00ca      	lsls	r2, r1, #3
 8006ca0:	4610      	mov	r0, r2
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	4642      	mov	r2, r8
 8006ca8:	189b      	adds	r3, r3, r2
 8006caa:	66bb      	str	r3, [r7, #104]	; 0x68
 8006cac:	464b      	mov	r3, r9
 8006cae:	460a      	mov	r2, r1
 8006cb0:	eb42 0303 	adc.w	r3, r2, r3
 8006cb4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	663b      	str	r3, [r7, #96]	; 0x60
 8006cc0:	667a      	str	r2, [r7, #100]	; 0x64
 8006cc2:	f04f 0200 	mov.w	r2, #0
 8006cc6:	f04f 0300 	mov.w	r3, #0
 8006cca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006cce:	4649      	mov	r1, r9
 8006cd0:	008b      	lsls	r3, r1, #2
 8006cd2:	4641      	mov	r1, r8
 8006cd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cd8:	4641      	mov	r1, r8
 8006cda:	008a      	lsls	r2, r1, #2
 8006cdc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006ce0:	f7f9 ffda 	bl	8000c98 <__aeabi_uldivmod>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	460b      	mov	r3, r1
 8006ce8:	4b0d      	ldr	r3, [pc, #52]	; (8006d20 <UART_SetConfig+0x4e4>)
 8006cea:	fba3 1302 	umull	r1, r3, r3, r2
 8006cee:	095b      	lsrs	r3, r3, #5
 8006cf0:	2164      	movs	r1, #100	; 0x64
 8006cf2:	fb01 f303 	mul.w	r3, r1, r3
 8006cf6:	1ad3      	subs	r3, r2, r3
 8006cf8:	011b      	lsls	r3, r3, #4
 8006cfa:	3332      	adds	r3, #50	; 0x32
 8006cfc:	4a08      	ldr	r2, [pc, #32]	; (8006d20 <UART_SetConfig+0x4e4>)
 8006cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8006d02:	095b      	lsrs	r3, r3, #5
 8006d04:	f003 020f 	and.w	r2, r3, #15
 8006d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4422      	add	r2, r4
 8006d10:	609a      	str	r2, [r3, #8]
}
 8006d12:	bf00      	nop
 8006d14:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d1e:	bf00      	nop
 8006d20:	51eb851f 	.word	0x51eb851f

08006d24 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b084      	sub	sp, #16
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8006d32:	6839      	ldr	r1, [r7, #0]
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f001 fcb2 	bl	800869e <VL53L0X_get_offset_calibration_data_micro_meter>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8006d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3710      	adds	r7, #16
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
	...

08006d4c <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8006d4c:	b5b0      	push	{r4, r5, r7, lr}
 8006d4e:	b096      	sub	sp, #88	; 0x58
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d54:	2300      	movs	r3, #0
 8006d56:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8006d5a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d107      	bne.n	8006d72 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8006d62:	2200      	movs	r2, #0
 8006d64:	2188      	movs	r1, #136	; 0x88
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f004 feaa 	bl	800bac0 <VL53L0X_WrByte>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006d80:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8006d8a:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a9e      	ldr	r2, [pc, #632]	; (800700c <VL53L0X_DataInit+0x2c0>)
 8006d92:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a9d      	ldr	r2, [pc, #628]	; (8007010 <VL53L0X_DataInit+0x2c4>)
 8006d9a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2200      	movs	r2, #0
 8006da2:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8006da4:	f107 0310 	add.w	r3, r7, #16
 8006da8:	4619      	mov	r1, r3
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 fac2 	bl	8007334 <VL53L0X_GetDeviceParameters>
 8006db0:	4603      	mov	r3, r0
 8006db2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8006db6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d112      	bne.n	8006de4 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f103 0410 	add.w	r4, r3, #16
 8006dcc:	f107 0510 	add.w	r5, r7, #16
 8006dd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006dd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006dd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006dd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006dd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006dda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ddc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006de0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2264      	movs	r2, #100	; 0x64
 8006de8:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f44f 7261 	mov.w	r2, #900	; 0x384
 8006df2:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8006dfc:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8006e06:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006e12:	2201      	movs	r2, #1
 8006e14:	2180      	movs	r1, #128	; 0x80
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f004 fe52 	bl	800bac0 <VL53L0X_WrByte>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	461a      	mov	r2, r3
 8006e20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e24:	4313      	orrs	r3, r2
 8006e26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	21ff      	movs	r1, #255	; 0xff
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f004 fe46 	bl	800bac0 <VL53L0X_WrByte>
 8006e34:	4603      	mov	r3, r0
 8006e36:	461a      	mov	r2, r3
 8006e38:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006e42:	2200      	movs	r2, #0
 8006e44:	2100      	movs	r1, #0
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f004 fe3a 	bl	800bac0 <VL53L0X_WrByte>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	461a      	mov	r2, r3
 8006e50:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e54:	4313      	orrs	r3, r2
 8006e56:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8006e5a:	f107 030f 	add.w	r3, r7, #15
 8006e5e:	461a      	mov	r2, r3
 8006e60:	2191      	movs	r1, #145	; 0x91
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f004 feae 	bl	800bbc4 <VL53L0X_RdByte>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e70:	4313      	orrs	r3, r2
 8006e72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8006e76:	7bfa      	ldrb	r2, [r7, #15]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006e7e:	2201      	movs	r2, #1
 8006e80:	2100      	movs	r1, #0
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f004 fe1c 	bl	800bac0 <VL53L0X_WrByte>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e90:	4313      	orrs	r3, r2
 8006e92:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006e96:	2200      	movs	r2, #0
 8006e98:	21ff      	movs	r1, #255	; 0xff
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f004 fe10 	bl	800bac0 <VL53L0X_WrByte>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006eae:	2200      	movs	r2, #0
 8006eb0:	2180      	movs	r1, #128	; 0x80
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f004 fe04 	bl	800bac0 <VL53L0X_WrByte>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	461a      	mov	r2, r3
 8006ebc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	653b      	str	r3, [r7, #80]	; 0x50
 8006eca:	e014      	b.n	8006ef6 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8006ecc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d114      	bne.n	8006efe <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8006ed4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	2201      	movs	r2, #1
 8006eda:	4619      	mov	r1, r3
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f000 fd35 	bl	800794c <VL53L0X_SetLimitCheckEnable>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006eea:	4313      	orrs	r3, r2
 8006eec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006ef0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	653b      	str	r3, [r7, #80]	; 0x50
 8006ef6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ef8:	2b05      	cmp	r3, #5
 8006efa:	dde7      	ble.n	8006ecc <VL53L0X_DataInit+0x180>
 8006efc:	e000      	b.n	8006f00 <VL53L0X_DataInit+0x1b4>
		else
			break;
 8006efe:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8006f00:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d107      	bne.n	8006f18 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006f08:	2200      	movs	r2, #0
 8006f0a:	2102      	movs	r1, #2
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 fd1d 	bl	800794c <VL53L0X_SetLimitCheckEnable>
 8006f12:	4603      	mov	r3, r0
 8006f14:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006f18:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d107      	bne.n	8006f30 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006f20:	2200      	movs	r2, #0
 8006f22:	2103      	movs	r1, #3
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f000 fd11 	bl	800794c <VL53L0X_SetLimitCheckEnable>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006f30:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d107      	bne.n	8006f48 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006f38:	2200      	movs	r2, #0
 8006f3a:	2104      	movs	r1, #4
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f000 fd05 	bl	800794c <VL53L0X_SetLimitCheckEnable>
 8006f42:	4603      	mov	r3, r0
 8006f44:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006f48:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d107      	bne.n	8006f60 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006f50:	2200      	movs	r2, #0
 8006f52:	2105      	movs	r1, #5
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f000 fcf9 	bl	800794c <VL53L0X_SetLimitCheckEnable>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8006f60:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d108      	bne.n	8006f7a <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006f68:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8006f6c:	2100      	movs	r1, #0
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f000 fd9c 	bl	8007aac <VL53L0X_SetLimitCheckValue>
 8006f74:	4603      	mov	r3, r0
 8006f76:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006f7a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d108      	bne.n	8006f94 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006f82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006f86:	2101      	movs	r1, #1
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 fd8f 	bl	8007aac <VL53L0X_SetLimitCheckValue>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006f94:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d108      	bne.n	8006fae <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006f9c:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8006fa0:	2102      	movs	r1, #2
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 fd82 	bl	8007aac <VL53L0X_SetLimitCheckValue>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006fae:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d107      	bne.n	8006fc6 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	2103      	movs	r1, #3
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 fd76 	bl	8007aac <VL53L0X_SetLimitCheckValue>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006fc6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d10f      	bne.n	8006fee <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	22ff      	movs	r2, #255	; 0xff
 8006fd2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006fd6:	22ff      	movs	r2, #255	; 0xff
 8006fd8:	2101      	movs	r1, #1
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f004 fd70 	bl	800bac0 <VL53L0X_WrByte>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8006fee:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d103      	bne.n	8006ffe <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8006ffe:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8007002:	4618      	mov	r0, r3
 8007004:	3758      	adds	r7, #88	; 0x58
 8007006:	46bd      	mov	sp, r7
 8007008:	bdb0      	pop	{r4, r5, r7, pc}
 800700a:	bf00      	nop
 800700c:	00016b85 	.word	0x00016b85
 8007010:	000970a4 	.word	0x000970a4

08007014 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8007014:	b5b0      	push	{r4, r5, r7, lr}
 8007016:	b09e      	sub	sp, #120	; 0x78
 8007018:	af02      	add	r7, sp, #8
 800701a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800701c:	2300      	movs	r3, #0
 800701e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8007022:	f107 031c 	add.w	r3, r7, #28
 8007026:	2240      	movs	r2, #64	; 0x40
 8007028:	2100      	movs	r1, #0
 800702a:	4618      	mov	r0, r3
 800702c:	f004 feb0 	bl	800bd90 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8007030:	2300      	movs	r3, #0
 8007032:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8007034:	2300      	movs	r3, #0
 8007036:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8007038:	2300      	movs	r3, #0
 800703a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 800703e:	2300      	movs	r3, #0
 8007040:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8007042:	2300      	movs	r3, #0
 8007044:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8007046:	2300      	movs	r3, #0
 8007048:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800704a:	2300      	movs	r3, #0
 800704c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8007050:	2101      	movs	r1, #1
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f002 fa79 	bl	800954a <VL53L0X_get_info_from_device>
 8007058:	4603      	mov	r3, r0
 800705a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8007064:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 800706c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8007070:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007074:	2b01      	cmp	r3, #1
 8007076:	d80d      	bhi.n	8007094 <VL53L0X_StaticInit+0x80>
 8007078:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800707c:	2b01      	cmp	r3, #1
 800707e:	d102      	bne.n	8007086 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8007080:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007082:	2b20      	cmp	r3, #32
 8007084:	d806      	bhi.n	8007094 <VL53L0X_StaticInit+0x80>
 8007086:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800708a:	2b00      	cmp	r3, #0
 800708c:	d10e      	bne.n	80070ac <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800708e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007090:	2b0c      	cmp	r3, #12
 8007092:	d90b      	bls.n	80070ac <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8007094:	f107 0218 	add.w	r2, r7, #24
 8007098:	f107 0314 	add.w	r3, r7, #20
 800709c:	4619      	mov	r1, r3
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f001 fcf8 	bl	8008a94 <VL53L0X_perform_ref_spad_management>
 80070a4:	4603      	mov	r3, r0
 80070a6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80070aa:	e009      	b.n	80070c0 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 80070ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80070b0:	461a      	mov	r2, r3
 80070b2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f001 fef9 	bl	8008eac <VL53L0X_set_reference_spads>
 80070ba:	4603      	mov	r3, r0
 80070bc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 80070c0:	4b94      	ldr	r3, [pc, #592]	; (8007314 <VL53L0X_StaticInit+0x300>)
 80070c2:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 80070c4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d10f      	bne.n	80070ec <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 80070d2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 80070d6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d104      	bne.n	80070e8 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80070e4:	66bb      	str	r3, [r7, #104]	; 0x68
 80070e6:	e001      	b.n	80070ec <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 80070e8:	4b8a      	ldr	r3, [pc, #552]	; (8007314 <VL53L0X_StaticInit+0x300>)
 80070ea:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 80070ec:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d106      	bne.n	8007102 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 80070f4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f003 fdcc 	bl	800ac94 <VL53L0X_load_tuning_settings>
 80070fc:	4603      	mov	r3, r0
 80070fe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8007102:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007106:	2b00      	cmp	r3, #0
 8007108:	d10a      	bne.n	8007120 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800710a:	2300      	movs	r3, #0
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	2304      	movs	r3, #4
 8007110:	2200      	movs	r2, #0
 8007112:	2100      	movs	r1, #0
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f001 f8f1 	bl	80082fc <VL53L0X_SetGpioConfig>
 800711a:	4603      	mov	r3, r0
 800711c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007120:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007124:	2b00      	cmp	r3, #0
 8007126:	d121      	bne.n	800716c <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007128:	2201      	movs	r2, #1
 800712a:	21ff      	movs	r1, #255	; 0xff
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f004 fcc7 	bl	800bac0 <VL53L0X_WrByte>
 8007132:	4603      	mov	r3, r0
 8007134:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8007138:	f107 031a 	add.w	r3, r7, #26
 800713c:	461a      	mov	r2, r3
 800713e:	2184      	movs	r1, #132	; 0x84
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f004 fd69 	bl	800bc18 <VL53L0X_RdWord>
 8007146:	4603      	mov	r3, r0
 8007148:	461a      	mov	r2, r3
 800714a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800714e:	4313      	orrs	r3, r2
 8007150:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007154:	2200      	movs	r2, #0
 8007156:	21ff      	movs	r1, #255	; 0xff
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f004 fcb1 	bl	800bac0 <VL53L0X_WrByte>
 800715e:	4603      	mov	r3, r0
 8007160:	461a      	mov	r2, r3
 8007162:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8007166:	4313      	orrs	r3, r2
 8007168:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800716c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007170:	2b00      	cmp	r3, #0
 8007172:	d105      	bne.n	8007180 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8007174:	8b7b      	ldrh	r3, [r7, #26]
 8007176:	011b      	lsls	r3, r3, #4
 8007178:	461a      	mov	r2, r3
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8007180:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007184:	2b00      	cmp	r3, #0
 8007186:	d108      	bne.n	800719a <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8007188:	f107 031c 	add.w	r3, r7, #28
 800718c:	4619      	mov	r1, r3
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 f8d0 	bl	8007334 <VL53L0X_GetDeviceParameters>
 8007194:	4603      	mov	r3, r0
 8007196:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 800719a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d110      	bne.n	80071c4 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 80071a2:	f107 0319 	add.w	r3, r7, #25
 80071a6:	4619      	mov	r1, r3
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 f992 	bl	80074d2 <VL53L0X_GetFractionEnable>
 80071ae:	4603      	mov	r3, r0
 80071b0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 80071b4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d103      	bne.n	80071c4 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 80071bc:	7e7a      	ldrb	r2, [r7, #25]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 80071c4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d10e      	bne.n	80071ea <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f103 0410 	add.w	r4, r3, #16
 80071d2:	f107 051c 	add.w	r5, r7, #28
 80071d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80071d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80071da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80071dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80071de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80071e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80071e2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80071e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 80071ea:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d111      	bne.n	8007216 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 80071f2:	f107 0319 	add.w	r3, r7, #25
 80071f6:	461a      	mov	r2, r3
 80071f8:	2101      	movs	r1, #1
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f004 fce2 	bl	800bbc4 <VL53L0X_RdByte>
 8007200:	4603      	mov	r3, r0
 8007202:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8007206:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800720a:	2b00      	cmp	r3, #0
 800720c:	d103      	bne.n	8007216 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800720e:	7e7a      	ldrb	r2, [r7, #25]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8007216:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800721a:	2b00      	cmp	r3, #0
 800721c:	d107      	bne.n	800722e <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800721e:	2200      	movs	r2, #0
 8007220:	2100      	movs	r1, #0
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 f9ca 	bl	80075bc <VL53L0X_SetSequenceStepEnable>
 8007228:	4603      	mov	r3, r0
 800722a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800722e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007232:	2b00      	cmp	r3, #0
 8007234:	d107      	bne.n	8007246 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8007236:	2200      	movs	r2, #0
 8007238:	2102      	movs	r1, #2
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 f9be 	bl	80075bc <VL53L0X_SetSequenceStepEnable>
 8007240:	4603      	mov	r3, r0
 8007242:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8007246:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800724a:	2b00      	cmp	r3, #0
 800724c:	d103      	bne.n	8007256 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2203      	movs	r2, #3
 8007252:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8007256:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800725a:	2b00      	cmp	r3, #0
 800725c:	d109      	bne.n	8007272 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 800725e:	f107 0313 	add.w	r3, r7, #19
 8007262:	461a      	mov	r2, r3
 8007264:	2100      	movs	r1, #0
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 f990 	bl	800758c <VL53L0X_GetVcselPulsePeriod>
 800726c:	4603      	mov	r3, r0
 800726e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007272:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007276:	2b00      	cmp	r3, #0
 8007278:	d103      	bne.n	8007282 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800727a:	7cfa      	ldrb	r2, [r7, #19]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8007282:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007286:	2b00      	cmp	r3, #0
 8007288:	d109      	bne.n	800729e <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 800728a:	f107 0313 	add.w	r3, r7, #19
 800728e:	461a      	mov	r2, r3
 8007290:	2101      	movs	r1, #1
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 f97a 	bl	800758c <VL53L0X_GetVcselPulsePeriod>
 8007298:	4603      	mov	r3, r0
 800729a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800729e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d103      	bne.n	80072ae <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80072a6:	7cfa      	ldrb	r2, [r7, #19]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80072ae:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d109      	bne.n	80072ca <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 80072b6:	f107 030c 	add.w	r3, r7, #12
 80072ba:	461a      	mov	r2, r3
 80072bc:	2103      	movs	r1, #3
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f002 fec4 	bl	800a04c <get_sequence_step_timeout>
 80072c4:	4603      	mov	r3, r0
 80072c6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80072ca:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d103      	bne.n	80072da <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80072da:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d109      	bne.n	80072f6 <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 80072e2:	f107 030c 	add.w	r3, r7, #12
 80072e6:	461a      	mov	r2, r3
 80072e8:	2104      	movs	r1, #4
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f002 feae 	bl	800a04c <get_sequence_step_timeout>
 80072f0:	4603      	mov	r3, r0
 80072f2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80072f6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d103      	bne.n	8007306 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80072fe:	68fa      	ldr	r2, [r7, #12]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007306:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 800730a:	4618      	mov	r0, r3
 800730c:	3770      	adds	r7, #112	; 0x70
 800730e:	46bd      	mov	sp, r7
 8007310:	bdb0      	pop	{r4, r5, r7, pc}
 8007312:	bf00      	nop
 8007314:	20000010 	.word	0x20000010

08007318 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8007320:	239d      	movs	r3, #157	; 0x9d
 8007322:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8007324:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007328:	4618      	mov	r0, r3
 800732a:	3714      	adds	r7, #20
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800733e:	2300      	movs	r3, #0
 8007340:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	4619      	mov	r1, r3
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 f8b0 	bl	80074ac <VL53L0X_GetDeviceMode>
 800734c:	4603      	mov	r3, r0
 800734e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007350:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d107      	bne.n	8007368 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	3308      	adds	r3, #8
 800735c:	4619      	mov	r1, r3
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 fa78 	bl	8007854 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8007364:	4603      	mov	r3, r0
 8007366:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8007368:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d102      	bne.n	8007376 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	2200      	movs	r2, #0
 8007374:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8007376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d107      	bne.n	800738e <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	3310      	adds	r3, #16
 8007382:	4619      	mov	r1, r3
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f000 faae 	bl	80078e6 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800738a:	4603      	mov	r3, r0
 800738c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800738e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d107      	bne.n	80073a6 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	3314      	adds	r3, #20
 800739a:	4619      	mov	r1, r3
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f7ff fcc1 	bl	8006d24 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 80073a2:	4603      	mov	r3, r0
 80073a4:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 80073a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d134      	bne.n	8007418 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80073ae:	2300      	movs	r3, #0
 80073b0:	60bb      	str	r3, [r7, #8]
 80073b2:	e02a      	b.n	800740a <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 80073b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d12a      	bne.n	8007412 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	b299      	uxth	r1, r3
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	3308      	adds	r3, #8
 80073c4:	009b      	lsls	r3, r3, #2
 80073c6:	683a      	ldr	r2, [r7, #0]
 80073c8:	4413      	add	r3, r2
 80073ca:	3304      	adds	r3, #4
 80073cc:	461a      	mov	r2, r3
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 fbce 	bl	8007b70 <VL53L0X_GetLimitCheckValue>
 80073d4:	4603      	mov	r3, r0
 80073d6:	461a      	mov	r2, r3
 80073d8:	7bfb      	ldrb	r3, [r7, #15]
 80073da:	4313      	orrs	r3, r2
 80073dc:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 80073de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d117      	bne.n	8007416 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	b299      	uxth	r1, r3
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	3318      	adds	r3, #24
 80073ee:	683a      	ldr	r2, [r7, #0]
 80073f0:	4413      	add	r3, r2
 80073f2:	461a      	mov	r2, r3
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f000 fb35 	bl	8007a64 <VL53L0X_GetLimitCheckEnable>
 80073fa:	4603      	mov	r3, r0
 80073fc:	461a      	mov	r2, r3
 80073fe:	7bfb      	ldrb	r3, [r7, #15]
 8007400:	4313      	orrs	r3, r2
 8007402:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	3301      	adds	r3, #1
 8007408:	60bb      	str	r3, [r7, #8]
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	2b05      	cmp	r3, #5
 800740e:	ddd1      	ble.n	80073b4 <VL53L0X_GetDeviceParameters+0x80>
 8007410:	e002      	b.n	8007418 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8007412:	bf00      	nop
 8007414:	e000      	b.n	8007418 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8007416:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007418:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d107      	bne.n	8007430 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	333c      	adds	r3, #60	; 0x3c
 8007424:	4619      	mov	r1, r3
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 fc30 	bl	8007c8c <VL53L0X_GetWrapAroundCheckEnable>
 800742c:	4603      	mov	r3, r0
 800742e:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8007430:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d107      	bne.n	8007448 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	3304      	adds	r3, #4
 800743c:	4619      	mov	r1, r3
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 f879 	bl	8007536 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8007444:	4603      	mov	r3, r0
 8007446:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007448:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800744c:	4618      	mov	r0, r3
 800744e:	3710      	adds	r7, #16
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8007454:	b480      	push	{r7}
 8007456:	b085      	sub	sp, #20
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	460b      	mov	r3, r1
 800745e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007460:	2300      	movs	r3, #0
 8007462:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8007464:	78fb      	ldrb	r3, [r7, #3]
 8007466:	2b15      	cmp	r3, #21
 8007468:	bf8c      	ite	hi
 800746a:	2201      	movhi	r2, #1
 800746c:	2200      	movls	r2, #0
 800746e:	b2d2      	uxtb	r2, r2
 8007470:	2a00      	cmp	r2, #0
 8007472:	d10e      	bne.n	8007492 <VL53L0X_SetDeviceMode+0x3e>
 8007474:	2201      	movs	r2, #1
 8007476:	409a      	lsls	r2, r3
 8007478:	4b0b      	ldr	r3, [pc, #44]	; (80074a8 <VL53L0X_SetDeviceMode+0x54>)
 800747a:	4013      	ands	r3, r2
 800747c:	2b00      	cmp	r3, #0
 800747e:	bf14      	ite	ne
 8007480:	2301      	movne	r3, #1
 8007482:	2300      	moveq	r3, #0
 8007484:	b2db      	uxtb	r3, r3
 8007486:	2b00      	cmp	r3, #0
 8007488:	d003      	beq.n	8007492 <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	78fa      	ldrb	r2, [r7, #3]
 800748e:	741a      	strb	r2, [r3, #16]
		break;
 8007490:	e001      	b.n	8007496 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8007492:	23f8      	movs	r3, #248	; 0xf8
 8007494:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007496:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800749a:	4618      	mov	r0, r3
 800749c:	3714      	adds	r7, #20
 800749e:	46bd      	mov	sp, r7
 80074a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a4:	4770      	bx	lr
 80074a6:	bf00      	nop
 80074a8:	0030000b 	.word	0x0030000b

080074ac <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074b6:	2300      	movs	r3, #0
 80074b8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	7c1a      	ldrb	r2, [r3, #16]
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80074c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3714      	adds	r7, #20
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr

080074d2 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 80074d2:	b580      	push	{r7, lr}
 80074d4:	b084      	sub	sp, #16
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	6078      	str	r0, [r7, #4]
 80074da:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074dc:	2300      	movs	r3, #0
 80074de:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 80074e0:	683a      	ldr	r2, [r7, #0]
 80074e2:	2109      	movs	r1, #9
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f004 fb6d 	bl	800bbc4 <VL53L0X_RdByte>
 80074ea:	4603      	mov	r3, r0
 80074ec:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80074ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d106      	bne.n	8007504 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	781b      	ldrb	r3, [r3, #0]
 80074fa:	f003 0301 	and.w	r3, r3, #1
 80074fe:	b2da      	uxtb	r2, r3
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8007504:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007508:	4618      	mov	r0, r3
 800750a:	3710      	adds	r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b084      	sub	sp, #16
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800751a:	2300      	movs	r3, #0
 800751c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800751e:	6839      	ldr	r1, [r7, #0]
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f003 fa26 	bl	800a972 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8007526:	4603      	mov	r3, r0
 8007528:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800752a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800752e:	4618      	mov	r0, r3
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8007536:	b580      	push	{r7, lr}
 8007538:	b084      	sub	sp, #16
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
 800753e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007540:	2300      	movs	r3, #0
 8007542:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8007544:	6839      	ldr	r1, [r7, #0]
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f003 faf3 	bl	800ab32 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800754c:	4603      	mov	r3, r0
 800754e:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8007550:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007554:	4618      	mov	r0, r3
 8007556:	3710      	adds	r7, #16
 8007558:	46bd      	mov	sp, r7
 800755a:	bd80      	pop	{r7, pc}

0800755c <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b084      	sub	sp, #16
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	460b      	mov	r3, r1
 8007566:	70fb      	strb	r3, [r7, #3]
 8007568:	4613      	mov	r3, r2
 800756a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800756c:	2300      	movs	r3, #0
 800756e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8007570:	78ba      	ldrb	r2, [r7, #2]
 8007572:	78fb      	ldrb	r3, [r7, #3]
 8007574:	4619      	mov	r1, r3
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f002 ff3b 	bl	800a3f2 <VL53L0X_set_vcsel_pulse_period>
 800757c:	4603      	mov	r3, r0
 800757e:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8007580:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007584:	4618      	mov	r0, r3
 8007586:	3710      	adds	r7, #16
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b086      	sub	sp, #24
 8007590:	af00      	add	r7, sp, #0
 8007592:	60f8      	str	r0, [r7, #12]
 8007594:	460b      	mov	r3, r1
 8007596:	607a      	str	r2, [r7, #4]
 8007598:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800759a:	2300      	movs	r3, #0
 800759c:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800759e:	7afb      	ldrb	r3, [r7, #11]
 80075a0:	687a      	ldr	r2, [r7, #4]
 80075a2:	4619      	mov	r1, r3
 80075a4:	68f8      	ldr	r0, [r7, #12]
 80075a6:	f003 f9ad 	bl	800a904 <VL53L0X_get_vcsel_pulse_period>
 80075aa:	4603      	mov	r3, r0
 80075ac:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80075ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3718      	adds	r7, #24
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}
	...

080075bc <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b086      	sub	sp, #24
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	460b      	mov	r3, r1
 80075c6:	70fb      	strb	r3, [r7, #3]
 80075c8:	4613      	mov	r3, r2
 80075ca:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80075cc:	2300      	movs	r3, #0
 80075ce:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80075d0:	2300      	movs	r3, #0
 80075d2:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 80075d4:	2300      	movs	r3, #0
 80075d6:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80075d8:	f107 030f 	add.w	r3, r7, #15
 80075dc:	461a      	mov	r2, r3
 80075de:	2101      	movs	r1, #1
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f004 faef 	bl	800bbc4 <VL53L0X_RdByte>
 80075e6:	4603      	mov	r3, r0
 80075e8:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 80075ea:	7bfb      	ldrb	r3, [r7, #15]
 80075ec:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 80075ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d15a      	bne.n	80076ac <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 80075f6:	78bb      	ldrb	r3, [r7, #2]
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d12b      	bne.n	8007654 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 80075fc:	78fb      	ldrb	r3, [r7, #3]
 80075fe:	2b04      	cmp	r3, #4
 8007600:	d825      	bhi.n	800764e <VL53L0X_SetSequenceStepEnable+0x92>
 8007602:	a201      	add	r2, pc, #4	; (adr r2, 8007608 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8007604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007608:	0800761d 	.word	0x0800761d
 800760c:	08007627 	.word	0x08007627
 8007610:	08007631 	.word	0x08007631
 8007614:	0800763b 	.word	0x0800763b
 8007618:	08007645 	.word	0x08007645
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800761c:	7dbb      	ldrb	r3, [r7, #22]
 800761e:	f043 0310 	orr.w	r3, r3, #16
 8007622:	75bb      	strb	r3, [r7, #22]
				break;
 8007624:	e043      	b.n	80076ae <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8007626:	7dbb      	ldrb	r3, [r7, #22]
 8007628:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800762c:	75bb      	strb	r3, [r7, #22]
				break;
 800762e:	e03e      	b.n	80076ae <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8007630:	7dbb      	ldrb	r3, [r7, #22]
 8007632:	f043 0304 	orr.w	r3, r3, #4
 8007636:	75bb      	strb	r3, [r7, #22]
				break;
 8007638:	e039      	b.n	80076ae <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800763a:	7dbb      	ldrb	r3, [r7, #22]
 800763c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007640:	75bb      	strb	r3, [r7, #22]
				break;
 8007642:	e034      	b.n	80076ae <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8007644:	7dbb      	ldrb	r3, [r7, #22]
 8007646:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800764a:	75bb      	strb	r3, [r7, #22]
				break;
 800764c:	e02f      	b.n	80076ae <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800764e:	23fc      	movs	r3, #252	; 0xfc
 8007650:	75fb      	strb	r3, [r7, #23]
 8007652:	e02c      	b.n	80076ae <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8007654:	78fb      	ldrb	r3, [r7, #3]
 8007656:	2b04      	cmp	r3, #4
 8007658:	d825      	bhi.n	80076a6 <VL53L0X_SetSequenceStepEnable+0xea>
 800765a:	a201      	add	r2, pc, #4	; (adr r2, 8007660 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800765c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007660:	08007675 	.word	0x08007675
 8007664:	0800767f 	.word	0x0800767f
 8007668:	08007689 	.word	0x08007689
 800766c:	08007693 	.word	0x08007693
 8007670:	0800769d 	.word	0x0800769d
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8007674:	7dbb      	ldrb	r3, [r7, #22]
 8007676:	f023 0310 	bic.w	r3, r3, #16
 800767a:	75bb      	strb	r3, [r7, #22]
				break;
 800767c:	e017      	b.n	80076ae <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800767e:	7dbb      	ldrb	r3, [r7, #22]
 8007680:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8007684:	75bb      	strb	r3, [r7, #22]
				break;
 8007686:	e012      	b.n	80076ae <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8007688:	7dbb      	ldrb	r3, [r7, #22]
 800768a:	f023 0304 	bic.w	r3, r3, #4
 800768e:	75bb      	strb	r3, [r7, #22]
				break;
 8007690:	e00d      	b.n	80076ae <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8007692:	7dbb      	ldrb	r3, [r7, #22]
 8007694:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007698:	75bb      	strb	r3, [r7, #22]
				break;
 800769a:	e008      	b.n	80076ae <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800769c:	7dbb      	ldrb	r3, [r7, #22]
 800769e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076a2:	75bb      	strb	r3, [r7, #22]
				break;
 80076a4:	e003      	b.n	80076ae <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80076a6:	23fc      	movs	r3, #252	; 0xfc
 80076a8:	75fb      	strb	r3, [r7, #23]
 80076aa:	e000      	b.n	80076ae <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 80076ac:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 80076ae:	7bfb      	ldrb	r3, [r7, #15]
 80076b0:	7dba      	ldrb	r2, [r7, #22]
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d01e      	beq.n	80076f4 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80076b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d107      	bne.n	80076ce <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 80076be:	7dbb      	ldrb	r3, [r7, #22]
 80076c0:	461a      	mov	r2, r3
 80076c2:	2101      	movs	r1, #1
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f004 f9fb 	bl	800bac0 <VL53L0X_WrByte>
 80076ca:	4603      	mov	r3, r0
 80076cc:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80076ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d103      	bne.n	80076de <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	7dba      	ldrb	r2, [r7, #22]
 80076da:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80076de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d106      	bne.n	80076f4 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	695b      	ldr	r3, [r3, #20]
 80076ea:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80076ec:	6939      	ldr	r1, [r7, #16]
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f7ff ff0e 	bl	8007510 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80076f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3718      	adds	r7, #24
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8007700:	b480      	push	{r7}
 8007702:	b087      	sub	sp, #28
 8007704:	af00      	add	r7, sp, #0
 8007706:	60f8      	str	r0, [r7, #12]
 8007708:	607b      	str	r3, [r7, #4]
 800770a:	460b      	mov	r3, r1
 800770c:	72fb      	strb	r3, [r7, #11]
 800770e:	4613      	mov	r3, r2
 8007710:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007712:	2300      	movs	r3, #0
 8007714:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 800771c:	7afb      	ldrb	r3, [r7, #11]
 800771e:	2b04      	cmp	r3, #4
 8007720:	d836      	bhi.n	8007790 <sequence_step_enabled+0x90>
 8007722:	a201      	add	r2, pc, #4	; (adr r2, 8007728 <sequence_step_enabled+0x28>)
 8007724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007728:	0800773d 	.word	0x0800773d
 800772c:	0800774f 	.word	0x0800774f
 8007730:	08007761 	.word	0x08007761
 8007734:	08007773 	.word	0x08007773
 8007738:	08007785 	.word	0x08007785
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800773c:	7abb      	ldrb	r3, [r7, #10]
 800773e:	111b      	asrs	r3, r3, #4
 8007740:	b2db      	uxtb	r3, r3
 8007742:	f003 0301 	and.w	r3, r3, #1
 8007746:	b2da      	uxtb	r2, r3
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	701a      	strb	r2, [r3, #0]
		break;
 800774c:	e022      	b.n	8007794 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800774e:	7abb      	ldrb	r3, [r7, #10]
 8007750:	10db      	asrs	r3, r3, #3
 8007752:	b2db      	uxtb	r3, r3
 8007754:	f003 0301 	and.w	r3, r3, #1
 8007758:	b2da      	uxtb	r2, r3
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	701a      	strb	r2, [r3, #0]
		break;
 800775e:	e019      	b.n	8007794 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8007760:	7abb      	ldrb	r3, [r7, #10]
 8007762:	109b      	asrs	r3, r3, #2
 8007764:	b2db      	uxtb	r3, r3
 8007766:	f003 0301 	and.w	r3, r3, #1
 800776a:	b2da      	uxtb	r2, r3
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	701a      	strb	r2, [r3, #0]
		break;
 8007770:	e010      	b.n	8007794 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8007772:	7abb      	ldrb	r3, [r7, #10]
 8007774:	119b      	asrs	r3, r3, #6
 8007776:	b2db      	uxtb	r3, r3
 8007778:	f003 0301 	and.w	r3, r3, #1
 800777c:	b2da      	uxtb	r2, r3
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	701a      	strb	r2, [r3, #0]
		break;
 8007782:	e007      	b.n	8007794 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8007784:	7abb      	ldrb	r3, [r7, #10]
 8007786:	09db      	lsrs	r3, r3, #7
 8007788:	b2da      	uxtb	r2, r3
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	701a      	strb	r2, [r3, #0]
		break;
 800778e:	e001      	b.n	8007794 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007790:	23fc      	movs	r3, #252	; 0xfc
 8007792:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007794:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007798:	4618      	mov	r0, r3
 800779a:	371c      	adds	r7, #28
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80077ae:	2300      	movs	r3, #0
 80077b0:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 80077b2:	2300      	movs	r3, #0
 80077b4:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80077b6:	f107 030e 	add.w	r3, r7, #14
 80077ba:	461a      	mov	r2, r3
 80077bc:	2101      	movs	r1, #1
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f004 fa00 	bl	800bbc4 <VL53L0X_RdByte>
 80077c4:	4603      	mov	r3, r0
 80077c6:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80077c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d107      	bne.n	80077e0 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 80077d0:	7bba      	ldrb	r2, [r7, #14]
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	2100      	movs	r1, #0
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f7ff ff92 	bl	8007700 <sequence_step_enabled>
 80077dc:	4603      	mov	r3, r0
 80077de:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80077e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d108      	bne.n	80077fa <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 80077e8:	7bba      	ldrb	r2, [r7, #14]
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	3302      	adds	r3, #2
 80077ee:	2101      	movs	r1, #1
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f7ff ff85 	bl	8007700 <sequence_step_enabled>
 80077f6:	4603      	mov	r3, r0
 80077f8:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80077fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d108      	bne.n	8007814 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8007802:	7bba      	ldrb	r2, [r7, #14]
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	3301      	adds	r3, #1
 8007808:	2102      	movs	r1, #2
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f7ff ff78 	bl	8007700 <sequence_step_enabled>
 8007810:	4603      	mov	r3, r0
 8007812:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007814:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d108      	bne.n	800782e <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 800781c:	7bba      	ldrb	r2, [r7, #14]
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	3303      	adds	r3, #3
 8007822:	2103      	movs	r1, #3
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f7ff ff6b 	bl	8007700 <sequence_step_enabled>
 800782a:	4603      	mov	r3, r0
 800782c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800782e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d108      	bne.n	8007848 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8007836:	7bba      	ldrb	r2, [r7, #14]
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	3304      	adds	r3, #4
 800783c:	2104      	movs	r1, #4
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f7ff ff5e 	bl	8007700 <sequence_step_enabled>
 8007844:	4603      	mov	r3, r0
 8007846:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007848:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800784c:	4618      	mov	r0, r3
 800784e:	3710      	adds	r7, #16
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}

08007854 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800785e:	2300      	movs	r3, #0
 8007860:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8007862:	f107 030c 	add.w	r3, r7, #12
 8007866:	461a      	mov	r2, r3
 8007868:	21f8      	movs	r1, #248	; 0xf8
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f004 f9d4 	bl	800bc18 <VL53L0X_RdWord>
 8007870:	4603      	mov	r3, r0
 8007872:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8007874:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d108      	bne.n	800788e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 800787c:	f107 0308 	add.w	r3, r7, #8
 8007880:	461a      	mov	r2, r3
 8007882:	2104      	movs	r1, #4
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f004 f9ff 	bl	800bc88 <VL53L0X_RdDWord>
 800788a:	4603      	mov	r3, r0
 800788c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800788e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d10c      	bne.n	80078b0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8007896:	89bb      	ldrh	r3, [r7, #12]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d005      	beq.n	80078a8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	89ba      	ldrh	r2, [r7, #12]
 80078a0:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80078b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3710      	adds	r7, #16
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 80078bc:	b480      	push	{r7}
 80078be:	b085      	sub	sp, #20
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80078c6:	2300      	movs	r3, #0
 80078c8:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	7f1b      	ldrb	r3, [r3, #28]
 80078ce:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	7bba      	ldrb	r2, [r7, #14]
 80078d4:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80078d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3714      	adds	r7, #20
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr

080078e6 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b086      	sub	sp, #24
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
 80078ee:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80078f0:	2300      	movs	r3, #0
 80078f2:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 80078f4:	f107 030e 	add.w	r3, r7, #14
 80078f8:	461a      	mov	r2, r3
 80078fa:	2120      	movs	r1, #32
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f004 f98b 	bl	800bc18 <VL53L0X_RdWord>
 8007902:	4603      	mov	r3, r0
 8007904:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8007906:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d118      	bne.n	8007940 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 800790e:	89fb      	ldrh	r3, [r7, #14]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d109      	bne.n	8007928 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6a1b      	ldr	r3, [r3, #32]
 8007918:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	693a      	ldr	r2, [r7, #16]
 800791e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2200      	movs	r2, #0
 8007924:	771a      	strb	r2, [r3, #28]
 8007926:	e00b      	b.n	8007940 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8007928:	89fb      	ldrh	r3, [r7, #14]
 800792a:	00db      	lsls	r3, r3, #3
 800792c:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	693a      	ldr	r2, [r7, #16]
 8007932:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	693a      	ldr	r2, [r7, #16]
 8007938:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2201      	movs	r2, #1
 800793e:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007940:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007944:	4618      	mov	r0, r3
 8007946:	3718      	adds	r7, #24
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}

0800794c <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b086      	sub	sp, #24
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	460b      	mov	r3, r1
 8007956:	807b      	strh	r3, [r7, #2]
 8007958:	4613      	mov	r3, r2
 800795a:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800795c:	2300      	movs	r3, #0
 800795e:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8007960:	2300      	movs	r3, #0
 8007962:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8007964:	2300      	movs	r3, #0
 8007966:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8007968:	2300      	movs	r3, #0
 800796a:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800796c:	887b      	ldrh	r3, [r7, #2]
 800796e:	2b05      	cmp	r3, #5
 8007970:	d902      	bls.n	8007978 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007972:	23fc      	movs	r3, #252	; 0xfc
 8007974:	75fb      	strb	r3, [r7, #23]
 8007976:	e05b      	b.n	8007a30 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8007978:	787b      	ldrb	r3, [r7, #1]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d106      	bne.n	800798c <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800797e:	2300      	movs	r3, #0
 8007980:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8007982:	2300      	movs	r3, #0
 8007984:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8007986:	2301      	movs	r3, #1
 8007988:	73bb      	strb	r3, [r7, #14]
 800798a:	e00a      	b.n	80079a2 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800798c:	887b      	ldrh	r3, [r7, #2]
 800798e:	687a      	ldr	r2, [r7, #4]
 8007990:	330c      	adds	r3, #12
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	4413      	add	r3, r2
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800799a:	2300      	movs	r3, #0
 800799c:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800799e:	2301      	movs	r3, #1
 80079a0:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 80079a2:	887b      	ldrh	r3, [r7, #2]
 80079a4:	2b05      	cmp	r3, #5
 80079a6:	d841      	bhi.n	8007a2c <VL53L0X_SetLimitCheckEnable+0xe0>
 80079a8:	a201      	add	r2, pc, #4	; (adr r2, 80079b0 <VL53L0X_SetLimitCheckEnable+0x64>)
 80079aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ae:	bf00      	nop
 80079b0:	080079c9 	.word	0x080079c9
 80079b4:	080079d3 	.word	0x080079d3
 80079b8:	080079e9 	.word	0x080079e9
 80079bc:	080079f3 	.word	0x080079f3
 80079c0:	080079fd 	.word	0x080079fd
 80079c4:	08007a15 	.word	0x08007a15

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	7bfa      	ldrb	r2, [r7, #15]
 80079cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 80079d0:	e02e      	b.n	8007a30 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	461a      	mov	r2, r3
 80079da:	2144      	movs	r1, #68	; 0x44
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f004 f893 	bl	800bb08 <VL53L0X_WrWord>
 80079e2:	4603      	mov	r3, r0
 80079e4:	75fb      	strb	r3, [r7, #23]

			break;
 80079e6:	e023      	b.n	8007a30 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	7bfa      	ldrb	r2, [r7, #15]
 80079ec:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 80079f0:	e01e      	b.n	8007a30 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	7bfa      	ldrb	r2, [r7, #15]
 80079f6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 80079fa:	e019      	b.n	8007a30 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80079fc:	7bbb      	ldrb	r3, [r7, #14]
 80079fe:	005b      	lsls	r3, r3, #1
 8007a00:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8007a02:	7b7b      	ldrb	r3, [r7, #13]
 8007a04:	22fe      	movs	r2, #254	; 0xfe
 8007a06:	2160      	movs	r1, #96	; 0x60
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f004 f8a7 	bl	800bb5c <VL53L0X_UpdateByte>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8007a12:	e00d      	b.n	8007a30 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8007a14:	7bbb      	ldrb	r3, [r7, #14]
 8007a16:	011b      	lsls	r3, r3, #4
 8007a18:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8007a1a:	7b7b      	ldrb	r3, [r7, #13]
 8007a1c:	22ef      	movs	r2, #239	; 0xef
 8007a1e:	2160      	movs	r1, #96	; 0x60
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f004 f89b 	bl	800bb5c <VL53L0X_UpdateByte>
 8007a26:	4603      	mov	r3, r0
 8007a28:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8007a2a:	e001      	b.n	8007a30 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007a2c:	23fc      	movs	r3, #252	; 0xfc
 8007a2e:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007a30:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d10f      	bne.n	8007a58 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8007a38:	787b      	ldrb	r3, [r7, #1]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d106      	bne.n	8007a4c <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007a3e:	887b      	ldrh	r3, [r7, #2]
 8007a40:	687a      	ldr	r2, [r7, #4]
 8007a42:	4413      	add	r3, r2
 8007a44:	2200      	movs	r2, #0
 8007a46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8007a4a:	e005      	b.n	8007a58 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007a4c:	887b      	ldrh	r3, [r7, #2]
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	4413      	add	r3, r2
 8007a52:	2201      	movs	r2, #1
 8007a54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007a58:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3718      	adds	r7, #24
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b087      	sub	sp, #28
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	607a      	str	r2, [r7, #4]
 8007a70:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a72:	2300      	movs	r3, #0
 8007a74:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8007a76:	897b      	ldrh	r3, [r7, #10]
 8007a78:	2b05      	cmp	r3, #5
 8007a7a:	d905      	bls.n	8007a88 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007a7c:	23fc      	movs	r3, #252	; 0xfc
 8007a7e:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	701a      	strb	r2, [r3, #0]
 8007a86:	e008      	b.n	8007a9a <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007a88:	897b      	ldrh	r3, [r7, #10]
 8007a8a:	68fa      	ldr	r2, [r7, #12]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007a92:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	7dba      	ldrb	r2, [r7, #22]
 8007a98:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007a9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	371c      	adds	r7, #28
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr
	...

08007aac <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b086      	sub	sp, #24
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	60f8      	str	r0, [r7, #12]
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	607a      	str	r2, [r7, #4]
 8007ab8:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007aba:	2300      	movs	r3, #0
 8007abc:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8007abe:	897b      	ldrh	r3, [r7, #10]
 8007ac0:	68fa      	ldr	r2, [r7, #12]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ac8:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8007aca:	7dbb      	ldrb	r3, [r7, #22]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d107      	bne.n	8007ae0 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007ad0:	897b      	ldrh	r3, [r7, #10]
 8007ad2:	68fa      	ldr	r2, [r7, #12]
 8007ad4:	330c      	adds	r3, #12
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	4413      	add	r3, r2
 8007ada:	687a      	ldr	r2, [r7, #4]
 8007adc:	605a      	str	r2, [r3, #4]
 8007ade:	e040      	b.n	8007b62 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8007ae0:	897b      	ldrh	r3, [r7, #10]
 8007ae2:	2b05      	cmp	r3, #5
 8007ae4:	d830      	bhi.n	8007b48 <VL53L0X_SetLimitCheckValue+0x9c>
 8007ae6:	a201      	add	r2, pc, #4	; (adr r2, 8007aec <VL53L0X_SetLimitCheckValue+0x40>)
 8007ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aec:	08007b05 	.word	0x08007b05
 8007af0:	08007b0d 	.word	0x08007b0d
 8007af4:	08007b23 	.word	0x08007b23
 8007af8:	08007b2b 	.word	0x08007b2b
 8007afc:	08007b33 	.word	0x08007b33
 8007b00:	08007b33 	.word	0x08007b33

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	687a      	ldr	r2, [r7, #4]
 8007b08:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8007b0a:	e01f      	b.n	8007b4c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	461a      	mov	r2, r3
 8007b14:	2144      	movs	r1, #68	; 0x44
 8007b16:	68f8      	ldr	r0, [r7, #12]
 8007b18:	f003 fff6 	bl	800bb08 <VL53L0X_WrWord>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8007b20:	e014      	b.n	8007b4c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8007b28:	e010      	b.n	8007b4c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8007b30:	e00c      	b.n	8007b4c <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	461a      	mov	r2, r3
 8007b3a:	2164      	movs	r1, #100	; 0x64
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f003 ffe3 	bl	800bb08 <VL53L0X_WrWord>
 8007b42:	4603      	mov	r3, r0
 8007b44:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8007b46:	e001      	b.n	8007b4c <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007b48:	23fc      	movs	r3, #252	; 0xfc
 8007b4a:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8007b4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d106      	bne.n	8007b62 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b54:	897b      	ldrh	r3, [r7, #10]
 8007b56:	68fa      	ldr	r2, [r7, #12]
 8007b58:	330c      	adds	r3, #12
 8007b5a:	009b      	lsls	r3, r3, #2
 8007b5c:	4413      	add	r3, r2
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007b62:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3718      	adds	r7, #24
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop

08007b70 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b088      	sub	sp, #32
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	460b      	mov	r3, r1
 8007b7a:	607a      	str	r2, [r7, #4]
 8007b7c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8007b82:	2300      	movs	r3, #0
 8007b84:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8007b86:	897b      	ldrh	r3, [r7, #10]
 8007b88:	2b05      	cmp	r3, #5
 8007b8a:	d847      	bhi.n	8007c1c <VL53L0X_GetLimitCheckValue+0xac>
 8007b8c:	a201      	add	r2, pc, #4	; (adr r2, 8007b94 <VL53L0X_GetLimitCheckValue+0x24>)
 8007b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b92:	bf00      	nop
 8007b94:	08007bad 	.word	0x08007bad
 8007b98:	08007bb9 	.word	0x08007bb9
 8007b9c:	08007bdf 	.word	0x08007bdf
 8007ba0:	08007beb 	.word	0x08007beb
 8007ba4:	08007bf7 	.word	0x08007bf7
 8007ba8:	08007bf7 	.word	0x08007bf7

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bb0:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	77bb      	strb	r3, [r7, #30]
		break;
 8007bb6:	e033      	b.n	8007c20 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8007bb8:	f107 0316 	add.w	r3, r7, #22
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	2144      	movs	r1, #68	; 0x44
 8007bc0:	68f8      	ldr	r0, [r7, #12]
 8007bc2:	f004 f829 	bl	800bc18 <VL53L0X_RdWord>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8007bca:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d102      	bne.n	8007bd8 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8007bd2:	8afb      	ldrh	r3, [r7, #22]
 8007bd4:	025b      	lsls	r3, r3, #9
 8007bd6:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	77bb      	strb	r3, [r7, #30]
		break;
 8007bdc:	e020      	b.n	8007c20 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007be2:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8007be4:	2300      	movs	r3, #0
 8007be6:	77bb      	strb	r3, [r7, #30]
		break;
 8007be8:	e01a      	b.n	8007c20 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bee:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	77bb      	strb	r3, [r7, #30]
		break;
 8007bf4:	e014      	b.n	8007c20 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8007bf6:	f107 0316 	add.w	r3, r7, #22
 8007bfa:	461a      	mov	r2, r3
 8007bfc:	2164      	movs	r1, #100	; 0x64
 8007bfe:	68f8      	ldr	r0, [r7, #12]
 8007c00:	f004 f80a 	bl	800bc18 <VL53L0X_RdWord>
 8007c04:	4603      	mov	r3, r0
 8007c06:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8007c08:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d102      	bne.n	8007c16 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8007c10:	8afb      	ldrh	r3, [r7, #22]
 8007c12:	025b      	lsls	r3, r3, #9
 8007c14:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8007c16:	2300      	movs	r3, #0
 8007c18:	77bb      	strb	r3, [r7, #30]
		break;
 8007c1a:	e001      	b.n	8007c20 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007c1c:	23fc      	movs	r3, #252	; 0xfc
 8007c1e:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007c20:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d12a      	bne.n	8007c7e <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8007c28:	7fbb      	ldrb	r3, [r7, #30]
 8007c2a:	2b01      	cmp	r3, #1
 8007c2c:	d124      	bne.n	8007c78 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8007c2e:	69bb      	ldr	r3, [r7, #24]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d110      	bne.n	8007c56 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8007c34:	897b      	ldrh	r3, [r7, #10]
 8007c36:	68fa      	ldr	r2, [r7, #12]
 8007c38:	330c      	adds	r3, #12
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	4413      	add	r3, r2
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	69ba      	ldr	r2, [r7, #24]
 8007c46:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007c48:	897b      	ldrh	r3, [r7, #10]
 8007c4a:	68fa      	ldr	r2, [r7, #12]
 8007c4c:	4413      	add	r3, r2
 8007c4e:	2200      	movs	r2, #0
 8007c50:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8007c54:	e013      	b.n	8007c7e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	69ba      	ldr	r2, [r7, #24]
 8007c5a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007c5c:	897b      	ldrh	r3, [r7, #10]
 8007c5e:	68fa      	ldr	r2, [r7, #12]
 8007c60:	330c      	adds	r3, #12
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	4413      	add	r3, r2
 8007c66:	69ba      	ldr	r2, [r7, #24]
 8007c68:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007c6a:	897b      	ldrh	r3, [r7, #10]
 8007c6c:	68fa      	ldr	r2, [r7, #12]
 8007c6e:	4413      	add	r3, r2
 8007c70:	2201      	movs	r2, #1
 8007c72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8007c76:	e002      	b.n	8007c7e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	69ba      	ldr	r2, [r7, #24]
 8007c7c:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007c7e:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3720      	adds	r7, #32
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}
 8007c8a:	bf00      	nop

08007c8c <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b084      	sub	sp, #16
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
 8007c94:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c96:	2300      	movs	r3, #0
 8007c98:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8007c9a:	f107 030e 	add.w	r3, r7, #14
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	2101      	movs	r1, #1
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f003 ff8e 	bl	800bbc4 <VL53L0X_RdByte>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8007cac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d10e      	bne.n	8007cd2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8007cb4:	7bba      	ldrb	r2, [r7, #14]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 8007cbc:	7bbb      	ldrb	r3, [r7, #14]
 8007cbe:	b25b      	sxtb	r3, r3
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	da03      	bge.n	8007ccc <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	701a      	strb	r2, [r3, #0]
 8007cca:	e002      	b.n	8007cd2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d104      	bne.n	8007ce4 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	781a      	ldrb	r2, [r3, #0]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007ce4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3710      	adds	r7, #16
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8007cfc:	f107 030e 	add.w	r3, r7, #14
 8007d00:	4619      	mov	r1, r3
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f7ff fbd2 	bl	80074ac <VL53L0X_GetDeviceMode>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8007d0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d107      	bne.n	8007d24 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8007d14:	7bbb      	ldrb	r3, [r7, #14]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d104      	bne.n	8007d24 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 f898 	bl	8007e50 <VL53L0X_StartMeasurement>
 8007d20:	4603      	mov	r3, r0
 8007d22:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8007d24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d104      	bne.n	8007d36 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	f001 fb3f 	bl	80093b0 <VL53L0X_measurement_poll_for_completion>
 8007d32:	4603      	mov	r3, r0
 8007d34:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8007d36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d106      	bne.n	8007d4c <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8007d3e:	7bbb      	ldrb	r3, [r7, #14]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d103      	bne.n	8007d4c <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2203      	movs	r2, #3
 8007d48:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8007d4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3710      	adds	r7, #16
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b086      	sub	sp, #24
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d64:	2300      	movs	r3, #0
 8007d66:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8007d68:	2301      	movs	r3, #1
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	68b9      	ldr	r1, [r7, #8]
 8007d6e:	68f8      	ldr	r0, [r7, #12]
 8007d70:	f001 fae1 	bl	8009336 <VL53L0X_perform_ref_calibration>
 8007d74:	4603      	mov	r3, r0
 8007d76:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8007d78:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3718      	adds	r7, #24
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b086      	sub	sp, #24
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	460b      	mov	r3, r1
 8007d8e:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d90:	2300      	movs	r3, #0
 8007d92:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8007d9a:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8007d9c:	7dbb      	ldrb	r3, [r7, #22]
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d005      	beq.n	8007dae <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8007da2:	7dbb      	ldrb	r3, [r7, #22]
 8007da4:	2b02      	cmp	r3, #2
 8007da6:	d002      	beq.n	8007dae <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8007da8:	7dbb      	ldrb	r3, [r7, #22]
 8007daa:	2b03      	cmp	r3, #3
 8007dac:	d147      	bne.n	8007e3e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8007dae:	f107 030c 	add.w	r3, r7, #12
 8007db2:	f107 0210 	add.w	r2, r7, #16
 8007db6:	2101      	movs	r1, #1
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 fbc3 	bl	8008544 <VL53L0X_GetInterruptThresholds>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8007dc8:	d803      	bhi.n	8007dd2 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8007dca:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8007dcc:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8007dd0:	d935      	bls.n	8007e3e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8007dd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d131      	bne.n	8007e3e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8007dda:	78fb      	ldrb	r3, [r7, #3]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d006      	beq.n	8007dee <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8007de0:	491a      	ldr	r1, [pc, #104]	; (8007e4c <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f002 ff56 	bl	800ac94 <VL53L0X_load_tuning_settings>
 8007de8:	4603      	mov	r3, r0
 8007dea:	75fb      	strb	r3, [r7, #23]
 8007dec:	e027      	b.n	8007e3e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8007dee:	2204      	movs	r2, #4
 8007df0:	21ff      	movs	r1, #255	; 0xff
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f003 fe64 	bl	800bac0 <VL53L0X_WrByte>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	7dfb      	ldrb	r3, [r7, #23]
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8007e02:	2200      	movs	r2, #0
 8007e04:	2170      	movs	r1, #112	; 0x70
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f003 fe5a 	bl	800bac0 <VL53L0X_WrByte>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	461a      	mov	r2, r3
 8007e10:	7dfb      	ldrb	r3, [r7, #23]
 8007e12:	4313      	orrs	r3, r2
 8007e14:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007e16:	2200      	movs	r2, #0
 8007e18:	21ff      	movs	r1, #255	; 0xff
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f003 fe50 	bl	800bac0 <VL53L0X_WrByte>
 8007e20:	4603      	mov	r3, r0
 8007e22:	461a      	mov	r2, r3
 8007e24:	7dfb      	ldrb	r3, [r7, #23]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	2180      	movs	r1, #128	; 0x80
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f003 fe46 	bl	800bac0 <VL53L0X_WrByte>
 8007e34:	4603      	mov	r3, r0
 8007e36:	461a      	mov	r2, r3
 8007e38:	7dfb      	ldrb	r3, [r7, #23]
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8007e3e:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3718      	adds	r7, #24
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	20000104 	.word	0x20000104

08007e50 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b086      	sub	sp, #24
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8007e60:	f107 030e 	add.w	r3, r7, #14
 8007e64:	4619      	mov	r1, r3
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f7ff fb20 	bl	80074ac <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	2180      	movs	r1, #128	; 0x80
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f003 fe25 	bl	800bac0 <VL53L0X_WrByte>
 8007e76:	4603      	mov	r3, r0
 8007e78:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	21ff      	movs	r1, #255	; 0xff
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f003 fe1e 	bl	800bac0 <VL53L0X_WrByte>
 8007e84:	4603      	mov	r3, r0
 8007e86:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007e88:	2200      	movs	r2, #0
 8007e8a:	2100      	movs	r1, #0
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f003 fe17 	bl	800bac0 <VL53L0X_WrByte>
 8007e92:	4603      	mov	r3, r0
 8007e94:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 8007e9c:	461a      	mov	r2, r3
 8007e9e:	2191      	movs	r1, #145	; 0x91
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f003 fe0d 	bl	800bac0 <VL53L0X_WrByte>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007eaa:	2201      	movs	r2, #1
 8007eac:	2100      	movs	r1, #0
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f003 fe06 	bl	800bac0 <VL53L0X_WrByte>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007eb8:	2200      	movs	r2, #0
 8007eba:	21ff      	movs	r1, #255	; 0xff
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f003 fdff 	bl	800bac0 <VL53L0X_WrByte>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	2180      	movs	r1, #128	; 0x80
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f003 fdf8 	bl	800bac0 <VL53L0X_WrByte>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8007ed4:	7bbb      	ldrb	r3, [r7, #14]
 8007ed6:	2b03      	cmp	r3, #3
 8007ed8:	d054      	beq.n	8007f84 <VL53L0X_StartMeasurement+0x134>
 8007eda:	2b03      	cmp	r3, #3
 8007edc:	dc6c      	bgt.n	8007fb8 <VL53L0X_StartMeasurement+0x168>
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d002      	beq.n	8007ee8 <VL53L0X_StartMeasurement+0x98>
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d034      	beq.n	8007f50 <VL53L0X_StartMeasurement+0x100>
 8007ee6:	e067      	b.n	8007fb8 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8007ee8:	2201      	movs	r2, #1
 8007eea:	2100      	movs	r1, #0
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f003 fde7 	bl	800bac0 <VL53L0X_WrByte>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8007ef6:	7bfb      	ldrb	r3, [r7, #15]
 8007ef8:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8007efa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d15d      	bne.n	8007fbe <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8007f02:	2300      	movs	r3, #0
 8007f04:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d008      	beq.n	8007f1e <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8007f0c:	f107 030d 	add.w	r3, r7, #13
 8007f10:	461a      	mov	r2, r3
 8007f12:	2100      	movs	r1, #0
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f003 fe55 	bl	800bbc4 <VL53L0X_RdByte>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	3301      	adds	r3, #1
 8007f22:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8007f24:	7b7a      	ldrb	r2, [r7, #13]
 8007f26:	7bfb      	ldrb	r3, [r7, #15]
 8007f28:	4013      	ands	r3, r2
 8007f2a:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007f2c:	7bfa      	ldrb	r2, [r7, #15]
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d107      	bne.n	8007f42 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8007f32:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d103      	bne.n	8007f42 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007f40:	d3e1      	bcc.n	8007f06 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007f48:	d339      	bcc.n	8007fbe <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8007f4a:	23f9      	movs	r3, #249	; 0xf9
 8007f4c:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8007f4e:	e036      	b.n	8007fbe <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007f50:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d105      	bne.n	8007f64 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007f58:	2101      	movs	r1, #1
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f7ff ff12 	bl	8007d84 <VL53L0X_CheckAndLoadInterruptSettings>
 8007f60:	4603      	mov	r3, r0
 8007f62:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007f64:	2202      	movs	r2, #2
 8007f66:	2100      	movs	r1, #0
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f003 fda9 	bl	800bac0 <VL53L0X_WrByte>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8007f72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d123      	bne.n	8007fc2 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2204      	movs	r2, #4
 8007f7e:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8007f82:	e01e      	b.n	8007fc2 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007f84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d105      	bne.n	8007f98 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007f8c:	2101      	movs	r1, #1
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f7ff fef8 	bl	8007d84 <VL53L0X_CheckAndLoadInterruptSettings>
 8007f94:	4603      	mov	r3, r0
 8007f96:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007f98:	2204      	movs	r2, #4
 8007f9a:	2100      	movs	r1, #0
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f003 fd8f 	bl	800bac0 <VL53L0X_WrByte>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8007fa6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10b      	bne.n	8007fc6 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2204      	movs	r2, #4
 8007fb2:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8007fb6:	e006      	b.n	8007fc6 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8007fb8:	23f8      	movs	r3, #248	; 0xf8
 8007fba:	75fb      	strb	r3, [r7, #23]
 8007fbc:	e004      	b.n	8007fc8 <VL53L0X_StartMeasurement+0x178>
		break;
 8007fbe:	bf00      	nop
 8007fc0:	e002      	b.n	8007fc8 <VL53L0X_StartMeasurement+0x178>
		break;
 8007fc2:	bf00      	nop
 8007fc4:	e000      	b.n	8007fc8 <VL53L0X_StartMeasurement+0x178>
		break;
 8007fc6:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8007fc8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3718      	adds	r7, #24
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8007fe8:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8007fea:	7bbb      	ldrb	r3, [r7, #14]
 8007fec:	2b04      	cmp	r3, #4
 8007fee:	d112      	bne.n	8008016 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8007ff0:	f107 0308 	add.w	r3, r7, #8
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 fb1a 	bl	8008630 <VL53L0X_GetInterruptMaskStatus>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	2b04      	cmp	r3, #4
 8008004:	d103      	bne.n	800800e <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	2201      	movs	r2, #1
 800800a:	701a      	strb	r2, [r3, #0]
 800800c:	e01c      	b.n	8008048 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	2200      	movs	r2, #0
 8008012:	701a      	strb	r2, [r3, #0]
 8008014:	e018      	b.n	8008048 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8008016:	f107 030d 	add.w	r3, r7, #13
 800801a:	461a      	mov	r2, r3
 800801c:	2114      	movs	r1, #20
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f003 fdd0 	bl	800bbc4 <VL53L0X_RdByte>
 8008024:	4603      	mov	r3, r0
 8008026:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8008028:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d10b      	bne.n	8008048 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8008030:	7b7b      	ldrb	r3, [r7, #13]
 8008032:	f003 0301 	and.w	r3, r3, #1
 8008036:	2b00      	cmp	r3, #0
 8008038:	d003      	beq.n	8008042 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	2201      	movs	r2, #1
 800803e:	701a      	strb	r2, [r3, #0]
 8008040:	e002      	b.n	8008048 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	2200      	movs	r2, #0
 8008046:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008048:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800804c:	4618      	mov	r0, r3
 800804e:	3710      	adds	r7, #16
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}

08008054 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8008054:	b5b0      	push	{r4, r5, r7, lr}
 8008056:	b096      	sub	sp, #88	; 0x58
 8008058:	af02      	add	r7, sp, #8
 800805a:	6078      	str	r0, [r7, #4]
 800805c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800805e:	2300      	movs	r3, #0
 8008060:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8008064:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008068:	230c      	movs	r3, #12
 800806a:	2114      	movs	r1, #20
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f003 fcfb 	bl	800ba68 <VL53L0X_ReadMulti>
 8008072:	4603      	mov	r3, r0
 8008074:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8008078:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800807c:	2b00      	cmp	r3, #0
 800807e:	f040 80d1 	bne.w	8008224 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	2200      	movs	r2, #0
 8008086:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	2200      	movs	r2, #0
 800808c:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800808e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008092:	b29b      	uxth	r3, r3
 8008094:	021b      	lsls	r3, r3, #8
 8008096:	b29a      	uxth	r2, r3
 8008098:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800809c:	b29b      	uxth	r3, r3
 800809e:	4413      	add	r3, r2
 80080a0:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	2200      	movs	r2, #0
 80080a8:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80080aa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	021b      	lsls	r3, r3, #8
 80080b2:	b29a      	uxth	r2, r3
 80080b4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	4413      	add	r3, r2
 80080bc:	b29b      	uxth	r3, r3
 80080be:	025b      	lsls	r3, r3, #9
 80080c0:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080c6:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 80080c8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80080cc:	b29b      	uxth	r3, r3
 80080ce:	021b      	lsls	r3, r3, #8
 80080d0:	b29a      	uxth	r2, r3
 80080d2:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80080d6:	b29b      	uxth	r3, r3
 80080d8:	4413      	add	r3, r2
 80080da:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80080de:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80080e2:	025b      	lsls	r3, r3, #9
 80080e4:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 80080ea:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80080ee:	b29b      	uxth	r3, r3
 80080f0:	021b      	lsls	r3, r3, #8
 80080f2:	b29a      	uxth	r2, r3
 80080f4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80080f8:	b29b      	uxth	r3, r3
 80080fa:	4413      	add	r3, r2
 80080fc:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8008106:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8008108:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800810c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 8008116:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 800811e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8008122:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8008124:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008128:	d046      	beq.n	80081b8 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800812a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800812c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8008130:	fb02 f303 	mul.w	r3, r2, r3
 8008134:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008138:	4a57      	ldr	r2, [pc, #348]	; (8008298 <VL53L0X_GetRangingMeasurementData+0x244>)
 800813a:	fb82 1203 	smull	r1, r2, r2, r3
 800813e:	1192      	asrs	r2, r2, #6
 8008140:	17db      	asrs	r3, r3, #31
 8008142:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8008144:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6a1b      	ldr	r3, [r3, #32]
 800814c:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	7f1b      	ldrb	r3, [r3, #28]
 8008152:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8008156:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800815a:	2b00      	cmp	r3, #0
 800815c:	d02c      	beq.n	80081b8 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800815e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8008160:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8008164:	fb02 f303 	mul.w	r3, r2, r3
 8008168:	121a      	asrs	r2, r3, #8
					<= 0) {
 800816a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 800816c:	429a      	cmp	r2, r3
 800816e:	d10d      	bne.n	800818c <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 8008170:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8008174:	2b00      	cmp	r3, #0
 8008176:	d004      	beq.n	8008182 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 8008178:	f242 23b8 	movw	r3, #8888	; 0x22b8
 800817c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8008180:	e016      	b.n	80081b0 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 8008182:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8008186:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800818a:	e011      	b.n	80081b0 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800818c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8008190:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008192:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8008196:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8008198:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 800819c:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 80081a0:	121b      	asrs	r3, r3, #8
 80081a2:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 80081a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081a6:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 80081a8:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 80081ac:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 80081b0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80081b4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 80081b8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d00d      	beq.n	80081dc <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 80081c0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80081c4:	089b      	lsrs	r3, r3, #2
 80081c6:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 80081cc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80081d0:	b2db      	uxtb	r3, r3
 80081d2:	019b      	lsls	r3, r3, #6
 80081d4:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	75da      	strb	r2, [r3, #23]
 80081da:	e006      	b.n	80081ea <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80081e2:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	2200      	movs	r2, #0
 80081e8:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80081ea:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80081ee:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80081f2:	f107 0336 	add.w	r3, r7, #54	; 0x36
 80081f6:	9301      	str	r3, [sp, #4]
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	9300      	str	r3, [sp, #0]
 80081fc:	4613      	mov	r3, r2
 80081fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f003 f9e5 	bl	800b5d0 <VL53L0X_get_pal_range_status>
 8008206:	4603      	mov	r3, r0
 8008208:	461a      	mov	r2, r3
 800820a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800820e:	4313      	orrs	r3, r2
 8008210:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8008214:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008218:	2b00      	cmp	r3, #0
 800821a:	d103      	bne.n	8008224 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800821c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008224:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008228:	2b00      	cmp	r3, #0
 800822a:	d12f      	bne.n	800828c <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f107 040c 	add.w	r4, r7, #12
 8008232:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8008236:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008238:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800823a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800823e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8008246:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800824c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8008254:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800825a:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8008260:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8008266:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800826c:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8008272:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f103 0450 	add.w	r4, r3, #80	; 0x50
 800827c:	f107 050c 	add.w	r5, r7, #12
 8008280:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008282:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008284:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008288:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800828c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8008290:	4618      	mov	r0, r3
 8008292:	3750      	adds	r7, #80	; 0x50
 8008294:	46bd      	mov	sp, r7
 8008296:	bdb0      	pop	{r4, r5, r7, pc}
 8008298:	10624dd3 	.word	0x10624dd3

0800829c <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b084      	sub	sp, #16
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80082a6:	2300      	movs	r3, #0
 80082a8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80082aa:	2100      	movs	r1, #0
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f7ff f8d1 	bl	8007454 <VL53L0X_SetDeviceMode>
 80082b2:	4603      	mov	r3, r0
 80082b4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80082b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d104      	bne.n	80082c8 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f7ff fd16 	bl	8007cf0 <VL53L0X_PerformSingleMeasurement>
 80082c4:	4603      	mov	r3, r0
 80082c6:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80082c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d105      	bne.n	80082dc <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 80082d0:	6839      	ldr	r1, [r7, #0]
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f7ff febe 	bl	8008054 <VL53L0X_GetRangingMeasurementData>
 80082d8:	4603      	mov	r3, r0
 80082da:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 80082dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d105      	bne.n	80082f0 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80082e4:	2100      	movs	r1, #0
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f000 f962 	bl	80085b0 <VL53L0X_ClearInterruptMask>
 80082ec:	4603      	mov	r3, r0
 80082ee:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 80082f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3710      	adds	r7, #16
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b084      	sub	sp, #16
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	4608      	mov	r0, r1
 8008306:	4611      	mov	r1, r2
 8008308:	461a      	mov	r2, r3
 800830a:	4603      	mov	r3, r0
 800830c:	70fb      	strb	r3, [r7, #3]
 800830e:	460b      	mov	r3, r1
 8008310:	70bb      	strb	r3, [r7, #2]
 8008312:	4613      	mov	r3, r2
 8008314:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008316:	2300      	movs	r3, #0
 8008318:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800831a:	78fb      	ldrb	r3, [r7, #3]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d002      	beq.n	8008326 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8008320:	23f6      	movs	r3, #246	; 0xf6
 8008322:	73fb      	strb	r3, [r7, #15]
 8008324:	e107      	b.n	8008536 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8008326:	78bb      	ldrb	r3, [r7, #2]
 8008328:	2b14      	cmp	r3, #20
 800832a:	d110      	bne.n	800834e <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800832c:	7e3b      	ldrb	r3, [r7, #24]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d102      	bne.n	8008338 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8008332:	2310      	movs	r3, #16
 8008334:	73bb      	strb	r3, [r7, #14]
 8008336:	e001      	b.n	800833c <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8008338:	2301      	movs	r3, #1
 800833a:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800833c:	7bbb      	ldrb	r3, [r7, #14]
 800833e:	461a      	mov	r2, r3
 8008340:	2184      	movs	r1, #132	; 0x84
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f003 fbbc 	bl	800bac0 <VL53L0X_WrByte>
 8008348:	4603      	mov	r3, r0
 800834a:	73fb      	strb	r3, [r7, #15]
 800834c:	e0f3      	b.n	8008536 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800834e:	78bb      	ldrb	r3, [r7, #2]
 8008350:	2b15      	cmp	r3, #21
 8008352:	f040 8097 	bne.w	8008484 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8008356:	2201      	movs	r2, #1
 8008358:	21ff      	movs	r1, #255	; 0xff
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f003 fbb0 	bl	800bac0 <VL53L0X_WrByte>
 8008360:	4603      	mov	r3, r0
 8008362:	461a      	mov	r2, r3
 8008364:	7bfb      	ldrb	r3, [r7, #15]
 8008366:	4313      	orrs	r3, r2
 8008368:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800836a:	2200      	movs	r2, #0
 800836c:	2100      	movs	r1, #0
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f003 fba6 	bl	800bac0 <VL53L0X_WrByte>
 8008374:	4603      	mov	r3, r0
 8008376:	461a      	mov	r2, r3
 8008378:	7bfb      	ldrb	r3, [r7, #15]
 800837a:	4313      	orrs	r3, r2
 800837c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800837e:	2200      	movs	r2, #0
 8008380:	21ff      	movs	r1, #255	; 0xff
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f003 fb9c 	bl	800bac0 <VL53L0X_WrByte>
 8008388:	4603      	mov	r3, r0
 800838a:	461a      	mov	r2, r3
 800838c:	7bfb      	ldrb	r3, [r7, #15]
 800838e:	4313      	orrs	r3, r2
 8008390:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8008392:	2201      	movs	r2, #1
 8008394:	2180      	movs	r1, #128	; 0x80
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f003 fb92 	bl	800bac0 <VL53L0X_WrByte>
 800839c:	4603      	mov	r3, r0
 800839e:	461a      	mov	r2, r3
 80083a0:	7bfb      	ldrb	r3, [r7, #15]
 80083a2:	4313      	orrs	r3, r2
 80083a4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80083a6:	2202      	movs	r2, #2
 80083a8:	2185      	movs	r1, #133	; 0x85
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f003 fb88 	bl	800bac0 <VL53L0X_WrByte>
 80083b0:	4603      	mov	r3, r0
 80083b2:	461a      	mov	r2, r3
 80083b4:	7bfb      	ldrb	r3, [r7, #15]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80083ba:	2204      	movs	r2, #4
 80083bc:	21ff      	movs	r1, #255	; 0xff
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f003 fb7e 	bl	800bac0 <VL53L0X_WrByte>
 80083c4:	4603      	mov	r3, r0
 80083c6:	461a      	mov	r2, r3
 80083c8:	7bfb      	ldrb	r3, [r7, #15]
 80083ca:	4313      	orrs	r3, r2
 80083cc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 80083ce:	2200      	movs	r2, #0
 80083d0:	21cd      	movs	r1, #205	; 0xcd
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f003 fb74 	bl	800bac0 <VL53L0X_WrByte>
 80083d8:	4603      	mov	r3, r0
 80083da:	461a      	mov	r2, r3
 80083dc:	7bfb      	ldrb	r3, [r7, #15]
 80083de:	4313      	orrs	r3, r2
 80083e0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 80083e2:	2211      	movs	r2, #17
 80083e4:	21cc      	movs	r1, #204	; 0xcc
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f003 fb6a 	bl	800bac0 <VL53L0X_WrByte>
 80083ec:	4603      	mov	r3, r0
 80083ee:	461a      	mov	r2, r3
 80083f0:	7bfb      	ldrb	r3, [r7, #15]
 80083f2:	4313      	orrs	r3, r2
 80083f4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 80083f6:	2207      	movs	r2, #7
 80083f8:	21ff      	movs	r1, #255	; 0xff
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f003 fb60 	bl	800bac0 <VL53L0X_WrByte>
 8008400:	4603      	mov	r3, r0
 8008402:	461a      	mov	r2, r3
 8008404:	7bfb      	ldrb	r3, [r7, #15]
 8008406:	4313      	orrs	r3, r2
 8008408:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800840a:	2200      	movs	r2, #0
 800840c:	21be      	movs	r1, #190	; 0xbe
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f003 fb56 	bl	800bac0 <VL53L0X_WrByte>
 8008414:	4603      	mov	r3, r0
 8008416:	461a      	mov	r2, r3
 8008418:	7bfb      	ldrb	r3, [r7, #15]
 800841a:	4313      	orrs	r3, r2
 800841c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800841e:	2206      	movs	r2, #6
 8008420:	21ff      	movs	r1, #255	; 0xff
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f003 fb4c 	bl	800bac0 <VL53L0X_WrByte>
 8008428:	4603      	mov	r3, r0
 800842a:	461a      	mov	r2, r3
 800842c:	7bfb      	ldrb	r3, [r7, #15]
 800842e:	4313      	orrs	r3, r2
 8008430:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8008432:	2209      	movs	r2, #9
 8008434:	21cc      	movs	r1, #204	; 0xcc
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f003 fb42 	bl	800bac0 <VL53L0X_WrByte>
 800843c:	4603      	mov	r3, r0
 800843e:	461a      	mov	r2, r3
 8008440:	7bfb      	ldrb	r3, [r7, #15]
 8008442:	4313      	orrs	r3, r2
 8008444:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8008446:	2200      	movs	r2, #0
 8008448:	21ff      	movs	r1, #255	; 0xff
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f003 fb38 	bl	800bac0 <VL53L0X_WrByte>
 8008450:	4603      	mov	r3, r0
 8008452:	461a      	mov	r2, r3
 8008454:	7bfb      	ldrb	r3, [r7, #15]
 8008456:	4313      	orrs	r3, r2
 8008458:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800845a:	2201      	movs	r2, #1
 800845c:	21ff      	movs	r1, #255	; 0xff
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f003 fb2e 	bl	800bac0 <VL53L0X_WrByte>
 8008464:	4603      	mov	r3, r0
 8008466:	461a      	mov	r2, r3
 8008468:	7bfb      	ldrb	r3, [r7, #15]
 800846a:	4313      	orrs	r3, r2
 800846c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800846e:	2200      	movs	r2, #0
 8008470:	2100      	movs	r1, #0
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f003 fb24 	bl	800bac0 <VL53L0X_WrByte>
 8008478:	4603      	mov	r3, r0
 800847a:	461a      	mov	r2, r3
 800847c:	7bfb      	ldrb	r3, [r7, #15]
 800847e:	4313      	orrs	r3, r2
 8008480:	73fb      	strb	r3, [r7, #15]
 8008482:	e058      	b.n	8008536 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8008484:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d121      	bne.n	80084d0 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 800848c:	787b      	ldrb	r3, [r7, #1]
 800848e:	2b04      	cmp	r3, #4
 8008490:	d81b      	bhi.n	80084ca <VL53L0X_SetGpioConfig+0x1ce>
 8008492:	a201      	add	r2, pc, #4	; (adr r2, 8008498 <VL53L0X_SetGpioConfig+0x19c>)
 8008494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008498:	080084ad 	.word	0x080084ad
 800849c:	080084b3 	.word	0x080084b3
 80084a0:	080084b9 	.word	0x080084b9
 80084a4:	080084bf 	.word	0x080084bf
 80084a8:	080084c5 	.word	0x080084c5
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 80084ac:	2300      	movs	r3, #0
 80084ae:	73bb      	strb	r3, [r7, #14]
				break;
 80084b0:	e00f      	b.n	80084d2 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 80084b2:	2301      	movs	r3, #1
 80084b4:	73bb      	strb	r3, [r7, #14]
				break;
 80084b6:	e00c      	b.n	80084d2 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 80084b8:	2302      	movs	r3, #2
 80084ba:	73bb      	strb	r3, [r7, #14]
				break;
 80084bc:	e009      	b.n	80084d2 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 80084be:	2303      	movs	r3, #3
 80084c0:	73bb      	strb	r3, [r7, #14]
				break;
 80084c2:	e006      	b.n	80084d2 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 80084c4:	2304      	movs	r3, #4
 80084c6:	73bb      	strb	r3, [r7, #14]
				break;
 80084c8:	e003      	b.n	80084d2 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 80084ca:	23f5      	movs	r3, #245	; 0xf5
 80084cc:	73fb      	strb	r3, [r7, #15]
 80084ce:	e000      	b.n	80084d2 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 80084d0:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 80084d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d107      	bne.n	80084ea <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 80084da:	7bbb      	ldrb	r3, [r7, #14]
 80084dc:	461a      	mov	r2, r3
 80084de:	210a      	movs	r1, #10
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f003 faed 	bl	800bac0 <VL53L0X_WrByte>
 80084e6:	4603      	mov	r3, r0
 80084e8:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 80084ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d10f      	bne.n	8008512 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80084f2:	7e3b      	ldrb	r3, [r7, #24]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d102      	bne.n	80084fe <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 80084f8:	2300      	movs	r3, #0
 80084fa:	73bb      	strb	r3, [r7, #14]
 80084fc:	e001      	b.n	8008502 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 80084fe:	2310      	movs	r3, #16
 8008500:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8008502:	7bbb      	ldrb	r3, [r7, #14]
 8008504:	22ef      	movs	r2, #239	; 0xef
 8008506:	2184      	movs	r1, #132	; 0x84
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f003 fb27 	bl	800bb5c <VL53L0X_UpdateByte>
 800850e:	4603      	mov	r3, r0
 8008510:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8008512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d103      	bne.n	8008522 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	787a      	ldrb	r2, [r7, #1]
 800851e:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8008522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d105      	bne.n	8008536 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800852a:	2100      	movs	r1, #0
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f000 f83f 	bl	80085b0 <VL53L0X_ClearInterruptMask>
 8008532:	4603      	mov	r3, r0
 8008534:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008536:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800853a:	4618      	mov	r0, r3
 800853c:	3710      	adds	r7, #16
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}
 8008542:	bf00      	nop

08008544 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b086      	sub	sp, #24
 8008548:	af00      	add	r7, sp, #0
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	607a      	str	r2, [r7, #4]
 800854e:	603b      	str	r3, [r7, #0]
 8008550:	460b      	mov	r3, r1
 8008552:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008554:	2300      	movs	r3, #0
 8008556:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8008558:	f107 0314 	add.w	r3, r7, #20
 800855c:	461a      	mov	r2, r3
 800855e:	210e      	movs	r1, #14
 8008560:	68f8      	ldr	r0, [r7, #12]
 8008562:	f003 fb59 	bl	800bc18 <VL53L0X_RdWord>
 8008566:	4603      	mov	r3, r0
 8008568:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800856a:	8abb      	ldrh	r3, [r7, #20]
 800856c:	045b      	lsls	r3, r3, #17
 800856e:	461a      	mov	r2, r3
 8008570:	4b0e      	ldr	r3, [pc, #56]	; (80085ac <VL53L0X_GetInterruptThresholds+0x68>)
 8008572:	4013      	ands	r3, r2
 8008574:	687a      	ldr	r2, [r7, #4]
 8008576:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8008578:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d10f      	bne.n	80085a0 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8008580:	f107 0314 	add.w	r3, r7, #20
 8008584:	461a      	mov	r2, r3
 8008586:	210c      	movs	r1, #12
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	f003 fb45 	bl	800bc18 <VL53L0X_RdWord>
 800858e:	4603      	mov	r3, r0
 8008590:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8008592:	8abb      	ldrh	r3, [r7, #20]
 8008594:	045b      	lsls	r3, r3, #17
 8008596:	461a      	mov	r2, r3
 8008598:	4b04      	ldr	r3, [pc, #16]	; (80085ac <VL53L0X_GetInterruptThresholds+0x68>)
 800859a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800859c:	683a      	ldr	r2, [r7, #0]
 800859e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80085a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3718      	adds	r7, #24
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	1ffe0000 	.word	0x1ffe0000

080085b0 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b084      	sub	sp, #16
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085ba:	2300      	movs	r3, #0
 80085bc:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 80085be:	2300      	movs	r3, #0
 80085c0:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 80085c2:	2201      	movs	r2, #1
 80085c4:	210b      	movs	r1, #11
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f003 fa7a 	bl	800bac0 <VL53L0X_WrByte>
 80085cc:	4603      	mov	r3, r0
 80085ce:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 80085d0:	2200      	movs	r2, #0
 80085d2:	210b      	movs	r1, #11
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	f003 fa73 	bl	800bac0 <VL53L0X_WrByte>
 80085da:	4603      	mov	r3, r0
 80085dc:	461a      	mov	r2, r3
 80085de:	7bfb      	ldrb	r3, [r7, #15]
 80085e0:	4313      	orrs	r3, r2
 80085e2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 80085e4:	f107 030d 	add.w	r3, r7, #13
 80085e8:	461a      	mov	r2, r3
 80085ea:	2113      	movs	r1, #19
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f003 fae9 	bl	800bbc4 <VL53L0X_RdByte>
 80085f2:	4603      	mov	r3, r0
 80085f4:	461a      	mov	r2, r3
 80085f6:	7bfb      	ldrb	r3, [r7, #15]
 80085f8:	4313      	orrs	r3, r2
 80085fa:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 80085fc:	7bbb      	ldrb	r3, [r7, #14]
 80085fe:	3301      	adds	r3, #1
 8008600:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8008602:	7b7b      	ldrb	r3, [r7, #13]
 8008604:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8008608:	2b00      	cmp	r3, #0
 800860a:	d006      	beq.n	800861a <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800860c:	7bbb      	ldrb	r3, [r7, #14]
 800860e:	2b02      	cmp	r3, #2
 8008610:	d803      	bhi.n	800861a <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8008612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d0d3      	beq.n	80085c2 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800861a:	7bbb      	ldrb	r3, [r7, #14]
 800861c:	2b02      	cmp	r3, #2
 800861e:	d901      	bls.n	8008624 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8008620:	23f4      	movs	r3, #244	; 0xf4
 8008622:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8008624:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008628:	4618      	mov	r0, r3
 800862a:	3710      	adds	r7, #16
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b084      	sub	sp, #16
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
 8008638:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800863a:	2300      	movs	r3, #0
 800863c:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800863e:	f107 030e 	add.w	r3, r7, #14
 8008642:	461a      	mov	r2, r3
 8008644:	2113      	movs	r1, #19
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f003 fabc 	bl	800bbc4 <VL53L0X_RdByte>
 800864c:	4603      	mov	r3, r0
 800864e:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8008650:	7bbb      	ldrb	r3, [r7, #14]
 8008652:	f003 0207 	and.w	r2, r3, #7
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800865a:	7bbb      	ldrb	r3, [r7, #14]
 800865c:	f003 0318 	and.w	r3, r3, #24
 8008660:	2b00      	cmp	r3, #0
 8008662:	d001      	beq.n	8008668 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8008664:	23fa      	movs	r3, #250	; 0xfa
 8008666:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8008668:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800866c:	4618      	mov	r0, r3
 800866e:	3710      	adds	r7, #16
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}

08008674 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b086      	sub	sp, #24
 8008678:	af00      	add	r7, sp, #0
 800867a:	60f8      	str	r0, [r7, #12]
 800867c:	60b9      	str	r1, [r7, #8]
 800867e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008680:	2300      	movs	r3, #0
 8008682:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	68b9      	ldr	r1, [r7, #8]
 8008688:	68f8      	ldr	r0, [r7, #12]
 800868a:	f000 fa03 	bl	8008a94 <VL53L0X_perform_ref_spad_management>
 800868e:	4603      	mov	r3, r0
 8008690:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8008692:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008696:	4618      	mov	r0, r3
 8008698:	3718      	adds	r7, #24
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}

0800869e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800869e:	b580      	push	{r7, lr}
 80086a0:	b084      	sub	sp, #16
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
 80086a6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80086a8:	2300      	movs	r3, #0
 80086aa:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 80086ac:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80086b0:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 80086b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80086b6:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 80086b8:	f107 0308 	add.w	r3, r7, #8
 80086bc:	461a      	mov	r2, r3
 80086be:	2128      	movs	r1, #40	; 0x28
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f003 faa9 	bl	800bc18 <VL53L0X_RdWord>
 80086c6:	4603      	mov	r3, r0
 80086c8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 80086ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d11e      	bne.n	8008710 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 80086d2:	893b      	ldrh	r3, [r7, #8]
 80086d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086d8:	b29b      	uxth	r3, r3
 80086da:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 80086dc:	893b      	ldrh	r3, [r7, #8]
 80086de:	461a      	mov	r2, r3
 80086e0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80086e4:	429a      	cmp	r2, r3
 80086e6:	dd0b      	ble.n	8008700 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 80086e8:	893a      	ldrh	r2, [r7, #8]
 80086ea:	897b      	ldrh	r3, [r7, #10]
 80086ec:	1ad3      	subs	r3, r2, r3
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	b21b      	sxth	r3, r3
 80086f2:	461a      	mov	r2, r3
					* 250;
 80086f4:	23fa      	movs	r3, #250	; 0xfa
 80086f6:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	601a      	str	r2, [r3, #0]
 80086fe:	e007      	b.n	8008710 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8008700:	893b      	ldrh	r3, [r7, #8]
 8008702:	b21b      	sxth	r3, r3
 8008704:	461a      	mov	r2, r3
 8008706:	23fa      	movs	r3, #250	; 0xfa
 8008708:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8008710:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008714:	4618      	mov	r0, r3
 8008716:	3710      	adds	r7, #16
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800871c:	b480      	push	{r7}
 800871e:	b08b      	sub	sp, #44	; 0x2c
 8008720:	af00      	add	r7, sp, #0
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	607a      	str	r2, [r7, #4]
 8008728:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800872a:	2308      	movs	r3, #8
 800872c:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800872e:	2300      	movs	r3, #0
 8008730:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	f04f 32ff 	mov.w	r2, #4294967295
 8008738:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	69bb      	ldr	r3, [r7, #24]
 800873e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008742:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	69ba      	ldr	r2, [r7, #24]
 8008748:	fbb3 f2f2 	udiv	r2, r3, r2
 800874c:	69b9      	ldr	r1, [r7, #24]
 800874e:	fb01 f202 	mul.w	r2, r1, r2
 8008752:	1a9b      	subs	r3, r3, r2
 8008754:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	627b      	str	r3, [r7, #36]	; 0x24
 800875a:	e030      	b.n	80087be <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800875c:	2300      	movs	r3, #0
 800875e:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8008760:	68fa      	ldr	r2, [r7, #12]
 8008762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008764:	4413      	add	r3, r2
 8008766:	781b      	ldrb	r3, [r3, #0]
 8008768:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800876a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800876c:	697b      	ldr	r3, [r7, #20]
 800876e:	429a      	cmp	r2, r3
 8008770:	d11e      	bne.n	80087b0 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8008772:	7ffa      	ldrb	r2, [r7, #31]
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	fa42 f303 	asr.w	r3, r2, r3
 800877a:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8008780:	e016      	b.n	80087b0 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8008782:	7ffb      	ldrb	r3, [r7, #31]
 8008784:	f003 0301 	and.w	r3, r3, #1
 8008788:	2b00      	cmp	r3, #0
 800878a:	d00b      	beq.n	80087a4 <get_next_good_spad+0x88>
				success = 1;
 800878c:	2301      	movs	r3, #1
 800878e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8008790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008792:	69ba      	ldr	r2, [r7, #24]
 8008794:	fb03 f202 	mul.w	r2, r3, r2
 8008798:	6a3b      	ldr	r3, [r7, #32]
 800879a:	4413      	add	r3, r2
 800879c:	461a      	mov	r2, r3
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	601a      	str	r2, [r3, #0]
				break;
 80087a2:	e009      	b.n	80087b8 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 80087a4:	7ffb      	ldrb	r3, [r7, #31]
 80087a6:	085b      	lsrs	r3, r3, #1
 80087a8:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 80087aa:	6a3b      	ldr	r3, [r7, #32]
 80087ac:	3301      	adds	r3, #1
 80087ae:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 80087b0:	6a3a      	ldr	r2, [r7, #32]
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d3e4      	bcc.n	8008782 <get_next_good_spad+0x66>
				coarseIndex++) {
 80087b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ba:	3301      	adds	r3, #1
 80087bc:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80087be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d202      	bcs.n	80087cc <get_next_good_spad+0xb0>
 80087c6:	7fbb      	ldrb	r3, [r7, #30]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d0c7      	beq.n	800875c <get_next_good_spad+0x40>
		}
	}
}
 80087cc:	bf00      	nop
 80087ce:	372c      	adds	r7, #44	; 0x2c
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr

080087d8 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 80087d8:	b480      	push	{r7}
 80087da:	b085      	sub	sp, #20
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 80087e0:	2301      	movs	r3, #1
 80087e2:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	099b      	lsrs	r3, r3, #6
 80087e8:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 80087ea:	4a07      	ldr	r2, [pc, #28]	; (8008808 <is_aperture+0x30>)
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d101      	bne.n	80087fa <is_aperture+0x22>
		isAperture = 0;
 80087f6:	2300      	movs	r3, #0
 80087f8:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 80087fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3714      	adds	r7, #20
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr
 8008808:	200002bc 	.word	0x200002bc

0800880c <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800880c:	b480      	push	{r7}
 800880e:	b089      	sub	sp, #36	; 0x24
 8008810:	af00      	add	r7, sp, #0
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	60b9      	str	r1, [r7, #8]
 8008816:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008818:	2300      	movs	r3, #0
 800881a:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800881c:	2308      	movs	r3, #8
 800881e:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	69bb      	ldr	r3, [r7, #24]
 8008824:	fbb2 f3f3 	udiv	r3, r2, r3
 8008828:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	69ba      	ldr	r2, [r7, #24]
 800882e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008832:	69b9      	ldr	r1, [r7, #24]
 8008834:	fb01 f202 	mul.w	r2, r1, r2
 8008838:	1a9b      	subs	r3, r3, r2
 800883a:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800883c:	697a      	ldr	r2, [r7, #20]
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	429a      	cmp	r2, r3
 8008842:	d302      	bcc.n	800884a <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008844:	23ce      	movs	r3, #206	; 0xce
 8008846:	77fb      	strb	r3, [r7, #31]
 8008848:	e010      	b.n	800886c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800884a:	68fa      	ldr	r2, [r7, #12]
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	4413      	add	r3, r2
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	b25a      	sxtb	r2, r3
 8008854:	2101      	movs	r1, #1
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	fa01 f303 	lsl.w	r3, r1, r3
 800885c:	b25b      	sxtb	r3, r3
 800885e:	4313      	orrs	r3, r2
 8008860:	b259      	sxtb	r1, r3
 8008862:	68fa      	ldr	r2, [r7, #12]
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	4413      	add	r3, r2
 8008868:	b2ca      	uxtb	r2, r1
 800886a:	701a      	strb	r2, [r3, #0]

	return status;
 800886c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008870:	4618      	mov	r0, r3
 8008872:	3724      	adds	r7, #36	; 0x24
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr

0800887c <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b084      	sub	sp, #16
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8008886:	2306      	movs	r3, #6
 8008888:	683a      	ldr	r2, [r7, #0]
 800888a:	21b0      	movs	r1, #176	; 0xb0
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f003 f8bb 	bl	800ba08 <VL53L0X_WriteMulti>
 8008892:	4603      	mov	r3, r0
 8008894:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8008896:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800889a:	4618      	mov	r0, r3
 800889c:	3710      	adds	r7, #16
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}

080088a2 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80088a2:	b580      	push	{r7, lr}
 80088a4:	b084      	sub	sp, #16
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	6078      	str	r0, [r7, #4]
 80088aa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 80088ac:	2306      	movs	r3, #6
 80088ae:	683a      	ldr	r2, [r7, #0]
 80088b0:	21b0      	movs	r1, #176	; 0xb0
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f003 f8d8 	bl	800ba68 <VL53L0X_ReadMulti>
 80088b8:	4603      	mov	r3, r0
 80088ba:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 80088bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3710      	adds	r7, #16
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bd80      	pop	{r7, pc}

080088c8 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b08c      	sub	sp, #48	; 0x30
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	60f8      	str	r0, [r7, #12]
 80088d0:	607a      	str	r2, [r7, #4]
 80088d2:	603b      	str	r3, [r7, #0]
 80088d4:	460b      	mov	r3, r1
 80088d6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80088d8:	2300      	movs	r3, #0
 80088da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 80088de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088e0:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80088e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088e4:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80088e6:	2300      	movs	r3, #0
 80088e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80088ea:	e02b      	b.n	8008944 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 80088ec:	f107 031c 	add.w	r3, r7, #28
 80088f0:	6a3a      	ldr	r2, [r7, #32]
 80088f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f7ff ff11 	bl	800871c <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 80088fa:	69fb      	ldr	r3, [r7, #28]
 80088fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008900:	d103      	bne.n	800890a <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008902:	23ce      	movs	r3, #206	; 0xce
 8008904:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8008908:	e020      	b.n	800894c <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800890a:	69fb      	ldr	r3, [r7, #28]
 800890c:	461a      	mov	r2, r3
 800890e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008910:	4413      	add	r3, r2
 8008912:	4618      	mov	r0, r3
 8008914:	f7ff ff60 	bl	80087d8 <is_aperture>
 8008918:	4603      	mov	r3, r0
 800891a:	461a      	mov	r2, r3
 800891c:	7afb      	ldrb	r3, [r7, #11]
 800891e:	4293      	cmp	r3, r2
 8008920:	d003      	beq.n	800892a <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008922:	23ce      	movs	r3, #206	; 0xce
 8008924:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8008928:	e010      	b.n	800894c <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800892a:	69fb      	ldr	r3, [r7, #28]
 800892c:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800892e:	6a3a      	ldr	r2, [r7, #32]
 8008930:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008932:	6838      	ldr	r0, [r7, #0]
 8008934:	f7ff ff6a 	bl	800880c <enable_spad_bit>
		currentSpad++;
 8008938:	6a3b      	ldr	r3, [r7, #32]
 800893a:	3301      	adds	r3, #1
 800893c:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800893e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008940:	3301      	adds	r3, #1
 8008942:	62bb      	str	r3, [r7, #40]	; 0x28
 8008944:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008948:	429a      	cmp	r2, r3
 800894a:	d3cf      	bcc.n	80088ec <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800894c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800894e:	6a3a      	ldr	r2, [r7, #32]
 8008950:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8008952:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008956:	2b00      	cmp	r3, #0
 8008958:	d106      	bne.n	8008968 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800895a:	6839      	ldr	r1, [r7, #0]
 800895c:	68f8      	ldr	r0, [r7, #12]
 800895e:	f7ff ff8d 	bl	800887c <set_ref_spad_map>
 8008962:	4603      	mov	r3, r0
 8008964:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8008968:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800896c:	2b00      	cmp	r3, #0
 800896e:	d121      	bne.n	80089b4 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8008970:	f107 0314 	add.w	r3, r7, #20
 8008974:	4619      	mov	r1, r3
 8008976:	68f8      	ldr	r0, [r7, #12]
 8008978:	f7ff ff93 	bl	80088a2 <get_ref_spad_map>
 800897c:	4603      	mov	r3, r0
 800897e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8008982:	2300      	movs	r3, #0
 8008984:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8008986:	e011      	b.n	80089ac <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8008988:	683a      	ldr	r2, [r7, #0]
 800898a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800898c:	4413      	add	r3, r2
 800898e:	781a      	ldrb	r2, [r3, #0]
 8008990:	f107 0114 	add.w	r1, r7, #20
 8008994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008996:	440b      	add	r3, r1
 8008998:	781b      	ldrb	r3, [r3, #0]
 800899a:	429a      	cmp	r2, r3
 800899c:	d003      	beq.n	80089a6 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800899e:	23ce      	movs	r3, #206	; 0xce
 80089a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 80089a4:	e006      	b.n	80089b4 <enable_ref_spads+0xec>
			}
			i++;
 80089a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a8:	3301      	adds	r3, #1
 80089aa:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 80089ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d3e9      	bcc.n	8008988 <enable_ref_spads+0xc0>
		}
	}
	return status;
 80089b4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3730      	adds	r7, #48	; 0x30
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}

080089c0 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b08a      	sub	sp, #40	; 0x28
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80089ca:	2300      	movs	r3, #0
 80089cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 80089d0:	2300      	movs	r3, #0
 80089d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80089dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 80089e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d107      	bne.n	80089f8 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 80089e8:	22c0      	movs	r2, #192	; 0xc0
 80089ea:	2101      	movs	r1, #1
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f003 f867 	bl	800bac0 <VL53L0X_WrByte>
 80089f2:	4603      	mov	r3, r0
 80089f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 80089f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d108      	bne.n	8008a12 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8008a00:	f107 0308 	add.w	r3, r7, #8
 8008a04:	4619      	mov	r1, r3
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f7ff fc48 	bl	800829c <VL53L0X_PerformSingleRangingMeasurement>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8008a12:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d107      	bne.n	8008a2a <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	21ff      	movs	r1, #255	; 0xff
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f003 f84e 	bl	800bac0 <VL53L0X_WrByte>
 8008a24:	4603      	mov	r3, r0
 8008a26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 8008a2a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d107      	bne.n	8008a42 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8008a32:	683a      	ldr	r2, [r7, #0]
 8008a34:	21b6      	movs	r1, #182	; 0xb6
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f003 f8ee 	bl	800bc18 <VL53L0X_RdWord>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8008a42:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d107      	bne.n	8008a5a <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	21ff      	movs	r1, #255	; 0xff
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	f003 f836 	bl	800bac0 <VL53L0X_WrByte>
 8008a54:	4603      	mov	r3, r0
 8008a56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8008a5a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d112      	bne.n	8008a88 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008a62:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008a66:	461a      	mov	r2, r3
 8008a68:	2101      	movs	r1, #1
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f003 f828 	bl	800bac0 <VL53L0X_WrByte>
 8008a70:	4603      	mov	r3, r0
 8008a72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8008a76:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d104      	bne.n	8008a88 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008a84:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8008a88:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3728      	adds	r7, #40	; 0x28
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bd80      	pop	{r7, pc}

08008a94 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8008a94:	b590      	push	{r4, r7, lr}
 8008a96:	b09d      	sub	sp, #116	; 0x74
 8008a98:	af06      	add	r7, sp, #24
 8008a9a:	60f8      	str	r0, [r7, #12]
 8008a9c:	60b9      	str	r1, [r7, #8]
 8008a9e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8008aa6:	23b4      	movs	r3, #180	; 0xb4
 8008aa8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 8008aac:	2303      	movs	r3, #3
 8008aae:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8008ab0:	232c      	movs	r3, #44	; 0x2c
 8008ab2:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8008abc:	2300      	movs	r3, #0
 8008abe:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8008ac0:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8008ac4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 8008aca:	2300      	movs	r3, #0
 8008acc:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 8008ace:	2306      	movs	r3, #6
 8008ad0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 8008ada:	2300      	movs	r3, #0
 8008adc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8008aec:	2300      	movs	r3, #0
 8008aee:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 8008af8:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8008afa:	2300      	movs	r3, #0
 8008afc:	64bb      	str	r3, [r7, #72]	; 0x48
 8008afe:	e009      	b.n	8008b14 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008b00:	68fa      	ldr	r2, [r7, #12]
 8008b02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008b04:	4413      	add	r3, r2
 8008b06:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8008b0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008b10:	3301      	adds	r3, #1
 8008b12:	64bb      	str	r3, [r7, #72]	; 0x48
 8008b14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d3f1      	bcc.n	8008b00 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	21ff      	movs	r1, #255	; 0xff
 8008b20:	68f8      	ldr	r0, [r7, #12]
 8008b22:	f002 ffcd 	bl	800bac0 <VL53L0X_WrByte>
 8008b26:	4603      	mov	r3, r0
 8008b28:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8008b2c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d107      	bne.n	8008b44 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8008b34:	2200      	movs	r2, #0
 8008b36:	214f      	movs	r1, #79	; 0x4f
 8008b38:	68f8      	ldr	r0, [r7, #12]
 8008b3a:	f002 ffc1 	bl	800bac0 <VL53L0X_WrByte>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8008b44:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d107      	bne.n	8008b5c <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8008b4c:	222c      	movs	r2, #44	; 0x2c
 8008b4e:	214e      	movs	r1, #78	; 0x4e
 8008b50:	68f8      	ldr	r0, [r7, #12]
 8008b52:	f002 ffb5 	bl	800bac0 <VL53L0X_WrByte>
 8008b56:	4603      	mov	r3, r0
 8008b58:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8008b5c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d107      	bne.n	8008b74 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008b64:	2200      	movs	r2, #0
 8008b66:	21ff      	movs	r1, #255	; 0xff
 8008b68:	68f8      	ldr	r0, [r7, #12]
 8008b6a:	f002 ffa9 	bl	800bac0 <VL53L0X_WrByte>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8008b74:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d109      	bne.n	8008b90 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8008b7c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8008b80:	461a      	mov	r2, r3
 8008b82:	21b6      	movs	r1, #182	; 0xb6
 8008b84:	68f8      	ldr	r0, [r7, #12]
 8008b86:	f002 ff9b 	bl	800bac0 <VL53L0X_WrByte>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8008b90:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d107      	bne.n	8008ba8 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8008b98:	2200      	movs	r2, #0
 8008b9a:	2180      	movs	r1, #128	; 0x80
 8008b9c:	68f8      	ldr	r0, [r7, #12]
 8008b9e:	f002 ff8f 	bl	800bac0 <VL53L0X_WrByte>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8008ba8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d10a      	bne.n	8008bc6 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8008bb0:	f107 0210 	add.w	r2, r7, #16
 8008bb4:	f107 0111 	add.w	r1, r7, #17
 8008bb8:	2300      	movs	r3, #0
 8008bba:	68f8      	ldr	r0, [r7, #12]
 8008bbc:	f000 fbbb 	bl	8009336 <VL53L0X_perform_ref_calibration>
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8008bc6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d121      	bne.n	8008c12 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8008bd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008bd4:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 8008bda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bdc:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 8008bea:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8008bee:	f107 0218 	add.w	r2, r7, #24
 8008bf2:	9204      	str	r2, [sp, #16]
 8008bf4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008bf6:	9203      	str	r2, [sp, #12]
 8008bf8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008bfa:	9202      	str	r2, [sp, #8]
 8008bfc:	9301      	str	r3, [sp, #4]
 8008bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c00:	9300      	str	r3, [sp, #0]
 8008c02:	4623      	mov	r3, r4
 8008c04:	4602      	mov	r2, r0
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	f7ff fe5e 	bl	80088c8 <enable_ref_spads>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008c12:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d174      	bne.n	8008d04 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8008c1a:	69bb      	ldr	r3, [r7, #24]
 8008c1c:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 8008c1e:	f107 0312 	add.w	r3, r7, #18
 8008c22:	4619      	mov	r1, r3
 8008c24:	68f8      	ldr	r0, [r7, #12]
 8008c26:	f7ff fecb 	bl	80089c0 <perform_ref_signal_measurement>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8008c30:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d161      	bne.n	8008cfc <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8008c38:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8008c3a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d25d      	bcs.n	8008cfc <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8008c40:	2300      	movs	r3, #0
 8008c42:	64bb      	str	r3, [r7, #72]	; 0x48
 8008c44:	e009      	b.n	8008c5a <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008c46:	68fa      	ldr	r2, [r7, #12]
 8008c48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c4a:	4413      	add	r3, r2
 8008c4c:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8008c50:	2200      	movs	r2, #0
 8008c52:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8008c54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c56:	3301      	adds	r3, #1
 8008c58:	64bb      	str	r3, [r7, #72]	; 0x48
 8008c5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d3f1      	bcc.n	8008c46 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8008c62:	e002      	b.n	8008c6a <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8008c64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c66:	3301      	adds	r3, #1
 8008c68:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8008c6a:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8008c6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c70:	4413      	add	r3, r2
 8008c72:	4618      	mov	r0, r3
 8008c74:	f7ff fdb0 	bl	80087d8 <is_aperture>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d103      	bne.n	8008c86 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8008c7e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d3ee      	bcc.n	8008c64 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8008c86:	2301      	movs	r3, #1
 8008c88:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 8008c8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c8c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 8008c9a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8008c9e:	f107 0218 	add.w	r2, r7, #24
 8008ca2:	9204      	str	r2, [sp, #16]
 8008ca4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ca6:	9203      	str	r2, [sp, #12]
 8008ca8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008caa:	9202      	str	r2, [sp, #8]
 8008cac:	9301      	str	r3, [sp, #4]
 8008cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cb0:	9300      	str	r3, [sp, #0]
 8008cb2:	4623      	mov	r3, r4
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	68f8      	ldr	r0, [r7, #12]
 8008cb8:	f7ff fe06 	bl	80088c8 <enable_ref_spads>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8008cc2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d11b      	bne.n	8008d02 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8008cca:	69bb      	ldr	r3, [r7, #24]
 8008ccc:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 8008cce:	f107 0312 	add.w	r3, r7, #18
 8008cd2:	4619      	mov	r1, r3
 8008cd4:	68f8      	ldr	r0, [r7, #12]
 8008cd6:	f7ff fe73 	bl	80089c0 <perform_ref_signal_measurement>
 8008cda:	4603      	mov	r3, r0
 8008cdc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8008ce0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d10c      	bne.n	8008d02 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8008ce8:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8008cea:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d208      	bcs.n	8008d02 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8008cf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cf8:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8008cfa:	e002      	b.n	8008d02 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d00:	e000      	b.n	8008d04 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8008d02:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8008d04:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	f040 80af 	bne.w	8008e6c <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8008d0e:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8008d10:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008d12:	429a      	cmp	r2, r3
 8008d14:	f240 80aa 	bls.w	8008e6c <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8008d18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 8008d1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d20:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	f503 7192 	add.w	r1, r3, #292	; 0x124
 8008d28:	f107 031c 	add.w	r3, r7, #28
 8008d2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f003 f820 	bl	800bd74 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8008d34:	8a7b      	ldrh	r3, [r7, #18]
 8008d36:	461a      	mov	r2, r3
 8008d38:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008d3a:	1ad3      	subs	r3, r2, r3
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	bfb8      	it	lt
 8008d40:	425b      	neglt	r3, r3
 8008d42:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8008d44:	2300      	movs	r3, #0
 8008d46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 8008d4a:	e086      	b.n	8008e5a <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 8008d52:	f107 0314 	add.w	r3, r7, #20
 8008d56:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008d58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d5a:	f7ff fcdf 	bl	800871c <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d64:	d103      	bne.n	8008d6e <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008d66:	23ce      	movs	r3, #206	; 0xce
 8008d68:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8008d6c:	e07e      	b.n	8008e6c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8008d6e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8008d72:	697a      	ldr	r2, [r7, #20]
 8008d74:	4413      	add	r3, r2
 8008d76:	4618      	mov	r0, r3
 8008d78:	f7ff fd2e 	bl	80087d8 <is_aperture>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	461a      	mov	r2, r3
 8008d80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d003      	beq.n	8008d8e <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8008d86:	2301      	movs	r3, #1
 8008d88:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 8008d8c:	e06e      	b.n	8008e6c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8008d8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d90:	3301      	adds	r3, #1
 8008d92:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 8008d9e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008da0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008da2:	4618      	mov	r0, r3
 8008da4:	f7ff fd32 	bl	800880c <enable_spad_bit>
 8008da8:	4603      	mov	r3, r0
 8008daa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8008dae:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d10c      	bne.n	8008dd0 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8008db6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008db8:	3301      	adds	r3, #1
 8008dba:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 8008dc2:	4619      	mov	r1, r3
 8008dc4:	68f8      	ldr	r0, [r7, #12]
 8008dc6:	f7ff fd59 	bl	800887c <set_ref_spad_map>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8008dd0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d146      	bne.n	8008e66 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8008dd8:	f107 0312 	add.w	r3, r7, #18
 8008ddc:	4619      	mov	r1, r3
 8008dde:	68f8      	ldr	r0, [r7, #12]
 8008de0:	f7ff fdee 	bl	80089c0 <perform_ref_signal_measurement>
 8008de4:	4603      	mov	r3, r0
 8008de6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8008dea:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d13b      	bne.n	8008e6a <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8008df2:	8a7b      	ldrh	r3, [r7, #18]
 8008df4:	461a      	mov	r2, r3
 8008df6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008df8:	1ad3      	subs	r3, r2, r3
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	bfb8      	it	lt
 8008dfe:	425b      	neglt	r3, r3
 8008e00:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8008e02:	8a7b      	ldrh	r3, [r7, #18]
 8008e04:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d21c      	bcs.n	8008e44 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8008e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d914      	bls.n	8008e3c <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8008e12:	f107 031c 	add.w	r3, r7, #28
 8008e16:	4619      	mov	r1, r3
 8008e18:	68f8      	ldr	r0, [r7, #12]
 8008e1a:	f7ff fd2f 	bl	800887c <set_ref_spad_map>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 8008e2a:	f107 011c 	add.w	r1, r7, #28
 8008e2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e30:	4618      	mov	r0, r3
 8008e32:	f002 ff9f 	bl	800bd74 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8008e36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008e42:	e00a      	b.n	8008e5a <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8008e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e46:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 8008e4e:	f107 031c 	add.w	r3, r7, #28
 8008e52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e54:	4618      	mov	r0, r3
 8008e56:	f002 ff8d 	bl	800bd74 <memcpy>
		while (!complete) {
 8008e5a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	f43f af74 	beq.w	8008d4c <VL53L0X_perform_ref_spad_management+0x2b8>
 8008e64:	e002      	b.n	8008e6c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8008e66:	bf00      	nop
 8008e68:	e000      	b.n	8008e6c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8008e6a:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008e6c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d115      	bne.n	8008ea0 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008e78:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8008e80:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2201      	movs	r2, #1
 8008e86:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	b2da      	uxtb	r2, r3
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	781a      	ldrb	r2, [r3, #0]
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8008ea0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	375c      	adds	r7, #92	; 0x5c
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd90      	pop	{r4, r7, pc}

08008eac <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8008eac:	b590      	push	{r4, r7, lr}
 8008eae:	b093      	sub	sp, #76	; 0x4c
 8008eb0:	af06      	add	r7, sp, #24
 8008eb2:	60f8      	str	r0, [r7, #12]
 8008eb4:	60b9      	str	r1, [r7, #8]
 8008eb6:	4613      	mov	r3, r2
 8008eb8:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8008ec4:	23b4      	movs	r3, #180	; 0xb4
 8008ec6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 8008eca:	2306      	movs	r3, #6
 8008ecc:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8008ece:	232c      	movs	r3, #44	; 0x2c
 8008ed0:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	21ff      	movs	r1, #255	; 0xff
 8008ed6:	68f8      	ldr	r0, [r7, #12]
 8008ed8:	f002 fdf2 	bl	800bac0 <VL53L0X_WrByte>
 8008edc:	4603      	mov	r3, r0
 8008ede:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8008ee2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d107      	bne.n	8008efa <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8008eea:	2200      	movs	r2, #0
 8008eec:	214f      	movs	r1, #79	; 0x4f
 8008eee:	68f8      	ldr	r0, [r7, #12]
 8008ef0:	f002 fde6 	bl	800bac0 <VL53L0X_WrByte>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8008efa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d107      	bne.n	8008f12 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8008f02:	222c      	movs	r2, #44	; 0x2c
 8008f04:	214e      	movs	r1, #78	; 0x4e
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	f002 fdda 	bl	800bac0 <VL53L0X_WrByte>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8008f12:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d107      	bne.n	8008f2a <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	21ff      	movs	r1, #255	; 0xff
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f002 fdce 	bl	800bac0 <VL53L0X_WrByte>
 8008f24:	4603      	mov	r3, r0
 8008f26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8008f2a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d109      	bne.n	8008f46 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8008f32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008f36:	461a      	mov	r2, r3
 8008f38:	21b6      	movs	r1, #182	; 0xb6
 8008f3a:	68f8      	ldr	r0, [r7, #12]
 8008f3c:	f002 fdc0 	bl	800bac0 <VL53L0X_WrByte>
 8008f40:	4603      	mov	r3, r0
 8008f42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8008f46:	2300      	movs	r3, #0
 8008f48:	627b      	str	r3, [r7, #36]	; 0x24
 8008f4a:	e009      	b.n	8008f60 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008f4c:	68fa      	ldr	r2, [r7, #12]
 8008f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f50:	4413      	add	r3, r2
 8008f52:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8008f56:	2200      	movs	r2, #0
 8008f58:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8008f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f5c:	3301      	adds	r3, #1
 8008f5e:	627b      	str	r3, [r7, #36]	; 0x24
 8008f60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f62:	69fb      	ldr	r3, [r7, #28]
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d3f1      	bcc.n	8008f4c <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8008f68:	79fb      	ldrb	r3, [r7, #7]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d011      	beq.n	8008f92 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008f6e:	e002      	b.n	8008f76 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8008f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f72:	3301      	adds	r3, #1
 8008f74:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008f76:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8008f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f7c:	4413      	add	r3, r2
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f7ff fc2a 	bl	80087d8 <is_aperture>
 8008f84:	4603      	mov	r3, r0
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d103      	bne.n	8008f92 <VL53L0X_set_reference_spads+0xe6>
 8008f8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f8c:	69bb      	ldr	r3, [r7, #24]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d3ee      	bcc.n	8008f70 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 8008f9e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008fa2:	79f9      	ldrb	r1, [r7, #7]
 8008fa4:	f107 0214 	add.w	r2, r7, #20
 8008fa8:	9204      	str	r2, [sp, #16]
 8008faa:	68ba      	ldr	r2, [r7, #8]
 8008fac:	9203      	str	r2, [sp, #12]
 8008fae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008fb0:	9202      	str	r2, [sp, #8]
 8008fb2:	9301      	str	r3, [sp, #4]
 8008fb4:	69fb      	ldr	r3, [r7, #28]
 8008fb6:	9300      	str	r3, [sp, #0]
 8008fb8:	4623      	mov	r3, r4
 8008fba:	4602      	mov	r2, r0
 8008fbc:	68f8      	ldr	r0, [r7, #12]
 8008fbe:	f7ff fc83 	bl	80088c8 <enable_ref_spads>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8008fc8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d10c      	bne.n	8008fea <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	b2da      	uxtb	r2, r3
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	79fa      	ldrb	r2, [r7, #7]
 8008fe6:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8008fea:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3734      	adds	r7, #52	; 0x34
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd90      	pop	{r4, r7, pc}

08008ff6 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8008ff6:	b580      	push	{r7, lr}
 8008ff8:	b084      	sub	sp, #16
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
 8008ffe:	460b      	mov	r3, r1
 8009000:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009002:	2300      	movs	r3, #0
 8009004:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009006:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d10a      	bne.n	8009024 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800900e:	78fb      	ldrb	r3, [r7, #3]
 8009010:	f043 0301 	orr.w	r3, r3, #1
 8009014:	b2db      	uxtb	r3, r3
 8009016:	461a      	mov	r2, r3
 8009018:	2100      	movs	r1, #0
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f002 fd50 	bl	800bac0 <VL53L0X_WrByte>
 8009020:	4603      	mov	r3, r0
 8009022:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8009024:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d104      	bne.n	8009036 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f000 f9bf 	bl	80093b0 <VL53L0X_measurement_poll_for_completion>
 8009032:	4603      	mov	r3, r0
 8009034:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d105      	bne.n	800904a <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800903e:	2100      	movs	r1, #0
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f7ff fab5 	bl	80085b0 <VL53L0X_ClearInterruptMask>
 8009046:	4603      	mov	r3, r0
 8009048:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800904a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d106      	bne.n	8009060 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8009052:	2200      	movs	r2, #0
 8009054:	2100      	movs	r1, #0
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f002 fd32 	bl	800bac0 <VL53L0X_WrByte>
 800905c:	4603      	mov	r3, r0
 800905e:	73fb      	strb	r3, [r7, #15]

	return Status;
 8009060:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009064:	4618      	mov	r0, r3
 8009066:	3710      	adds	r7, #16
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}

0800906c <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b084      	sub	sp, #16
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
 8009074:	4608      	mov	r0, r1
 8009076:	4611      	mov	r1, r2
 8009078:	461a      	mov	r2, r3
 800907a:	4603      	mov	r3, r0
 800907c:	70fb      	strb	r3, [r7, #3]
 800907e:	460b      	mov	r3, r1
 8009080:	70bb      	strb	r3, [r7, #2]
 8009082:	4613      	mov	r3, r2
 8009084:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009086:	2300      	movs	r3, #0
 8009088:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800908a:	2300      	movs	r3, #0
 800908c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800908e:	2201      	movs	r2, #1
 8009090:	21ff      	movs	r1, #255	; 0xff
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f002 fd14 	bl	800bac0 <VL53L0X_WrByte>
 8009098:	4603      	mov	r3, r0
 800909a:	461a      	mov	r2, r3
 800909c:	7bfb      	ldrb	r3, [r7, #15]
 800909e:	4313      	orrs	r3, r2
 80090a0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80090a2:	2200      	movs	r2, #0
 80090a4:	2100      	movs	r1, #0
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f002 fd0a 	bl	800bac0 <VL53L0X_WrByte>
 80090ac:	4603      	mov	r3, r0
 80090ae:	461a      	mov	r2, r3
 80090b0:	7bfb      	ldrb	r3, [r7, #15]
 80090b2:	4313      	orrs	r3, r2
 80090b4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80090b6:	2200      	movs	r2, #0
 80090b8:	21ff      	movs	r1, #255	; 0xff
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f002 fd00 	bl	800bac0 <VL53L0X_WrByte>
 80090c0:	4603      	mov	r3, r0
 80090c2:	461a      	mov	r2, r3
 80090c4:	7bfb      	ldrb	r3, [r7, #15]
 80090c6:	4313      	orrs	r3, r2
 80090c8:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 80090ca:	78fb      	ldrb	r3, [r7, #3]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d01e      	beq.n	800910e <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 80090d0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d009      	beq.n	80090ec <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 80090d8:	69ba      	ldr	r2, [r7, #24]
 80090da:	21cb      	movs	r1, #203	; 0xcb
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f002 fd71 	bl	800bbc4 <VL53L0X_RdByte>
 80090e2:	4603      	mov	r3, r0
 80090e4:	461a      	mov	r2, r3
 80090e6:	7bfb      	ldrb	r3, [r7, #15]
 80090e8:	4313      	orrs	r3, r2
 80090ea:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80090ec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d02a      	beq.n	800914a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 80090f4:	f107 030e 	add.w	r3, r7, #14
 80090f8:	461a      	mov	r2, r3
 80090fa:	21ee      	movs	r1, #238	; 0xee
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f002 fd61 	bl	800bbc4 <VL53L0X_RdByte>
 8009102:	4603      	mov	r3, r0
 8009104:	461a      	mov	r2, r3
 8009106:	7bfb      	ldrb	r3, [r7, #15]
 8009108:	4313      	orrs	r3, r2
 800910a:	73fb      	strb	r3, [r7, #15]
 800910c:	e01d      	b.n	800914a <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800910e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d00a      	beq.n	800912c <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8009116:	78bb      	ldrb	r3, [r7, #2]
 8009118:	461a      	mov	r2, r3
 800911a:	21cb      	movs	r1, #203	; 0xcb
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f002 fccf 	bl	800bac0 <VL53L0X_WrByte>
 8009122:	4603      	mov	r3, r0
 8009124:	461a      	mov	r2, r3
 8009126:	7bfb      	ldrb	r3, [r7, #15]
 8009128:	4313      	orrs	r3, r2
 800912a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800912c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009130:	2b00      	cmp	r3, #0
 8009132:	d00a      	beq.n	800914a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8009134:	787b      	ldrb	r3, [r7, #1]
 8009136:	2280      	movs	r2, #128	; 0x80
 8009138:	21ee      	movs	r1, #238	; 0xee
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f002 fd0e 	bl	800bb5c <VL53L0X_UpdateByte>
 8009140:	4603      	mov	r3, r0
 8009142:	461a      	mov	r2, r3
 8009144:	7bfb      	ldrb	r3, [r7, #15]
 8009146:	4313      	orrs	r3, r2
 8009148:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800914a:	2201      	movs	r2, #1
 800914c:	21ff      	movs	r1, #255	; 0xff
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	f002 fcb6 	bl	800bac0 <VL53L0X_WrByte>
 8009154:	4603      	mov	r3, r0
 8009156:	461a      	mov	r2, r3
 8009158:	7bfb      	ldrb	r3, [r7, #15]
 800915a:	4313      	orrs	r3, r2
 800915c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800915e:	2201      	movs	r2, #1
 8009160:	2100      	movs	r1, #0
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f002 fcac 	bl	800bac0 <VL53L0X_WrByte>
 8009168:	4603      	mov	r3, r0
 800916a:	461a      	mov	r2, r3
 800916c:	7bfb      	ldrb	r3, [r7, #15]
 800916e:	4313      	orrs	r3, r2
 8009170:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009172:	2200      	movs	r2, #0
 8009174:	21ff      	movs	r1, #255	; 0xff
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f002 fca2 	bl	800bac0 <VL53L0X_WrByte>
 800917c:	4603      	mov	r3, r0
 800917e:	461a      	mov	r2, r3
 8009180:	7bfb      	ldrb	r3, [r7, #15]
 8009182:	4313      	orrs	r3, r2
 8009184:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8009186:	7bbb      	ldrb	r3, [r7, #14]
 8009188:	f023 0310 	bic.w	r3, r3, #16
 800918c:	b2da      	uxtb	r2, r3
 800918e:	69fb      	ldr	r3, [r7, #28]
 8009190:	701a      	strb	r2, [r3, #0]

	return Status;
 8009192:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009196:	4618      	mov	r0, r3
 8009198:	3710      	adds	r7, #16
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}

0800919e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800919e:	b580      	push	{r7, lr}
 80091a0:	b08a      	sub	sp, #40	; 0x28
 80091a2:	af04      	add	r7, sp, #16
 80091a4:	60f8      	str	r0, [r7, #12]
 80091a6:	60b9      	str	r1, [r7, #8]
 80091a8:	4611      	mov	r1, r2
 80091aa:	461a      	mov	r2, r3
 80091ac:	460b      	mov	r3, r1
 80091ae:	71fb      	strb	r3, [r7, #7]
 80091b0:	4613      	mov	r3, r2
 80091b2:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80091b4:	2300      	movs	r3, #0
 80091b6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80091b8:	2300      	movs	r3, #0
 80091ba:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80091bc:	2300      	movs	r3, #0
 80091be:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80091c0:	2300      	movs	r3, #0
 80091c2:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 80091c4:	2300      	movs	r3, #0
 80091c6:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80091c8:	79bb      	ldrb	r3, [r7, #6]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d003      	beq.n	80091d6 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80091d4:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 80091d6:	2201      	movs	r2, #1
 80091d8:	2101      	movs	r1, #1
 80091da:	68f8      	ldr	r0, [r7, #12]
 80091dc:	f002 fc70 	bl	800bac0 <VL53L0X_WrByte>
 80091e0:	4603      	mov	r3, r0
 80091e2:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80091e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d105      	bne.n	80091f8 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80091ec:	2140      	movs	r1, #64	; 0x40
 80091ee:	68f8      	ldr	r0, [r7, #12]
 80091f0:	f7ff ff01 	bl	8008ff6 <VL53L0X_perform_single_ref_calibration>
 80091f4:	4603      	mov	r3, r0
 80091f6:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80091f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d115      	bne.n	800922c <VL53L0X_perform_vhv_calibration+0x8e>
 8009200:	79fb      	ldrb	r3, [r7, #7]
 8009202:	2b01      	cmp	r3, #1
 8009204:	d112      	bne.n	800922c <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8009206:	7d39      	ldrb	r1, [r7, #20]
 8009208:	7d7a      	ldrb	r2, [r7, #21]
 800920a:	2300      	movs	r3, #0
 800920c:	9303      	str	r3, [sp, #12]
 800920e:	2301      	movs	r3, #1
 8009210:	9302      	str	r3, [sp, #8]
 8009212:	f107 0313 	add.w	r3, r7, #19
 8009216:	9301      	str	r3, [sp, #4]
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	9300      	str	r3, [sp, #0]
 800921c:	460b      	mov	r3, r1
 800921e:	2101      	movs	r1, #1
 8009220:	68f8      	ldr	r0, [r7, #12]
 8009222:	f7ff ff23 	bl	800906c <VL53L0X_ref_calibration_io>
 8009226:	4603      	mov	r3, r0
 8009228:	75fb      	strb	r3, [r7, #23]
 800922a:	e002      	b.n	8009232 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	2200      	movs	r2, #0
 8009230:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8009232:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d112      	bne.n	8009260 <VL53L0X_perform_vhv_calibration+0xc2>
 800923a:	79bb      	ldrb	r3, [r7, #6]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d00f      	beq.n	8009260 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009240:	7dbb      	ldrb	r3, [r7, #22]
 8009242:	461a      	mov	r2, r3
 8009244:	2101      	movs	r1, #1
 8009246:	68f8      	ldr	r0, [r7, #12]
 8009248:	f002 fc3a 	bl	800bac0 <VL53L0X_WrByte>
 800924c:	4603      	mov	r3, r0
 800924e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8009250:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d103      	bne.n	8009260 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	7dba      	ldrb	r2, [r7, #22]
 800925c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8009260:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009264:	4618      	mov	r0, r3
 8009266:	3718      	adds	r7, #24
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}

0800926c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b08a      	sub	sp, #40	; 0x28
 8009270:	af04      	add	r7, sp, #16
 8009272:	60f8      	str	r0, [r7, #12]
 8009274:	60b9      	str	r1, [r7, #8]
 8009276:	4611      	mov	r1, r2
 8009278:	461a      	mov	r2, r3
 800927a:	460b      	mov	r3, r1
 800927c:	71fb      	strb	r3, [r7, #7]
 800927e:	4613      	mov	r3, r2
 8009280:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009282:	2300      	movs	r3, #0
 8009284:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8009286:	2300      	movs	r3, #0
 8009288:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800928a:	2300      	movs	r3, #0
 800928c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800928e:	2300      	movs	r3, #0
 8009290:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8009292:	79bb      	ldrb	r3, [r7, #6]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d003      	beq.n	80092a0 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800929e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 80092a0:	2202      	movs	r2, #2
 80092a2:	2101      	movs	r1, #1
 80092a4:	68f8      	ldr	r0, [r7, #12]
 80092a6:	f002 fc0b 	bl	800bac0 <VL53L0X_WrByte>
 80092aa:	4603      	mov	r3, r0
 80092ac:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80092ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d105      	bne.n	80092c2 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 80092b6:	2100      	movs	r1, #0
 80092b8:	68f8      	ldr	r0, [r7, #12]
 80092ba:	f7ff fe9c 	bl	8008ff6 <VL53L0X_perform_single_ref_calibration>
 80092be:	4603      	mov	r3, r0
 80092c0:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80092c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d115      	bne.n	80092f6 <VL53L0X_perform_phase_calibration+0x8a>
 80092ca:	79fb      	ldrb	r3, [r7, #7]
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	d112      	bne.n	80092f6 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80092d0:	7d39      	ldrb	r1, [r7, #20]
 80092d2:	7d7a      	ldrb	r2, [r7, #21]
 80092d4:	2301      	movs	r3, #1
 80092d6:	9303      	str	r3, [sp, #12]
 80092d8:	2300      	movs	r3, #0
 80092da:	9302      	str	r3, [sp, #8]
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	9301      	str	r3, [sp, #4]
 80092e0:	f107 0313 	add.w	r3, r7, #19
 80092e4:	9300      	str	r3, [sp, #0]
 80092e6:	460b      	mov	r3, r1
 80092e8:	2101      	movs	r1, #1
 80092ea:	68f8      	ldr	r0, [r7, #12]
 80092ec:	f7ff febe 	bl	800906c <VL53L0X_ref_calibration_io>
 80092f0:	4603      	mov	r3, r0
 80092f2:	75fb      	strb	r3, [r7, #23]
 80092f4:	e002      	b.n	80092fc <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	2200      	movs	r2, #0
 80092fa:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80092fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d112      	bne.n	800932a <VL53L0X_perform_phase_calibration+0xbe>
 8009304:	79bb      	ldrb	r3, [r7, #6]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d00f      	beq.n	800932a <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800930a:	7dbb      	ldrb	r3, [r7, #22]
 800930c:	461a      	mov	r2, r3
 800930e:	2101      	movs	r1, #1
 8009310:	68f8      	ldr	r0, [r7, #12]
 8009312:	f002 fbd5 	bl	800bac0 <VL53L0X_WrByte>
 8009316:	4603      	mov	r3, r0
 8009318:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800931a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d103      	bne.n	800932a <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	7dba      	ldrb	r2, [r7, #22]
 8009326:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800932a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800932e:	4618      	mov	r0, r3
 8009330:	3718      	adds	r7, #24
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}

08009336 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8009336:	b580      	push	{r7, lr}
 8009338:	b086      	sub	sp, #24
 800933a:	af00      	add	r7, sp, #0
 800933c:	60f8      	str	r0, [r7, #12]
 800933e:	60b9      	str	r1, [r7, #8]
 8009340:	607a      	str	r2, [r7, #4]
 8009342:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009344:	2300      	movs	r3, #0
 8009346:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8009348:	2300      	movs	r3, #0
 800934a:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8009352:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8009354:	78fa      	ldrb	r2, [r7, #3]
 8009356:	2300      	movs	r3, #0
 8009358:	68b9      	ldr	r1, [r7, #8]
 800935a:	68f8      	ldr	r0, [r7, #12]
 800935c:	f7ff ff1f 	bl	800919e <VL53L0X_perform_vhv_calibration>
 8009360:	4603      	mov	r3, r0
 8009362:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8009364:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d107      	bne.n	800937c <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800936c:	78fa      	ldrb	r2, [r7, #3]
 800936e:	2300      	movs	r3, #0
 8009370:	6879      	ldr	r1, [r7, #4]
 8009372:	68f8      	ldr	r0, [r7, #12]
 8009374:	f7ff ff7a 	bl	800926c <VL53L0X_perform_phase_calibration>
 8009378:	4603      	mov	r3, r0
 800937a:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800937c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d10f      	bne.n	80093a4 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009384:	7dbb      	ldrb	r3, [r7, #22]
 8009386:	461a      	mov	r2, r3
 8009388:	2101      	movs	r1, #1
 800938a:	68f8      	ldr	r0, [r7, #12]
 800938c:	f002 fb98 	bl	800bac0 <VL53L0X_WrByte>
 8009390:	4603      	mov	r3, r0
 8009392:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8009394:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d103      	bne.n	80093a4 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	7dba      	ldrb	r2, [r7, #22]
 80093a0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 80093a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	3718      	adds	r7, #24
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}

080093b0 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b086      	sub	sp, #24
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80093b8:	2300      	movs	r3, #0
 80093ba:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 80093bc:	2300      	movs	r3, #0
 80093be:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 80093c0:	2300      	movs	r3, #0
 80093c2:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80093c4:	f107 030f 	add.w	r3, r7, #15
 80093c8:	4619      	mov	r1, r3
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f7fe fe02 	bl	8007fd4 <VL53L0X_GetMeasurementDataReady>
 80093d0:	4603      	mov	r3, r0
 80093d2:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 80093d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d110      	bne.n	80093fe <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 80093dc:	7bfb      	ldrb	r3, [r7, #15]
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d00f      	beq.n	8009402 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	3301      	adds	r3, #1
 80093e6:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80093ee:	d302      	bcc.n	80093f6 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 80093f0:	23f9      	movs	r3, #249	; 0xf9
 80093f2:	75fb      	strb	r3, [r7, #23]
			break;
 80093f4:	e006      	b.n	8009404 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f002 fc82 	bl	800bd00 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80093fc:	e7e2      	b.n	80093c4 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 80093fe:	bf00      	nop
 8009400:	e000      	b.n	8009404 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8009402:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8009404:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009408:	4618      	mov	r0, r3
 800940a:	3718      	adds	r7, #24
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}

08009410 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8009410:	b480      	push	{r7}
 8009412:	b085      	sub	sp, #20
 8009414:	af00      	add	r7, sp, #0
 8009416:	4603      	mov	r3, r0
 8009418:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800941a:	2300      	movs	r3, #0
 800941c:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800941e:	79fb      	ldrb	r3, [r7, #7]
 8009420:	3301      	adds	r3, #1
 8009422:	b2db      	uxtb	r3, r3
 8009424:	005b      	lsls	r3, r3, #1
 8009426:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8009428:	7bfb      	ldrb	r3, [r7, #15]
}
 800942a:	4618      	mov	r0, r3
 800942c:	3714      	adds	r7, #20
 800942e:	46bd      	mov	sp, r7
 8009430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009434:	4770      	bx	lr

08009436 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8009436:	b480      	push	{r7}
 8009438:	b085      	sub	sp, #20
 800943a:	af00      	add	r7, sp, #0
 800943c:	4603      	mov	r3, r0
 800943e:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8009440:	2300      	movs	r3, #0
 8009442:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8009444:	79fb      	ldrb	r3, [r7, #7]
 8009446:	085b      	lsrs	r3, r3, #1
 8009448:	b2db      	uxtb	r3, r3
 800944a:	3b01      	subs	r3, #1
 800944c:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800944e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009450:	4618      	mov	r0, r3
 8009452:	3714      	adds	r7, #20
 8009454:	46bd      	mov	sp, r7
 8009456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945a:	4770      	bx	lr

0800945c <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800945c:	b480      	push	{r7}
 800945e:	b085      	sub	sp, #20
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8009464:	2300      	movs	r3, #0
 8009466:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8009468:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800946c:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800946e:	e002      	b.n	8009476 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	089b      	lsrs	r3, r3, #2
 8009474:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8009476:	68ba      	ldr	r2, [r7, #8]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	429a      	cmp	r2, r3
 800947c:	d8f8      	bhi.n	8009470 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800947e:	e017      	b.n	80094b0 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8009480:	68fa      	ldr	r2, [r7, #12]
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	4413      	add	r3, r2
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	429a      	cmp	r2, r3
 800948a:	d30b      	bcc.n	80094a4 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800948c:	68fa      	ldr	r2, [r7, #12]
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	4413      	add	r3, r2
 8009492:	687a      	ldr	r2, [r7, #4]
 8009494:	1ad3      	subs	r3, r2, r3
 8009496:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	085b      	lsrs	r3, r3, #1
 800949c:	68ba      	ldr	r2, [r7, #8]
 800949e:	4413      	add	r3, r2
 80094a0:	60fb      	str	r3, [r7, #12]
 80094a2:	e002      	b.n	80094aa <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	085b      	lsrs	r3, r3, #1
 80094a8:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	089b      	lsrs	r3, r3, #2
 80094ae:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d1e4      	bne.n	8009480 <VL53L0X_isqrt+0x24>
	}

	return res;
 80094b6:	68fb      	ldr	r3, [r7, #12]
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3714      	adds	r7, #20
 80094bc:	46bd      	mov	sp, r7
 80094be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c2:	4770      	bx	lr

080094c4 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b086      	sub	sp, #24
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80094cc:	2300      	movs	r3, #0
 80094ce:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 80094d0:	2200      	movs	r2, #0
 80094d2:	2183      	movs	r1, #131	; 0x83
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f002 faf3 	bl	800bac0 <VL53L0X_WrByte>
 80094da:	4603      	mov	r3, r0
 80094dc:	461a      	mov	r2, r3
 80094de:	7dfb      	ldrb	r3, [r7, #23]
 80094e0:	4313      	orrs	r3, r2
 80094e2:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 80094e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d11e      	bne.n	800952a <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 80094ec:	2300      	movs	r3, #0
 80094ee:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 80094f0:	f107 030f 	add.w	r3, r7, #15
 80094f4:	461a      	mov	r2, r3
 80094f6:	2183      	movs	r1, #131	; 0x83
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	f002 fb63 	bl	800bbc4 <VL53L0X_RdByte>
 80094fe:	4603      	mov	r3, r0
 8009500:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8009502:	7bfb      	ldrb	r3, [r7, #15]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d10a      	bne.n	800951e <VL53L0X_device_read_strobe+0x5a>
 8009508:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d106      	bne.n	800951e <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	3301      	adds	r3, #1
 8009514:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800951c:	d3e8      	bcc.n	80094f0 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009524:	d301      	bcc.n	800952a <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8009526:	23f9      	movs	r3, #249	; 0xf9
 8009528:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800952a:	2201      	movs	r2, #1
 800952c:	2183      	movs	r1, #131	; 0x83
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f002 fac6 	bl	800bac0 <VL53L0X_WrByte>
 8009534:	4603      	mov	r3, r0
 8009536:	461a      	mov	r2, r3
 8009538:	7dfb      	ldrb	r3, [r7, #23]
 800953a:	4313      	orrs	r3, r2
 800953c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800953e:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8009542:	4618      	mov	r0, r3
 8009544:	3718      	adds	r7, #24
 8009546:	46bd      	mov	sp, r7
 8009548:	bd80      	pop	{r7, pc}

0800954a <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800954a:	b580      	push	{r7, lr}
 800954c:	b098      	sub	sp, #96	; 0x60
 800954e:	af00      	add	r7, sp, #0
 8009550:	6078      	str	r0, [r7, #4]
 8009552:	460b      	mov	r3, r1
 8009554:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009556:	2300      	movs	r3, #0
 8009558:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800955c:	2300      	movs	r3, #0
 800955e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 8009562:	2300      	movs	r3, #0
 8009564:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8009568:	2300      	movs	r3, #0
 800956a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800956c:	2300      	movs	r3, #0
 800956e:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8009570:	2300      	movs	r3, #0
 8009572:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 8009574:	2300      	movs	r3, #0
 8009576:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800957a:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800957e:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8009580:	2300      	movs	r3, #0
 8009582:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8009584:	2300      	movs	r3, #0
 8009586:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8009588:	2300      	movs	r3, #0
 800958a:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8009592:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8009596:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800959a:	2b07      	cmp	r3, #7
 800959c:	f000 8408 	beq.w	8009db0 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80095a0:	2201      	movs	r2, #1
 80095a2:	2180      	movs	r1, #128	; 0x80
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f002 fa8b 	bl	800bac0 <VL53L0X_WrByte>
 80095aa:	4603      	mov	r3, r0
 80095ac:	461a      	mov	r2, r3
 80095ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80095b2:	4313      	orrs	r3, r2
 80095b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80095b8:	2201      	movs	r2, #1
 80095ba:	21ff      	movs	r1, #255	; 0xff
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f002 fa7f 	bl	800bac0 <VL53L0X_WrByte>
 80095c2:	4603      	mov	r3, r0
 80095c4:	461a      	mov	r2, r3
 80095c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80095ca:	4313      	orrs	r3, r2
 80095cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80095d0:	2200      	movs	r2, #0
 80095d2:	2100      	movs	r1, #0
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f002 fa73 	bl	800bac0 <VL53L0X_WrByte>
 80095da:	4603      	mov	r3, r0
 80095dc:	461a      	mov	r2, r3
 80095de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80095e2:	4313      	orrs	r3, r2
 80095e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80095e8:	2206      	movs	r2, #6
 80095ea:	21ff      	movs	r1, #255	; 0xff
 80095ec:	6878      	ldr	r0, [r7, #4]
 80095ee:	f002 fa67 	bl	800bac0 <VL53L0X_WrByte>
 80095f2:	4603      	mov	r3, r0
 80095f4:	461a      	mov	r2, r3
 80095f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80095fa:	4313      	orrs	r3, r2
 80095fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8009600:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8009604:	461a      	mov	r2, r3
 8009606:	2183      	movs	r1, #131	; 0x83
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f002 fadb 	bl	800bbc4 <VL53L0X_RdByte>
 800960e:	4603      	mov	r3, r0
 8009610:	461a      	mov	r2, r3
 8009612:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009616:	4313      	orrs	r3, r2
 8009618:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800961c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009620:	f043 0304 	orr.w	r3, r3, #4
 8009624:	b2db      	uxtb	r3, r3
 8009626:	461a      	mov	r2, r3
 8009628:	2183      	movs	r1, #131	; 0x83
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f002 fa48 	bl	800bac0 <VL53L0X_WrByte>
 8009630:	4603      	mov	r3, r0
 8009632:	461a      	mov	r2, r3
 8009634:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009638:	4313      	orrs	r3, r2
 800963a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800963e:	2207      	movs	r2, #7
 8009640:	21ff      	movs	r1, #255	; 0xff
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f002 fa3c 	bl	800bac0 <VL53L0X_WrByte>
 8009648:	4603      	mov	r3, r0
 800964a:	461a      	mov	r2, r3
 800964c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009650:	4313      	orrs	r3, r2
 8009652:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8009656:	2201      	movs	r2, #1
 8009658:	2181      	movs	r1, #129	; 0x81
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f002 fa30 	bl	800bac0 <VL53L0X_WrByte>
 8009660:	4603      	mov	r3, r0
 8009662:	461a      	mov	r2, r3
 8009664:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009668:	4313      	orrs	r3, r2
 800966a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f002 fb46 	bl	800bd00 <VL53L0X_PollingDelay>
 8009674:	4603      	mov	r3, r0
 8009676:	461a      	mov	r2, r3
 8009678:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800967c:	4313      	orrs	r3, r2
 800967e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009682:	2201      	movs	r2, #1
 8009684:	2180      	movs	r1, #128	; 0x80
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f002 fa1a 	bl	800bac0 <VL53L0X_WrByte>
 800968c:	4603      	mov	r3, r0
 800968e:	461a      	mov	r2, r3
 8009690:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009694:	4313      	orrs	r3, r2
 8009696:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 800969a:	78fb      	ldrb	r3, [r7, #3]
 800969c:	f003 0301 	and.w	r3, r3, #1
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	f000 8098 	beq.w	80097d6 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80096a6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80096aa:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	f040 8091 	bne.w	80097d6 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 80096b4:	226b      	movs	r2, #107	; 0x6b
 80096b6:	2194      	movs	r1, #148	; 0x94
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f002 fa01 	bl	800bac0 <VL53L0X_WrByte>
 80096be:	4603      	mov	r3, r0
 80096c0:	461a      	mov	r2, r3
 80096c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80096c6:	4313      	orrs	r3, r2
 80096c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80096cc:	6878      	ldr	r0, [r7, #4]
 80096ce:	f7ff fef9 	bl	80094c4 <VL53L0X_device_read_strobe>
 80096d2:	4603      	mov	r3, r0
 80096d4:	461a      	mov	r2, r3
 80096d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80096da:	4313      	orrs	r3, r2
 80096dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80096e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80096e4:	461a      	mov	r2, r3
 80096e6:	2190      	movs	r1, #144	; 0x90
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f002 facd 	bl	800bc88 <VL53L0X_RdDWord>
 80096ee:	4603      	mov	r3, r0
 80096f0:	461a      	mov	r2, r3
 80096f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80096f6:	4313      	orrs	r3, r2
 80096f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80096fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096fe:	0a1b      	lsrs	r3, r3, #8
 8009700:	b2db      	uxtb	r3, r3
 8009702:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009706:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800970a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800970c:	0bdb      	lsrs	r3, r3, #15
 800970e:	b2db      	uxtb	r3, r3
 8009710:	f003 0301 	and.w	r3, r3, #1
 8009714:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8009718:	2224      	movs	r2, #36	; 0x24
 800971a:	2194      	movs	r1, #148	; 0x94
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f002 f9cf 	bl	800bac0 <VL53L0X_WrByte>
 8009722:	4603      	mov	r3, r0
 8009724:	461a      	mov	r2, r3
 8009726:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800972a:	4313      	orrs	r3, r2
 800972c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f7ff fec7 	bl	80094c4 <VL53L0X_device_read_strobe>
 8009736:	4603      	mov	r3, r0
 8009738:	461a      	mov	r2, r3
 800973a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800973e:	4313      	orrs	r3, r2
 8009740:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009744:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009748:	461a      	mov	r2, r3
 800974a:	2190      	movs	r1, #144	; 0x90
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f002 fa9b 	bl	800bc88 <VL53L0X_RdDWord>
 8009752:	4603      	mov	r3, r0
 8009754:	461a      	mov	r2, r3
 8009756:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800975a:	4313      	orrs	r3, r2
 800975c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8009760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009762:	0e1b      	lsrs	r3, r3, #24
 8009764:	b2db      	uxtb	r3, r3
 8009766:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8009768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800976a:	0c1b      	lsrs	r3, r3, #16
 800976c:	b2db      	uxtb	r3, r3
 800976e:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8009770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009772:	0a1b      	lsrs	r3, r3, #8
 8009774:	b2db      	uxtb	r3, r3
 8009776:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8009778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800977a:	b2db      	uxtb	r3, r3
 800977c:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800977e:	2225      	movs	r2, #37	; 0x25
 8009780:	2194      	movs	r1, #148	; 0x94
 8009782:	6878      	ldr	r0, [r7, #4]
 8009784:	f002 f99c 	bl	800bac0 <VL53L0X_WrByte>
 8009788:	4603      	mov	r3, r0
 800978a:	461a      	mov	r2, r3
 800978c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009790:	4313      	orrs	r3, r2
 8009792:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f7ff fe94 	bl	80094c4 <VL53L0X_device_read_strobe>
 800979c:	4603      	mov	r3, r0
 800979e:	461a      	mov	r2, r3
 80097a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097a4:	4313      	orrs	r3, r2
 80097a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80097aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80097ae:	461a      	mov	r2, r3
 80097b0:	2190      	movs	r1, #144	; 0x90
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f002 fa68 	bl	800bc88 <VL53L0X_RdDWord>
 80097b8:	4603      	mov	r3, r0
 80097ba:	461a      	mov	r2, r3
 80097bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097c0:	4313      	orrs	r3, r2
 80097c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 80097c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097c8:	0e1b      	lsrs	r3, r3, #24
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 80097ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097d0:	0c1b      	lsrs	r3, r3, #16
 80097d2:	b2db      	uxtb	r3, r3
 80097d4:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 80097d6:	78fb      	ldrb	r3, [r7, #3]
 80097d8:	f003 0302 	and.w	r3, r3, #2
 80097dc:	2b00      	cmp	r3, #0
 80097de:	f000 8189 	beq.w	8009af4 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80097e2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80097e6:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	f040 8182 	bne.w	8009af4 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 80097f0:	2202      	movs	r2, #2
 80097f2:	2194      	movs	r1, #148	; 0x94
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f002 f963 	bl	800bac0 <VL53L0X_WrByte>
 80097fa:	4603      	mov	r3, r0
 80097fc:	461a      	mov	r2, r3
 80097fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009802:	4313      	orrs	r3, r2
 8009804:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f7ff fe5b 	bl	80094c4 <VL53L0X_device_read_strobe>
 800980e:	4603      	mov	r3, r0
 8009810:	461a      	mov	r2, r3
 8009812:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009816:	4313      	orrs	r3, r2
 8009818:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800981c:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8009820:	461a      	mov	r2, r3
 8009822:	2190      	movs	r1, #144	; 0x90
 8009824:	6878      	ldr	r0, [r7, #4]
 8009826:	f002 f9cd 	bl	800bbc4 <VL53L0X_RdByte>
 800982a:	4603      	mov	r3, r0
 800982c:	461a      	mov	r2, r3
 800982e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009832:	4313      	orrs	r3, r2
 8009834:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8009838:	227b      	movs	r2, #123	; 0x7b
 800983a:	2194      	movs	r1, #148	; 0x94
 800983c:	6878      	ldr	r0, [r7, #4]
 800983e:	f002 f93f 	bl	800bac0 <VL53L0X_WrByte>
 8009842:	4603      	mov	r3, r0
 8009844:	461a      	mov	r2, r3
 8009846:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800984a:	4313      	orrs	r3, r2
 800984c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f7ff fe37 	bl	80094c4 <VL53L0X_device_read_strobe>
 8009856:	4603      	mov	r3, r0
 8009858:	461a      	mov	r2, r3
 800985a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800985e:	4313      	orrs	r3, r2
 8009860:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8009864:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8009868:	461a      	mov	r2, r3
 800986a:	2190      	movs	r1, #144	; 0x90
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f002 f9a9 	bl	800bbc4 <VL53L0X_RdByte>
 8009872:	4603      	mov	r3, r0
 8009874:	461a      	mov	r2, r3
 8009876:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800987a:	4313      	orrs	r3, r2
 800987c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8009880:	2277      	movs	r2, #119	; 0x77
 8009882:	2194      	movs	r1, #148	; 0x94
 8009884:	6878      	ldr	r0, [r7, #4]
 8009886:	f002 f91b 	bl	800bac0 <VL53L0X_WrByte>
 800988a:	4603      	mov	r3, r0
 800988c:	461a      	mov	r2, r3
 800988e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009892:	4313      	orrs	r3, r2
 8009894:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f7ff fe13 	bl	80094c4 <VL53L0X_device_read_strobe>
 800989e:	4603      	mov	r3, r0
 80098a0:	461a      	mov	r2, r3
 80098a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80098a6:	4313      	orrs	r3, r2
 80098a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80098ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80098b0:	461a      	mov	r2, r3
 80098b2:	2190      	movs	r1, #144	; 0x90
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f002 f9e7 	bl	800bc88 <VL53L0X_RdDWord>
 80098ba:	4603      	mov	r3, r0
 80098bc:	461a      	mov	r2, r3
 80098be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80098c2:	4313      	orrs	r3, r2
 80098c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 80098c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098ca:	0e5b      	lsrs	r3, r3, #25
 80098cc:	b2db      	uxtb	r3, r3
 80098ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 80098d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098d8:	0c9b      	lsrs	r3, r3, #18
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80098e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098e6:	0adb      	lsrs	r3, r3, #11
 80098e8:	b2db      	uxtb	r3, r3
 80098ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098ee:	b2db      	uxtb	r3, r3
 80098f0:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80098f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098f4:	091b      	lsrs	r3, r3, #4
 80098f6:	b2db      	uxtb	r3, r3
 80098f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098fc:	b2db      	uxtb	r3, r3
 80098fe:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8009900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009902:	b2db      	uxtb	r3, r3
 8009904:	00db      	lsls	r3, r3, #3
 8009906:	b2db      	uxtb	r3, r3
 8009908:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800990c:	b2db      	uxtb	r3, r3
 800990e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8009912:	2278      	movs	r2, #120	; 0x78
 8009914:	2194      	movs	r1, #148	; 0x94
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f002 f8d2 	bl	800bac0 <VL53L0X_WrByte>
 800991c:	4603      	mov	r3, r0
 800991e:	461a      	mov	r2, r3
 8009920:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009924:	4313      	orrs	r3, r2
 8009926:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f7ff fdca 	bl	80094c4 <VL53L0X_device_read_strobe>
 8009930:	4603      	mov	r3, r0
 8009932:	461a      	mov	r2, r3
 8009934:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009938:	4313      	orrs	r3, r2
 800993a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800993e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009942:	461a      	mov	r2, r3
 8009944:	2190      	movs	r1, #144	; 0x90
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f002 f99e 	bl	800bc88 <VL53L0X_RdDWord>
 800994c:	4603      	mov	r3, r0
 800994e:	461a      	mov	r2, r3
 8009950:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009954:	4313      	orrs	r3, r2
 8009956:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800995a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800995c:	0f5b      	lsrs	r3, r3, #29
 800995e:	b2db      	uxtb	r3, r3
 8009960:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009964:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8009966:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800996a:	4413      	add	r3, r2
 800996c:	b2db      	uxtb	r3, r3
 800996e:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8009970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009972:	0d9b      	lsrs	r3, r3, #22
 8009974:	b2db      	uxtb	r3, r3
 8009976:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800997a:	b2db      	uxtb	r3, r3
 800997c:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800997e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009980:	0bdb      	lsrs	r3, r3, #15
 8009982:	b2db      	uxtb	r3, r3
 8009984:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009988:	b2db      	uxtb	r3, r3
 800998a:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800998c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800998e:	0a1b      	lsrs	r3, r3, #8
 8009990:	b2db      	uxtb	r3, r3
 8009992:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009996:	b2db      	uxtb	r3, r3
 8009998:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800999a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800999c:	085b      	lsrs	r3, r3, #1
 800999e:	b2db      	uxtb	r3, r3
 80099a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80099a4:	b2db      	uxtb	r3, r3
 80099a6:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 80099a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099aa:	b2db      	uxtb	r3, r3
 80099ac:	019b      	lsls	r3, r3, #6
 80099ae:	b2db      	uxtb	r3, r3
 80099b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099b4:	b2db      	uxtb	r3, r3
 80099b6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 80099ba:	2279      	movs	r2, #121	; 0x79
 80099bc:	2194      	movs	r1, #148	; 0x94
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f002 f87e 	bl	800bac0 <VL53L0X_WrByte>
 80099c4:	4603      	mov	r3, r0
 80099c6:	461a      	mov	r2, r3
 80099c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099cc:	4313      	orrs	r3, r2
 80099ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 80099d2:	6878      	ldr	r0, [r7, #4]
 80099d4:	f7ff fd76 	bl	80094c4 <VL53L0X_device_read_strobe>
 80099d8:	4603      	mov	r3, r0
 80099da:	461a      	mov	r2, r3
 80099dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099e0:	4313      	orrs	r3, r2
 80099e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80099e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80099ea:	461a      	mov	r2, r3
 80099ec:	2190      	movs	r1, #144	; 0x90
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f002 f94a 	bl	800bc88 <VL53L0X_RdDWord>
 80099f4:	4603      	mov	r3, r0
 80099f6:	461a      	mov	r2, r3
 80099f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099fc:	4313      	orrs	r3, r2
 80099fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8009a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a04:	0e9b      	lsrs	r3, r3, #26
 8009a06:	b2db      	uxtb	r3, r3
 8009a08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a0c:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 8009a0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009a12:	4413      	add	r3, r2
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8009a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a1a:	0cdb      	lsrs	r3, r3, #19
 8009a1c:	b2db      	uxtb	r3, r3
 8009a1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8009a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a28:	0b1b      	lsrs	r3, r3, #12
 8009a2a:	b2db      	uxtb	r3, r3
 8009a2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a30:	b2db      	uxtb	r3, r3
 8009a32:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8009a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a36:	095b      	lsrs	r3, r3, #5
 8009a38:	b2db      	uxtb	r3, r3
 8009a3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a3e:	b2db      	uxtb	r3, r3
 8009a40:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8009a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a44:	b2db      	uxtb	r3, r3
 8009a46:	009b      	lsls	r3, r3, #2
 8009a48:	b2db      	uxtb	r3, r3
 8009a4a:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8009a4e:	b2db      	uxtb	r3, r3
 8009a50:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8009a54:	227a      	movs	r2, #122	; 0x7a
 8009a56:	2194      	movs	r1, #148	; 0x94
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f002 f831 	bl	800bac0 <VL53L0X_WrByte>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	461a      	mov	r2, r3
 8009a62:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a66:	4313      	orrs	r3, r2
 8009a68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f7ff fd29 	bl	80094c4 <VL53L0X_device_read_strobe>
 8009a72:	4603      	mov	r3, r0
 8009a74:	461a      	mov	r2, r3
 8009a76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009a80:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009a84:	461a      	mov	r2, r3
 8009a86:	2190      	movs	r1, #144	; 0x90
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f002 f8fd 	bl	800bc88 <VL53L0X_RdDWord>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	461a      	mov	r2, r3
 8009a92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a96:	4313      	orrs	r3, r2
 8009a98:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8009a9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a9e:	0f9b      	lsrs	r3, r3, #30
 8009aa0:	b2db      	uxtb	r3, r3
 8009aa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009aa6:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8009aa8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009aac:	4413      	add	r3, r2
 8009aae:	b2db      	uxtb	r3, r3
 8009ab0:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8009ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ab4:	0ddb      	lsrs	r3, r3, #23
 8009ab6:	b2db      	uxtb	r3, r3
 8009ab8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8009ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ac2:	0c1b      	lsrs	r3, r3, #16
 8009ac4:	b2db      	uxtb	r3, r3
 8009ac6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009aca:	b2db      	uxtb	r3, r3
 8009acc:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8009ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ad0:	0a5b      	lsrs	r3, r3, #9
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8009ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ae0:	089b      	lsrs	r3, r3, #2
 8009ae2:	b2db      	uxtb	r3, r3
 8009ae4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ae8:	b2db      	uxtb	r3, r3
 8009aea:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 8009aee:	2300      	movs	r3, #0
 8009af0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 8009af4:	78fb      	ldrb	r3, [r7, #3]
 8009af6:	f003 0304 	and.w	r3, r3, #4
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	f000 80f1 	beq.w	8009ce2 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8009b00:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009b04:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	f040 80ea 	bne.w	8009ce2 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8009b0e:	227b      	movs	r2, #123	; 0x7b
 8009b10:	2194      	movs	r1, #148	; 0x94
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f001 ffd4 	bl	800bac0 <VL53L0X_WrByte>
 8009b18:	4603      	mov	r3, r0
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b20:	4313      	orrs	r3, r2
 8009b22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f7ff fccc 	bl	80094c4 <VL53L0X_device_read_strobe>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	461a      	mov	r2, r3
 8009b30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b34:	4313      	orrs	r3, r2
 8009b36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8009b3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009b3e:	461a      	mov	r2, r3
 8009b40:	2190      	movs	r1, #144	; 0x90
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f002 f8a0 	bl	800bc88 <VL53L0X_RdDWord>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	461a      	mov	r2, r3
 8009b4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b50:	4313      	orrs	r3, r2
 8009b52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8009b56:	227c      	movs	r2, #124	; 0x7c
 8009b58:	2194      	movs	r1, #148	; 0x94
 8009b5a:	6878      	ldr	r0, [r7, #4]
 8009b5c:	f001 ffb0 	bl	800bac0 <VL53L0X_WrByte>
 8009b60:	4603      	mov	r3, r0
 8009b62:	461a      	mov	r2, r3
 8009b64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f7ff fca8 	bl	80094c4 <VL53L0X_device_read_strobe>
 8009b74:	4603      	mov	r3, r0
 8009b76:	461a      	mov	r2, r3
 8009b78:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8009b82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009b86:	461a      	mov	r2, r3
 8009b88:	2190      	movs	r1, #144	; 0x90
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f002 f87c 	bl	800bc88 <VL53L0X_RdDWord>
 8009b90:	4603      	mov	r3, r0
 8009b92:	461a      	mov	r2, r3
 8009b94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8009b9e:	2273      	movs	r2, #115	; 0x73
 8009ba0:	2194      	movs	r1, #148	; 0x94
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f001 ff8c 	bl	800bac0 <VL53L0X_WrByte>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	461a      	mov	r2, r3
 8009bac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009bb0:	4313      	orrs	r3, r2
 8009bb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f7ff fc84 	bl	80094c4 <VL53L0X_device_read_strobe>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009bc4:	4313      	orrs	r3, r2
 8009bc6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009bca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009bce:	461a      	mov	r2, r3
 8009bd0:	2190      	movs	r1, #144	; 0x90
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f002 f858 	bl	800bc88 <VL53L0X_RdDWord>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	461a      	mov	r2, r3
 8009bdc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009be0:	4313      	orrs	r3, r2
 8009be2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 8009be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009be8:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8009bea:	b29b      	uxth	r3, r3
 8009bec:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8009bee:	2274      	movs	r2, #116	; 0x74
 8009bf0:	2194      	movs	r1, #148	; 0x94
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f001 ff64 	bl	800bac0 <VL53L0X_WrByte>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	461a      	mov	r2, r3
 8009bfc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c00:	4313      	orrs	r3, r2
 8009c02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f7ff fc5c 	bl	80094c4 <VL53L0X_device_read_strobe>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	461a      	mov	r2, r3
 8009c10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c14:	4313      	orrs	r3, r2
 8009c16:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009c1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009c1e:	461a      	mov	r2, r3
 8009c20:	2190      	movs	r1, #144	; 0x90
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f002 f830 	bl	800bc88 <VL53L0X_RdDWord>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	461a      	mov	r2, r3
 8009c2c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c30:	4313      	orrs	r3, r2
 8009c32:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8009c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c38:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8009c3a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009c3c:	4313      	orrs	r3, r2
 8009c3e:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8009c40:	2275      	movs	r2, #117	; 0x75
 8009c42:	2194      	movs	r1, #148	; 0x94
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f001 ff3b 	bl	800bac0 <VL53L0X_WrByte>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	461a      	mov	r2, r3
 8009c4e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c52:	4313      	orrs	r3, r2
 8009c54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009c58:	6878      	ldr	r0, [r7, #4]
 8009c5a:	f7ff fc33 	bl	80094c4 <VL53L0X_device_read_strobe>
 8009c5e:	4603      	mov	r3, r0
 8009c60:	461a      	mov	r2, r3
 8009c62:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c66:	4313      	orrs	r3, r2
 8009c68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009c6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009c70:	461a      	mov	r2, r3
 8009c72:	2190      	movs	r1, #144	; 0x90
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f002 f807 	bl	800bc88 <VL53L0X_RdDWord>
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	461a      	mov	r2, r3
 8009c7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c82:	4313      	orrs	r3, r2
 8009c84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8009c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c8a:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8009c90:	2276      	movs	r2, #118	; 0x76
 8009c92:	2194      	movs	r1, #148	; 0x94
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f001 ff13 	bl	800bac0 <VL53L0X_WrByte>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f7ff fc0b 	bl	80094c4 <VL53L0X_device_read_strobe>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	461a      	mov	r2, r3
 8009cb2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009cbc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	2190      	movs	r1, #144	; 0x90
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f001 ffdf 	bl	800bc88 <VL53L0X_RdDWord>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	461a      	mov	r2, r3
 8009cce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8009cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cda:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8009cdc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	2181      	movs	r1, #129	; 0x81
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f001 feea 	bl	800bac0 <VL53L0X_WrByte>
 8009cec:	4603      	mov	r3, r0
 8009cee:	461a      	mov	r2, r3
 8009cf0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009cf4:	4313      	orrs	r3, r2
 8009cf6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8009cfa:	2206      	movs	r2, #6
 8009cfc:	21ff      	movs	r1, #255	; 0xff
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f001 fede 	bl	800bac0 <VL53L0X_WrByte>
 8009d04:	4603      	mov	r3, r0
 8009d06:	461a      	mov	r2, r3
 8009d08:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8009d12:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8009d16:	461a      	mov	r2, r3
 8009d18:	2183      	movs	r1, #131	; 0x83
 8009d1a:	6878      	ldr	r0, [r7, #4]
 8009d1c:	f001 ff52 	bl	800bbc4 <VL53L0X_RdByte>
 8009d20:	4603      	mov	r3, r0
 8009d22:	461a      	mov	r2, r3
 8009d24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8009d2e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009d32:	f023 0304 	bic.w	r3, r3, #4
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	461a      	mov	r2, r3
 8009d3a:	2183      	movs	r1, #131	; 0x83
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	f001 febf 	bl	800bac0 <VL53L0X_WrByte>
 8009d42:	4603      	mov	r3, r0
 8009d44:	461a      	mov	r2, r3
 8009d46:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d4a:	4313      	orrs	r3, r2
 8009d4c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009d50:	2201      	movs	r2, #1
 8009d52:	21ff      	movs	r1, #255	; 0xff
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	f001 feb3 	bl	800bac0 <VL53L0X_WrByte>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	461a      	mov	r2, r3
 8009d5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d62:	4313      	orrs	r3, r2
 8009d64:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009d68:	2201      	movs	r2, #1
 8009d6a:	2100      	movs	r1, #0
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f001 fea7 	bl	800bac0 <VL53L0X_WrByte>
 8009d72:	4603      	mov	r3, r0
 8009d74:	461a      	mov	r2, r3
 8009d76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d7a:	4313      	orrs	r3, r2
 8009d7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009d80:	2200      	movs	r2, #0
 8009d82:	21ff      	movs	r1, #255	; 0xff
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f001 fe9b 	bl	800bac0 <VL53L0X_WrByte>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d92:	4313      	orrs	r3, r2
 8009d94:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009d98:	2200      	movs	r2, #0
 8009d9a:	2180      	movs	r1, #128	; 0x80
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f001 fe8f 	bl	800bac0 <VL53L0X_WrByte>
 8009da2:	4603      	mov	r3, r0
 8009da4:	461a      	mov	r2, r3
 8009da6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009daa:	4313      	orrs	r3, r2
 8009dac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8009db0:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	f040 808f 	bne.w	8009ed8 <VL53L0X_get_info_from_device+0x98e>
 8009dba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009dbe:	2b07      	cmp	r3, #7
 8009dc0:	f000 808a 	beq.w	8009ed8 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8009dc4:	78fb      	ldrb	r3, [r7, #3]
 8009dc6:	f003 0301 	and.w	r3, r3, #1
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d024      	beq.n	8009e18 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8009dce:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009dd2:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d11e      	bne.n	8009e18 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8009de0:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 8009dea:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8009dee:	2300      	movs	r3, #0
 8009df0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009df2:	e00e      	b.n	8009e12 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8009df4:	f107 0208 	add.w	r2, r7, #8
 8009df8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dfa:	4413      	add	r3, r2
 8009dfc:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8009dfe:	687a      	ldr	r2, [r7, #4]
 8009e00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e02:	4413      	add	r3, r2
 8009e04:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8009e08:	460a      	mov	r2, r1
 8009e0a:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8009e0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e0e:	3301      	adds	r3, #1
 8009e10:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e14:	2b05      	cmp	r3, #5
 8009e16:	dded      	ble.n	8009df4 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8009e18:	78fb      	ldrb	r3, [r7, #3]
 8009e1a:	f003 0302 	and.w	r3, r3, #2
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d018      	beq.n	8009e54 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8009e22:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009e26:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d112      	bne.n	8009e54 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e2e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e38:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	33f3      	adds	r3, #243	; 0xf3
 8009e46:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8009e48:	f107 0310 	add.w	r3, r7, #16
 8009e4c:	4619      	mov	r1, r3
 8009e4e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009e50:	f002 fe46 	bl	800cae0 <strcpy>

		}

		if (((option & 4) == 4) &&
 8009e54:	78fb      	ldrb	r3, [r7, #3]
 8009e56:	f003 0304 	and.w	r3, r3, #4
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d030      	beq.n	8009ec0 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8009e5e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009e62:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d12a      	bne.n	8009ec0 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8009e7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e7c:	025b      	lsls	r3, r3, #9
 8009e7e:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009e84:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8009e8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d011      	beq.n	8009eb8 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8009e94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009e96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e98:	1ad3      	subs	r3, r2, r3
 8009e9a:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8009e9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e9e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009ea2:	fb02 f303 	mul.w	r3, r2, r3
 8009ea6:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8009ea8:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 8009eac:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8009eb0:	425b      	negs	r3, r3
 8009eb2:	b29b      	uxth	r3, r3
 8009eb4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 8009eb8:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8009ec0:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8009ec4:	78fb      	ldrb	r3, [r7, #3]
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	b2db      	uxtb	r3, r3
 8009eca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8009ece:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009ed8:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3760      	adds	r7, #96	; 0x60
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	b087      	sub	sp, #28
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
 8009eec:	460b      	mov	r3, r1
 8009eee:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8009ef0:	f240 6277 	movw	r2, #1655	; 0x677
 8009ef4:	f04f 0300 	mov.w	r3, #0
 8009ef8:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8009efc:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8009f00:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8009f02:	78fb      	ldrb	r3, [r7, #3]
 8009f04:	68fa      	ldr	r2, [r7, #12]
 8009f06:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8009f0a:	693a      	ldr	r2, [r7, #16]
 8009f0c:	fb02 f303 	mul.w	r3, r2, r3
 8009f10:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8009f12:	68bb      	ldr	r3, [r7, #8]
}
 8009f14:	4618      	mov	r0, r3
 8009f16:	371c      	adds	r7, #28
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1e:	4770      	bx	lr

08009f20 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b087      	sub	sp, #28
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8009f28:	2300      	movs	r3, #0
 8009f2a:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8009f30:	2300      	movs	r3, #0
 8009f32:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d017      	beq.n	8009f6a <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	3b01      	subs	r3, #1
 8009f3e:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8009f40:	e005      	b.n	8009f4e <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	085b      	lsrs	r3, r3, #1
 8009f46:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8009f48:	89fb      	ldrh	r3, [r7, #14]
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d1f4      	bne.n	8009f42 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8009f58:	89fb      	ldrh	r3, [r7, #14]
 8009f5a:	021b      	lsls	r3, r3, #8
 8009f5c:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8009f5e:	693b      	ldr	r3, [r7, #16]
 8009f60:	b29b      	uxth	r3, r3
 8009f62:	b2db      	uxtb	r3, r3
 8009f64:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8009f66:	4413      	add	r3, r2
 8009f68:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8009f6a:	8afb      	ldrh	r3, [r7, #22]

}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	371c      	adds	r7, #28
 8009f70:	46bd      	mov	sp, r7
 8009f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f76:	4770      	bx	lr

08009f78 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b085      	sub	sp, #20
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	4603      	mov	r3, r0
 8009f80:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8009f82:	2300      	movs	r3, #0
 8009f84:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009f86:	88fb      	ldrh	r3, [r7, #6]
 8009f88:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8009f8a:	88fa      	ldrh	r2, [r7, #6]
 8009f8c:	0a12      	lsrs	r2, r2, #8
 8009f8e:	b292      	uxth	r2, r2
 8009f90:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009f92:	3301      	adds	r3, #1
 8009f94:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8009f96:	68fb      	ldr	r3, [r7, #12]
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	3714      	adds	r7, #20
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa2:	4770      	bx	lr

08009fa4 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b088      	sub	sp, #32
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	60f8      	str	r0, [r7, #12]
 8009fac:	60b9      	str	r1, [r7, #8]
 8009fae:	4613      	mov	r3, r2
 8009fb0:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8009fb6:	79fb      	ldrb	r3, [r7, #7]
 8009fb8:	4619      	mov	r1, r3
 8009fba:	68f8      	ldr	r0, [r7, #12]
 8009fbc:	f7ff ff92 	bl	8009ee4 <VL53L0X_calc_macro_period_ps>
 8009fc0:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8009fc2:	69bb      	ldr	r3, [r7, #24]
 8009fc4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009fc8:	4a0a      	ldr	r2, [pc, #40]	; (8009ff4 <VL53L0X_calc_timeout_mclks+0x50>)
 8009fca:	fba2 2303 	umull	r2, r3, r2, r3
 8009fce:	099b      	lsrs	r3, r3, #6
 8009fd0:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009fd8:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	085b      	lsrs	r3, r3, #1
 8009fe0:	441a      	add	r2, r3
	timeout_period_mclks =
 8009fe2:	697b      	ldr	r3, [r7, #20]
 8009fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fe8:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 8009fea:	69fb      	ldr	r3, [r7, #28]
}
 8009fec:	4618      	mov	r0, r3
 8009fee:	3720      	adds	r7, #32
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}
 8009ff4:	10624dd3 	.word	0x10624dd3

08009ff8 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b086      	sub	sp, #24
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	460b      	mov	r3, r1
 800a002:	807b      	strh	r3, [r7, #2]
 800a004:	4613      	mov	r3, r2
 800a006:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800a008:	2300      	movs	r3, #0
 800a00a:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800a00c:	787b      	ldrb	r3, [r7, #1]
 800a00e:	4619      	mov	r1, r3
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	f7ff ff67 	bl	8009ee4 <VL53L0X_calc_macro_period_ps>
 800a016:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a01e:	4a0a      	ldr	r2, [pc, #40]	; (800a048 <VL53L0X_calc_timeout_us+0x50>)
 800a020:	fba2 2303 	umull	r2, r3, r2, r3
 800a024:	099b      	lsrs	r3, r3, #6
 800a026:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800a028:	887b      	ldrh	r3, [r7, #2]
 800a02a:	68fa      	ldr	r2, [r7, #12]
 800a02c:	fb02 f303 	mul.w	r3, r2, r3
 800a030:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800a034:	4a04      	ldr	r2, [pc, #16]	; (800a048 <VL53L0X_calc_timeout_us+0x50>)
 800a036:	fba2 2303 	umull	r2, r3, r2, r3
 800a03a:	099b      	lsrs	r3, r3, #6
 800a03c:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800a03e:	697b      	ldr	r3, [r7, #20]
}
 800a040:	4618      	mov	r0, r3
 800a042:	3718      	adds	r7, #24
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}
 800a048:	10624dd3 	.word	0x10624dd3

0800a04c <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b08c      	sub	sp, #48	; 0x30
 800a050:	af00      	add	r7, sp, #0
 800a052:	60f8      	str	r0, [r7, #12]
 800a054:	460b      	mov	r3, r1
 800a056:	607a      	str	r2, [r7, #4]
 800a058:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a05a:	2300      	movs	r3, #0
 800a05c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800a060:	2300      	movs	r3, #0
 800a062:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800a066:	2300      	movs	r3, #0
 800a068:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800a06a:	2300      	movs	r3, #0
 800a06c:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800a06e:	2300      	movs	r3, #0
 800a070:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800a072:	7afb      	ldrb	r3, [r7, #11]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d005      	beq.n	800a084 <get_sequence_step_timeout+0x38>
 800a078:	7afb      	ldrb	r3, [r7, #11]
 800a07a:	2b01      	cmp	r3, #1
 800a07c:	d002      	beq.n	800a084 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800a07e:	7afb      	ldrb	r3, [r7, #11]
 800a080:	2b02      	cmp	r3, #2
 800a082:	d128      	bne.n	800a0d6 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a084:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a088:	461a      	mov	r2, r3
 800a08a:	2100      	movs	r1, #0
 800a08c:	68f8      	ldr	r0, [r7, #12]
 800a08e:	f7fd fa7d 	bl	800758c <VL53L0X_GetVcselPulsePeriod>
 800a092:	4603      	mov	r3, r0
 800a094:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800a098:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d109      	bne.n	800a0b4 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800a0a0:	f107 0320 	add.w	r3, r7, #32
 800a0a4:	461a      	mov	r2, r3
 800a0a6:	2146      	movs	r1, #70	; 0x46
 800a0a8:	68f8      	ldr	r0, [r7, #12]
 800a0aa:	f001 fd8b 	bl	800bbc4 <VL53L0X_RdByte>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800a0b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a0b8:	b29b      	uxth	r3, r3
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7ff ff5c 	bl	8009f78 <VL53L0X_decode_timeout>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a0c4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a0c8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	68f8      	ldr	r0, [r7, #12]
 800a0ce:	f7ff ff93 	bl	8009ff8 <VL53L0X_calc_timeout_us>
 800a0d2:	62b8      	str	r0, [r7, #40]	; 0x28
 800a0d4:	e092      	b.n	800a1fc <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800a0d6:	7afb      	ldrb	r3, [r7, #11]
 800a0d8:	2b03      	cmp	r3, #3
 800a0da:	d135      	bne.n	800a148 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a0dc:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a0e0:	461a      	mov	r2, r3
 800a0e2:	2100      	movs	r1, #0
 800a0e4:	68f8      	ldr	r0, [r7, #12]
 800a0e6:	f7fd fa51 	bl	800758c <VL53L0X_GetVcselPulsePeriod>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800a0f0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	f040 8081 	bne.w	800a1fc <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a0fa:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a0fe:	461a      	mov	r2, r3
 800a100:	2100      	movs	r1, #0
 800a102:	68f8      	ldr	r0, [r7, #12]
 800a104:	f7fd fa42 	bl	800758c <VL53L0X_GetVcselPulsePeriod>
 800a108:	4603      	mov	r3, r0
 800a10a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800a10e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a112:	2b00      	cmp	r3, #0
 800a114:	d109      	bne.n	800a12a <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800a116:	f107 031e 	add.w	r3, r7, #30
 800a11a:	461a      	mov	r2, r3
 800a11c:	2151      	movs	r1, #81	; 0x51
 800a11e:	68f8      	ldr	r0, [r7, #12]
 800a120:	f001 fd7a 	bl	800bc18 <VL53L0X_RdWord>
 800a124:	4603      	mov	r3, r0
 800a126:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a12a:	8bfb      	ldrh	r3, [r7, #30]
 800a12c:	4618      	mov	r0, r3
 800a12e:	f7ff ff23 	bl	8009f78 <VL53L0X_decode_timeout>
 800a132:	4603      	mov	r3, r0
 800a134:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a136:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a13a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a13c:	4619      	mov	r1, r3
 800a13e:	68f8      	ldr	r0, [r7, #12]
 800a140:	f7ff ff5a 	bl	8009ff8 <VL53L0X_calc_timeout_us>
 800a144:	62b8      	str	r0, [r7, #40]	; 0x28
 800a146:	e059      	b.n	800a1fc <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800a148:	7afb      	ldrb	r3, [r7, #11]
 800a14a:	2b04      	cmp	r3, #4
 800a14c:	d156      	bne.n	800a1fc <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a14e:	f107 0314 	add.w	r3, r7, #20
 800a152:	4619      	mov	r1, r3
 800a154:	68f8      	ldr	r0, [r7, #12]
 800a156:	f7fd fb25 	bl	80077a4 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800a15a:	2300      	movs	r3, #0
 800a15c:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800a15e:	7dfb      	ldrb	r3, [r7, #23]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d01d      	beq.n	800a1a0 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a164:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a168:	461a      	mov	r2, r3
 800a16a:	2100      	movs	r1, #0
 800a16c:	68f8      	ldr	r0, [r7, #12]
 800a16e:	f7fd fa0d 	bl	800758c <VL53L0X_GetVcselPulsePeriod>
 800a172:	4603      	mov	r3, r0
 800a174:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800a178:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d10f      	bne.n	800a1a0 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800a180:	f107 031e 	add.w	r3, r7, #30
 800a184:	461a      	mov	r2, r3
 800a186:	2151      	movs	r1, #81	; 0x51
 800a188:	68f8      	ldr	r0, [r7, #12]
 800a18a:	f001 fd45 	bl	800bc18 <VL53L0X_RdWord>
 800a18e:	4603      	mov	r3, r0
 800a190:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a194:	8bfb      	ldrh	r3, [r7, #30]
 800a196:	4618      	mov	r0, r3
 800a198:	f7ff feee 	bl	8009f78 <VL53L0X_decode_timeout>
 800a19c:	4603      	mov	r3, r0
 800a19e:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800a1a0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d109      	bne.n	800a1bc <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a1a8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a1ac:	461a      	mov	r2, r3
 800a1ae:	2101      	movs	r1, #1
 800a1b0:	68f8      	ldr	r0, [r7, #12]
 800a1b2:	f7fd f9eb 	bl	800758c <VL53L0X_GetVcselPulsePeriod>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800a1bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d10f      	bne.n	800a1e4 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800a1c4:	f107 031c 	add.w	r3, r7, #28
 800a1c8:	461a      	mov	r2, r3
 800a1ca:	2171      	movs	r1, #113	; 0x71
 800a1cc:	68f8      	ldr	r0, [r7, #12]
 800a1ce:	f001 fd23 	bl	800bc18 <VL53L0X_RdWord>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a1d8:	8bbb      	ldrh	r3, [r7, #28]
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f7ff fecc 	bl	8009f78 <VL53L0X_decode_timeout>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800a1e4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a1e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a1e8:	1ad3      	subs	r3, r2, r3
 800a1ea:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a1ec:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a1f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	68f8      	ldr	r0, [r7, #12]
 800a1f6:	f7ff feff 	bl	8009ff8 <VL53L0X_calc_timeout_us>
 800a1fa:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a200:	601a      	str	r2, [r3, #0]

	return Status;
 800a202:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800a206:	4618      	mov	r0, r3
 800a208:	3730      	adds	r7, #48	; 0x30
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}

0800a20e <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800a20e:	b580      	push	{r7, lr}
 800a210:	b08a      	sub	sp, #40	; 0x28
 800a212:	af00      	add	r7, sp, #0
 800a214:	60f8      	str	r0, [r7, #12]
 800a216:	460b      	mov	r3, r1
 800a218:	607a      	str	r2, [r7, #4]
 800a21a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a21c:	2300      	movs	r3, #0
 800a21e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800a222:	7afb      	ldrb	r3, [r7, #11]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d005      	beq.n	800a234 <set_sequence_step_timeout+0x26>
 800a228:	7afb      	ldrb	r3, [r7, #11]
 800a22a:	2b01      	cmp	r3, #1
 800a22c:	d002      	beq.n	800a234 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800a22e:	7afb      	ldrb	r3, [r7, #11]
 800a230:	2b02      	cmp	r3, #2
 800a232:	d138      	bne.n	800a2a6 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a234:	f107 031b 	add.w	r3, r7, #27
 800a238:	461a      	mov	r2, r3
 800a23a:	2100      	movs	r1, #0
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f7fd f9a5 	bl	800758c <VL53L0X_GetVcselPulsePeriod>
 800a242:	4603      	mov	r3, r0
 800a244:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800a248:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d11a      	bne.n	800a286 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800a250:	7efb      	ldrb	r3, [r7, #27]
 800a252:	461a      	mov	r2, r3
 800a254:	6879      	ldr	r1, [r7, #4]
 800a256:	68f8      	ldr	r0, [r7, #12]
 800a258:	f7ff fea4 	bl	8009fa4 <VL53L0X_calc_timeout_mclks>
 800a25c:	4603      	mov	r3, r0
 800a25e:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800a260:	8bbb      	ldrh	r3, [r7, #28]
 800a262:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a266:	d903      	bls.n	800a270 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800a268:	23ff      	movs	r3, #255	; 0xff
 800a26a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a26e:	e004      	b.n	800a27a <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800a270:	8bbb      	ldrh	r3, [r7, #28]
 800a272:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800a274:	3b01      	subs	r3, #1
 800a276:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a27a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a27e:	b29a      	uxth	r2, r3
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800a286:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	f040 80ab 	bne.w	800a3e6 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800a290:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a294:	461a      	mov	r2, r3
 800a296:	2146      	movs	r1, #70	; 0x46
 800a298:	68f8      	ldr	r0, [r7, #12]
 800a29a:	f001 fc11 	bl	800bac0 <VL53L0X_WrByte>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800a2a4:	e09f      	b.n	800a3e6 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800a2a6:	7afb      	ldrb	r3, [r7, #11]
 800a2a8:	2b03      	cmp	r3, #3
 800a2aa:	d135      	bne.n	800a318 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800a2ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d11b      	bne.n	800a2ec <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a2b4:	f107 031b 	add.w	r3, r7, #27
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	2100      	movs	r1, #0
 800a2bc:	68f8      	ldr	r0, [r7, #12]
 800a2be:	f7fd f965 	bl	800758c <VL53L0X_GetVcselPulsePeriod>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800a2c8:	7efb      	ldrb	r3, [r7, #27]
 800a2ca:	461a      	mov	r2, r3
 800a2cc:	6879      	ldr	r1, [r7, #4]
 800a2ce:	68f8      	ldr	r0, [r7, #12]
 800a2d0:	f7ff fe68 	bl	8009fa4 <VL53L0X_calc_timeout_mclks>
 800a2d4:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800a2d6:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800a2d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a2da:	4618      	mov	r0, r3
 800a2dc:	f7ff fe20 	bl	8009f20 <VL53L0X_encode_timeout>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a2e4:	8b3a      	ldrh	r2, [r7, #24]
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800a2ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d108      	bne.n	800a306 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800a2f4:	8b3b      	ldrh	r3, [r7, #24]
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	2151      	movs	r1, #81	; 0x51
 800a2fa:	68f8      	ldr	r0, [r7, #12]
 800a2fc:	f001 fc04 	bl	800bb08 <VL53L0X_WrWord>
 800a300:	4603      	mov	r3, r0
 800a302:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800a306:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d16b      	bne.n	800a3e6 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	687a      	ldr	r2, [r7, #4]
 800a312:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800a316:	e066      	b.n	800a3e6 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800a318:	7afb      	ldrb	r3, [r7, #11]
 800a31a:	2b04      	cmp	r3, #4
 800a31c:	d160      	bne.n	800a3e0 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800a31e:	f107 0310 	add.w	r3, r7, #16
 800a322:	4619      	mov	r1, r3
 800a324:	68f8      	ldr	r0, [r7, #12]
 800a326:	f7fd fa3d 	bl	80077a4 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800a32a:	2300      	movs	r3, #0
 800a32c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800a32e:	7cfb      	ldrb	r3, [r7, #19]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d01d      	beq.n	800a370 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a334:	f107 031b 	add.w	r3, r7, #27
 800a338:	461a      	mov	r2, r3
 800a33a:	2100      	movs	r1, #0
 800a33c:	68f8      	ldr	r0, [r7, #12]
 800a33e:	f7fd f925 	bl	800758c <VL53L0X_GetVcselPulsePeriod>
 800a342:	4603      	mov	r3, r0
 800a344:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800a348:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d10f      	bne.n	800a370 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800a350:	f107 0318 	add.w	r3, r7, #24
 800a354:	461a      	mov	r2, r3
 800a356:	2151      	movs	r1, #81	; 0x51
 800a358:	68f8      	ldr	r0, [r7, #12]
 800a35a:	f001 fc5d 	bl	800bc18 <VL53L0X_RdWord>
 800a35e:	4603      	mov	r3, r0
 800a360:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800a364:	8b3b      	ldrh	r3, [r7, #24]
 800a366:	4618      	mov	r0, r3
 800a368:	f7ff fe06 	bl	8009f78 <VL53L0X_decode_timeout>
 800a36c:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800a36e:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800a370:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a374:	2b00      	cmp	r3, #0
 800a376:	d109      	bne.n	800a38c <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a378:	f107 031b 	add.w	r3, r7, #27
 800a37c:	461a      	mov	r2, r3
 800a37e:	2101      	movs	r1, #1
 800a380:	68f8      	ldr	r0, [r7, #12]
 800a382:	f7fd f903 	bl	800758c <VL53L0X_GetVcselPulsePeriod>
 800a386:	4603      	mov	r3, r0
 800a388:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800a38c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a390:	2b00      	cmp	r3, #0
 800a392:	d128      	bne.n	800a3e6 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800a394:	7efb      	ldrb	r3, [r7, #27]
 800a396:	461a      	mov	r2, r3
 800a398:	6879      	ldr	r1, [r7, #4]
 800a39a:	68f8      	ldr	r0, [r7, #12]
 800a39c:	f7ff fe02 	bl	8009fa4 <VL53L0X_calc_timeout_mclks>
 800a3a0:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800a3a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a3a4:	6a3a      	ldr	r2, [r7, #32]
 800a3a6:	4413      	add	r3, r2
 800a3a8:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800a3aa:	6a38      	ldr	r0, [r7, #32]
 800a3ac:	f7ff fdb8 	bl	8009f20 <VL53L0X_encode_timeout>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800a3b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d108      	bne.n	800a3ce <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800a3bc:	8bfb      	ldrh	r3, [r7, #30]
 800a3be:	461a      	mov	r2, r3
 800a3c0:	2171      	movs	r1, #113	; 0x71
 800a3c2:	68f8      	ldr	r0, [r7, #12]
 800a3c4:	f001 fba0 	bl	800bb08 <VL53L0X_WrWord>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800a3ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d107      	bne.n	800a3e6 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	687a      	ldr	r2, [r7, #4]
 800a3da:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800a3de:	e002      	b.n	800a3e6 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a3e0:	23fc      	movs	r3, #252	; 0xfc
 800a3e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800a3e6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3728      	adds	r7, #40	; 0x28
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}

0800a3f2 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800a3f2:	b580      	push	{r7, lr}
 800a3f4:	b08a      	sub	sp, #40	; 0x28
 800a3f6:	af00      	add	r7, sp, #0
 800a3f8:	6078      	str	r0, [r7, #4]
 800a3fa:	460b      	mov	r3, r1
 800a3fc:	70fb      	strb	r3, [r7, #3]
 800a3fe:	4613      	mov	r3, r2
 800a400:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a402:	2300      	movs	r3, #0
 800a404:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800a408:	230c      	movs	r3, #12
 800a40a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800a40e:	2312      	movs	r3, #18
 800a410:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800a414:	2308      	movs	r3, #8
 800a416:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800a41a:	230e      	movs	r3, #14
 800a41c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800a420:	2300      	movs	r3, #0
 800a422:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800a424:	78bb      	ldrb	r3, [r7, #2]
 800a426:	f003 0301 	and.w	r3, r3, #1
 800a42a:	b2db      	uxtb	r3, r3
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d003      	beq.n	800a438 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a430:	23fc      	movs	r3, #252	; 0xfc
 800a432:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a436:	e020      	b.n	800a47a <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800a438:	78fb      	ldrb	r3, [r7, #3]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d10d      	bne.n	800a45a <VL53L0X_set_vcsel_pulse_period+0x68>
 800a43e:	78ba      	ldrb	r2, [r7, #2]
 800a440:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a444:	429a      	cmp	r2, r3
 800a446:	d304      	bcc.n	800a452 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800a448:	78ba      	ldrb	r2, [r7, #2]
 800a44a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800a44e:	429a      	cmp	r2, r3
 800a450:	d903      	bls.n	800a45a <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a452:	23fc      	movs	r3, #252	; 0xfc
 800a454:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a458:	e00f      	b.n	800a47a <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800a45a:	78fb      	ldrb	r3, [r7, #3]
 800a45c:	2b01      	cmp	r3, #1
 800a45e:	d10c      	bne.n	800a47a <VL53L0X_set_vcsel_pulse_period+0x88>
 800a460:	78ba      	ldrb	r2, [r7, #2]
 800a462:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a466:	429a      	cmp	r2, r3
 800a468:	d304      	bcc.n	800a474 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800a46a:	78ba      	ldrb	r2, [r7, #2]
 800a46c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a470:	429a      	cmp	r2, r3
 800a472:	d902      	bls.n	800a47a <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a474:	23fc      	movs	r3, #252	; 0xfc
 800a476:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800a47a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d002      	beq.n	800a488 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800a482:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a486:	e239      	b.n	800a8fc <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800a488:	78fb      	ldrb	r3, [r7, #3]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d150      	bne.n	800a530 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800a48e:	78bb      	ldrb	r3, [r7, #2]
 800a490:	2b0c      	cmp	r3, #12
 800a492:	d110      	bne.n	800a4b6 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800a494:	2218      	movs	r2, #24
 800a496:	2157      	movs	r1, #87	; 0x57
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f001 fb11 	bl	800bac0 <VL53L0X_WrByte>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800a4a4:	2208      	movs	r2, #8
 800a4a6:	2156      	movs	r1, #86	; 0x56
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f001 fb09 	bl	800bac0 <VL53L0X_WrByte>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a4b4:	e17f      	b.n	800a7b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800a4b6:	78bb      	ldrb	r3, [r7, #2]
 800a4b8:	2b0e      	cmp	r3, #14
 800a4ba:	d110      	bne.n	800a4de <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800a4bc:	2230      	movs	r2, #48	; 0x30
 800a4be:	2157      	movs	r1, #87	; 0x57
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f001 fafd 	bl	800bac0 <VL53L0X_WrByte>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800a4cc:	2208      	movs	r2, #8
 800a4ce:	2156      	movs	r1, #86	; 0x56
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	f001 faf5 	bl	800bac0 <VL53L0X_WrByte>
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a4dc:	e16b      	b.n	800a7b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800a4de:	78bb      	ldrb	r3, [r7, #2]
 800a4e0:	2b10      	cmp	r3, #16
 800a4e2:	d110      	bne.n	800a506 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800a4e4:	2240      	movs	r2, #64	; 0x40
 800a4e6:	2157      	movs	r1, #87	; 0x57
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f001 fae9 	bl	800bac0 <VL53L0X_WrByte>
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800a4f4:	2208      	movs	r2, #8
 800a4f6:	2156      	movs	r1, #86	; 0x56
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f001 fae1 	bl	800bac0 <VL53L0X_WrByte>
 800a4fe:	4603      	mov	r3, r0
 800a500:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a504:	e157      	b.n	800a7b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800a506:	78bb      	ldrb	r3, [r7, #2]
 800a508:	2b12      	cmp	r3, #18
 800a50a:	f040 8154 	bne.w	800a7b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800a50e:	2250      	movs	r2, #80	; 0x50
 800a510:	2157      	movs	r1, #87	; 0x57
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f001 fad4 	bl	800bac0 <VL53L0X_WrByte>
 800a518:	4603      	mov	r3, r0
 800a51a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800a51e:	2208      	movs	r2, #8
 800a520:	2156      	movs	r1, #86	; 0x56
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f001 facc 	bl	800bac0 <VL53L0X_WrByte>
 800a528:	4603      	mov	r3, r0
 800a52a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a52e:	e142      	b.n	800a7b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800a530:	78fb      	ldrb	r3, [r7, #3]
 800a532:	2b01      	cmp	r3, #1
 800a534:	f040 813f 	bne.w	800a7b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800a538:	78bb      	ldrb	r3, [r7, #2]
 800a53a:	2b08      	cmp	r3, #8
 800a53c:	d14c      	bne.n	800a5d8 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800a53e:	2210      	movs	r2, #16
 800a540:	2148      	movs	r1, #72	; 0x48
 800a542:	6878      	ldr	r0, [r7, #4]
 800a544:	f001 fabc 	bl	800bac0 <VL53L0X_WrByte>
 800a548:	4603      	mov	r3, r0
 800a54a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800a54e:	2208      	movs	r2, #8
 800a550:	2147      	movs	r1, #71	; 0x47
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f001 fab4 	bl	800bac0 <VL53L0X_WrByte>
 800a558:	4603      	mov	r3, r0
 800a55a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a55e:	2202      	movs	r2, #2
 800a560:	2132      	movs	r1, #50	; 0x32
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f001 faac 	bl	800bac0 <VL53L0X_WrByte>
 800a568:	4603      	mov	r3, r0
 800a56a:	461a      	mov	r2, r3
 800a56c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a570:	4313      	orrs	r3, r2
 800a572:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800a576:	220c      	movs	r2, #12
 800a578:	2130      	movs	r1, #48	; 0x30
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f001 faa0 	bl	800bac0 <VL53L0X_WrByte>
 800a580:	4603      	mov	r3, r0
 800a582:	461a      	mov	r2, r3
 800a584:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a588:	4313      	orrs	r3, r2
 800a58a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a58e:	2201      	movs	r2, #1
 800a590:	21ff      	movs	r1, #255	; 0xff
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f001 fa94 	bl	800bac0 <VL53L0X_WrByte>
 800a598:	4603      	mov	r3, r0
 800a59a:	461a      	mov	r2, r3
 800a59c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a5a0:	4313      	orrs	r3, r2
 800a5a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a5a6:	2230      	movs	r2, #48	; 0x30
 800a5a8:	2130      	movs	r1, #48	; 0x30
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f001 fa88 	bl	800bac0 <VL53L0X_WrByte>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a5be:	2200      	movs	r2, #0
 800a5c0:	21ff      	movs	r1, #255	; 0xff
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f001 fa7c 	bl	800bac0 <VL53L0X_WrByte>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	461a      	mov	r2, r3
 800a5cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a5d0:	4313      	orrs	r3, r2
 800a5d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a5d6:	e0ee      	b.n	800a7b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800a5d8:	78bb      	ldrb	r3, [r7, #2]
 800a5da:	2b0a      	cmp	r3, #10
 800a5dc:	d14c      	bne.n	800a678 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800a5de:	2228      	movs	r2, #40	; 0x28
 800a5e0:	2148      	movs	r1, #72	; 0x48
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f001 fa6c 	bl	800bac0 <VL53L0X_WrByte>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800a5ee:	2208      	movs	r2, #8
 800a5f0:	2147      	movs	r1, #71	; 0x47
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f001 fa64 	bl	800bac0 <VL53L0X_WrByte>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a5fe:	2203      	movs	r2, #3
 800a600:	2132      	movs	r1, #50	; 0x32
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f001 fa5c 	bl	800bac0 <VL53L0X_WrByte>
 800a608:	4603      	mov	r3, r0
 800a60a:	461a      	mov	r2, r3
 800a60c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a610:	4313      	orrs	r3, r2
 800a612:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a616:	2209      	movs	r2, #9
 800a618:	2130      	movs	r1, #48	; 0x30
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f001 fa50 	bl	800bac0 <VL53L0X_WrByte>
 800a620:	4603      	mov	r3, r0
 800a622:	461a      	mov	r2, r3
 800a624:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a628:	4313      	orrs	r3, r2
 800a62a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a62e:	2201      	movs	r2, #1
 800a630:	21ff      	movs	r1, #255	; 0xff
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f001 fa44 	bl	800bac0 <VL53L0X_WrByte>
 800a638:	4603      	mov	r3, r0
 800a63a:	461a      	mov	r2, r3
 800a63c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a640:	4313      	orrs	r3, r2
 800a642:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a646:	2220      	movs	r2, #32
 800a648:	2130      	movs	r1, #48	; 0x30
 800a64a:	6878      	ldr	r0, [r7, #4]
 800a64c:	f001 fa38 	bl	800bac0 <VL53L0X_WrByte>
 800a650:	4603      	mov	r3, r0
 800a652:	461a      	mov	r2, r3
 800a654:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a658:	4313      	orrs	r3, r2
 800a65a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a65e:	2200      	movs	r2, #0
 800a660:	21ff      	movs	r1, #255	; 0xff
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	f001 fa2c 	bl	800bac0 <VL53L0X_WrByte>
 800a668:	4603      	mov	r3, r0
 800a66a:	461a      	mov	r2, r3
 800a66c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a670:	4313      	orrs	r3, r2
 800a672:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a676:	e09e      	b.n	800a7b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800a678:	78bb      	ldrb	r3, [r7, #2]
 800a67a:	2b0c      	cmp	r3, #12
 800a67c:	d14c      	bne.n	800a718 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800a67e:	2238      	movs	r2, #56	; 0x38
 800a680:	2148      	movs	r1, #72	; 0x48
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f001 fa1c 	bl	800bac0 <VL53L0X_WrByte>
 800a688:	4603      	mov	r3, r0
 800a68a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800a68e:	2208      	movs	r2, #8
 800a690:	2147      	movs	r1, #71	; 0x47
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f001 fa14 	bl	800bac0 <VL53L0X_WrByte>
 800a698:	4603      	mov	r3, r0
 800a69a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a69e:	2203      	movs	r2, #3
 800a6a0:	2132      	movs	r1, #50	; 0x32
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f001 fa0c 	bl	800bac0 <VL53L0X_WrByte>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	461a      	mov	r2, r3
 800a6ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6b0:	4313      	orrs	r3, r2
 800a6b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a6b6:	2208      	movs	r2, #8
 800a6b8:	2130      	movs	r1, #48	; 0x30
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f001 fa00 	bl	800bac0 <VL53L0X_WrByte>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	461a      	mov	r2, r3
 800a6c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6c8:	4313      	orrs	r3, r2
 800a6ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	21ff      	movs	r1, #255	; 0xff
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f001 f9f4 	bl	800bac0 <VL53L0X_WrByte>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	461a      	mov	r2, r3
 800a6dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6e0:	4313      	orrs	r3, r2
 800a6e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a6e6:	2220      	movs	r2, #32
 800a6e8:	2130      	movs	r1, #48	; 0x30
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f001 f9e8 	bl	800bac0 <VL53L0X_WrByte>
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6f8:	4313      	orrs	r3, r2
 800a6fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a6fe:	2200      	movs	r2, #0
 800a700:	21ff      	movs	r1, #255	; 0xff
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f001 f9dc 	bl	800bac0 <VL53L0X_WrByte>
 800a708:	4603      	mov	r3, r0
 800a70a:	461a      	mov	r2, r3
 800a70c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a710:	4313      	orrs	r3, r2
 800a712:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a716:	e04e      	b.n	800a7b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800a718:	78bb      	ldrb	r3, [r7, #2]
 800a71a:	2b0e      	cmp	r3, #14
 800a71c:	d14b      	bne.n	800a7b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800a71e:	2248      	movs	r2, #72	; 0x48
 800a720:	2148      	movs	r1, #72	; 0x48
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f001 f9cc 	bl	800bac0 <VL53L0X_WrByte>
 800a728:	4603      	mov	r3, r0
 800a72a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800a72e:	2208      	movs	r2, #8
 800a730:	2147      	movs	r1, #71	; 0x47
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f001 f9c4 	bl	800bac0 <VL53L0X_WrByte>
 800a738:	4603      	mov	r3, r0
 800a73a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a73e:	2203      	movs	r2, #3
 800a740:	2132      	movs	r1, #50	; 0x32
 800a742:	6878      	ldr	r0, [r7, #4]
 800a744:	f001 f9bc 	bl	800bac0 <VL53L0X_WrByte>
 800a748:	4603      	mov	r3, r0
 800a74a:	461a      	mov	r2, r3
 800a74c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a750:	4313      	orrs	r3, r2
 800a752:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a756:	2207      	movs	r2, #7
 800a758:	2130      	movs	r1, #48	; 0x30
 800a75a:	6878      	ldr	r0, [r7, #4]
 800a75c:	f001 f9b0 	bl	800bac0 <VL53L0X_WrByte>
 800a760:	4603      	mov	r3, r0
 800a762:	461a      	mov	r2, r3
 800a764:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a768:	4313      	orrs	r3, r2
 800a76a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a76e:	2201      	movs	r2, #1
 800a770:	21ff      	movs	r1, #255	; 0xff
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f001 f9a4 	bl	800bac0 <VL53L0X_WrByte>
 800a778:	4603      	mov	r3, r0
 800a77a:	461a      	mov	r2, r3
 800a77c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a780:	4313      	orrs	r3, r2
 800a782:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a786:	2220      	movs	r2, #32
 800a788:	2130      	movs	r1, #48	; 0x30
 800a78a:	6878      	ldr	r0, [r7, #4]
 800a78c:	f001 f998 	bl	800bac0 <VL53L0X_WrByte>
 800a790:	4603      	mov	r3, r0
 800a792:	461a      	mov	r2, r3
 800a794:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a798:	4313      	orrs	r3, r2
 800a79a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a79e:	2200      	movs	r2, #0
 800a7a0:	21ff      	movs	r1, #255	; 0xff
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f001 f98c 	bl	800bac0 <VL53L0X_WrByte>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	461a      	mov	r2, r3
 800a7ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a7b0:	4313      	orrs	r3, r2
 800a7b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800a7b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d17f      	bne.n	800a8be <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800a7be:	78bb      	ldrb	r3, [r7, #2]
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	f7fe fe38 	bl	8009436 <VL53L0X_encode_vcsel_period>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800a7cc:	78fb      	ldrb	r3, [r7, #3]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d002      	beq.n	800a7d8 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d045      	beq.n	800a862 <VL53L0X_set_vcsel_pulse_period+0x470>
 800a7d6:	e06e      	b.n	800a8b6 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800a7d8:	f107 0314 	add.w	r3, r7, #20
 800a7dc:	461a      	mov	r2, r3
 800a7de:	2103      	movs	r1, #3
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f7ff fc33 	bl	800a04c <get_sequence_step_timeout>
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a7ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d109      	bne.n	800a808 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800a7f4:	f107 0310 	add.w	r3, r7, #16
 800a7f8:	461a      	mov	r2, r3
 800a7fa:	2102      	movs	r1, #2
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	f7ff fc25 	bl	800a04c <get_sequence_step_timeout>
 800a802:	4603      	mov	r3, r0
 800a804:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a808:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d109      	bne.n	800a824 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800a810:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a814:	461a      	mov	r2, r3
 800a816:	2150      	movs	r1, #80	; 0x50
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f001 f951 	bl	800bac0 <VL53L0X_WrByte>
 800a81e:	4603      	mov	r3, r0
 800a820:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800a824:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d108      	bne.n	800a83e <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	461a      	mov	r2, r3
 800a830:	2103      	movs	r1, #3
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f7ff fceb 	bl	800a20e <set_sequence_step_timeout>
 800a838:	4603      	mov	r3, r0
 800a83a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800a83e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a842:	2b00      	cmp	r3, #0
 800a844:	d108      	bne.n	800a858 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800a846:	693b      	ldr	r3, [r7, #16]
 800a848:	461a      	mov	r2, r3
 800a84a:	2102      	movs	r1, #2
 800a84c:	6878      	ldr	r0, [r7, #4]
 800a84e:	f7ff fcde 	bl	800a20e <set_sequence_step_timeout>
 800a852:	4603      	mov	r3, r0
 800a854:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	78ba      	ldrb	r2, [r7, #2]
 800a85c:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800a860:	e02e      	b.n	800a8c0 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800a862:	f107 0318 	add.w	r3, r7, #24
 800a866:	461a      	mov	r2, r3
 800a868:	2104      	movs	r1, #4
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f7ff fbee 	bl	800a04c <get_sequence_step_timeout>
 800a870:	4603      	mov	r3, r0
 800a872:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a876:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d109      	bne.n	800a892 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800a87e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a882:	461a      	mov	r2, r3
 800a884:	2170      	movs	r1, #112	; 0x70
 800a886:	6878      	ldr	r0, [r7, #4]
 800a888:	f001 f91a 	bl	800bac0 <VL53L0X_WrByte>
 800a88c:	4603      	mov	r3, r0
 800a88e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800a892:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a896:	2b00      	cmp	r3, #0
 800a898:	d108      	bne.n	800a8ac <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800a89a:	69bb      	ldr	r3, [r7, #24]
 800a89c:	461a      	mov	r2, r3
 800a89e:	2104      	movs	r1, #4
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f7ff fcb4 	bl	800a20e <set_sequence_step_timeout>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	78ba      	ldrb	r2, [r7, #2]
 800a8b0:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800a8b4:	e004      	b.n	800a8c0 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a8b6:	23fc      	movs	r3, #252	; 0xfc
 800a8b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a8bc:	e000      	b.n	800a8c0 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 800a8be:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800a8c0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d109      	bne.n	800a8dc <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	695b      	ldr	r3, [r3, #20]
 800a8cc:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800a8ce:	69f9      	ldr	r1, [r7, #28]
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f7fc fe1d 	bl	8007510 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800a8dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d109      	bne.n	800a8f8 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 800a8e4:	f107 010f 	add.w	r1, r7, #15
 800a8e8:	2301      	movs	r3, #1
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f7fe fcbd 	bl	800926c <VL53L0X_perform_phase_calibration>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800a8f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	3728      	adds	r7, #40	; 0x28
 800a900:	46bd      	mov	sp, r7
 800a902:	bd80      	pop	{r7, pc}

0800a904 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b086      	sub	sp, #24
 800a908:	af00      	add	r7, sp, #0
 800a90a:	60f8      	str	r0, [r7, #12]
 800a90c:	460b      	mov	r3, r1
 800a90e:	607a      	str	r2, [r7, #4]
 800a910:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a912:	2300      	movs	r3, #0
 800a914:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800a916:	7afb      	ldrb	r3, [r7, #11]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d002      	beq.n	800a922 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d00a      	beq.n	800a936 <VL53L0X_get_vcsel_pulse_period+0x32>
 800a920:	e013      	b.n	800a94a <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800a922:	f107 0316 	add.w	r3, r7, #22
 800a926:	461a      	mov	r2, r3
 800a928:	2150      	movs	r1, #80	; 0x50
 800a92a:	68f8      	ldr	r0, [r7, #12]
 800a92c:	f001 f94a 	bl	800bbc4 <VL53L0X_RdByte>
 800a930:	4603      	mov	r3, r0
 800a932:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800a934:	e00b      	b.n	800a94e <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800a936:	f107 0316 	add.w	r3, r7, #22
 800a93a:	461a      	mov	r2, r3
 800a93c:	2170      	movs	r1, #112	; 0x70
 800a93e:	68f8      	ldr	r0, [r7, #12]
 800a940:	f001 f940 	bl	800bbc4 <VL53L0X_RdByte>
 800a944:	4603      	mov	r3, r0
 800a946:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800a948:	e001      	b.n	800a94e <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a94a:	23fc      	movs	r3, #252	; 0xfc
 800a94c:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800a94e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d107      	bne.n	800a966 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800a956:	7dbb      	ldrb	r3, [r7, #22]
 800a958:	4618      	mov	r0, r3
 800a95a:	f7fe fd59 	bl	8009410 <VL53L0X_decode_vcsel_period>
 800a95e:	4603      	mov	r3, r0
 800a960:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	701a      	strb	r2, [r3, #0]

	return Status;
 800a966:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a96a:	4618      	mov	r0, r3
 800a96c:	3718      	adds	r7, #24
 800a96e:	46bd      	mov	sp, r7
 800a970:	bd80      	pop	{r7, pc}

0800a972 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800a972:	b580      	push	{r7, lr}
 800a974:	b092      	sub	sp, #72	; 0x48
 800a976:	af00      	add	r7, sp, #0
 800a978:	6078      	str	r0, [r7, #4]
 800a97a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a97c:	2300      	movs	r3, #0
 800a97e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800a982:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800a986:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800a988:	f240 7376 	movw	r3, #1910	; 0x776
 800a98c:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800a98e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800a992:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800a994:	f44f 7325 	mov.w	r3, #660	; 0x294
 800a998:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800a99a:	f240 234e 	movw	r3, #590	; 0x24e
 800a99e:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800a9a0:	f240 23b2 	movw	r3, #690	; 0x2b2
 800a9a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800a9a6:	f44f 7325 	mov.w	r3, #660	; 0x294
 800a9aa:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800a9ac:	f240 2326 	movw	r3, #550	; 0x226
 800a9b0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800a9b6:	f644 6320 	movw	r3, #20000	; 0x4e20
 800a9ba:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800a9c0:	683a      	ldr	r2, [r7, #0]
 800a9c2:	6a3b      	ldr	r3, [r7, #32]
 800a9c4:	429a      	cmp	r2, r3
 800a9c6:	d205      	bcs.n	800a9d4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a9c8:	23fc      	movs	r3, #252	; 0xfc
 800a9ca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800a9ce:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a9d2:	e0aa      	b.n	800ab2a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800a9d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a9d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9d8:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800a9da:	683a      	ldr	r2, [r7, #0]
 800a9dc:	1ad3      	subs	r3, r2, r3
 800a9de:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a9e0:	f107 0314 	add.w	r3, r7, #20
 800a9e4:	4619      	mov	r1, r3
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f7fc fedc 	bl	80077a4 <VL53L0X_GetSequenceStepEnables>
 800a9ec:	4603      	mov	r3, r0
 800a9ee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800a9f2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d15b      	bne.n	800aab2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800a9fa:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d105      	bne.n	800aa0c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800aa00:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d102      	bne.n	800aa0c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800aa06:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d052      	beq.n	800aab2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800aa0c:	f107 0310 	add.w	r3, r7, #16
 800aa10:	461a      	mov	r2, r3
 800aa12:	2102      	movs	r1, #2
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f7ff fb19 	bl	800a04c <get_sequence_step_timeout>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800aa20:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d002      	beq.n	800aa2e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800aa28:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800aa2c:	e07d      	b.n	800ab2a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800aa2e:	7d3b      	ldrb	r3, [r7, #20]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d00f      	beq.n	800aa54 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800aa34:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800aa36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aa38:	4413      	add	r3, r2
 800aa3a:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800aa3c:	69fa      	ldr	r2, [r7, #28]
 800aa3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa40:	429a      	cmp	r2, r3
 800aa42:	d204      	bcs.n	800aa4e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800aa44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aa46:	69fb      	ldr	r3, [r7, #28]
 800aa48:	1ad3      	subs	r3, r2, r3
 800aa4a:	643b      	str	r3, [r7, #64]	; 0x40
 800aa4c:	e002      	b.n	800aa54 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa4e:	23fc      	movs	r3, #252	; 0xfc
 800aa50:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800aa54:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d002      	beq.n	800aa62 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800aa5c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800aa60:	e063      	b.n	800ab2a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800aa62:	7dbb      	ldrb	r3, [r7, #22]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d011      	beq.n	800aa8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800aa68:	693a      	ldr	r2, [r7, #16]
 800aa6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa6c:	4413      	add	r3, r2
 800aa6e:	005b      	lsls	r3, r3, #1
 800aa70:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800aa72:	69fa      	ldr	r2, [r7, #28]
 800aa74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa76:	429a      	cmp	r2, r3
 800aa78:	d204      	bcs.n	800aa84 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800aa7a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aa7c:	69fb      	ldr	r3, [r7, #28]
 800aa7e:	1ad3      	subs	r3, r2, r3
 800aa80:	643b      	str	r3, [r7, #64]	; 0x40
 800aa82:	e016      	b.n	800aab2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa84:	23fc      	movs	r3, #252	; 0xfc
 800aa86:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800aa8a:	e012      	b.n	800aab2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800aa8c:	7d7b      	ldrb	r3, [r7, #21]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d00f      	beq.n	800aab2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800aa92:	693b      	ldr	r3, [r7, #16]
 800aa94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa96:	4413      	add	r3, r2
 800aa98:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800aa9a:	69fa      	ldr	r2, [r7, #28]
 800aa9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d204      	bcs.n	800aaac <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800aaa2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aaa4:	69fb      	ldr	r3, [r7, #28]
 800aaa6:	1ad3      	subs	r3, r2, r3
 800aaa8:	643b      	str	r3, [r7, #64]	; 0x40
 800aaaa:	e002      	b.n	800aab2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aaac:	23fc      	movs	r3, #252	; 0xfc
 800aaae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800aab2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d002      	beq.n	800aac0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800aaba:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800aabe:	e034      	b.n	800ab2a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800aac0:	7dfb      	ldrb	r3, [r7, #23]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d019      	beq.n	800aafa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800aac6:	f107 030c 	add.w	r3, r7, #12
 800aaca:	461a      	mov	r2, r3
 800aacc:	2103      	movs	r1, #3
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f7ff fabc 	bl	800a04c <get_sequence_step_timeout>
 800aad4:	4603      	mov	r3, r0
 800aad6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aade:	4413      	add	r3, r2
 800aae0:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800aae2:	69fa      	ldr	r2, [r7, #28]
 800aae4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d204      	bcs.n	800aaf4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800aaea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aaec:	69fb      	ldr	r3, [r7, #28]
 800aaee:	1ad3      	subs	r3, r2, r3
 800aaf0:	643b      	str	r3, [r7, #64]	; 0x40
 800aaf2:	e002      	b.n	800aafa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aaf4:	23fc      	movs	r3, #252	; 0xfc
 800aaf6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800aafa:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d111      	bne.n	800ab26 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800ab02:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d00e      	beq.n	800ab26 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800ab08:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ab0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab0c:	1ad3      	subs	r3, r2, r3
 800ab0e:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800ab10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ab12:	2104      	movs	r1, #4
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f7ff fb7a 	bl	800a20e <set_sequence_step_timeout>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	683a      	ldr	r2, [r7, #0]
 800ab24:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800ab26:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	3748      	adds	r7, #72	; 0x48
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}

0800ab32 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800ab32:	b580      	push	{r7, lr}
 800ab34:	b090      	sub	sp, #64	; 0x40
 800ab36:	af00      	add	r7, sp, #0
 800ab38:	6078      	str	r0, [r7, #4]
 800ab3a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800ab42:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800ab46:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800ab48:	f240 7376 	movw	r3, #1910	; 0x776
 800ab4c:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800ab4e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800ab52:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800ab54:	f44f 7325 	mov.w	r3, #660	; 0x294
 800ab58:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800ab5a:	f240 234e 	movw	r3, #590	; 0x24e
 800ab5e:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800ab60:	f240 23b2 	movw	r3, #690	; 0x2b2
 800ab64:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800ab66:	f44f 7325 	mov.w	r3, #660	; 0x294
 800ab6a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800ab6c:	f240 2326 	movw	r3, #550	; 0x226
 800ab70:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800ab72:	2300      	movs	r3, #0
 800ab74:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800ab76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ab78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab7a:	441a      	add	r2, r3
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800ab80:	f107 0318 	add.w	r3, r7, #24
 800ab84:	4619      	mov	r1, r3
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	f7fc fe0c 	bl	80077a4 <VL53L0X_GetSequenceStepEnables>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800ab92:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d002      	beq.n	800aba0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800ab9a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ab9e:	e075      	b.n	800ac8c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800aba0:	7e3b      	ldrb	r3, [r7, #24]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d105      	bne.n	800abb2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800aba6:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d102      	bne.n	800abb2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800abac:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d030      	beq.n	800ac14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800abb2:	f107 0310 	add.w	r3, r7, #16
 800abb6:	461a      	mov	r2, r3
 800abb8:	2102      	movs	r1, #2
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f7ff fa46 	bl	800a04c <get_sequence_step_timeout>
 800abc0:	4603      	mov	r3, r0
 800abc2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800abc6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d122      	bne.n	800ac14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800abce:	7e3b      	ldrb	r3, [r7, #24]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d007      	beq.n	800abe4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800abd8:	6939      	ldr	r1, [r7, #16]
 800abda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abdc:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800abde:	441a      	add	r2, r3
 800abe0:	683b      	ldr	r3, [r7, #0]
 800abe2:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800abe4:	7ebb      	ldrb	r3, [r7, #26]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d009      	beq.n	800abfe <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800abee:	6939      	ldr	r1, [r7, #16]
 800abf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abf2:	440b      	add	r3, r1
 800abf4:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800abf6:	441a      	add	r2, r3
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	601a      	str	r2, [r3, #0]
 800abfc:	e00a      	b.n	800ac14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800abfe:	7e7b      	ldrb	r3, [r7, #25]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d007      	beq.n	800ac14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800ac08:	6939      	ldr	r1, [r7, #16]
 800ac0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac0c:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ac0e:	441a      	add	r2, r3
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ac14:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d114      	bne.n	800ac46 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800ac1c:	7efb      	ldrb	r3, [r7, #27]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d011      	beq.n	800ac46 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800ac22:	f107 030c 	add.w	r3, r7, #12
 800ac26:	461a      	mov	r2, r3
 800ac28:	2103      	movs	r1, #3
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	f7ff fa0e 	bl	800a04c <get_sequence_step_timeout>
 800ac30:	4603      	mov	r3, r0
 800ac32:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800ac3a:	68f9      	ldr	r1, [r7, #12]
 800ac3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac3e:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800ac40:	441a      	add	r2, r3
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ac46:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d114      	bne.n	800ac78 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800ac4e:	7f3b      	ldrb	r3, [r7, #28]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d011      	beq.n	800ac78 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800ac54:	f107 0314 	add.w	r3, r7, #20
 800ac58:	461a      	mov	r2, r3
 800ac5a:	2104      	movs	r1, #4
 800ac5c:	6878      	ldr	r0, [r7, #4]
 800ac5e:	f7ff f9f5 	bl	800a04c <get_sequence_step_timeout>
 800ac62:	4603      	mov	r3, r0
 800ac64:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800ac6c:	6979      	ldr	r1, [r7, #20]
 800ac6e:	6a3b      	ldr	r3, [r7, #32]
 800ac70:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800ac72:	441a      	add	r2, r3
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ac78:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d103      	bne.n	800ac88 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	681a      	ldr	r2, [r3, #0]
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ac88:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	3740      	adds	r7, #64	; 0x40
 800ac90:	46bd      	mov	sp, r7
 800ac92:	bd80      	pop	{r7, pc}

0800ac94 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	b088      	sub	sp, #32
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
 800ac9c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800aca2:	2300      	movs	r3, #0
 800aca4:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800aca6:	e0c6      	b.n	800ae36 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800aca8:	697b      	ldr	r3, [r7, #20]
 800acaa:	683a      	ldr	r2, [r7, #0]
 800acac:	4413      	add	r3, r2
 800acae:	781b      	ldrb	r3, [r3, #0]
 800acb0:	74fb      	strb	r3, [r7, #19]
		Index++;
 800acb2:	697b      	ldr	r3, [r7, #20]
 800acb4:	3301      	adds	r3, #1
 800acb6:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800acb8:	7cfb      	ldrb	r3, [r7, #19]
 800acba:	2bff      	cmp	r3, #255	; 0xff
 800acbc:	f040 808d 	bne.w	800adda <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	683a      	ldr	r2, [r7, #0]
 800acc4:	4413      	add	r3, r2
 800acc6:	781b      	ldrb	r3, [r3, #0]
 800acc8:	747b      	strb	r3, [r7, #17]
			Index++;
 800acca:	697b      	ldr	r3, [r7, #20]
 800accc:	3301      	adds	r3, #1
 800acce:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800acd0:	7c7b      	ldrb	r3, [r7, #17]
 800acd2:	2b03      	cmp	r3, #3
 800acd4:	d87e      	bhi.n	800add4 <VL53L0X_load_tuning_settings+0x140>
 800acd6:	a201      	add	r2, pc, #4	; (adr r2, 800acdc <VL53L0X_load_tuning_settings+0x48>)
 800acd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acdc:	0800aced 	.word	0x0800aced
 800ace0:	0800ad27 	.word	0x0800ad27
 800ace4:	0800ad61 	.word	0x0800ad61
 800ace8:	0800ad9b 	.word	0x0800ad9b
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800acec:	697b      	ldr	r3, [r7, #20]
 800acee:	683a      	ldr	r2, [r7, #0]
 800acf0:	4413      	add	r3, r2
 800acf2:	781b      	ldrb	r3, [r3, #0]
 800acf4:	743b      	strb	r3, [r7, #16]
				Index++;
 800acf6:	697b      	ldr	r3, [r7, #20]
 800acf8:	3301      	adds	r3, #1
 800acfa:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	683a      	ldr	r2, [r7, #0]
 800ad00:	4413      	add	r3, r2
 800ad02:	781b      	ldrb	r3, [r3, #0]
 800ad04:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ad06:	697b      	ldr	r3, [r7, #20]
 800ad08:	3301      	adds	r3, #1
 800ad0a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ad0c:	7c3b      	ldrb	r3, [r7, #16]
 800ad0e:	b29b      	uxth	r3, r3
 800ad10:	021b      	lsls	r3, r3, #8
 800ad12:	b29a      	uxth	r2, r3
 800ad14:	7bfb      	ldrb	r3, [r7, #15]
 800ad16:	b29b      	uxth	r3, r3
 800ad18:	4413      	add	r3, r2
 800ad1a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	89ba      	ldrh	r2, [r7, #12]
 800ad20:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800ad24:	e087      	b.n	800ae36 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ad26:	697b      	ldr	r3, [r7, #20]
 800ad28:	683a      	ldr	r2, [r7, #0]
 800ad2a:	4413      	add	r3, r2
 800ad2c:	781b      	ldrb	r3, [r3, #0]
 800ad2e:	743b      	strb	r3, [r7, #16]
				Index++;
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	3301      	adds	r3, #1
 800ad34:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ad36:	697b      	ldr	r3, [r7, #20]
 800ad38:	683a      	ldr	r2, [r7, #0]
 800ad3a:	4413      	add	r3, r2
 800ad3c:	781b      	ldrb	r3, [r3, #0]
 800ad3e:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ad40:	697b      	ldr	r3, [r7, #20]
 800ad42:	3301      	adds	r3, #1
 800ad44:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ad46:	7c3b      	ldrb	r3, [r7, #16]
 800ad48:	b29b      	uxth	r3, r3
 800ad4a:	021b      	lsls	r3, r3, #8
 800ad4c:	b29a      	uxth	r2, r3
 800ad4e:	7bfb      	ldrb	r3, [r7, #15]
 800ad50:	b29b      	uxth	r3, r3
 800ad52:	4413      	add	r3, r2
 800ad54:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	89ba      	ldrh	r2, [r7, #12]
 800ad5a:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800ad5e:	e06a      	b.n	800ae36 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ad60:	697b      	ldr	r3, [r7, #20]
 800ad62:	683a      	ldr	r2, [r7, #0]
 800ad64:	4413      	add	r3, r2
 800ad66:	781b      	ldrb	r3, [r3, #0]
 800ad68:	743b      	strb	r3, [r7, #16]
				Index++;
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ad70:	697b      	ldr	r3, [r7, #20]
 800ad72:	683a      	ldr	r2, [r7, #0]
 800ad74:	4413      	add	r3, r2
 800ad76:	781b      	ldrb	r3, [r3, #0]
 800ad78:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ad80:	7c3b      	ldrb	r3, [r7, #16]
 800ad82:	b29b      	uxth	r3, r3
 800ad84:	021b      	lsls	r3, r3, #8
 800ad86:	b29a      	uxth	r2, r3
 800ad88:	7bfb      	ldrb	r3, [r7, #15]
 800ad8a:	b29b      	uxth	r3, r3
 800ad8c:	4413      	add	r3, r2
 800ad8e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	89ba      	ldrh	r2, [r7, #12]
 800ad94:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800ad98:	e04d      	b.n	800ae36 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ad9a:	697b      	ldr	r3, [r7, #20]
 800ad9c:	683a      	ldr	r2, [r7, #0]
 800ad9e:	4413      	add	r3, r2
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	743b      	strb	r3, [r7, #16]
				Index++;
 800ada4:	697b      	ldr	r3, [r7, #20]
 800ada6:	3301      	adds	r3, #1
 800ada8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800adaa:	697b      	ldr	r3, [r7, #20]
 800adac:	683a      	ldr	r2, [r7, #0]
 800adae:	4413      	add	r3, r2
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	73fb      	strb	r3, [r7, #15]
				Index++;
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	3301      	adds	r3, #1
 800adb8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800adba:	7c3b      	ldrb	r3, [r7, #16]
 800adbc:	b29b      	uxth	r3, r3
 800adbe:	021b      	lsls	r3, r3, #8
 800adc0:	b29a      	uxth	r2, r3
 800adc2:	7bfb      	ldrb	r3, [r7, #15]
 800adc4:	b29b      	uxth	r3, r3
 800adc6:	4413      	add	r3, r2
 800adc8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	89ba      	ldrh	r2, [r7, #12]
 800adce:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800add2:	e030      	b.n	800ae36 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800add4:	23fc      	movs	r3, #252	; 0xfc
 800add6:	77fb      	strb	r3, [r7, #31]
 800add8:	e02d      	b.n	800ae36 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800adda:	7cfb      	ldrb	r3, [r7, #19]
 800addc:	2b04      	cmp	r3, #4
 800adde:	d828      	bhi.n	800ae32 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800ade0:	697b      	ldr	r3, [r7, #20]
 800ade2:	683a      	ldr	r2, [r7, #0]
 800ade4:	4413      	add	r3, r2
 800ade6:	781b      	ldrb	r3, [r3, #0]
 800ade8:	74bb      	strb	r3, [r7, #18]
			Index++;
 800adea:	697b      	ldr	r3, [r7, #20]
 800adec:	3301      	adds	r3, #1
 800adee:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800adf0:	2300      	movs	r3, #0
 800adf2:	61bb      	str	r3, [r7, #24]
 800adf4:	e00f      	b.n	800ae16 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800adf6:	697b      	ldr	r3, [r7, #20]
 800adf8:	683a      	ldr	r2, [r7, #0]
 800adfa:	4413      	add	r3, r2
 800adfc:	7819      	ldrb	r1, [r3, #0]
 800adfe:	f107 0208 	add.w	r2, r7, #8
 800ae02:	69bb      	ldr	r3, [r7, #24]
 800ae04:	4413      	add	r3, r2
 800ae06:	460a      	mov	r2, r1
 800ae08:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	3301      	adds	r3, #1
 800ae0e:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800ae10:	69bb      	ldr	r3, [r7, #24]
 800ae12:	3301      	adds	r3, #1
 800ae14:	61bb      	str	r3, [r7, #24]
 800ae16:	7cfb      	ldrb	r3, [r7, #19]
 800ae18:	69ba      	ldr	r2, [r7, #24]
 800ae1a:	429a      	cmp	r2, r3
 800ae1c:	dbeb      	blt.n	800adf6 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800ae1e:	7cfb      	ldrb	r3, [r7, #19]
 800ae20:	f107 0208 	add.w	r2, r7, #8
 800ae24:	7cb9      	ldrb	r1, [r7, #18]
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f000 fdee 	bl	800ba08 <VL53L0X_WriteMulti>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	77fb      	strb	r3, [r7, #31]
 800ae30:	e001      	b.n	800ae36 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ae32:	23fc      	movs	r3, #252	; 0xfc
 800ae34:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800ae36:	697b      	ldr	r3, [r7, #20]
 800ae38:	683a      	ldr	r2, [r7, #0]
 800ae3a:	4413      	add	r3, r2
 800ae3c:	781b      	ldrb	r3, [r3, #0]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d004      	beq.n	800ae4c <VL53L0X_load_tuning_settings+0x1b8>
 800ae42:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	f43f af2e 	beq.w	800aca8 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ae4c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3720      	adds	r7, #32
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd80      	pop	{r7, pc}

0800ae58 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b088      	sub	sp, #32
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	60f8      	str	r0, [r7, #12]
 800ae60:	60b9      	str	r1, [r7, #8]
 800ae62:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ae64:	2300      	movs	r3, #0
 800ae66:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800ae6e:	f107 0313 	add.w	r3, r7, #19
 800ae72:	4619      	mov	r1, r3
 800ae74:	68f8      	ldr	r0, [r7, #12]
 800ae76:	f7fc fd21 	bl	80078bc <VL53L0X_GetXTalkCompensationEnable>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800ae7e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d111      	bne.n	800aeaa <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800ae86:	7cfb      	ldrb	r3, [r7, #19]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d00e      	beq.n	800aeaa <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	6a1b      	ldr	r3, [r3, #32]
 800ae90:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800ae92:	68bb      	ldr	r3, [r7, #8]
 800ae94:	8a9b      	ldrh	r3, [r3, #20]
 800ae96:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800ae98:	69bb      	ldr	r3, [r7, #24]
 800ae9a:	fb02 f303 	mul.w	r3, r2, r3
 800ae9e:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	3380      	adds	r3, #128	; 0x80
 800aea4:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800aeaa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3720      	adds	r7, #32
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}

0800aeb6 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800aeb6:	b580      	push	{r7, lr}
 800aeb8:	b086      	sub	sp, #24
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	60f8      	str	r0, [r7, #12]
 800aebe:	60b9      	str	r1, [r7, #8]
 800aec0:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aec2:	2300      	movs	r3, #0
 800aec4:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800aece:	f107 0310 	add.w	r3, r7, #16
 800aed2:	461a      	mov	r2, r3
 800aed4:	68b9      	ldr	r1, [r7, #8]
 800aed6:	68f8      	ldr	r0, [r7, #12]
 800aed8:	f7ff ffbe 	bl	800ae58 <VL53L0X_get_total_xtalk_rate>
 800aedc:	4603      	mov	r3, r0
 800aede:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800aee0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d105      	bne.n	800aef4 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681a      	ldr	r2, [r3, #0]
 800aeec:	693b      	ldr	r3, [r7, #16]
 800aeee:	441a      	add	r2, r3
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	601a      	str	r2, [r3, #0]

	return Status;
 800aef4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aef8:	4618      	mov	r0, r3
 800aefa:	3718      	adds	r7, #24
 800aefc:	46bd      	mov	sp, r7
 800aefe:	bd80      	pop	{r7, pc}

0800af00 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b09a      	sub	sp, #104	; 0x68
 800af04:	af00      	add	r7, sp, #0
 800af06:	60f8      	str	r0, [r7, #12]
 800af08:	60b9      	str	r1, [r7, #8]
 800af0a:	607a      	str	r2, [r7, #4]
 800af0c:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800af0e:	2312      	movs	r3, #18
 800af10:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800af12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800af16:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800af18:	2342      	movs	r3, #66	; 0x42
 800af1a:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800af1c:	2306      	movs	r3, #6
 800af1e:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800af20:	2307      	movs	r3, #7
 800af22:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af24:	2300      	movs	r3, #0
 800af26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800af30:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800af38:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800af3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800af3e:	fb02 f303 	mul.w	r3, r2, r3
 800af42:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800af44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af46:	3380      	adds	r3, #128	; 0x80
 800af48:	0a1b      	lsrs	r3, r3, #8
 800af4a:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800af4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af4e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800af50:	fb02 f303 	mul.w	r3, r2, r3
 800af54:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800af56:	2300      	movs	r3, #0
 800af58:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d01a      	beq.n	800af96 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800af60:	68bb      	ldr	r3, [r7, #8]
 800af62:	029b      	lsls	r3, r3, #10
 800af64:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800af6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af6c:	4413      	add	r3, r2
 800af6e:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800af70:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	fbb2 f3f3 	udiv	r3, r2, r3
 800af78:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800af7a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800af7c:	4613      	mov	r3, r2
 800af7e:	005b      	lsls	r3, r3, #1
 800af80:	4413      	add	r3, r2
 800af82:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800af84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800af86:	fb03 f303 	mul.w	r3, r3, r3
 800af8a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800af8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800af8e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800af92:	0c1b      	lsrs	r3, r3, #16
 800af94:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800af9a:	fb02 f303 	mul.w	r3, r2, r3
 800af9e:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800afa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afa2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800afa6:	0c1b      	lsrs	r3, r3, #16
 800afa8:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800afaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afac:	fb03 f303 	mul.w	r3, r3, r3
 800afb0:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800afb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800afb4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800afb8:	0c1b      	lsrs	r3, r3, #16
 800afba:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800afbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800afbe:	085a      	lsrs	r2, r3, #1
 800afc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afc2:	441a      	add	r2, r3
 800afc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800afc6:	fbb2 f3f3 	udiv	r3, r2, r3
 800afca:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800afcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800afd0:	fb02 f303 	mul.w	r3, r2, r3
 800afd4:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800afd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800afdc:	d302      	bcc.n	800afe4 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800afde:	4b54      	ldr	r3, [pc, #336]	; (800b130 <VL53L0X_calc_dmax+0x230>)
 800afe0:	663b      	str	r3, [r7, #96]	; 0x60
 800afe2:	e015      	b.n	800b010 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800afe4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800afe6:	085a      	lsrs	r2, r3, #1
 800afe8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800afea:	441a      	add	r2, r3
 800afec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800afee:	fbb2 f3f3 	udiv	r3, r2, r3
 800aff2:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800aff4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aff6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aff8:	fb02 f303 	mul.w	r3, r2, r3
 800affc:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800affe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b000:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b004:	0c1b      	lsrs	r3, r3, #16
 800b006:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800b008:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b00a:	fb03 f303 	mul.w	r3, r3, r3
 800b00e:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800b010:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b012:	039b      	lsls	r3, r3, #14
 800b014:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b018:	4a46      	ldr	r2, [pc, #280]	; (800b134 <VL53L0X_calc_dmax+0x234>)
 800b01a:	fba2 2303 	umull	r2, r3, r2, r3
 800b01e:	099b      	lsrs	r3, r3, #6
 800b020:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800b022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b024:	fb03 f303 	mul.w	r3, r3, r3
 800b028:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800b02a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b02c:	fb03 f303 	mul.w	r3, r3, r3
 800b030:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800b032:	6a3b      	ldr	r3, [r7, #32]
 800b034:	3308      	adds	r3, #8
 800b036:	091b      	lsrs	r3, r3, #4
 800b038:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800b03a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b03c:	6a3b      	ldr	r3, [r7, #32]
 800b03e:	1ad3      	subs	r3, r2, r3
 800b040:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800b042:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b044:	4613      	mov	r3, r2
 800b046:	005b      	lsls	r3, r3, #1
 800b048:	4413      	add	r3, r2
 800b04a:	011b      	lsls	r3, r3, #4
 800b04c:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800b04e:	69fb      	ldr	r3, [r7, #28]
 800b050:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800b054:	0b9b      	lsrs	r3, r3, #14
 800b056:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800b058:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b05a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b05c:	4413      	add	r3, r2
 800b05e:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800b060:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b062:	085b      	lsrs	r3, r3, #1
 800b064:	69ba      	ldr	r2, [r7, #24]
 800b066:	4413      	add	r3, r2
 800b068:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800b06a:	69ba      	ldr	r2, [r7, #24]
 800b06c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b06e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b072:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800b074:	69bb      	ldr	r3, [r7, #24]
 800b076:	039b      	lsls	r3, r3, #14
 800b078:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800b07a:	69fb      	ldr	r3, [r7, #28]
 800b07c:	085b      	lsrs	r3, r3, #1
 800b07e:	69ba      	ldr	r2, [r7, #24]
 800b080:	4413      	add	r3, r2
 800b082:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800b084:	69ba      	ldr	r2, [r7, #24]
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	fbb2 f3f3 	udiv	r3, r2, r3
 800b08c:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800b08e:	69bb      	ldr	r3, [r7, #24]
 800b090:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b092:	fb02 f303 	mul.w	r3, r2, r3
 800b096:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b098:	69bb      	ldr	r3, [r7, #24]
 800b09a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b09e:	4a25      	ldr	r2, [pc, #148]	; (800b134 <VL53L0X_calc_dmax+0x234>)
 800b0a0:	fba2 2303 	umull	r2, r3, r2, r3
 800b0a4:	099b      	lsrs	r3, r3, #6
 800b0a6:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800b0a8:	69bb      	ldr	r3, [r7, #24]
 800b0aa:	011b      	lsls	r3, r3, #4
 800b0ac:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b0ae:	69bb      	ldr	r3, [r7, #24]
 800b0b0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b0b4:	4a1f      	ldr	r2, [pc, #124]	; (800b134 <VL53L0X_calc_dmax+0x234>)
 800b0b6:	fba2 2303 	umull	r2, r3, r2, r3
 800b0ba:	099b      	lsrs	r3, r3, #6
 800b0bc:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800b0be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0c0:	3380      	adds	r3, #128	; 0x80
 800b0c2:	0a1b      	lsrs	r3, r3, #8
 800b0c4:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800b0c6:	697b      	ldr	r3, [r7, #20]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d008      	beq.n	800b0de <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800b0cc:	697b      	ldr	r3, [r7, #20]
 800b0ce:	085a      	lsrs	r2, r3, #1
 800b0d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0d2:	441a      	add	r2, r3
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0da:	65bb      	str	r3, [r7, #88]	; 0x58
 800b0dc:	e001      	b.n	800b0e2 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800b0e2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b0e4:	f7fe f9ba 	bl	800945c <VL53L0X_isqrt>
 800b0e8:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800b0ea:	69bb      	ldr	r3, [r7, #24]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d008      	beq.n	800b102 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800b0f0:	69bb      	ldr	r3, [r7, #24]
 800b0f2:	085a      	lsrs	r2, r3, #1
 800b0f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0f6:	441a      	add	r2, r3
 800b0f8:	69bb      	ldr	r3, [r7, #24]
 800b0fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b100:	e001      	b.n	800b106 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800b102:	2300      	movs	r3, #0
 800b104:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800b106:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800b108:	f7fe f9a8 	bl	800945c <VL53L0X_isqrt>
 800b10c:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800b10e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b110:	693a      	ldr	r2, [r7, #16]
 800b112:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800b114:	693a      	ldr	r2, [r7, #16]
 800b116:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b118:	429a      	cmp	r2, r3
 800b11a:	d902      	bls.n	800b122 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800b11c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b11e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b120:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800b122:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800b126:	4618      	mov	r0, r3
 800b128:	3768      	adds	r7, #104	; 0x68
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	fff00000 	.word	0xfff00000
 800b134:	10624dd3 	.word	0x10624dd3

0800b138 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b0b4      	sub	sp, #208	; 0xd0
 800b13c:	af04      	add	r7, sp, #16
 800b13e:	60f8      	str	r0, [r7, #12]
 800b140:	60b9      	str	r1, [r7, #8]
 800b142:	607a      	str	r2, [r7, #4]
 800b144:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800b146:	f44f 7348 	mov.w	r3, #800	; 0x320
 800b14a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800b14e:	f44f 7316 	mov.w	r3, #600	; 0x258
 800b152:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800b156:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800b15a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800b15e:	f241 235c 	movw	r3, #4700	; 0x125c
 800b162:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800b166:	4b9e      	ldr	r3, [pc, #632]	; (800b3e0 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800b168:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800b16c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800b170:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800b172:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800b176:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b17a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b17e:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800b180:	4b98      	ldr	r3, [pc, #608]	; (800b3e4 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800b182:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800b184:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b188:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800b18a:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800b18e:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800b190:	f240 6377 	movw	r3, #1655	; 0x677
 800b194:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b196:	2300      	movs	r3, #0
 800b198:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	6a1b      	ldr	r3, [r3, #32]
 800b1a0:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	691b      	ldr	r3, [r3, #16]
 800b1a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b1aa:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800b1ae:	0c1b      	lsrs	r3, r3, #16
 800b1b0:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	68db      	ldr	r3, [r3, #12]
 800b1b6:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800b1b8:	f107 0310 	add.w	r3, r7, #16
 800b1bc:	461a      	mov	r2, r3
 800b1be:	68b9      	ldr	r1, [r7, #8]
 800b1c0:	68f8      	ldr	r0, [r7, #12]
 800b1c2:	f7ff fe78 	bl	800aeb6 <VL53L0X_get_total_signal_rate>
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800b1cc:	f107 0314 	add.w	r3, r7, #20
 800b1d0:	461a      	mov	r2, r3
 800b1d2:	68b9      	ldr	r1, [r7, #8]
 800b1d4:	68f8      	ldr	r0, [r7, #12]
 800b1d6:	f7ff fe3f 	bl	800ae58 <VL53L0X_get_total_xtalk_rate>
 800b1da:	4603      	mov	r3, r0
 800b1dc:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800b1e0:	693b      	ldr	r3, [r7, #16]
 800b1e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b1e6:	fb02 f303 	mul.w	r3, r2, r3
 800b1ea:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800b1ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b1ee:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b1f2:	0c1b      	lsrs	r3, r3, #16
 800b1f4:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800b1f6:	697b      	ldr	r3, [r7, #20]
 800b1f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b1fc:	fb02 f303 	mul.w	r3, r2, r3
 800b200:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800b204:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800b208:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b20a:	429a      	cmp	r2, r3
 800b20c:	d902      	bls.n	800b214 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800b20e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b210:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800b214:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d168      	bne.n	800b2ee <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800b222:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800b22c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800b230:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800b234:	461a      	mov	r2, r3
 800b236:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800b23a:	68f8      	ldr	r0, [r7, #12]
 800b23c:	f7fe feb2 	bl	8009fa4 <VL53L0X_calc_timeout_mclks>
 800b240:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b248:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800b252:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800b256:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800b25a:	461a      	mov	r2, r3
 800b25c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800b260:	68f8      	ldr	r0, [r7, #12]
 800b262:	f7fe fe9f 	bl	8009fa4 <VL53L0X_calc_timeout_mclks>
 800b266:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800b268:	2303      	movs	r3, #3
 800b26a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800b26e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800b272:	2b08      	cmp	r3, #8
 800b274:	d102      	bne.n	800b27c <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800b276:	2302      	movs	r3, #2
 800b278:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800b27c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b27e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b280:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800b282:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800b286:	fb02 f303 	mul.w	r3, r2, r3
 800b28a:	02db      	lsls	r3, r3, #11
 800b28c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800b290:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b294:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b298:	4a53      	ldr	r2, [pc, #332]	; (800b3e8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b29a:	fba2 2303 	umull	r2, r3, r2, r3
 800b29e:	099b      	lsrs	r3, r3, #6
 800b2a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800b2a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b2a8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b2aa:	fb02 f303 	mul.w	r3, r2, r3
 800b2ae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800b2b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b2b6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b2ba:	4a4b      	ldr	r2, [pc, #300]	; (800b3e8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b2bc:	fba2 2303 	umull	r2, r3, r2, r3
 800b2c0:	099b      	lsrs	r3, r3, #6
 800b2c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800b2c6:	693b      	ldr	r3, [r7, #16]
 800b2c8:	3380      	adds	r3, #128	; 0x80
 800b2ca:	0a1b      	lsrs	r3, r3, #8
 800b2cc:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800b2ce:	693a      	ldr	r2, [r7, #16]
 800b2d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b2d4:	fb02 f303 	mul.w	r3, r2, r3
 800b2d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800b2dc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b2e0:	3380      	adds	r3, #128	; 0x80
 800b2e2:	0a1b      	lsrs	r3, r3, #8
 800b2e4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800b2e8:	693b      	ldr	r3, [r7, #16]
 800b2ea:	021b      	lsls	r3, r3, #8
 800b2ec:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800b2ee:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d002      	beq.n	800b2fc <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800b2f6:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800b2fa:	e15e      	b.n	800b5ba <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800b2fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d10c      	bne.n	800b31c <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b308:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b310:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	2200      	movs	r2, #0
 800b318:	601a      	str	r2, [r3, #0]
 800b31a:	e14c      	b.n	800b5b6 <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800b31c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b320:	2b00      	cmp	r3, #0
 800b322:	d102      	bne.n	800b32a <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800b324:	2301      	movs	r3, #1
 800b326:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800b32a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b32e:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800b330:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b332:	041a      	lsls	r2, r3, #16
 800b334:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b336:	fbb2 f3f3 	udiv	r3, r2, r3
 800b33a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800b33e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b342:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b344:	429a      	cmp	r2, r3
 800b346:	d902      	bls.n	800b34e <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800b348:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b34a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800b34e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b352:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800b356:	fb02 f303 	mul.w	r3, r2, r3
 800b35a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800b35e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b362:	4613      	mov	r3, r2
 800b364:	005b      	lsls	r3, r3, #1
 800b366:	4413      	add	r3, r2
 800b368:	009b      	lsls	r3, r3, #2
 800b36a:	4618      	mov	r0, r3
 800b36c:	f7fe f876 	bl	800945c <VL53L0X_isqrt>
 800b370:	4603      	mov	r3, r0
 800b372:	005b      	lsls	r3, r3, #1
 800b374:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	891b      	ldrh	r3, [r3, #8]
 800b37a:	461a      	mov	r2, r3
 800b37c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b37e:	fb02 f303 	mul.w	r3, r2, r3
 800b382:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b384:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b386:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800b388:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b38c:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b38e:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800b390:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b394:	4a14      	ldr	r2, [pc, #80]	; (800b3e8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b396:	fba2 2303 	umull	r2, r3, r2, r3
 800b39a:	099b      	lsrs	r3, r3, #6
 800b39c:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800b39e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b3a0:	041b      	lsls	r3, r3, #16
 800b3a2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b3a6:	4a10      	ldr	r2, [pc, #64]	; (800b3e8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b3a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b3ac:	099b      	lsrs	r3, r3, #6
 800b3ae:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800b3b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3b2:	021b      	lsls	r3, r3, #8
 800b3b4:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800b3b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b3b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	bfb8      	it	lt
 800b3c2:	425b      	neglt	r3, r3
 800b3c4:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800b3c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3c8:	021b      	lsls	r3, r3, #8
 800b3ca:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800b3cc:	68bb      	ldr	r3, [r7, #8]
 800b3ce:	7e1b      	ldrb	r3, [r3, #24]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d00b      	beq.n	800b3ec <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800b3d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b3d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b3dc:	e033      	b.n	800b446 <VL53L0X_calc_sigma_estimate+0x30e>
 800b3de:	bf00      	nop
 800b3e0:	028f87ae 	.word	0x028f87ae
 800b3e4:	0006999a 	.word	0x0006999a
 800b3e8:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800b3ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b3ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b3f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800b3fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3fc:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800b400:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b404:	fb02 f303 	mul.w	r3, r2, r3
 800b408:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800b40c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b410:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b412:	4413      	add	r3, r2
 800b414:	0c1b      	lsrs	r3, r3, #16
 800b416:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800b41a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b41e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800b422:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800b426:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b42a:	085b      	lsrs	r3, r3, #1
 800b42c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800b430:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b434:	fb03 f303 	mul.w	r3, r3, r3
 800b438:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800b43c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b440:	0b9b      	lsrs	r3, r3, #14
 800b442:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800b446:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b44a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b44c:	fb02 f303 	mul.w	r3, r2, r3
 800b450:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800b452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b454:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b458:	0c1b      	lsrs	r3, r3, #16
 800b45a:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800b45c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b45e:	fb03 f303 	mul.w	r3, r3, r3
 800b462:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800b464:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b468:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800b46a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b46c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b470:	0c1b      	lsrs	r3, r3, #16
 800b472:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800b474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b476:	fb03 f303 	mul.w	r3, r3, r3
 800b47a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800b47c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b47e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b480:	4413      	add	r3, r2
 800b482:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800b484:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b486:	f7fd ffe9 	bl	800945c <VL53L0X_isqrt>
 800b48a:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800b48c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b48e:	041b      	lsls	r3, r3, #16
 800b490:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800b492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b494:	3332      	adds	r3, #50	; 0x32
 800b496:	4a4b      	ldr	r2, [pc, #300]	; (800b5c4 <VL53L0X_calc_sigma_estimate+0x48c>)
 800b498:	fba2 2303 	umull	r2, r3, r2, r3
 800b49c:	095a      	lsrs	r2, r3, #5
 800b49e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800b4a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b4ac:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800b4b0:	fb02 f303 	mul.w	r3, r2, r3
 800b4b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800b4b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b4bc:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800b4c0:	3308      	adds	r3, #8
 800b4c2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800b4c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b4ca:	4a3f      	ldr	r2, [pc, #252]	; (800b5c8 <VL53L0X_calc_sigma_estimate+0x490>)
 800b4cc:	fba2 2303 	umull	r2, r3, r2, r3
 800b4d0:	0b5b      	lsrs	r3, r3, #13
 800b4d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800b4d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b4da:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b4dc:	429a      	cmp	r2, r3
 800b4de:	d902      	bls.n	800b4e6 <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800b4e0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b4e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800b4e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800b4ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800b4ee:	4413      	add	r3, r2
 800b4f0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800b4f4:	4a35      	ldr	r2, [pc, #212]	; (800b5cc <VL53L0X_calc_sigma_estimate+0x494>)
 800b4f6:	fba2 2303 	umull	r2, r3, r2, r3
 800b4fa:	099b      	lsrs	r3, r3, #6
 800b4fc:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800b4fe:	6a3b      	ldr	r3, [r7, #32]
 800b500:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800b502:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b506:	441a      	add	r2, r3
 800b508:	6a3b      	ldr	r3, [r7, #32]
 800b50a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b50e:	4618      	mov	r0, r3
 800b510:	f7fd ffa4 	bl	800945c <VL53L0X_isqrt>
 800b514:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800b516:	69fb      	ldr	r3, [r7, #28]
 800b518:	021b      	lsls	r3, r3, #8
 800b51a:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800b51c:	69fb      	ldr	r3, [r7, #28]
 800b51e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b522:	4a2a      	ldr	r2, [pc, #168]	; (800b5cc <VL53L0X_calc_sigma_estimate+0x494>)
 800b524:	fba2 2303 	umull	r2, r3, r2, r3
 800b528:	099b      	lsrs	r3, r3, #6
 800b52a:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800b52c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b530:	fb03 f303 	mul.w	r3, r3, r3
 800b534:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800b536:	69fb      	ldr	r3, [r7, #28]
 800b538:	fb03 f303 	mul.w	r3, r3, r3
 800b53c:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800b53e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b542:	4413      	add	r3, r2
 800b544:	4618      	mov	r0, r3
 800b546:	f7fd ff89 	bl	800945c <VL53L0X_isqrt>
 800b54a:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800b54c:	69bb      	ldr	r3, [r7, #24]
 800b54e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b552:	fb02 f303 	mul.w	r3, r2, r3
 800b556:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800b55a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d009      	beq.n	800b574 <VL53L0X_calc_sigma_estimate+0x43c>
 800b560:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b564:	2b00      	cmp	r3, #0
 800b566:	d005      	beq.n	800b574 <VL53L0X_calc_sigma_estimate+0x43c>
 800b568:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800b56c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b570:	429a      	cmp	r2, r3
 800b572:	d903      	bls.n	800b57c <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800b574:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b578:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800b582:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681a      	ldr	r2, [r3, #0]
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800b58e:	6939      	ldr	r1, [r7, #16]
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	9303      	str	r3, [sp, #12]
 800b594:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b598:	9302      	str	r3, [sp, #8]
 800b59a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b59e:	9301      	str	r3, [sp, #4]
 800b5a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b5a2:	9300      	str	r3, [sp, #0]
 800b5a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b5a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b5aa:	68f8      	ldr	r0, [r7, #12]
 800b5ac:	f7ff fca8 	bl	800af00 <VL53L0X_calc_dmax>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b5b6:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	37c0      	adds	r7, #192	; 0xc0
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}
 800b5c2:	bf00      	nop
 800b5c4:	51eb851f 	.word	0x51eb851f
 800b5c8:	d1b71759 	.word	0xd1b71759
 800b5cc:	10624dd3 	.word	0x10624dd3

0800b5d0 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b090      	sub	sp, #64	; 0x40
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	60f8      	str	r0, [r7, #12]
 800b5d8:	607a      	str	r2, [r7, #4]
 800b5da:	461a      	mov	r2, r3
 800b5dc:	460b      	mov	r3, r1
 800b5de:	72fb      	strb	r3, [r7, #11]
 800b5e0:	4613      	mov	r3, r2
 800b5e2:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800b602:	2300      	movs	r3, #0
 800b604:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800b608:	2300      	movs	r3, #0
 800b60a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800b60e:	2300      	movs	r3, #0
 800b610:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800b614:	2300      	movs	r3, #0
 800b616:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800b61a:	2300      	movs	r3, #0
 800b61c:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800b61e:	2300      	movs	r3, #0
 800b620:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800b622:	7afb      	ldrb	r3, [r7, #11]
 800b624:	10db      	asrs	r3, r3, #3
 800b626:	b2db      	uxtb	r3, r3
 800b628:	f003 030f 	and.w	r3, r3, #15
 800b62c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800b630:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b634:	2b00      	cmp	r3, #0
 800b636:	d017      	beq.n	800b668 <VL53L0X_get_pal_range_status+0x98>
 800b638:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b63c:	2b05      	cmp	r3, #5
 800b63e:	d013      	beq.n	800b668 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800b640:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b644:	2b07      	cmp	r3, #7
 800b646:	d00f      	beq.n	800b668 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800b648:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b64c:	2b0c      	cmp	r3, #12
 800b64e:	d00b      	beq.n	800b668 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800b650:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b654:	2b0d      	cmp	r3, #13
 800b656:	d007      	beq.n	800b668 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800b658:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b65c:	2b0e      	cmp	r3, #14
 800b65e:	d003      	beq.n	800b668 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800b660:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b664:	2b0f      	cmp	r3, #15
 800b666:	d103      	bne.n	800b670 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800b668:	2301      	movs	r3, #1
 800b66a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800b66e:	e002      	b.n	800b676 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800b670:	2300      	movs	r3, #0
 800b672:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b676:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d109      	bne.n	800b692 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b67e:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800b682:	461a      	mov	r2, r3
 800b684:	2100      	movs	r1, #0
 800b686:	68f8      	ldr	r0, [r7, #12]
 800b688:	f7fc f9ec 	bl	8007a64 <VL53L0X_GetLimitCheckEnable>
 800b68c:	4603      	mov	r3, r0
 800b68e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b692:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b696:	2b00      	cmp	r3, #0
 800b698:	d02e      	beq.n	800b6f8 <VL53L0X_get_pal_range_status+0x128>
 800b69a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d12a      	bne.n	800b6f8 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800b6a2:	f107 0310 	add.w	r3, r7, #16
 800b6a6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800b6aa:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800b6ac:	68f8      	ldr	r0, [r7, #12]
 800b6ae:	f7ff fd43 	bl	800b138 <VL53L0X_calc_sigma_estimate>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800b6b8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d103      	bne.n	800b6c8 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800b6c0:	693b      	ldr	r3, [r7, #16]
 800b6c2:	b29a      	uxth	r2, r3
 800b6c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b6c6:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800b6c8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d113      	bne.n	800b6f8 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800b6d0:	f107 0320 	add.w	r3, r7, #32
 800b6d4:	461a      	mov	r2, r3
 800b6d6:	2100      	movs	r1, #0
 800b6d8:	68f8      	ldr	r0, [r7, #12]
 800b6da:	f7fc fa49 	bl	8007b70 <VL53L0X_GetLimitCheckValue>
 800b6de:	4603      	mov	r3, r0
 800b6e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800b6e4:	6a3b      	ldr	r3, [r7, #32]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d006      	beq.n	800b6f8 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800b6ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6ec:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800b6ee:	429a      	cmp	r2, r3
 800b6f0:	d902      	bls.n	800b6f8 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b6f8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d109      	bne.n	800b714 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b700:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800b704:	461a      	mov	r2, r3
 800b706:	2102      	movs	r1, #2
 800b708:	68f8      	ldr	r0, [r7, #12]
 800b70a:	f7fc f9ab 	bl	8007a64 <VL53L0X_GetLimitCheckEnable>
 800b70e:	4603      	mov	r3, r0
 800b710:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800b714:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d044      	beq.n	800b7a6 <VL53L0X_get_pal_range_status+0x1d6>
 800b71c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b720:	2b00      	cmp	r3, #0
 800b722:	d140      	bne.n	800b7a6 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800b724:	f107 031c 	add.w	r3, r7, #28
 800b728:	461a      	mov	r2, r3
 800b72a:	2102      	movs	r1, #2
 800b72c:	68f8      	ldr	r0, [r7, #12]
 800b72e:	f7fc fa1f 	bl	8007b70 <VL53L0X_GetLimitCheckValue>
 800b732:	4603      	mov	r3, r0
 800b734:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800b738:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d107      	bne.n	800b750 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b740:	2201      	movs	r2, #1
 800b742:	21ff      	movs	r1, #255	; 0xff
 800b744:	68f8      	ldr	r0, [r7, #12]
 800b746:	f000 f9bb 	bl	800bac0 <VL53L0X_WrByte>
 800b74a:	4603      	mov	r3, r0
 800b74c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800b750:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b754:	2b00      	cmp	r3, #0
 800b756:	d109      	bne.n	800b76c <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800b758:	f107 0316 	add.w	r3, r7, #22
 800b75c:	461a      	mov	r2, r3
 800b75e:	21b6      	movs	r1, #182	; 0xb6
 800b760:	68f8      	ldr	r0, [r7, #12]
 800b762:	f000 fa59 	bl	800bc18 <VL53L0X_RdWord>
 800b766:	4603      	mov	r3, r0
 800b768:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800b76c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b770:	2b00      	cmp	r3, #0
 800b772:	d107      	bne.n	800b784 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b774:	2200      	movs	r2, #0
 800b776:	21ff      	movs	r1, #255	; 0xff
 800b778:	68f8      	ldr	r0, [r7, #12]
 800b77a:	f000 f9a1 	bl	800bac0 <VL53L0X_WrByte>
 800b77e:	4603      	mov	r3, r0
 800b780:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800b784:	8afb      	ldrh	r3, [r7, #22]
 800b786:	025b      	lsls	r3, r3, #9
 800b788:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b78e:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800b792:	69fb      	ldr	r3, [r7, #28]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d006      	beq.n	800b7a6 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800b798:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800b79a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b79c:	429a      	cmp	r2, r3
 800b79e:	d902      	bls.n	800b7a6 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b7a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d109      	bne.n	800b7c2 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b7ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b7b2:	461a      	mov	r2, r3
 800b7b4:	2103      	movs	r1, #3
 800b7b6:	68f8      	ldr	r0, [r7, #12]
 800b7b8:	f7fc f954 	bl	8007a64 <VL53L0X_GetLimitCheckEnable>
 800b7bc:	4603      	mov	r3, r0
 800b7be:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800b7c2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d023      	beq.n	800b812 <VL53L0X_get_pal_range_status+0x242>
 800b7ca:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d11f      	bne.n	800b812 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800b7d2:	893b      	ldrh	r3, [r7, #8]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d102      	bne.n	800b7de <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800b7d8:	2300      	movs	r3, #0
 800b7da:	637b      	str	r3, [r7, #52]	; 0x34
 800b7dc:	e005      	b.n	800b7ea <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	021a      	lsls	r2, r3, #8
 800b7e2:	893b      	ldrh	r3, [r7, #8]
 800b7e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7e8:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800b7ea:	f107 0318 	add.w	r3, r7, #24
 800b7ee:	461a      	mov	r2, r3
 800b7f0:	2103      	movs	r1, #3
 800b7f2:	68f8      	ldr	r0, [r7, #12]
 800b7f4:	f7fc f9bc 	bl	8007b70 <VL53L0X_GetLimitCheckValue>
 800b7f8:	4603      	mov	r3, r0
 800b7fa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800b7fe:	69bb      	ldr	r3, [r7, #24]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d006      	beq.n	800b812 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800b804:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800b806:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b808:	429a      	cmp	r2, r3
 800b80a:	d202      	bcs.n	800b812 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800b80c:	2301      	movs	r3, #1
 800b80e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b812:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b816:	2b00      	cmp	r3, #0
 800b818:	d14a      	bne.n	800b8b0 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800b81a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800b81e:	2b01      	cmp	r3, #1
 800b820:	d103      	bne.n	800b82a <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800b822:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b824:	22ff      	movs	r2, #255	; 0xff
 800b826:	701a      	strb	r2, [r3, #0]
 800b828:	e042      	b.n	800b8b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800b82a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b82e:	2b01      	cmp	r3, #1
 800b830:	d007      	beq.n	800b842 <VL53L0X_get_pal_range_status+0x272>
 800b832:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b836:	2b02      	cmp	r3, #2
 800b838:	d003      	beq.n	800b842 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800b83a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b83e:	2b03      	cmp	r3, #3
 800b840:	d103      	bne.n	800b84a <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800b842:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b844:	2205      	movs	r2, #5
 800b846:	701a      	strb	r2, [r3, #0]
 800b848:	e032      	b.n	800b8b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800b84a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b84e:	2b06      	cmp	r3, #6
 800b850:	d003      	beq.n	800b85a <VL53L0X_get_pal_range_status+0x28a>
 800b852:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b856:	2b09      	cmp	r3, #9
 800b858:	d103      	bne.n	800b862 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800b85a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b85c:	2204      	movs	r2, #4
 800b85e:	701a      	strb	r2, [r3, #0]
 800b860:	e026      	b.n	800b8b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800b862:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b866:	2b08      	cmp	r3, #8
 800b868:	d007      	beq.n	800b87a <VL53L0X_get_pal_range_status+0x2aa>
 800b86a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b86e:	2b0a      	cmp	r3, #10
 800b870:	d003      	beq.n	800b87a <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800b872:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800b876:	2b01      	cmp	r3, #1
 800b878:	d103      	bne.n	800b882 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800b87a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b87c:	2203      	movs	r2, #3
 800b87e:	701a      	strb	r2, [r3, #0]
 800b880:	e016      	b.n	800b8b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800b882:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b886:	2b04      	cmp	r3, #4
 800b888:	d003      	beq.n	800b892 <VL53L0X_get_pal_range_status+0x2c2>
 800b88a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b88e:	2b01      	cmp	r3, #1
 800b890:	d103      	bne.n	800b89a <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800b892:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b894:	2202      	movs	r2, #2
 800b896:	701a      	strb	r2, [r3, #0]
 800b898:	e00a      	b.n	800b8b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800b89a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800b89e:	2b01      	cmp	r3, #1
 800b8a0:	d103      	bne.n	800b8aa <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800b8a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8a4:	2201      	movs	r2, #1
 800b8a6:	701a      	strb	r2, [r3, #0]
 800b8a8:	e002      	b.n	800b8b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800b8aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800b8b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8b2:	781b      	ldrb	r3, [r3, #0]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d102      	bne.n	800b8be <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800b8b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b8be:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800b8c2:	461a      	mov	r2, r3
 800b8c4:	2101      	movs	r1, #1
 800b8c6:	68f8      	ldr	r0, [r7, #12]
 800b8c8:	f7fc f8cc 	bl	8007a64 <VL53L0X_GetLimitCheckEnable>
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800b8d2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d14f      	bne.n	800b97a <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800b8da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d003      	beq.n	800b8ea <VL53L0X_get_pal_range_status+0x31a>
 800b8e2:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800b8e6:	2b01      	cmp	r3, #1
 800b8e8:	d103      	bne.n	800b8f2 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b8f0:	e002      	b.n	800b8f8 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b8fe:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800b902:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b906:	2b04      	cmp	r3, #4
 800b908:	d003      	beq.n	800b912 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800b90a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d103      	bne.n	800b91a <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800b912:	2301      	movs	r3, #1
 800b914:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b918:	e002      	b.n	800b920 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800b91a:	2300      	movs	r3, #0
 800b91c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b926:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800b92a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d003      	beq.n	800b93a <VL53L0X_get_pal_range_status+0x36a>
 800b932:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800b936:	2b01      	cmp	r3, #1
 800b938:	d103      	bne.n	800b942 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800b93a:	2301      	movs	r3, #1
 800b93c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b940:	e002      	b.n	800b948 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800b942:	2300      	movs	r3, #0
 800b944:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b94e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800b952:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b956:	2b00      	cmp	r3, #0
 800b958:	d003      	beq.n	800b962 <VL53L0X_get_pal_range_status+0x392>
 800b95a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b95e:	2b01      	cmp	r3, #1
 800b960:	d103      	bne.n	800b96a <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800b962:	2301      	movs	r3, #1
 800b964:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b968:	e002      	b.n	800b970 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800b96a:	2300      	movs	r3, #0
 800b96c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b976:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b97a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800b97e:	4618      	mov	r0, r3
 800b980:	3740      	adds	r7, #64	; 0x40
 800b982:	46bd      	mov	sp, r7
 800b984:	bd80      	pop	{r7, pc}

0800b986 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800b986:	b580      	push	{r7, lr}
 800b988:	b088      	sub	sp, #32
 800b98a:	af02      	add	r7, sp, #8
 800b98c:	60f8      	str	r0, [r7, #12]
 800b98e:	60b9      	str	r1, [r7, #8]
 800b990:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	330a      	adds	r3, #10
 800b996:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800b9a4:	b299      	uxth	r1, r3
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	b29a      	uxth	r2, r3
 800b9aa:	697b      	ldr	r3, [r7, #20]
 800b9ac:	9300      	str	r3, [sp, #0]
 800b9ae:	4613      	mov	r3, r2
 800b9b0:	68ba      	ldr	r2, [r7, #8]
 800b9b2:	f7f8 fc9f 	bl	80042f4 <HAL_I2C_Master_Transmit>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800b9ba:	693b      	ldr	r3, [r7, #16]
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3718      	adds	r7, #24
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}

0800b9c4 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b088      	sub	sp, #32
 800b9c8:	af02      	add	r7, sp, #8
 800b9ca:	60f8      	str	r0, [r7, #12]
 800b9cc:	60b9      	str	r1, [r7, #8]
 800b9ce:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	330a      	adds	r3, #10
 800b9d4:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800b9e2:	f043 0301 	orr.w	r3, r3, #1
 800b9e6:	b2db      	uxtb	r3, r3
 800b9e8:	b299      	uxth	r1, r3
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	b29a      	uxth	r2, r3
 800b9ee:	697b      	ldr	r3, [r7, #20]
 800b9f0:	9300      	str	r3, [sp, #0]
 800b9f2:	4613      	mov	r3, r2
 800b9f4:	68ba      	ldr	r2, [r7, #8]
 800b9f6:	f7f8 fd7b 	bl	80044f0 <HAL_I2C_Master_Receive>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800b9fe:	693b      	ldr	r3, [r7, #16]
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	3718      	adds	r7, #24
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bd80      	pop	{r7, pc}

0800ba08 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b086      	sub	sp, #24
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	60f8      	str	r0, [r7, #12]
 800ba10:	607a      	str	r2, [r7, #4]
 800ba12:	603b      	str	r3, [r7, #0]
 800ba14:	460b      	mov	r3, r1
 800ba16:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ba18:	2300      	movs	r3, #0
 800ba1a:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800ba1c:	683b      	ldr	r3, [r7, #0]
 800ba1e:	2b3f      	cmp	r3, #63	; 0x3f
 800ba20:	d902      	bls.n	800ba28 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800ba22:	f06f 0303 	mvn.w	r3, #3
 800ba26:	e016      	b.n	800ba56 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800ba28:	4a0d      	ldr	r2, [pc, #52]	; (800ba60 <VL53L0X_WriteMulti+0x58>)
 800ba2a:	7afb      	ldrb	r3, [r7, #11]
 800ba2c:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800ba2e:	683a      	ldr	r2, [r7, #0]
 800ba30:	6879      	ldr	r1, [r7, #4]
 800ba32:	480c      	ldr	r0, [pc, #48]	; (800ba64 <VL53L0X_WriteMulti+0x5c>)
 800ba34:	f000 f99e 	bl	800bd74 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	3301      	adds	r3, #1
 800ba3c:	461a      	mov	r2, r3
 800ba3e:	4908      	ldr	r1, [pc, #32]	; (800ba60 <VL53L0X_WriteMulti+0x58>)
 800ba40:	68f8      	ldr	r0, [r7, #12]
 800ba42:	f7ff ffa0 	bl	800b986 <_I2CWrite>
 800ba46:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ba48:	693b      	ldr	r3, [r7, #16]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d001      	beq.n	800ba52 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ba4e:	23ec      	movs	r3, #236	; 0xec
 800ba50:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800ba52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ba56:	4618      	mov	r0, r3
 800ba58:	3718      	adds	r7, #24
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	bd80      	pop	{r7, pc}
 800ba5e:	bf00      	nop
 800ba60:	20000ed8 	.word	0x20000ed8
 800ba64:	20000ed9 	.word	0x20000ed9

0800ba68 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b086      	sub	sp, #24
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	60f8      	str	r0, [r7, #12]
 800ba70:	607a      	str	r2, [r7, #4]
 800ba72:	603b      	str	r3, [r7, #0]
 800ba74:	460b      	mov	r3, r1
 800ba76:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ba78:	2300      	movs	r3, #0
 800ba7a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800ba7c:	f107 030b 	add.w	r3, r7, #11
 800ba80:	2201      	movs	r2, #1
 800ba82:	4619      	mov	r1, r3
 800ba84:	68f8      	ldr	r0, [r7, #12]
 800ba86:	f7ff ff7e 	bl	800b986 <_I2CWrite>
 800ba8a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ba8c:	693b      	ldr	r3, [r7, #16]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d002      	beq.n	800ba98 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ba92:	23ec      	movs	r3, #236	; 0xec
 800ba94:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ba96:	e00c      	b.n	800bab2 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800ba98:	683a      	ldr	r2, [r7, #0]
 800ba9a:	6879      	ldr	r1, [r7, #4]
 800ba9c:	68f8      	ldr	r0, [r7, #12]
 800ba9e:	f7ff ff91 	bl	800b9c4 <_I2CRead>
 800baa2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800baa4:	693b      	ldr	r3, [r7, #16]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d002      	beq.n	800bab0 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800baaa:	23ec      	movs	r3, #236	; 0xec
 800baac:	75fb      	strb	r3, [r7, #23]
 800baae:	e000      	b.n	800bab2 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800bab0:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800bab2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	3718      	adds	r7, #24
 800baba:	46bd      	mov	sp, r7
 800babc:	bd80      	pop	{r7, pc}
	...

0800bac0 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b084      	sub	sp, #16
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	6078      	str	r0, [r7, #4]
 800bac8:	460b      	mov	r3, r1
 800baca:	70fb      	strb	r3, [r7, #3]
 800bacc:	4613      	mov	r3, r2
 800bace:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bad0:	2300      	movs	r3, #0
 800bad2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800bad4:	4a0b      	ldr	r2, [pc, #44]	; (800bb04 <VL53L0X_WrByte+0x44>)
 800bad6:	78fb      	ldrb	r3, [r7, #3]
 800bad8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800bada:	4a0a      	ldr	r2, [pc, #40]	; (800bb04 <VL53L0X_WrByte+0x44>)
 800badc:	78bb      	ldrb	r3, [r7, #2]
 800bade:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800bae0:	2202      	movs	r2, #2
 800bae2:	4908      	ldr	r1, [pc, #32]	; (800bb04 <VL53L0X_WrByte+0x44>)
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	f7ff ff4e 	bl	800b986 <_I2CWrite>
 800baea:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d001      	beq.n	800baf6 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800baf2:	23ec      	movs	r3, #236	; 0xec
 800baf4:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800baf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bafa:	4618      	mov	r0, r3
 800bafc:	3710      	adds	r7, #16
 800bafe:	46bd      	mov	sp, r7
 800bb00:	bd80      	pop	{r7, pc}
 800bb02:	bf00      	nop
 800bb04:	20000ed8 	.word	0x20000ed8

0800bb08 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b084      	sub	sp, #16
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	460b      	mov	r3, r1
 800bb12:	70fb      	strb	r3, [r7, #3]
 800bb14:	4613      	mov	r3, r2
 800bb16:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb18:	2300      	movs	r3, #0
 800bb1a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800bb1c:	4a0e      	ldr	r2, [pc, #56]	; (800bb58 <VL53L0X_WrWord+0x50>)
 800bb1e:	78fb      	ldrb	r3, [r7, #3]
 800bb20:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800bb22:	883b      	ldrh	r3, [r7, #0]
 800bb24:	0a1b      	lsrs	r3, r3, #8
 800bb26:	b29b      	uxth	r3, r3
 800bb28:	b2da      	uxtb	r2, r3
 800bb2a:	4b0b      	ldr	r3, [pc, #44]	; (800bb58 <VL53L0X_WrWord+0x50>)
 800bb2c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800bb2e:	883b      	ldrh	r3, [r7, #0]
 800bb30:	b2da      	uxtb	r2, r3
 800bb32:	4b09      	ldr	r3, [pc, #36]	; (800bb58 <VL53L0X_WrWord+0x50>)
 800bb34:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800bb36:	2203      	movs	r2, #3
 800bb38:	4907      	ldr	r1, [pc, #28]	; (800bb58 <VL53L0X_WrWord+0x50>)
 800bb3a:	6878      	ldr	r0, [r7, #4]
 800bb3c:	f7ff ff23 	bl	800b986 <_I2CWrite>
 800bb40:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d001      	beq.n	800bb4c <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bb48:	23ec      	movs	r3, #236	; 0xec
 800bb4a:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800bb4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bb50:	4618      	mov	r0, r3
 800bb52:	3710      	adds	r7, #16
 800bb54:	46bd      	mov	sp, r7
 800bb56:	bd80      	pop	{r7, pc}
 800bb58:	20000ed8 	.word	0x20000ed8

0800bb5c <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b084      	sub	sp, #16
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
 800bb64:	4608      	mov	r0, r1
 800bb66:	4611      	mov	r1, r2
 800bb68:	461a      	mov	r2, r3
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	70fb      	strb	r3, [r7, #3]
 800bb6e:	460b      	mov	r3, r1
 800bb70:	70bb      	strb	r3, [r7, #2]
 800bb72:	4613      	mov	r3, r2
 800bb74:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb76:	2300      	movs	r3, #0
 800bb78:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800bb7a:	f107 020e 	add.w	r2, r7, #14
 800bb7e:	78fb      	ldrb	r3, [r7, #3]
 800bb80:	4619      	mov	r1, r3
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	f000 f81e 	bl	800bbc4 <VL53L0X_RdByte>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800bb8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d110      	bne.n	800bbb6 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800bb94:	7bba      	ldrb	r2, [r7, #14]
 800bb96:	78bb      	ldrb	r3, [r7, #2]
 800bb98:	4013      	ands	r3, r2
 800bb9a:	b2da      	uxtb	r2, r3
 800bb9c:	787b      	ldrb	r3, [r7, #1]
 800bb9e:	4313      	orrs	r3, r2
 800bba0:	b2db      	uxtb	r3, r3
 800bba2:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800bba4:	7bba      	ldrb	r2, [r7, #14]
 800bba6:	78fb      	ldrb	r3, [r7, #3]
 800bba8:	4619      	mov	r1, r3
 800bbaa:	6878      	ldr	r0, [r7, #4]
 800bbac:	f7ff ff88 	bl	800bac0 <VL53L0X_WrByte>
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	73fb      	strb	r3, [r7, #15]
 800bbb4:	e000      	b.n	800bbb8 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800bbb6:	bf00      	nop
done:
    return Status;
 800bbb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	3710      	adds	r7, #16
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	bd80      	pop	{r7, pc}

0800bbc4 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b086      	sub	sp, #24
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	60f8      	str	r0, [r7, #12]
 800bbcc:	460b      	mov	r3, r1
 800bbce:	607a      	str	r2, [r7, #4]
 800bbd0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bbd6:	f107 030b 	add.w	r3, r7, #11
 800bbda:	2201      	movs	r2, #1
 800bbdc:	4619      	mov	r1, r3
 800bbde:	68f8      	ldr	r0, [r7, #12]
 800bbe0:	f7ff fed1 	bl	800b986 <_I2CWrite>
 800bbe4:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800bbe6:	693b      	ldr	r3, [r7, #16]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d002      	beq.n	800bbf2 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bbec:	23ec      	movs	r3, #236	; 0xec
 800bbee:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bbf0:	e00c      	b.n	800bc0c <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800bbf2:	2201      	movs	r2, #1
 800bbf4:	6879      	ldr	r1, [r7, #4]
 800bbf6:	68f8      	ldr	r0, [r7, #12]
 800bbf8:	f7ff fee4 	bl	800b9c4 <_I2CRead>
 800bbfc:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bbfe:	693b      	ldr	r3, [r7, #16]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d002      	beq.n	800bc0a <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bc04:	23ec      	movs	r3, #236	; 0xec
 800bc06:	75fb      	strb	r3, [r7, #23]
 800bc08:	e000      	b.n	800bc0c <VL53L0X_RdByte+0x48>
    }
done:
 800bc0a:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800bc0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	3718      	adds	r7, #24
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}

0800bc18 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b086      	sub	sp, #24
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	60f8      	str	r0, [r7, #12]
 800bc20:	460b      	mov	r3, r1
 800bc22:	607a      	str	r2, [r7, #4]
 800bc24:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bc26:	2300      	movs	r3, #0
 800bc28:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bc2a:	f107 030b 	add.w	r3, r7, #11
 800bc2e:	2201      	movs	r2, #1
 800bc30:	4619      	mov	r1, r3
 800bc32:	68f8      	ldr	r0, [r7, #12]
 800bc34:	f7ff fea7 	bl	800b986 <_I2CWrite>
 800bc38:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800bc3a:	693b      	ldr	r3, [r7, #16]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d002      	beq.n	800bc46 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bc40:	23ec      	movs	r3, #236	; 0xec
 800bc42:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bc44:	e017      	b.n	800bc76 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800bc46:	2202      	movs	r2, #2
 800bc48:	490e      	ldr	r1, [pc, #56]	; (800bc84 <VL53L0X_RdWord+0x6c>)
 800bc4a:	68f8      	ldr	r0, [r7, #12]
 800bc4c:	f7ff feba 	bl	800b9c4 <_I2CRead>
 800bc50:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bc52:	693b      	ldr	r3, [r7, #16]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d002      	beq.n	800bc5e <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bc58:	23ec      	movs	r3, #236	; 0xec
 800bc5a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bc5c:	e00b      	b.n	800bc76 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800bc5e:	4b09      	ldr	r3, [pc, #36]	; (800bc84 <VL53L0X_RdWord+0x6c>)
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	b29b      	uxth	r3, r3
 800bc64:	021b      	lsls	r3, r3, #8
 800bc66:	b29a      	uxth	r2, r3
 800bc68:	4b06      	ldr	r3, [pc, #24]	; (800bc84 <VL53L0X_RdWord+0x6c>)
 800bc6a:	785b      	ldrb	r3, [r3, #1]
 800bc6c:	b29b      	uxth	r3, r3
 800bc6e:	4413      	add	r3, r2
 800bc70:	b29a      	uxth	r2, r3
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800bc76:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3718      	adds	r7, #24
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}
 800bc82:	bf00      	nop
 800bc84:	20000ed8 	.word	0x20000ed8

0800bc88 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b086      	sub	sp, #24
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	60f8      	str	r0, [r7, #12]
 800bc90:	460b      	mov	r3, r1
 800bc92:	607a      	str	r2, [r7, #4]
 800bc94:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bc96:	2300      	movs	r3, #0
 800bc98:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bc9a:	f107 030b 	add.w	r3, r7, #11
 800bc9e:	2201      	movs	r2, #1
 800bca0:	4619      	mov	r1, r3
 800bca2:	68f8      	ldr	r0, [r7, #12]
 800bca4:	f7ff fe6f 	bl	800b986 <_I2CWrite>
 800bca8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bcaa:	693b      	ldr	r3, [r7, #16]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d002      	beq.n	800bcb6 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bcb0:	23ec      	movs	r3, #236	; 0xec
 800bcb2:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bcb4:	e01b      	b.n	800bcee <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800bcb6:	2204      	movs	r2, #4
 800bcb8:	4910      	ldr	r1, [pc, #64]	; (800bcfc <VL53L0X_RdDWord+0x74>)
 800bcba:	68f8      	ldr	r0, [r7, #12]
 800bcbc:	f7ff fe82 	bl	800b9c4 <_I2CRead>
 800bcc0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bcc2:	693b      	ldr	r3, [r7, #16]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d002      	beq.n	800bcce <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bcc8:	23ec      	movs	r3, #236	; 0xec
 800bcca:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bccc:	e00f      	b.n	800bcee <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800bcce:	4b0b      	ldr	r3, [pc, #44]	; (800bcfc <VL53L0X_RdDWord+0x74>)
 800bcd0:	781b      	ldrb	r3, [r3, #0]
 800bcd2:	061a      	lsls	r2, r3, #24
 800bcd4:	4b09      	ldr	r3, [pc, #36]	; (800bcfc <VL53L0X_RdDWord+0x74>)
 800bcd6:	785b      	ldrb	r3, [r3, #1]
 800bcd8:	041b      	lsls	r3, r3, #16
 800bcda:	441a      	add	r2, r3
 800bcdc:	4b07      	ldr	r3, [pc, #28]	; (800bcfc <VL53L0X_RdDWord+0x74>)
 800bcde:	789b      	ldrb	r3, [r3, #2]
 800bce0:	021b      	lsls	r3, r3, #8
 800bce2:	4413      	add	r3, r2
 800bce4:	4a05      	ldr	r2, [pc, #20]	; (800bcfc <VL53L0X_RdDWord+0x74>)
 800bce6:	78d2      	ldrb	r2, [r2, #3]
 800bce8:	441a      	add	r2, r3
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800bcee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	3718      	adds	r7, #24
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	bd80      	pop	{r7, pc}
 800bcfa:	bf00      	nop
 800bcfc:	20000ed8 	.word	0x20000ed8

0800bd00 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b084      	sub	sp, #16
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800bd0c:	2002      	movs	r0, #2
 800bd0e:	f7f6 ff4f 	bl	8002bb0 <HAL_Delay>
    return status;
 800bd12:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bd16:	4618      	mov	r0, r3
 800bd18:	3710      	adds	r7, #16
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	bd80      	pop	{r7, pc}
	...

0800bd20 <__errno>:
 800bd20:	4b01      	ldr	r3, [pc, #4]	; (800bd28 <__errno+0x8>)
 800bd22:	6818      	ldr	r0, [r3, #0]
 800bd24:	4770      	bx	lr
 800bd26:	bf00      	nop
 800bd28:	200002cc 	.word	0x200002cc

0800bd2c <__libc_init_array>:
 800bd2c:	b570      	push	{r4, r5, r6, lr}
 800bd2e:	4d0d      	ldr	r5, [pc, #52]	; (800bd64 <__libc_init_array+0x38>)
 800bd30:	4c0d      	ldr	r4, [pc, #52]	; (800bd68 <__libc_init_array+0x3c>)
 800bd32:	1b64      	subs	r4, r4, r5
 800bd34:	10a4      	asrs	r4, r4, #2
 800bd36:	2600      	movs	r6, #0
 800bd38:	42a6      	cmp	r6, r4
 800bd3a:	d109      	bne.n	800bd50 <__libc_init_array+0x24>
 800bd3c:	4d0b      	ldr	r5, [pc, #44]	; (800bd6c <__libc_init_array+0x40>)
 800bd3e:	4c0c      	ldr	r4, [pc, #48]	; (800bd70 <__libc_init_array+0x44>)
 800bd40:	f004 fd14 	bl	801076c <_init>
 800bd44:	1b64      	subs	r4, r4, r5
 800bd46:	10a4      	asrs	r4, r4, #2
 800bd48:	2600      	movs	r6, #0
 800bd4a:	42a6      	cmp	r6, r4
 800bd4c:	d105      	bne.n	800bd5a <__libc_init_array+0x2e>
 800bd4e:	bd70      	pop	{r4, r5, r6, pc}
 800bd50:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd54:	4798      	blx	r3
 800bd56:	3601      	adds	r6, #1
 800bd58:	e7ee      	b.n	800bd38 <__libc_init_array+0xc>
 800bd5a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd5e:	4798      	blx	r3
 800bd60:	3601      	adds	r6, #1
 800bd62:	e7f2      	b.n	800bd4a <__libc_init_array+0x1e>
 800bd64:	08011de4 	.word	0x08011de4
 800bd68:	08011de4 	.word	0x08011de4
 800bd6c:	08011de4 	.word	0x08011de4
 800bd70:	08011de8 	.word	0x08011de8

0800bd74 <memcpy>:
 800bd74:	440a      	add	r2, r1
 800bd76:	4291      	cmp	r1, r2
 800bd78:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd7c:	d100      	bne.n	800bd80 <memcpy+0xc>
 800bd7e:	4770      	bx	lr
 800bd80:	b510      	push	{r4, lr}
 800bd82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd8a:	4291      	cmp	r1, r2
 800bd8c:	d1f9      	bne.n	800bd82 <memcpy+0xe>
 800bd8e:	bd10      	pop	{r4, pc}

0800bd90 <memset>:
 800bd90:	4402      	add	r2, r0
 800bd92:	4603      	mov	r3, r0
 800bd94:	4293      	cmp	r3, r2
 800bd96:	d100      	bne.n	800bd9a <memset+0xa>
 800bd98:	4770      	bx	lr
 800bd9a:	f803 1b01 	strb.w	r1, [r3], #1
 800bd9e:	e7f9      	b.n	800bd94 <memset+0x4>

0800bda0 <__cvt>:
 800bda0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bda4:	ec55 4b10 	vmov	r4, r5, d0
 800bda8:	2d00      	cmp	r5, #0
 800bdaa:	460e      	mov	r6, r1
 800bdac:	4619      	mov	r1, r3
 800bdae:	462b      	mov	r3, r5
 800bdb0:	bfbb      	ittet	lt
 800bdb2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bdb6:	461d      	movlt	r5, r3
 800bdb8:	2300      	movge	r3, #0
 800bdba:	232d      	movlt	r3, #45	; 0x2d
 800bdbc:	700b      	strb	r3, [r1, #0]
 800bdbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bdc0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bdc4:	4691      	mov	r9, r2
 800bdc6:	f023 0820 	bic.w	r8, r3, #32
 800bdca:	bfbc      	itt	lt
 800bdcc:	4622      	movlt	r2, r4
 800bdce:	4614      	movlt	r4, r2
 800bdd0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bdd4:	d005      	beq.n	800bde2 <__cvt+0x42>
 800bdd6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bdda:	d100      	bne.n	800bdde <__cvt+0x3e>
 800bddc:	3601      	adds	r6, #1
 800bdde:	2102      	movs	r1, #2
 800bde0:	e000      	b.n	800bde4 <__cvt+0x44>
 800bde2:	2103      	movs	r1, #3
 800bde4:	ab03      	add	r3, sp, #12
 800bde6:	9301      	str	r3, [sp, #4]
 800bde8:	ab02      	add	r3, sp, #8
 800bdea:	9300      	str	r3, [sp, #0]
 800bdec:	ec45 4b10 	vmov	d0, r4, r5
 800bdf0:	4653      	mov	r3, sl
 800bdf2:	4632      	mov	r2, r6
 800bdf4:	f001 fdf0 	bl	800d9d8 <_dtoa_r>
 800bdf8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bdfc:	4607      	mov	r7, r0
 800bdfe:	d102      	bne.n	800be06 <__cvt+0x66>
 800be00:	f019 0f01 	tst.w	r9, #1
 800be04:	d022      	beq.n	800be4c <__cvt+0xac>
 800be06:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800be0a:	eb07 0906 	add.w	r9, r7, r6
 800be0e:	d110      	bne.n	800be32 <__cvt+0x92>
 800be10:	783b      	ldrb	r3, [r7, #0]
 800be12:	2b30      	cmp	r3, #48	; 0x30
 800be14:	d10a      	bne.n	800be2c <__cvt+0x8c>
 800be16:	2200      	movs	r2, #0
 800be18:	2300      	movs	r3, #0
 800be1a:	4620      	mov	r0, r4
 800be1c:	4629      	mov	r1, r5
 800be1e:	f7f4 fe5b 	bl	8000ad8 <__aeabi_dcmpeq>
 800be22:	b918      	cbnz	r0, 800be2c <__cvt+0x8c>
 800be24:	f1c6 0601 	rsb	r6, r6, #1
 800be28:	f8ca 6000 	str.w	r6, [sl]
 800be2c:	f8da 3000 	ldr.w	r3, [sl]
 800be30:	4499      	add	r9, r3
 800be32:	2200      	movs	r2, #0
 800be34:	2300      	movs	r3, #0
 800be36:	4620      	mov	r0, r4
 800be38:	4629      	mov	r1, r5
 800be3a:	f7f4 fe4d 	bl	8000ad8 <__aeabi_dcmpeq>
 800be3e:	b108      	cbz	r0, 800be44 <__cvt+0xa4>
 800be40:	f8cd 900c 	str.w	r9, [sp, #12]
 800be44:	2230      	movs	r2, #48	; 0x30
 800be46:	9b03      	ldr	r3, [sp, #12]
 800be48:	454b      	cmp	r3, r9
 800be4a:	d307      	bcc.n	800be5c <__cvt+0xbc>
 800be4c:	9b03      	ldr	r3, [sp, #12]
 800be4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800be50:	1bdb      	subs	r3, r3, r7
 800be52:	4638      	mov	r0, r7
 800be54:	6013      	str	r3, [r2, #0]
 800be56:	b004      	add	sp, #16
 800be58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be5c:	1c59      	adds	r1, r3, #1
 800be5e:	9103      	str	r1, [sp, #12]
 800be60:	701a      	strb	r2, [r3, #0]
 800be62:	e7f0      	b.n	800be46 <__cvt+0xa6>

0800be64 <__exponent>:
 800be64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be66:	4603      	mov	r3, r0
 800be68:	2900      	cmp	r1, #0
 800be6a:	bfb8      	it	lt
 800be6c:	4249      	neglt	r1, r1
 800be6e:	f803 2b02 	strb.w	r2, [r3], #2
 800be72:	bfb4      	ite	lt
 800be74:	222d      	movlt	r2, #45	; 0x2d
 800be76:	222b      	movge	r2, #43	; 0x2b
 800be78:	2909      	cmp	r1, #9
 800be7a:	7042      	strb	r2, [r0, #1]
 800be7c:	dd2a      	ble.n	800bed4 <__exponent+0x70>
 800be7e:	f10d 0407 	add.w	r4, sp, #7
 800be82:	46a4      	mov	ip, r4
 800be84:	270a      	movs	r7, #10
 800be86:	46a6      	mov	lr, r4
 800be88:	460a      	mov	r2, r1
 800be8a:	fb91 f6f7 	sdiv	r6, r1, r7
 800be8e:	fb07 1516 	mls	r5, r7, r6, r1
 800be92:	3530      	adds	r5, #48	; 0x30
 800be94:	2a63      	cmp	r2, #99	; 0x63
 800be96:	f104 34ff 	add.w	r4, r4, #4294967295
 800be9a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800be9e:	4631      	mov	r1, r6
 800bea0:	dcf1      	bgt.n	800be86 <__exponent+0x22>
 800bea2:	3130      	adds	r1, #48	; 0x30
 800bea4:	f1ae 0502 	sub.w	r5, lr, #2
 800bea8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800beac:	1c44      	adds	r4, r0, #1
 800beae:	4629      	mov	r1, r5
 800beb0:	4561      	cmp	r1, ip
 800beb2:	d30a      	bcc.n	800beca <__exponent+0x66>
 800beb4:	f10d 0209 	add.w	r2, sp, #9
 800beb8:	eba2 020e 	sub.w	r2, r2, lr
 800bebc:	4565      	cmp	r5, ip
 800bebe:	bf88      	it	hi
 800bec0:	2200      	movhi	r2, #0
 800bec2:	4413      	add	r3, r2
 800bec4:	1a18      	subs	r0, r3, r0
 800bec6:	b003      	add	sp, #12
 800bec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800beca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bece:	f804 2f01 	strb.w	r2, [r4, #1]!
 800bed2:	e7ed      	b.n	800beb0 <__exponent+0x4c>
 800bed4:	2330      	movs	r3, #48	; 0x30
 800bed6:	3130      	adds	r1, #48	; 0x30
 800bed8:	7083      	strb	r3, [r0, #2]
 800beda:	70c1      	strb	r1, [r0, #3]
 800bedc:	1d03      	adds	r3, r0, #4
 800bede:	e7f1      	b.n	800bec4 <__exponent+0x60>

0800bee0 <_printf_float>:
 800bee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bee4:	ed2d 8b02 	vpush	{d8}
 800bee8:	b08d      	sub	sp, #52	; 0x34
 800beea:	460c      	mov	r4, r1
 800beec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800bef0:	4616      	mov	r6, r2
 800bef2:	461f      	mov	r7, r3
 800bef4:	4605      	mov	r5, r0
 800bef6:	f002 fecd 	bl	800ec94 <_localeconv_r>
 800befa:	f8d0 a000 	ldr.w	sl, [r0]
 800befe:	4650      	mov	r0, sl
 800bf00:	f7f4 f96e 	bl	80001e0 <strlen>
 800bf04:	2300      	movs	r3, #0
 800bf06:	930a      	str	r3, [sp, #40]	; 0x28
 800bf08:	6823      	ldr	r3, [r4, #0]
 800bf0a:	9305      	str	r3, [sp, #20]
 800bf0c:	f8d8 3000 	ldr.w	r3, [r8]
 800bf10:	f894 b018 	ldrb.w	fp, [r4, #24]
 800bf14:	3307      	adds	r3, #7
 800bf16:	f023 0307 	bic.w	r3, r3, #7
 800bf1a:	f103 0208 	add.w	r2, r3, #8
 800bf1e:	f8c8 2000 	str.w	r2, [r8]
 800bf22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf26:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bf2a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bf2e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bf32:	9307      	str	r3, [sp, #28]
 800bf34:	f8cd 8018 	str.w	r8, [sp, #24]
 800bf38:	ee08 0a10 	vmov	s16, r0
 800bf3c:	4b9f      	ldr	r3, [pc, #636]	; (800c1bc <_printf_float+0x2dc>)
 800bf3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf42:	f04f 32ff 	mov.w	r2, #4294967295
 800bf46:	f7f4 fdf9 	bl	8000b3c <__aeabi_dcmpun>
 800bf4a:	bb88      	cbnz	r0, 800bfb0 <_printf_float+0xd0>
 800bf4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf50:	4b9a      	ldr	r3, [pc, #616]	; (800c1bc <_printf_float+0x2dc>)
 800bf52:	f04f 32ff 	mov.w	r2, #4294967295
 800bf56:	f7f4 fdd3 	bl	8000b00 <__aeabi_dcmple>
 800bf5a:	bb48      	cbnz	r0, 800bfb0 <_printf_float+0xd0>
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	2300      	movs	r3, #0
 800bf60:	4640      	mov	r0, r8
 800bf62:	4649      	mov	r1, r9
 800bf64:	f7f4 fdc2 	bl	8000aec <__aeabi_dcmplt>
 800bf68:	b110      	cbz	r0, 800bf70 <_printf_float+0x90>
 800bf6a:	232d      	movs	r3, #45	; 0x2d
 800bf6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf70:	4b93      	ldr	r3, [pc, #588]	; (800c1c0 <_printf_float+0x2e0>)
 800bf72:	4894      	ldr	r0, [pc, #592]	; (800c1c4 <_printf_float+0x2e4>)
 800bf74:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800bf78:	bf94      	ite	ls
 800bf7a:	4698      	movls	r8, r3
 800bf7c:	4680      	movhi	r8, r0
 800bf7e:	2303      	movs	r3, #3
 800bf80:	6123      	str	r3, [r4, #16]
 800bf82:	9b05      	ldr	r3, [sp, #20]
 800bf84:	f023 0204 	bic.w	r2, r3, #4
 800bf88:	6022      	str	r2, [r4, #0]
 800bf8a:	f04f 0900 	mov.w	r9, #0
 800bf8e:	9700      	str	r7, [sp, #0]
 800bf90:	4633      	mov	r3, r6
 800bf92:	aa0b      	add	r2, sp, #44	; 0x2c
 800bf94:	4621      	mov	r1, r4
 800bf96:	4628      	mov	r0, r5
 800bf98:	f000 f9d8 	bl	800c34c <_printf_common>
 800bf9c:	3001      	adds	r0, #1
 800bf9e:	f040 8090 	bne.w	800c0c2 <_printf_float+0x1e2>
 800bfa2:	f04f 30ff 	mov.w	r0, #4294967295
 800bfa6:	b00d      	add	sp, #52	; 0x34
 800bfa8:	ecbd 8b02 	vpop	{d8}
 800bfac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfb0:	4642      	mov	r2, r8
 800bfb2:	464b      	mov	r3, r9
 800bfb4:	4640      	mov	r0, r8
 800bfb6:	4649      	mov	r1, r9
 800bfb8:	f7f4 fdc0 	bl	8000b3c <__aeabi_dcmpun>
 800bfbc:	b140      	cbz	r0, 800bfd0 <_printf_float+0xf0>
 800bfbe:	464b      	mov	r3, r9
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	bfbc      	itt	lt
 800bfc4:	232d      	movlt	r3, #45	; 0x2d
 800bfc6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bfca:	487f      	ldr	r0, [pc, #508]	; (800c1c8 <_printf_float+0x2e8>)
 800bfcc:	4b7f      	ldr	r3, [pc, #508]	; (800c1cc <_printf_float+0x2ec>)
 800bfce:	e7d1      	b.n	800bf74 <_printf_float+0x94>
 800bfd0:	6863      	ldr	r3, [r4, #4]
 800bfd2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800bfd6:	9206      	str	r2, [sp, #24]
 800bfd8:	1c5a      	adds	r2, r3, #1
 800bfda:	d13f      	bne.n	800c05c <_printf_float+0x17c>
 800bfdc:	2306      	movs	r3, #6
 800bfde:	6063      	str	r3, [r4, #4]
 800bfe0:	9b05      	ldr	r3, [sp, #20]
 800bfe2:	6861      	ldr	r1, [r4, #4]
 800bfe4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800bfe8:	2300      	movs	r3, #0
 800bfea:	9303      	str	r3, [sp, #12]
 800bfec:	ab0a      	add	r3, sp, #40	; 0x28
 800bfee:	e9cd b301 	strd	fp, r3, [sp, #4]
 800bff2:	ab09      	add	r3, sp, #36	; 0x24
 800bff4:	ec49 8b10 	vmov	d0, r8, r9
 800bff8:	9300      	str	r3, [sp, #0]
 800bffa:	6022      	str	r2, [r4, #0]
 800bffc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c000:	4628      	mov	r0, r5
 800c002:	f7ff fecd 	bl	800bda0 <__cvt>
 800c006:	9b06      	ldr	r3, [sp, #24]
 800c008:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c00a:	2b47      	cmp	r3, #71	; 0x47
 800c00c:	4680      	mov	r8, r0
 800c00e:	d108      	bne.n	800c022 <_printf_float+0x142>
 800c010:	1cc8      	adds	r0, r1, #3
 800c012:	db02      	blt.n	800c01a <_printf_float+0x13a>
 800c014:	6863      	ldr	r3, [r4, #4]
 800c016:	4299      	cmp	r1, r3
 800c018:	dd41      	ble.n	800c09e <_printf_float+0x1be>
 800c01a:	f1ab 0b02 	sub.w	fp, fp, #2
 800c01e:	fa5f fb8b 	uxtb.w	fp, fp
 800c022:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c026:	d820      	bhi.n	800c06a <_printf_float+0x18a>
 800c028:	3901      	subs	r1, #1
 800c02a:	465a      	mov	r2, fp
 800c02c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c030:	9109      	str	r1, [sp, #36]	; 0x24
 800c032:	f7ff ff17 	bl	800be64 <__exponent>
 800c036:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c038:	1813      	adds	r3, r2, r0
 800c03a:	2a01      	cmp	r2, #1
 800c03c:	4681      	mov	r9, r0
 800c03e:	6123      	str	r3, [r4, #16]
 800c040:	dc02      	bgt.n	800c048 <_printf_float+0x168>
 800c042:	6822      	ldr	r2, [r4, #0]
 800c044:	07d2      	lsls	r2, r2, #31
 800c046:	d501      	bpl.n	800c04c <_printf_float+0x16c>
 800c048:	3301      	adds	r3, #1
 800c04a:	6123      	str	r3, [r4, #16]
 800c04c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c050:	2b00      	cmp	r3, #0
 800c052:	d09c      	beq.n	800bf8e <_printf_float+0xae>
 800c054:	232d      	movs	r3, #45	; 0x2d
 800c056:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c05a:	e798      	b.n	800bf8e <_printf_float+0xae>
 800c05c:	9a06      	ldr	r2, [sp, #24]
 800c05e:	2a47      	cmp	r2, #71	; 0x47
 800c060:	d1be      	bne.n	800bfe0 <_printf_float+0x100>
 800c062:	2b00      	cmp	r3, #0
 800c064:	d1bc      	bne.n	800bfe0 <_printf_float+0x100>
 800c066:	2301      	movs	r3, #1
 800c068:	e7b9      	b.n	800bfde <_printf_float+0xfe>
 800c06a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c06e:	d118      	bne.n	800c0a2 <_printf_float+0x1c2>
 800c070:	2900      	cmp	r1, #0
 800c072:	6863      	ldr	r3, [r4, #4]
 800c074:	dd0b      	ble.n	800c08e <_printf_float+0x1ae>
 800c076:	6121      	str	r1, [r4, #16]
 800c078:	b913      	cbnz	r3, 800c080 <_printf_float+0x1a0>
 800c07a:	6822      	ldr	r2, [r4, #0]
 800c07c:	07d0      	lsls	r0, r2, #31
 800c07e:	d502      	bpl.n	800c086 <_printf_float+0x1a6>
 800c080:	3301      	adds	r3, #1
 800c082:	440b      	add	r3, r1
 800c084:	6123      	str	r3, [r4, #16]
 800c086:	65a1      	str	r1, [r4, #88]	; 0x58
 800c088:	f04f 0900 	mov.w	r9, #0
 800c08c:	e7de      	b.n	800c04c <_printf_float+0x16c>
 800c08e:	b913      	cbnz	r3, 800c096 <_printf_float+0x1b6>
 800c090:	6822      	ldr	r2, [r4, #0]
 800c092:	07d2      	lsls	r2, r2, #31
 800c094:	d501      	bpl.n	800c09a <_printf_float+0x1ba>
 800c096:	3302      	adds	r3, #2
 800c098:	e7f4      	b.n	800c084 <_printf_float+0x1a4>
 800c09a:	2301      	movs	r3, #1
 800c09c:	e7f2      	b.n	800c084 <_printf_float+0x1a4>
 800c09e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c0a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0a4:	4299      	cmp	r1, r3
 800c0a6:	db05      	blt.n	800c0b4 <_printf_float+0x1d4>
 800c0a8:	6823      	ldr	r3, [r4, #0]
 800c0aa:	6121      	str	r1, [r4, #16]
 800c0ac:	07d8      	lsls	r0, r3, #31
 800c0ae:	d5ea      	bpl.n	800c086 <_printf_float+0x1a6>
 800c0b0:	1c4b      	adds	r3, r1, #1
 800c0b2:	e7e7      	b.n	800c084 <_printf_float+0x1a4>
 800c0b4:	2900      	cmp	r1, #0
 800c0b6:	bfd4      	ite	le
 800c0b8:	f1c1 0202 	rsble	r2, r1, #2
 800c0bc:	2201      	movgt	r2, #1
 800c0be:	4413      	add	r3, r2
 800c0c0:	e7e0      	b.n	800c084 <_printf_float+0x1a4>
 800c0c2:	6823      	ldr	r3, [r4, #0]
 800c0c4:	055a      	lsls	r2, r3, #21
 800c0c6:	d407      	bmi.n	800c0d8 <_printf_float+0x1f8>
 800c0c8:	6923      	ldr	r3, [r4, #16]
 800c0ca:	4642      	mov	r2, r8
 800c0cc:	4631      	mov	r1, r6
 800c0ce:	4628      	mov	r0, r5
 800c0d0:	47b8      	blx	r7
 800c0d2:	3001      	adds	r0, #1
 800c0d4:	d12c      	bne.n	800c130 <_printf_float+0x250>
 800c0d6:	e764      	b.n	800bfa2 <_printf_float+0xc2>
 800c0d8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c0dc:	f240 80e0 	bls.w	800c2a0 <_printf_float+0x3c0>
 800c0e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	f7f4 fcf6 	bl	8000ad8 <__aeabi_dcmpeq>
 800c0ec:	2800      	cmp	r0, #0
 800c0ee:	d034      	beq.n	800c15a <_printf_float+0x27a>
 800c0f0:	4a37      	ldr	r2, [pc, #220]	; (800c1d0 <_printf_float+0x2f0>)
 800c0f2:	2301      	movs	r3, #1
 800c0f4:	4631      	mov	r1, r6
 800c0f6:	4628      	mov	r0, r5
 800c0f8:	47b8      	blx	r7
 800c0fa:	3001      	adds	r0, #1
 800c0fc:	f43f af51 	beq.w	800bfa2 <_printf_float+0xc2>
 800c100:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c104:	429a      	cmp	r2, r3
 800c106:	db02      	blt.n	800c10e <_printf_float+0x22e>
 800c108:	6823      	ldr	r3, [r4, #0]
 800c10a:	07d8      	lsls	r0, r3, #31
 800c10c:	d510      	bpl.n	800c130 <_printf_float+0x250>
 800c10e:	ee18 3a10 	vmov	r3, s16
 800c112:	4652      	mov	r2, sl
 800c114:	4631      	mov	r1, r6
 800c116:	4628      	mov	r0, r5
 800c118:	47b8      	blx	r7
 800c11a:	3001      	adds	r0, #1
 800c11c:	f43f af41 	beq.w	800bfa2 <_printf_float+0xc2>
 800c120:	f04f 0800 	mov.w	r8, #0
 800c124:	f104 091a 	add.w	r9, r4, #26
 800c128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c12a:	3b01      	subs	r3, #1
 800c12c:	4543      	cmp	r3, r8
 800c12e:	dc09      	bgt.n	800c144 <_printf_float+0x264>
 800c130:	6823      	ldr	r3, [r4, #0]
 800c132:	079b      	lsls	r3, r3, #30
 800c134:	f100 8105 	bmi.w	800c342 <_printf_float+0x462>
 800c138:	68e0      	ldr	r0, [r4, #12]
 800c13a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c13c:	4298      	cmp	r0, r3
 800c13e:	bfb8      	it	lt
 800c140:	4618      	movlt	r0, r3
 800c142:	e730      	b.n	800bfa6 <_printf_float+0xc6>
 800c144:	2301      	movs	r3, #1
 800c146:	464a      	mov	r2, r9
 800c148:	4631      	mov	r1, r6
 800c14a:	4628      	mov	r0, r5
 800c14c:	47b8      	blx	r7
 800c14e:	3001      	adds	r0, #1
 800c150:	f43f af27 	beq.w	800bfa2 <_printf_float+0xc2>
 800c154:	f108 0801 	add.w	r8, r8, #1
 800c158:	e7e6      	b.n	800c128 <_printf_float+0x248>
 800c15a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	dc39      	bgt.n	800c1d4 <_printf_float+0x2f4>
 800c160:	4a1b      	ldr	r2, [pc, #108]	; (800c1d0 <_printf_float+0x2f0>)
 800c162:	2301      	movs	r3, #1
 800c164:	4631      	mov	r1, r6
 800c166:	4628      	mov	r0, r5
 800c168:	47b8      	blx	r7
 800c16a:	3001      	adds	r0, #1
 800c16c:	f43f af19 	beq.w	800bfa2 <_printf_float+0xc2>
 800c170:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c174:	4313      	orrs	r3, r2
 800c176:	d102      	bne.n	800c17e <_printf_float+0x29e>
 800c178:	6823      	ldr	r3, [r4, #0]
 800c17a:	07d9      	lsls	r1, r3, #31
 800c17c:	d5d8      	bpl.n	800c130 <_printf_float+0x250>
 800c17e:	ee18 3a10 	vmov	r3, s16
 800c182:	4652      	mov	r2, sl
 800c184:	4631      	mov	r1, r6
 800c186:	4628      	mov	r0, r5
 800c188:	47b8      	blx	r7
 800c18a:	3001      	adds	r0, #1
 800c18c:	f43f af09 	beq.w	800bfa2 <_printf_float+0xc2>
 800c190:	f04f 0900 	mov.w	r9, #0
 800c194:	f104 0a1a 	add.w	sl, r4, #26
 800c198:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c19a:	425b      	negs	r3, r3
 800c19c:	454b      	cmp	r3, r9
 800c19e:	dc01      	bgt.n	800c1a4 <_printf_float+0x2c4>
 800c1a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1a2:	e792      	b.n	800c0ca <_printf_float+0x1ea>
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	4652      	mov	r2, sl
 800c1a8:	4631      	mov	r1, r6
 800c1aa:	4628      	mov	r0, r5
 800c1ac:	47b8      	blx	r7
 800c1ae:	3001      	adds	r0, #1
 800c1b0:	f43f aef7 	beq.w	800bfa2 <_printf_float+0xc2>
 800c1b4:	f109 0901 	add.w	r9, r9, #1
 800c1b8:	e7ee      	b.n	800c198 <_printf_float+0x2b8>
 800c1ba:	bf00      	nop
 800c1bc:	7fefffff 	.word	0x7fefffff
 800c1c0:	08011938 	.word	0x08011938
 800c1c4:	0801193c 	.word	0x0801193c
 800c1c8:	08011944 	.word	0x08011944
 800c1cc:	08011940 	.word	0x08011940
 800c1d0:	08011948 	.word	0x08011948
 800c1d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c1d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c1d8:	429a      	cmp	r2, r3
 800c1da:	bfa8      	it	ge
 800c1dc:	461a      	movge	r2, r3
 800c1de:	2a00      	cmp	r2, #0
 800c1e0:	4691      	mov	r9, r2
 800c1e2:	dc37      	bgt.n	800c254 <_printf_float+0x374>
 800c1e4:	f04f 0b00 	mov.w	fp, #0
 800c1e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c1ec:	f104 021a 	add.w	r2, r4, #26
 800c1f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c1f2:	9305      	str	r3, [sp, #20]
 800c1f4:	eba3 0309 	sub.w	r3, r3, r9
 800c1f8:	455b      	cmp	r3, fp
 800c1fa:	dc33      	bgt.n	800c264 <_printf_float+0x384>
 800c1fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c200:	429a      	cmp	r2, r3
 800c202:	db3b      	blt.n	800c27c <_printf_float+0x39c>
 800c204:	6823      	ldr	r3, [r4, #0]
 800c206:	07da      	lsls	r2, r3, #31
 800c208:	d438      	bmi.n	800c27c <_printf_float+0x39c>
 800c20a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c20c:	9a05      	ldr	r2, [sp, #20]
 800c20e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c210:	1a9a      	subs	r2, r3, r2
 800c212:	eba3 0901 	sub.w	r9, r3, r1
 800c216:	4591      	cmp	r9, r2
 800c218:	bfa8      	it	ge
 800c21a:	4691      	movge	r9, r2
 800c21c:	f1b9 0f00 	cmp.w	r9, #0
 800c220:	dc35      	bgt.n	800c28e <_printf_float+0x3ae>
 800c222:	f04f 0800 	mov.w	r8, #0
 800c226:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c22a:	f104 0a1a 	add.w	sl, r4, #26
 800c22e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c232:	1a9b      	subs	r3, r3, r2
 800c234:	eba3 0309 	sub.w	r3, r3, r9
 800c238:	4543      	cmp	r3, r8
 800c23a:	f77f af79 	ble.w	800c130 <_printf_float+0x250>
 800c23e:	2301      	movs	r3, #1
 800c240:	4652      	mov	r2, sl
 800c242:	4631      	mov	r1, r6
 800c244:	4628      	mov	r0, r5
 800c246:	47b8      	blx	r7
 800c248:	3001      	adds	r0, #1
 800c24a:	f43f aeaa 	beq.w	800bfa2 <_printf_float+0xc2>
 800c24e:	f108 0801 	add.w	r8, r8, #1
 800c252:	e7ec      	b.n	800c22e <_printf_float+0x34e>
 800c254:	4613      	mov	r3, r2
 800c256:	4631      	mov	r1, r6
 800c258:	4642      	mov	r2, r8
 800c25a:	4628      	mov	r0, r5
 800c25c:	47b8      	blx	r7
 800c25e:	3001      	adds	r0, #1
 800c260:	d1c0      	bne.n	800c1e4 <_printf_float+0x304>
 800c262:	e69e      	b.n	800bfa2 <_printf_float+0xc2>
 800c264:	2301      	movs	r3, #1
 800c266:	4631      	mov	r1, r6
 800c268:	4628      	mov	r0, r5
 800c26a:	9205      	str	r2, [sp, #20]
 800c26c:	47b8      	blx	r7
 800c26e:	3001      	adds	r0, #1
 800c270:	f43f ae97 	beq.w	800bfa2 <_printf_float+0xc2>
 800c274:	9a05      	ldr	r2, [sp, #20]
 800c276:	f10b 0b01 	add.w	fp, fp, #1
 800c27a:	e7b9      	b.n	800c1f0 <_printf_float+0x310>
 800c27c:	ee18 3a10 	vmov	r3, s16
 800c280:	4652      	mov	r2, sl
 800c282:	4631      	mov	r1, r6
 800c284:	4628      	mov	r0, r5
 800c286:	47b8      	blx	r7
 800c288:	3001      	adds	r0, #1
 800c28a:	d1be      	bne.n	800c20a <_printf_float+0x32a>
 800c28c:	e689      	b.n	800bfa2 <_printf_float+0xc2>
 800c28e:	9a05      	ldr	r2, [sp, #20]
 800c290:	464b      	mov	r3, r9
 800c292:	4442      	add	r2, r8
 800c294:	4631      	mov	r1, r6
 800c296:	4628      	mov	r0, r5
 800c298:	47b8      	blx	r7
 800c29a:	3001      	adds	r0, #1
 800c29c:	d1c1      	bne.n	800c222 <_printf_float+0x342>
 800c29e:	e680      	b.n	800bfa2 <_printf_float+0xc2>
 800c2a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c2a2:	2a01      	cmp	r2, #1
 800c2a4:	dc01      	bgt.n	800c2aa <_printf_float+0x3ca>
 800c2a6:	07db      	lsls	r3, r3, #31
 800c2a8:	d538      	bpl.n	800c31c <_printf_float+0x43c>
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	4642      	mov	r2, r8
 800c2ae:	4631      	mov	r1, r6
 800c2b0:	4628      	mov	r0, r5
 800c2b2:	47b8      	blx	r7
 800c2b4:	3001      	adds	r0, #1
 800c2b6:	f43f ae74 	beq.w	800bfa2 <_printf_float+0xc2>
 800c2ba:	ee18 3a10 	vmov	r3, s16
 800c2be:	4652      	mov	r2, sl
 800c2c0:	4631      	mov	r1, r6
 800c2c2:	4628      	mov	r0, r5
 800c2c4:	47b8      	blx	r7
 800c2c6:	3001      	adds	r0, #1
 800c2c8:	f43f ae6b 	beq.w	800bfa2 <_printf_float+0xc2>
 800c2cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	f7f4 fc00 	bl	8000ad8 <__aeabi_dcmpeq>
 800c2d8:	b9d8      	cbnz	r0, 800c312 <_printf_float+0x432>
 800c2da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2dc:	f108 0201 	add.w	r2, r8, #1
 800c2e0:	3b01      	subs	r3, #1
 800c2e2:	4631      	mov	r1, r6
 800c2e4:	4628      	mov	r0, r5
 800c2e6:	47b8      	blx	r7
 800c2e8:	3001      	adds	r0, #1
 800c2ea:	d10e      	bne.n	800c30a <_printf_float+0x42a>
 800c2ec:	e659      	b.n	800bfa2 <_printf_float+0xc2>
 800c2ee:	2301      	movs	r3, #1
 800c2f0:	4652      	mov	r2, sl
 800c2f2:	4631      	mov	r1, r6
 800c2f4:	4628      	mov	r0, r5
 800c2f6:	47b8      	blx	r7
 800c2f8:	3001      	adds	r0, #1
 800c2fa:	f43f ae52 	beq.w	800bfa2 <_printf_float+0xc2>
 800c2fe:	f108 0801 	add.w	r8, r8, #1
 800c302:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c304:	3b01      	subs	r3, #1
 800c306:	4543      	cmp	r3, r8
 800c308:	dcf1      	bgt.n	800c2ee <_printf_float+0x40e>
 800c30a:	464b      	mov	r3, r9
 800c30c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c310:	e6dc      	b.n	800c0cc <_printf_float+0x1ec>
 800c312:	f04f 0800 	mov.w	r8, #0
 800c316:	f104 0a1a 	add.w	sl, r4, #26
 800c31a:	e7f2      	b.n	800c302 <_printf_float+0x422>
 800c31c:	2301      	movs	r3, #1
 800c31e:	4642      	mov	r2, r8
 800c320:	e7df      	b.n	800c2e2 <_printf_float+0x402>
 800c322:	2301      	movs	r3, #1
 800c324:	464a      	mov	r2, r9
 800c326:	4631      	mov	r1, r6
 800c328:	4628      	mov	r0, r5
 800c32a:	47b8      	blx	r7
 800c32c:	3001      	adds	r0, #1
 800c32e:	f43f ae38 	beq.w	800bfa2 <_printf_float+0xc2>
 800c332:	f108 0801 	add.w	r8, r8, #1
 800c336:	68e3      	ldr	r3, [r4, #12]
 800c338:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c33a:	1a5b      	subs	r3, r3, r1
 800c33c:	4543      	cmp	r3, r8
 800c33e:	dcf0      	bgt.n	800c322 <_printf_float+0x442>
 800c340:	e6fa      	b.n	800c138 <_printf_float+0x258>
 800c342:	f04f 0800 	mov.w	r8, #0
 800c346:	f104 0919 	add.w	r9, r4, #25
 800c34a:	e7f4      	b.n	800c336 <_printf_float+0x456>

0800c34c <_printf_common>:
 800c34c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c350:	4616      	mov	r6, r2
 800c352:	4699      	mov	r9, r3
 800c354:	688a      	ldr	r2, [r1, #8]
 800c356:	690b      	ldr	r3, [r1, #16]
 800c358:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c35c:	4293      	cmp	r3, r2
 800c35e:	bfb8      	it	lt
 800c360:	4613      	movlt	r3, r2
 800c362:	6033      	str	r3, [r6, #0]
 800c364:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c368:	4607      	mov	r7, r0
 800c36a:	460c      	mov	r4, r1
 800c36c:	b10a      	cbz	r2, 800c372 <_printf_common+0x26>
 800c36e:	3301      	adds	r3, #1
 800c370:	6033      	str	r3, [r6, #0]
 800c372:	6823      	ldr	r3, [r4, #0]
 800c374:	0699      	lsls	r1, r3, #26
 800c376:	bf42      	ittt	mi
 800c378:	6833      	ldrmi	r3, [r6, #0]
 800c37a:	3302      	addmi	r3, #2
 800c37c:	6033      	strmi	r3, [r6, #0]
 800c37e:	6825      	ldr	r5, [r4, #0]
 800c380:	f015 0506 	ands.w	r5, r5, #6
 800c384:	d106      	bne.n	800c394 <_printf_common+0x48>
 800c386:	f104 0a19 	add.w	sl, r4, #25
 800c38a:	68e3      	ldr	r3, [r4, #12]
 800c38c:	6832      	ldr	r2, [r6, #0]
 800c38e:	1a9b      	subs	r3, r3, r2
 800c390:	42ab      	cmp	r3, r5
 800c392:	dc26      	bgt.n	800c3e2 <_printf_common+0x96>
 800c394:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c398:	1e13      	subs	r3, r2, #0
 800c39a:	6822      	ldr	r2, [r4, #0]
 800c39c:	bf18      	it	ne
 800c39e:	2301      	movne	r3, #1
 800c3a0:	0692      	lsls	r2, r2, #26
 800c3a2:	d42b      	bmi.n	800c3fc <_printf_common+0xb0>
 800c3a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c3a8:	4649      	mov	r1, r9
 800c3aa:	4638      	mov	r0, r7
 800c3ac:	47c0      	blx	r8
 800c3ae:	3001      	adds	r0, #1
 800c3b0:	d01e      	beq.n	800c3f0 <_printf_common+0xa4>
 800c3b2:	6823      	ldr	r3, [r4, #0]
 800c3b4:	68e5      	ldr	r5, [r4, #12]
 800c3b6:	6832      	ldr	r2, [r6, #0]
 800c3b8:	f003 0306 	and.w	r3, r3, #6
 800c3bc:	2b04      	cmp	r3, #4
 800c3be:	bf08      	it	eq
 800c3c0:	1aad      	subeq	r5, r5, r2
 800c3c2:	68a3      	ldr	r3, [r4, #8]
 800c3c4:	6922      	ldr	r2, [r4, #16]
 800c3c6:	bf0c      	ite	eq
 800c3c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c3cc:	2500      	movne	r5, #0
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	bfc4      	itt	gt
 800c3d2:	1a9b      	subgt	r3, r3, r2
 800c3d4:	18ed      	addgt	r5, r5, r3
 800c3d6:	2600      	movs	r6, #0
 800c3d8:	341a      	adds	r4, #26
 800c3da:	42b5      	cmp	r5, r6
 800c3dc:	d11a      	bne.n	800c414 <_printf_common+0xc8>
 800c3de:	2000      	movs	r0, #0
 800c3e0:	e008      	b.n	800c3f4 <_printf_common+0xa8>
 800c3e2:	2301      	movs	r3, #1
 800c3e4:	4652      	mov	r2, sl
 800c3e6:	4649      	mov	r1, r9
 800c3e8:	4638      	mov	r0, r7
 800c3ea:	47c0      	blx	r8
 800c3ec:	3001      	adds	r0, #1
 800c3ee:	d103      	bne.n	800c3f8 <_printf_common+0xac>
 800c3f0:	f04f 30ff 	mov.w	r0, #4294967295
 800c3f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3f8:	3501      	adds	r5, #1
 800c3fa:	e7c6      	b.n	800c38a <_printf_common+0x3e>
 800c3fc:	18e1      	adds	r1, r4, r3
 800c3fe:	1c5a      	adds	r2, r3, #1
 800c400:	2030      	movs	r0, #48	; 0x30
 800c402:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c406:	4422      	add	r2, r4
 800c408:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c40c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c410:	3302      	adds	r3, #2
 800c412:	e7c7      	b.n	800c3a4 <_printf_common+0x58>
 800c414:	2301      	movs	r3, #1
 800c416:	4622      	mov	r2, r4
 800c418:	4649      	mov	r1, r9
 800c41a:	4638      	mov	r0, r7
 800c41c:	47c0      	blx	r8
 800c41e:	3001      	adds	r0, #1
 800c420:	d0e6      	beq.n	800c3f0 <_printf_common+0xa4>
 800c422:	3601      	adds	r6, #1
 800c424:	e7d9      	b.n	800c3da <_printf_common+0x8e>
	...

0800c428 <_printf_i>:
 800c428:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c42c:	7e0f      	ldrb	r7, [r1, #24]
 800c42e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c430:	2f78      	cmp	r7, #120	; 0x78
 800c432:	4691      	mov	r9, r2
 800c434:	4680      	mov	r8, r0
 800c436:	460c      	mov	r4, r1
 800c438:	469a      	mov	sl, r3
 800c43a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c43e:	d807      	bhi.n	800c450 <_printf_i+0x28>
 800c440:	2f62      	cmp	r7, #98	; 0x62
 800c442:	d80a      	bhi.n	800c45a <_printf_i+0x32>
 800c444:	2f00      	cmp	r7, #0
 800c446:	f000 80d8 	beq.w	800c5fa <_printf_i+0x1d2>
 800c44a:	2f58      	cmp	r7, #88	; 0x58
 800c44c:	f000 80a3 	beq.w	800c596 <_printf_i+0x16e>
 800c450:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c454:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c458:	e03a      	b.n	800c4d0 <_printf_i+0xa8>
 800c45a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c45e:	2b15      	cmp	r3, #21
 800c460:	d8f6      	bhi.n	800c450 <_printf_i+0x28>
 800c462:	a101      	add	r1, pc, #4	; (adr r1, 800c468 <_printf_i+0x40>)
 800c464:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c468:	0800c4c1 	.word	0x0800c4c1
 800c46c:	0800c4d5 	.word	0x0800c4d5
 800c470:	0800c451 	.word	0x0800c451
 800c474:	0800c451 	.word	0x0800c451
 800c478:	0800c451 	.word	0x0800c451
 800c47c:	0800c451 	.word	0x0800c451
 800c480:	0800c4d5 	.word	0x0800c4d5
 800c484:	0800c451 	.word	0x0800c451
 800c488:	0800c451 	.word	0x0800c451
 800c48c:	0800c451 	.word	0x0800c451
 800c490:	0800c451 	.word	0x0800c451
 800c494:	0800c5e1 	.word	0x0800c5e1
 800c498:	0800c505 	.word	0x0800c505
 800c49c:	0800c5c3 	.word	0x0800c5c3
 800c4a0:	0800c451 	.word	0x0800c451
 800c4a4:	0800c451 	.word	0x0800c451
 800c4a8:	0800c603 	.word	0x0800c603
 800c4ac:	0800c451 	.word	0x0800c451
 800c4b0:	0800c505 	.word	0x0800c505
 800c4b4:	0800c451 	.word	0x0800c451
 800c4b8:	0800c451 	.word	0x0800c451
 800c4bc:	0800c5cb 	.word	0x0800c5cb
 800c4c0:	682b      	ldr	r3, [r5, #0]
 800c4c2:	1d1a      	adds	r2, r3, #4
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	602a      	str	r2, [r5, #0]
 800c4c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c4cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c4d0:	2301      	movs	r3, #1
 800c4d2:	e0a3      	b.n	800c61c <_printf_i+0x1f4>
 800c4d4:	6820      	ldr	r0, [r4, #0]
 800c4d6:	6829      	ldr	r1, [r5, #0]
 800c4d8:	0606      	lsls	r6, r0, #24
 800c4da:	f101 0304 	add.w	r3, r1, #4
 800c4de:	d50a      	bpl.n	800c4f6 <_printf_i+0xce>
 800c4e0:	680e      	ldr	r6, [r1, #0]
 800c4e2:	602b      	str	r3, [r5, #0]
 800c4e4:	2e00      	cmp	r6, #0
 800c4e6:	da03      	bge.n	800c4f0 <_printf_i+0xc8>
 800c4e8:	232d      	movs	r3, #45	; 0x2d
 800c4ea:	4276      	negs	r6, r6
 800c4ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c4f0:	485e      	ldr	r0, [pc, #376]	; (800c66c <_printf_i+0x244>)
 800c4f2:	230a      	movs	r3, #10
 800c4f4:	e019      	b.n	800c52a <_printf_i+0x102>
 800c4f6:	680e      	ldr	r6, [r1, #0]
 800c4f8:	602b      	str	r3, [r5, #0]
 800c4fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c4fe:	bf18      	it	ne
 800c500:	b236      	sxthne	r6, r6
 800c502:	e7ef      	b.n	800c4e4 <_printf_i+0xbc>
 800c504:	682b      	ldr	r3, [r5, #0]
 800c506:	6820      	ldr	r0, [r4, #0]
 800c508:	1d19      	adds	r1, r3, #4
 800c50a:	6029      	str	r1, [r5, #0]
 800c50c:	0601      	lsls	r1, r0, #24
 800c50e:	d501      	bpl.n	800c514 <_printf_i+0xec>
 800c510:	681e      	ldr	r6, [r3, #0]
 800c512:	e002      	b.n	800c51a <_printf_i+0xf2>
 800c514:	0646      	lsls	r6, r0, #25
 800c516:	d5fb      	bpl.n	800c510 <_printf_i+0xe8>
 800c518:	881e      	ldrh	r6, [r3, #0]
 800c51a:	4854      	ldr	r0, [pc, #336]	; (800c66c <_printf_i+0x244>)
 800c51c:	2f6f      	cmp	r7, #111	; 0x6f
 800c51e:	bf0c      	ite	eq
 800c520:	2308      	moveq	r3, #8
 800c522:	230a      	movne	r3, #10
 800c524:	2100      	movs	r1, #0
 800c526:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c52a:	6865      	ldr	r5, [r4, #4]
 800c52c:	60a5      	str	r5, [r4, #8]
 800c52e:	2d00      	cmp	r5, #0
 800c530:	bfa2      	ittt	ge
 800c532:	6821      	ldrge	r1, [r4, #0]
 800c534:	f021 0104 	bicge.w	r1, r1, #4
 800c538:	6021      	strge	r1, [r4, #0]
 800c53a:	b90e      	cbnz	r6, 800c540 <_printf_i+0x118>
 800c53c:	2d00      	cmp	r5, #0
 800c53e:	d04d      	beq.n	800c5dc <_printf_i+0x1b4>
 800c540:	4615      	mov	r5, r2
 800c542:	fbb6 f1f3 	udiv	r1, r6, r3
 800c546:	fb03 6711 	mls	r7, r3, r1, r6
 800c54a:	5dc7      	ldrb	r7, [r0, r7]
 800c54c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c550:	4637      	mov	r7, r6
 800c552:	42bb      	cmp	r3, r7
 800c554:	460e      	mov	r6, r1
 800c556:	d9f4      	bls.n	800c542 <_printf_i+0x11a>
 800c558:	2b08      	cmp	r3, #8
 800c55a:	d10b      	bne.n	800c574 <_printf_i+0x14c>
 800c55c:	6823      	ldr	r3, [r4, #0]
 800c55e:	07de      	lsls	r6, r3, #31
 800c560:	d508      	bpl.n	800c574 <_printf_i+0x14c>
 800c562:	6923      	ldr	r3, [r4, #16]
 800c564:	6861      	ldr	r1, [r4, #4]
 800c566:	4299      	cmp	r1, r3
 800c568:	bfde      	ittt	le
 800c56a:	2330      	movle	r3, #48	; 0x30
 800c56c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c570:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c574:	1b52      	subs	r2, r2, r5
 800c576:	6122      	str	r2, [r4, #16]
 800c578:	f8cd a000 	str.w	sl, [sp]
 800c57c:	464b      	mov	r3, r9
 800c57e:	aa03      	add	r2, sp, #12
 800c580:	4621      	mov	r1, r4
 800c582:	4640      	mov	r0, r8
 800c584:	f7ff fee2 	bl	800c34c <_printf_common>
 800c588:	3001      	adds	r0, #1
 800c58a:	d14c      	bne.n	800c626 <_printf_i+0x1fe>
 800c58c:	f04f 30ff 	mov.w	r0, #4294967295
 800c590:	b004      	add	sp, #16
 800c592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c596:	4835      	ldr	r0, [pc, #212]	; (800c66c <_printf_i+0x244>)
 800c598:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c59c:	6829      	ldr	r1, [r5, #0]
 800c59e:	6823      	ldr	r3, [r4, #0]
 800c5a0:	f851 6b04 	ldr.w	r6, [r1], #4
 800c5a4:	6029      	str	r1, [r5, #0]
 800c5a6:	061d      	lsls	r5, r3, #24
 800c5a8:	d514      	bpl.n	800c5d4 <_printf_i+0x1ac>
 800c5aa:	07df      	lsls	r7, r3, #31
 800c5ac:	bf44      	itt	mi
 800c5ae:	f043 0320 	orrmi.w	r3, r3, #32
 800c5b2:	6023      	strmi	r3, [r4, #0]
 800c5b4:	b91e      	cbnz	r6, 800c5be <_printf_i+0x196>
 800c5b6:	6823      	ldr	r3, [r4, #0]
 800c5b8:	f023 0320 	bic.w	r3, r3, #32
 800c5bc:	6023      	str	r3, [r4, #0]
 800c5be:	2310      	movs	r3, #16
 800c5c0:	e7b0      	b.n	800c524 <_printf_i+0xfc>
 800c5c2:	6823      	ldr	r3, [r4, #0]
 800c5c4:	f043 0320 	orr.w	r3, r3, #32
 800c5c8:	6023      	str	r3, [r4, #0]
 800c5ca:	2378      	movs	r3, #120	; 0x78
 800c5cc:	4828      	ldr	r0, [pc, #160]	; (800c670 <_printf_i+0x248>)
 800c5ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c5d2:	e7e3      	b.n	800c59c <_printf_i+0x174>
 800c5d4:	0659      	lsls	r1, r3, #25
 800c5d6:	bf48      	it	mi
 800c5d8:	b2b6      	uxthmi	r6, r6
 800c5da:	e7e6      	b.n	800c5aa <_printf_i+0x182>
 800c5dc:	4615      	mov	r5, r2
 800c5de:	e7bb      	b.n	800c558 <_printf_i+0x130>
 800c5e0:	682b      	ldr	r3, [r5, #0]
 800c5e2:	6826      	ldr	r6, [r4, #0]
 800c5e4:	6961      	ldr	r1, [r4, #20]
 800c5e6:	1d18      	adds	r0, r3, #4
 800c5e8:	6028      	str	r0, [r5, #0]
 800c5ea:	0635      	lsls	r5, r6, #24
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	d501      	bpl.n	800c5f4 <_printf_i+0x1cc>
 800c5f0:	6019      	str	r1, [r3, #0]
 800c5f2:	e002      	b.n	800c5fa <_printf_i+0x1d2>
 800c5f4:	0670      	lsls	r0, r6, #25
 800c5f6:	d5fb      	bpl.n	800c5f0 <_printf_i+0x1c8>
 800c5f8:	8019      	strh	r1, [r3, #0]
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	6123      	str	r3, [r4, #16]
 800c5fe:	4615      	mov	r5, r2
 800c600:	e7ba      	b.n	800c578 <_printf_i+0x150>
 800c602:	682b      	ldr	r3, [r5, #0]
 800c604:	1d1a      	adds	r2, r3, #4
 800c606:	602a      	str	r2, [r5, #0]
 800c608:	681d      	ldr	r5, [r3, #0]
 800c60a:	6862      	ldr	r2, [r4, #4]
 800c60c:	2100      	movs	r1, #0
 800c60e:	4628      	mov	r0, r5
 800c610:	f7f3 fdee 	bl	80001f0 <memchr>
 800c614:	b108      	cbz	r0, 800c61a <_printf_i+0x1f2>
 800c616:	1b40      	subs	r0, r0, r5
 800c618:	6060      	str	r0, [r4, #4]
 800c61a:	6863      	ldr	r3, [r4, #4]
 800c61c:	6123      	str	r3, [r4, #16]
 800c61e:	2300      	movs	r3, #0
 800c620:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c624:	e7a8      	b.n	800c578 <_printf_i+0x150>
 800c626:	6923      	ldr	r3, [r4, #16]
 800c628:	462a      	mov	r2, r5
 800c62a:	4649      	mov	r1, r9
 800c62c:	4640      	mov	r0, r8
 800c62e:	47d0      	blx	sl
 800c630:	3001      	adds	r0, #1
 800c632:	d0ab      	beq.n	800c58c <_printf_i+0x164>
 800c634:	6823      	ldr	r3, [r4, #0]
 800c636:	079b      	lsls	r3, r3, #30
 800c638:	d413      	bmi.n	800c662 <_printf_i+0x23a>
 800c63a:	68e0      	ldr	r0, [r4, #12]
 800c63c:	9b03      	ldr	r3, [sp, #12]
 800c63e:	4298      	cmp	r0, r3
 800c640:	bfb8      	it	lt
 800c642:	4618      	movlt	r0, r3
 800c644:	e7a4      	b.n	800c590 <_printf_i+0x168>
 800c646:	2301      	movs	r3, #1
 800c648:	4632      	mov	r2, r6
 800c64a:	4649      	mov	r1, r9
 800c64c:	4640      	mov	r0, r8
 800c64e:	47d0      	blx	sl
 800c650:	3001      	adds	r0, #1
 800c652:	d09b      	beq.n	800c58c <_printf_i+0x164>
 800c654:	3501      	adds	r5, #1
 800c656:	68e3      	ldr	r3, [r4, #12]
 800c658:	9903      	ldr	r1, [sp, #12]
 800c65a:	1a5b      	subs	r3, r3, r1
 800c65c:	42ab      	cmp	r3, r5
 800c65e:	dcf2      	bgt.n	800c646 <_printf_i+0x21e>
 800c660:	e7eb      	b.n	800c63a <_printf_i+0x212>
 800c662:	2500      	movs	r5, #0
 800c664:	f104 0619 	add.w	r6, r4, #25
 800c668:	e7f5      	b.n	800c656 <_printf_i+0x22e>
 800c66a:	bf00      	nop
 800c66c:	0801194a 	.word	0x0801194a
 800c670:	0801195b 	.word	0x0801195b

0800c674 <_scanf_float>:
 800c674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c678:	b087      	sub	sp, #28
 800c67a:	4617      	mov	r7, r2
 800c67c:	9303      	str	r3, [sp, #12]
 800c67e:	688b      	ldr	r3, [r1, #8]
 800c680:	1e5a      	subs	r2, r3, #1
 800c682:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c686:	bf83      	ittte	hi
 800c688:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c68c:	195b      	addhi	r3, r3, r5
 800c68e:	9302      	strhi	r3, [sp, #8]
 800c690:	2300      	movls	r3, #0
 800c692:	bf86      	itte	hi
 800c694:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c698:	608b      	strhi	r3, [r1, #8]
 800c69a:	9302      	strls	r3, [sp, #8]
 800c69c:	680b      	ldr	r3, [r1, #0]
 800c69e:	468b      	mov	fp, r1
 800c6a0:	2500      	movs	r5, #0
 800c6a2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800c6a6:	f84b 3b1c 	str.w	r3, [fp], #28
 800c6aa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c6ae:	4680      	mov	r8, r0
 800c6b0:	460c      	mov	r4, r1
 800c6b2:	465e      	mov	r6, fp
 800c6b4:	46aa      	mov	sl, r5
 800c6b6:	46a9      	mov	r9, r5
 800c6b8:	9501      	str	r5, [sp, #4]
 800c6ba:	68a2      	ldr	r2, [r4, #8]
 800c6bc:	b152      	cbz	r2, 800c6d4 <_scanf_float+0x60>
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	781b      	ldrb	r3, [r3, #0]
 800c6c2:	2b4e      	cmp	r3, #78	; 0x4e
 800c6c4:	d864      	bhi.n	800c790 <_scanf_float+0x11c>
 800c6c6:	2b40      	cmp	r3, #64	; 0x40
 800c6c8:	d83c      	bhi.n	800c744 <_scanf_float+0xd0>
 800c6ca:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800c6ce:	b2c8      	uxtb	r0, r1
 800c6d0:	280e      	cmp	r0, #14
 800c6d2:	d93a      	bls.n	800c74a <_scanf_float+0xd6>
 800c6d4:	f1b9 0f00 	cmp.w	r9, #0
 800c6d8:	d003      	beq.n	800c6e2 <_scanf_float+0x6e>
 800c6da:	6823      	ldr	r3, [r4, #0]
 800c6dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c6e0:	6023      	str	r3, [r4, #0]
 800c6e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c6e6:	f1ba 0f01 	cmp.w	sl, #1
 800c6ea:	f200 8113 	bhi.w	800c914 <_scanf_float+0x2a0>
 800c6ee:	455e      	cmp	r6, fp
 800c6f0:	f200 8105 	bhi.w	800c8fe <_scanf_float+0x28a>
 800c6f4:	2501      	movs	r5, #1
 800c6f6:	4628      	mov	r0, r5
 800c6f8:	b007      	add	sp, #28
 800c6fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6fe:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800c702:	2a0d      	cmp	r2, #13
 800c704:	d8e6      	bhi.n	800c6d4 <_scanf_float+0x60>
 800c706:	a101      	add	r1, pc, #4	; (adr r1, 800c70c <_scanf_float+0x98>)
 800c708:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c70c:	0800c84b 	.word	0x0800c84b
 800c710:	0800c6d5 	.word	0x0800c6d5
 800c714:	0800c6d5 	.word	0x0800c6d5
 800c718:	0800c6d5 	.word	0x0800c6d5
 800c71c:	0800c8ab 	.word	0x0800c8ab
 800c720:	0800c883 	.word	0x0800c883
 800c724:	0800c6d5 	.word	0x0800c6d5
 800c728:	0800c6d5 	.word	0x0800c6d5
 800c72c:	0800c859 	.word	0x0800c859
 800c730:	0800c6d5 	.word	0x0800c6d5
 800c734:	0800c6d5 	.word	0x0800c6d5
 800c738:	0800c6d5 	.word	0x0800c6d5
 800c73c:	0800c6d5 	.word	0x0800c6d5
 800c740:	0800c811 	.word	0x0800c811
 800c744:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800c748:	e7db      	b.n	800c702 <_scanf_float+0x8e>
 800c74a:	290e      	cmp	r1, #14
 800c74c:	d8c2      	bhi.n	800c6d4 <_scanf_float+0x60>
 800c74e:	a001      	add	r0, pc, #4	; (adr r0, 800c754 <_scanf_float+0xe0>)
 800c750:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c754:	0800c803 	.word	0x0800c803
 800c758:	0800c6d5 	.word	0x0800c6d5
 800c75c:	0800c803 	.word	0x0800c803
 800c760:	0800c897 	.word	0x0800c897
 800c764:	0800c6d5 	.word	0x0800c6d5
 800c768:	0800c7b1 	.word	0x0800c7b1
 800c76c:	0800c7ed 	.word	0x0800c7ed
 800c770:	0800c7ed 	.word	0x0800c7ed
 800c774:	0800c7ed 	.word	0x0800c7ed
 800c778:	0800c7ed 	.word	0x0800c7ed
 800c77c:	0800c7ed 	.word	0x0800c7ed
 800c780:	0800c7ed 	.word	0x0800c7ed
 800c784:	0800c7ed 	.word	0x0800c7ed
 800c788:	0800c7ed 	.word	0x0800c7ed
 800c78c:	0800c7ed 	.word	0x0800c7ed
 800c790:	2b6e      	cmp	r3, #110	; 0x6e
 800c792:	d809      	bhi.n	800c7a8 <_scanf_float+0x134>
 800c794:	2b60      	cmp	r3, #96	; 0x60
 800c796:	d8b2      	bhi.n	800c6fe <_scanf_float+0x8a>
 800c798:	2b54      	cmp	r3, #84	; 0x54
 800c79a:	d077      	beq.n	800c88c <_scanf_float+0x218>
 800c79c:	2b59      	cmp	r3, #89	; 0x59
 800c79e:	d199      	bne.n	800c6d4 <_scanf_float+0x60>
 800c7a0:	2d07      	cmp	r5, #7
 800c7a2:	d197      	bne.n	800c6d4 <_scanf_float+0x60>
 800c7a4:	2508      	movs	r5, #8
 800c7a6:	e029      	b.n	800c7fc <_scanf_float+0x188>
 800c7a8:	2b74      	cmp	r3, #116	; 0x74
 800c7aa:	d06f      	beq.n	800c88c <_scanf_float+0x218>
 800c7ac:	2b79      	cmp	r3, #121	; 0x79
 800c7ae:	e7f6      	b.n	800c79e <_scanf_float+0x12a>
 800c7b0:	6821      	ldr	r1, [r4, #0]
 800c7b2:	05c8      	lsls	r0, r1, #23
 800c7b4:	d51a      	bpl.n	800c7ec <_scanf_float+0x178>
 800c7b6:	9b02      	ldr	r3, [sp, #8]
 800c7b8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800c7bc:	6021      	str	r1, [r4, #0]
 800c7be:	f109 0901 	add.w	r9, r9, #1
 800c7c2:	b11b      	cbz	r3, 800c7cc <_scanf_float+0x158>
 800c7c4:	3b01      	subs	r3, #1
 800c7c6:	3201      	adds	r2, #1
 800c7c8:	9302      	str	r3, [sp, #8]
 800c7ca:	60a2      	str	r2, [r4, #8]
 800c7cc:	68a3      	ldr	r3, [r4, #8]
 800c7ce:	3b01      	subs	r3, #1
 800c7d0:	60a3      	str	r3, [r4, #8]
 800c7d2:	6923      	ldr	r3, [r4, #16]
 800c7d4:	3301      	adds	r3, #1
 800c7d6:	6123      	str	r3, [r4, #16]
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	3b01      	subs	r3, #1
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	607b      	str	r3, [r7, #4]
 800c7e0:	f340 8084 	ble.w	800c8ec <_scanf_float+0x278>
 800c7e4:	683b      	ldr	r3, [r7, #0]
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	603b      	str	r3, [r7, #0]
 800c7ea:	e766      	b.n	800c6ba <_scanf_float+0x46>
 800c7ec:	eb1a 0f05 	cmn.w	sl, r5
 800c7f0:	f47f af70 	bne.w	800c6d4 <_scanf_float+0x60>
 800c7f4:	6822      	ldr	r2, [r4, #0]
 800c7f6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800c7fa:	6022      	str	r2, [r4, #0]
 800c7fc:	f806 3b01 	strb.w	r3, [r6], #1
 800c800:	e7e4      	b.n	800c7cc <_scanf_float+0x158>
 800c802:	6822      	ldr	r2, [r4, #0]
 800c804:	0610      	lsls	r0, r2, #24
 800c806:	f57f af65 	bpl.w	800c6d4 <_scanf_float+0x60>
 800c80a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c80e:	e7f4      	b.n	800c7fa <_scanf_float+0x186>
 800c810:	f1ba 0f00 	cmp.w	sl, #0
 800c814:	d10e      	bne.n	800c834 <_scanf_float+0x1c0>
 800c816:	f1b9 0f00 	cmp.w	r9, #0
 800c81a:	d10e      	bne.n	800c83a <_scanf_float+0x1c6>
 800c81c:	6822      	ldr	r2, [r4, #0]
 800c81e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c822:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c826:	d108      	bne.n	800c83a <_scanf_float+0x1c6>
 800c828:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c82c:	6022      	str	r2, [r4, #0]
 800c82e:	f04f 0a01 	mov.w	sl, #1
 800c832:	e7e3      	b.n	800c7fc <_scanf_float+0x188>
 800c834:	f1ba 0f02 	cmp.w	sl, #2
 800c838:	d055      	beq.n	800c8e6 <_scanf_float+0x272>
 800c83a:	2d01      	cmp	r5, #1
 800c83c:	d002      	beq.n	800c844 <_scanf_float+0x1d0>
 800c83e:	2d04      	cmp	r5, #4
 800c840:	f47f af48 	bne.w	800c6d4 <_scanf_float+0x60>
 800c844:	3501      	adds	r5, #1
 800c846:	b2ed      	uxtb	r5, r5
 800c848:	e7d8      	b.n	800c7fc <_scanf_float+0x188>
 800c84a:	f1ba 0f01 	cmp.w	sl, #1
 800c84e:	f47f af41 	bne.w	800c6d4 <_scanf_float+0x60>
 800c852:	f04f 0a02 	mov.w	sl, #2
 800c856:	e7d1      	b.n	800c7fc <_scanf_float+0x188>
 800c858:	b97d      	cbnz	r5, 800c87a <_scanf_float+0x206>
 800c85a:	f1b9 0f00 	cmp.w	r9, #0
 800c85e:	f47f af3c 	bne.w	800c6da <_scanf_float+0x66>
 800c862:	6822      	ldr	r2, [r4, #0]
 800c864:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c868:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c86c:	f47f af39 	bne.w	800c6e2 <_scanf_float+0x6e>
 800c870:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c874:	6022      	str	r2, [r4, #0]
 800c876:	2501      	movs	r5, #1
 800c878:	e7c0      	b.n	800c7fc <_scanf_float+0x188>
 800c87a:	2d03      	cmp	r5, #3
 800c87c:	d0e2      	beq.n	800c844 <_scanf_float+0x1d0>
 800c87e:	2d05      	cmp	r5, #5
 800c880:	e7de      	b.n	800c840 <_scanf_float+0x1cc>
 800c882:	2d02      	cmp	r5, #2
 800c884:	f47f af26 	bne.w	800c6d4 <_scanf_float+0x60>
 800c888:	2503      	movs	r5, #3
 800c88a:	e7b7      	b.n	800c7fc <_scanf_float+0x188>
 800c88c:	2d06      	cmp	r5, #6
 800c88e:	f47f af21 	bne.w	800c6d4 <_scanf_float+0x60>
 800c892:	2507      	movs	r5, #7
 800c894:	e7b2      	b.n	800c7fc <_scanf_float+0x188>
 800c896:	6822      	ldr	r2, [r4, #0]
 800c898:	0591      	lsls	r1, r2, #22
 800c89a:	f57f af1b 	bpl.w	800c6d4 <_scanf_float+0x60>
 800c89e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800c8a2:	6022      	str	r2, [r4, #0]
 800c8a4:	f8cd 9004 	str.w	r9, [sp, #4]
 800c8a8:	e7a8      	b.n	800c7fc <_scanf_float+0x188>
 800c8aa:	6822      	ldr	r2, [r4, #0]
 800c8ac:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800c8b0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c8b4:	d006      	beq.n	800c8c4 <_scanf_float+0x250>
 800c8b6:	0550      	lsls	r0, r2, #21
 800c8b8:	f57f af0c 	bpl.w	800c6d4 <_scanf_float+0x60>
 800c8bc:	f1b9 0f00 	cmp.w	r9, #0
 800c8c0:	f43f af0f 	beq.w	800c6e2 <_scanf_float+0x6e>
 800c8c4:	0591      	lsls	r1, r2, #22
 800c8c6:	bf58      	it	pl
 800c8c8:	9901      	ldrpl	r1, [sp, #4]
 800c8ca:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c8ce:	bf58      	it	pl
 800c8d0:	eba9 0101 	subpl.w	r1, r9, r1
 800c8d4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800c8d8:	bf58      	it	pl
 800c8da:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c8de:	6022      	str	r2, [r4, #0]
 800c8e0:	f04f 0900 	mov.w	r9, #0
 800c8e4:	e78a      	b.n	800c7fc <_scanf_float+0x188>
 800c8e6:	f04f 0a03 	mov.w	sl, #3
 800c8ea:	e787      	b.n	800c7fc <_scanf_float+0x188>
 800c8ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c8f0:	4639      	mov	r1, r7
 800c8f2:	4640      	mov	r0, r8
 800c8f4:	4798      	blx	r3
 800c8f6:	2800      	cmp	r0, #0
 800c8f8:	f43f aedf 	beq.w	800c6ba <_scanf_float+0x46>
 800c8fc:	e6ea      	b.n	800c6d4 <_scanf_float+0x60>
 800c8fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c902:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c906:	463a      	mov	r2, r7
 800c908:	4640      	mov	r0, r8
 800c90a:	4798      	blx	r3
 800c90c:	6923      	ldr	r3, [r4, #16]
 800c90e:	3b01      	subs	r3, #1
 800c910:	6123      	str	r3, [r4, #16]
 800c912:	e6ec      	b.n	800c6ee <_scanf_float+0x7a>
 800c914:	1e6b      	subs	r3, r5, #1
 800c916:	2b06      	cmp	r3, #6
 800c918:	d825      	bhi.n	800c966 <_scanf_float+0x2f2>
 800c91a:	2d02      	cmp	r5, #2
 800c91c:	d836      	bhi.n	800c98c <_scanf_float+0x318>
 800c91e:	455e      	cmp	r6, fp
 800c920:	f67f aee8 	bls.w	800c6f4 <_scanf_float+0x80>
 800c924:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c928:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c92c:	463a      	mov	r2, r7
 800c92e:	4640      	mov	r0, r8
 800c930:	4798      	blx	r3
 800c932:	6923      	ldr	r3, [r4, #16]
 800c934:	3b01      	subs	r3, #1
 800c936:	6123      	str	r3, [r4, #16]
 800c938:	e7f1      	b.n	800c91e <_scanf_float+0x2aa>
 800c93a:	9802      	ldr	r0, [sp, #8]
 800c93c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c940:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c944:	9002      	str	r0, [sp, #8]
 800c946:	463a      	mov	r2, r7
 800c948:	4640      	mov	r0, r8
 800c94a:	4798      	blx	r3
 800c94c:	6923      	ldr	r3, [r4, #16]
 800c94e:	3b01      	subs	r3, #1
 800c950:	6123      	str	r3, [r4, #16]
 800c952:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c956:	fa5f fa8a 	uxtb.w	sl, sl
 800c95a:	f1ba 0f02 	cmp.w	sl, #2
 800c95e:	d1ec      	bne.n	800c93a <_scanf_float+0x2c6>
 800c960:	3d03      	subs	r5, #3
 800c962:	b2ed      	uxtb	r5, r5
 800c964:	1b76      	subs	r6, r6, r5
 800c966:	6823      	ldr	r3, [r4, #0]
 800c968:	05da      	lsls	r2, r3, #23
 800c96a:	d52f      	bpl.n	800c9cc <_scanf_float+0x358>
 800c96c:	055b      	lsls	r3, r3, #21
 800c96e:	d510      	bpl.n	800c992 <_scanf_float+0x31e>
 800c970:	455e      	cmp	r6, fp
 800c972:	f67f aebf 	bls.w	800c6f4 <_scanf_float+0x80>
 800c976:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c97a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c97e:	463a      	mov	r2, r7
 800c980:	4640      	mov	r0, r8
 800c982:	4798      	blx	r3
 800c984:	6923      	ldr	r3, [r4, #16]
 800c986:	3b01      	subs	r3, #1
 800c988:	6123      	str	r3, [r4, #16]
 800c98a:	e7f1      	b.n	800c970 <_scanf_float+0x2fc>
 800c98c:	46aa      	mov	sl, r5
 800c98e:	9602      	str	r6, [sp, #8]
 800c990:	e7df      	b.n	800c952 <_scanf_float+0x2de>
 800c992:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c996:	6923      	ldr	r3, [r4, #16]
 800c998:	2965      	cmp	r1, #101	; 0x65
 800c99a:	f103 33ff 	add.w	r3, r3, #4294967295
 800c99e:	f106 35ff 	add.w	r5, r6, #4294967295
 800c9a2:	6123      	str	r3, [r4, #16]
 800c9a4:	d00c      	beq.n	800c9c0 <_scanf_float+0x34c>
 800c9a6:	2945      	cmp	r1, #69	; 0x45
 800c9a8:	d00a      	beq.n	800c9c0 <_scanf_float+0x34c>
 800c9aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c9ae:	463a      	mov	r2, r7
 800c9b0:	4640      	mov	r0, r8
 800c9b2:	4798      	blx	r3
 800c9b4:	6923      	ldr	r3, [r4, #16]
 800c9b6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c9ba:	3b01      	subs	r3, #1
 800c9bc:	1eb5      	subs	r5, r6, #2
 800c9be:	6123      	str	r3, [r4, #16]
 800c9c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c9c4:	463a      	mov	r2, r7
 800c9c6:	4640      	mov	r0, r8
 800c9c8:	4798      	blx	r3
 800c9ca:	462e      	mov	r6, r5
 800c9cc:	6825      	ldr	r5, [r4, #0]
 800c9ce:	f015 0510 	ands.w	r5, r5, #16
 800c9d2:	d159      	bne.n	800ca88 <_scanf_float+0x414>
 800c9d4:	7035      	strb	r5, [r6, #0]
 800c9d6:	6823      	ldr	r3, [r4, #0]
 800c9d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c9dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c9e0:	d11b      	bne.n	800ca1a <_scanf_float+0x3a6>
 800c9e2:	9b01      	ldr	r3, [sp, #4]
 800c9e4:	454b      	cmp	r3, r9
 800c9e6:	eba3 0209 	sub.w	r2, r3, r9
 800c9ea:	d123      	bne.n	800ca34 <_scanf_float+0x3c0>
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	4659      	mov	r1, fp
 800c9f0:	4640      	mov	r0, r8
 800c9f2:	f000 fe9f 	bl	800d734 <_strtod_r>
 800c9f6:	6822      	ldr	r2, [r4, #0]
 800c9f8:	9b03      	ldr	r3, [sp, #12]
 800c9fa:	f012 0f02 	tst.w	r2, #2
 800c9fe:	ec57 6b10 	vmov	r6, r7, d0
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	d021      	beq.n	800ca4a <_scanf_float+0x3d6>
 800ca06:	9903      	ldr	r1, [sp, #12]
 800ca08:	1d1a      	adds	r2, r3, #4
 800ca0a:	600a      	str	r2, [r1, #0]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	e9c3 6700 	strd	r6, r7, [r3]
 800ca12:	68e3      	ldr	r3, [r4, #12]
 800ca14:	3301      	adds	r3, #1
 800ca16:	60e3      	str	r3, [r4, #12]
 800ca18:	e66d      	b.n	800c6f6 <_scanf_float+0x82>
 800ca1a:	9b04      	ldr	r3, [sp, #16]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d0e5      	beq.n	800c9ec <_scanf_float+0x378>
 800ca20:	9905      	ldr	r1, [sp, #20]
 800ca22:	230a      	movs	r3, #10
 800ca24:	462a      	mov	r2, r5
 800ca26:	3101      	adds	r1, #1
 800ca28:	4640      	mov	r0, r8
 800ca2a:	f000 ff0b 	bl	800d844 <_strtol_r>
 800ca2e:	9b04      	ldr	r3, [sp, #16]
 800ca30:	9e05      	ldr	r6, [sp, #20]
 800ca32:	1ac2      	subs	r2, r0, r3
 800ca34:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800ca38:	429e      	cmp	r6, r3
 800ca3a:	bf28      	it	cs
 800ca3c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800ca40:	4912      	ldr	r1, [pc, #72]	; (800ca8c <_scanf_float+0x418>)
 800ca42:	4630      	mov	r0, r6
 800ca44:	f000 f82c 	bl	800caa0 <siprintf>
 800ca48:	e7d0      	b.n	800c9ec <_scanf_float+0x378>
 800ca4a:	9903      	ldr	r1, [sp, #12]
 800ca4c:	f012 0f04 	tst.w	r2, #4
 800ca50:	f103 0204 	add.w	r2, r3, #4
 800ca54:	600a      	str	r2, [r1, #0]
 800ca56:	d1d9      	bne.n	800ca0c <_scanf_float+0x398>
 800ca58:	f8d3 8000 	ldr.w	r8, [r3]
 800ca5c:	ee10 2a10 	vmov	r2, s0
 800ca60:	ee10 0a10 	vmov	r0, s0
 800ca64:	463b      	mov	r3, r7
 800ca66:	4639      	mov	r1, r7
 800ca68:	f7f4 f868 	bl	8000b3c <__aeabi_dcmpun>
 800ca6c:	b128      	cbz	r0, 800ca7a <_scanf_float+0x406>
 800ca6e:	4808      	ldr	r0, [pc, #32]	; (800ca90 <_scanf_float+0x41c>)
 800ca70:	f000 f810 	bl	800ca94 <nanf>
 800ca74:	ed88 0a00 	vstr	s0, [r8]
 800ca78:	e7cb      	b.n	800ca12 <_scanf_float+0x39e>
 800ca7a:	4630      	mov	r0, r6
 800ca7c:	4639      	mov	r1, r7
 800ca7e:	f7f4 f8bb 	bl	8000bf8 <__aeabi_d2f>
 800ca82:	f8c8 0000 	str.w	r0, [r8]
 800ca86:	e7c4      	b.n	800ca12 <_scanf_float+0x39e>
 800ca88:	2500      	movs	r5, #0
 800ca8a:	e634      	b.n	800c6f6 <_scanf_float+0x82>
 800ca8c:	0801196c 	.word	0x0801196c
 800ca90:	08011d78 	.word	0x08011d78

0800ca94 <nanf>:
 800ca94:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ca9c <nanf+0x8>
 800ca98:	4770      	bx	lr
 800ca9a:	bf00      	nop
 800ca9c:	7fc00000 	.word	0x7fc00000

0800caa0 <siprintf>:
 800caa0:	b40e      	push	{r1, r2, r3}
 800caa2:	b500      	push	{lr}
 800caa4:	b09c      	sub	sp, #112	; 0x70
 800caa6:	ab1d      	add	r3, sp, #116	; 0x74
 800caa8:	9002      	str	r0, [sp, #8]
 800caaa:	9006      	str	r0, [sp, #24]
 800caac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cab0:	4809      	ldr	r0, [pc, #36]	; (800cad8 <siprintf+0x38>)
 800cab2:	9107      	str	r1, [sp, #28]
 800cab4:	9104      	str	r1, [sp, #16]
 800cab6:	4909      	ldr	r1, [pc, #36]	; (800cadc <siprintf+0x3c>)
 800cab8:	f853 2b04 	ldr.w	r2, [r3], #4
 800cabc:	9105      	str	r1, [sp, #20]
 800cabe:	6800      	ldr	r0, [r0, #0]
 800cac0:	9301      	str	r3, [sp, #4]
 800cac2:	a902      	add	r1, sp, #8
 800cac4:	f002 ff18 	bl	800f8f8 <_svfiprintf_r>
 800cac8:	9b02      	ldr	r3, [sp, #8]
 800caca:	2200      	movs	r2, #0
 800cacc:	701a      	strb	r2, [r3, #0]
 800cace:	b01c      	add	sp, #112	; 0x70
 800cad0:	f85d eb04 	ldr.w	lr, [sp], #4
 800cad4:	b003      	add	sp, #12
 800cad6:	4770      	bx	lr
 800cad8:	200002cc 	.word	0x200002cc
 800cadc:	ffff0208 	.word	0xffff0208

0800cae0 <strcpy>:
 800cae0:	4603      	mov	r3, r0
 800cae2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cae6:	f803 2b01 	strb.w	r2, [r3], #1
 800caea:	2a00      	cmp	r2, #0
 800caec:	d1f9      	bne.n	800cae2 <strcpy+0x2>
 800caee:	4770      	bx	lr

0800caf0 <sulp>:
 800caf0:	b570      	push	{r4, r5, r6, lr}
 800caf2:	4604      	mov	r4, r0
 800caf4:	460d      	mov	r5, r1
 800caf6:	ec45 4b10 	vmov	d0, r4, r5
 800cafa:	4616      	mov	r6, r2
 800cafc:	f002 fc5a 	bl	800f3b4 <__ulp>
 800cb00:	ec51 0b10 	vmov	r0, r1, d0
 800cb04:	b17e      	cbz	r6, 800cb26 <sulp+0x36>
 800cb06:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800cb0a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	dd09      	ble.n	800cb26 <sulp+0x36>
 800cb12:	051b      	lsls	r3, r3, #20
 800cb14:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800cb18:	2400      	movs	r4, #0
 800cb1a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800cb1e:	4622      	mov	r2, r4
 800cb20:	462b      	mov	r3, r5
 800cb22:	f7f3 fd71 	bl	8000608 <__aeabi_dmul>
 800cb26:	bd70      	pop	{r4, r5, r6, pc}

0800cb28 <_strtod_l>:
 800cb28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb2c:	ed2d 8b02 	vpush	{d8}
 800cb30:	b09d      	sub	sp, #116	; 0x74
 800cb32:	461f      	mov	r7, r3
 800cb34:	2300      	movs	r3, #0
 800cb36:	9318      	str	r3, [sp, #96]	; 0x60
 800cb38:	4ba2      	ldr	r3, [pc, #648]	; (800cdc4 <_strtod_l+0x29c>)
 800cb3a:	9213      	str	r2, [sp, #76]	; 0x4c
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	9305      	str	r3, [sp, #20]
 800cb40:	4604      	mov	r4, r0
 800cb42:	4618      	mov	r0, r3
 800cb44:	4688      	mov	r8, r1
 800cb46:	f7f3 fb4b 	bl	80001e0 <strlen>
 800cb4a:	f04f 0a00 	mov.w	sl, #0
 800cb4e:	4605      	mov	r5, r0
 800cb50:	f04f 0b00 	mov.w	fp, #0
 800cb54:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cb58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cb5a:	781a      	ldrb	r2, [r3, #0]
 800cb5c:	2a2b      	cmp	r2, #43	; 0x2b
 800cb5e:	d04e      	beq.n	800cbfe <_strtod_l+0xd6>
 800cb60:	d83b      	bhi.n	800cbda <_strtod_l+0xb2>
 800cb62:	2a0d      	cmp	r2, #13
 800cb64:	d834      	bhi.n	800cbd0 <_strtod_l+0xa8>
 800cb66:	2a08      	cmp	r2, #8
 800cb68:	d834      	bhi.n	800cbd4 <_strtod_l+0xac>
 800cb6a:	2a00      	cmp	r2, #0
 800cb6c:	d03e      	beq.n	800cbec <_strtod_l+0xc4>
 800cb6e:	2300      	movs	r3, #0
 800cb70:	930a      	str	r3, [sp, #40]	; 0x28
 800cb72:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800cb74:	7833      	ldrb	r3, [r6, #0]
 800cb76:	2b30      	cmp	r3, #48	; 0x30
 800cb78:	f040 80b0 	bne.w	800ccdc <_strtod_l+0x1b4>
 800cb7c:	7873      	ldrb	r3, [r6, #1]
 800cb7e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cb82:	2b58      	cmp	r3, #88	; 0x58
 800cb84:	d168      	bne.n	800cc58 <_strtod_l+0x130>
 800cb86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb88:	9301      	str	r3, [sp, #4]
 800cb8a:	ab18      	add	r3, sp, #96	; 0x60
 800cb8c:	9702      	str	r7, [sp, #8]
 800cb8e:	9300      	str	r3, [sp, #0]
 800cb90:	4a8d      	ldr	r2, [pc, #564]	; (800cdc8 <_strtod_l+0x2a0>)
 800cb92:	ab19      	add	r3, sp, #100	; 0x64
 800cb94:	a917      	add	r1, sp, #92	; 0x5c
 800cb96:	4620      	mov	r0, r4
 800cb98:	f001 fd74 	bl	800e684 <__gethex>
 800cb9c:	f010 0707 	ands.w	r7, r0, #7
 800cba0:	4605      	mov	r5, r0
 800cba2:	d005      	beq.n	800cbb0 <_strtod_l+0x88>
 800cba4:	2f06      	cmp	r7, #6
 800cba6:	d12c      	bne.n	800cc02 <_strtod_l+0xda>
 800cba8:	3601      	adds	r6, #1
 800cbaa:	2300      	movs	r3, #0
 800cbac:	9617      	str	r6, [sp, #92]	; 0x5c
 800cbae:	930a      	str	r3, [sp, #40]	; 0x28
 800cbb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	f040 8590 	bne.w	800d6d8 <_strtod_l+0xbb0>
 800cbb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cbba:	b1eb      	cbz	r3, 800cbf8 <_strtod_l+0xd0>
 800cbbc:	4652      	mov	r2, sl
 800cbbe:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800cbc2:	ec43 2b10 	vmov	d0, r2, r3
 800cbc6:	b01d      	add	sp, #116	; 0x74
 800cbc8:	ecbd 8b02 	vpop	{d8}
 800cbcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbd0:	2a20      	cmp	r2, #32
 800cbd2:	d1cc      	bne.n	800cb6e <_strtod_l+0x46>
 800cbd4:	3301      	adds	r3, #1
 800cbd6:	9317      	str	r3, [sp, #92]	; 0x5c
 800cbd8:	e7be      	b.n	800cb58 <_strtod_l+0x30>
 800cbda:	2a2d      	cmp	r2, #45	; 0x2d
 800cbdc:	d1c7      	bne.n	800cb6e <_strtod_l+0x46>
 800cbde:	2201      	movs	r2, #1
 800cbe0:	920a      	str	r2, [sp, #40]	; 0x28
 800cbe2:	1c5a      	adds	r2, r3, #1
 800cbe4:	9217      	str	r2, [sp, #92]	; 0x5c
 800cbe6:	785b      	ldrb	r3, [r3, #1]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d1c2      	bne.n	800cb72 <_strtod_l+0x4a>
 800cbec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cbee:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	f040 856e 	bne.w	800d6d4 <_strtod_l+0xbac>
 800cbf8:	4652      	mov	r2, sl
 800cbfa:	465b      	mov	r3, fp
 800cbfc:	e7e1      	b.n	800cbc2 <_strtod_l+0x9a>
 800cbfe:	2200      	movs	r2, #0
 800cc00:	e7ee      	b.n	800cbe0 <_strtod_l+0xb8>
 800cc02:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cc04:	b13a      	cbz	r2, 800cc16 <_strtod_l+0xee>
 800cc06:	2135      	movs	r1, #53	; 0x35
 800cc08:	a81a      	add	r0, sp, #104	; 0x68
 800cc0a:	f002 fcde 	bl	800f5ca <__copybits>
 800cc0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cc10:	4620      	mov	r0, r4
 800cc12:	f002 f89d 	bl	800ed50 <_Bfree>
 800cc16:	3f01      	subs	r7, #1
 800cc18:	2f04      	cmp	r7, #4
 800cc1a:	d806      	bhi.n	800cc2a <_strtod_l+0x102>
 800cc1c:	e8df f007 	tbb	[pc, r7]
 800cc20:	1714030a 	.word	0x1714030a
 800cc24:	0a          	.byte	0x0a
 800cc25:	00          	.byte	0x00
 800cc26:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800cc2a:	0728      	lsls	r0, r5, #28
 800cc2c:	d5c0      	bpl.n	800cbb0 <_strtod_l+0x88>
 800cc2e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800cc32:	e7bd      	b.n	800cbb0 <_strtod_l+0x88>
 800cc34:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800cc38:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800cc3a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800cc3e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800cc42:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cc46:	e7f0      	b.n	800cc2a <_strtod_l+0x102>
 800cc48:	f8df b180 	ldr.w	fp, [pc, #384]	; 800cdcc <_strtod_l+0x2a4>
 800cc4c:	e7ed      	b.n	800cc2a <_strtod_l+0x102>
 800cc4e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800cc52:	f04f 3aff 	mov.w	sl, #4294967295
 800cc56:	e7e8      	b.n	800cc2a <_strtod_l+0x102>
 800cc58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cc5a:	1c5a      	adds	r2, r3, #1
 800cc5c:	9217      	str	r2, [sp, #92]	; 0x5c
 800cc5e:	785b      	ldrb	r3, [r3, #1]
 800cc60:	2b30      	cmp	r3, #48	; 0x30
 800cc62:	d0f9      	beq.n	800cc58 <_strtod_l+0x130>
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d0a3      	beq.n	800cbb0 <_strtod_l+0x88>
 800cc68:	2301      	movs	r3, #1
 800cc6a:	f04f 0900 	mov.w	r9, #0
 800cc6e:	9304      	str	r3, [sp, #16]
 800cc70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cc72:	9308      	str	r3, [sp, #32]
 800cc74:	f8cd 901c 	str.w	r9, [sp, #28]
 800cc78:	464f      	mov	r7, r9
 800cc7a:	220a      	movs	r2, #10
 800cc7c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800cc7e:	7806      	ldrb	r6, [r0, #0]
 800cc80:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800cc84:	b2d9      	uxtb	r1, r3
 800cc86:	2909      	cmp	r1, #9
 800cc88:	d92a      	bls.n	800cce0 <_strtod_l+0x1b8>
 800cc8a:	9905      	ldr	r1, [sp, #20]
 800cc8c:	462a      	mov	r2, r5
 800cc8e:	f002 ff4b 	bl	800fb28 <strncmp>
 800cc92:	b398      	cbz	r0, 800ccfc <_strtod_l+0x1d4>
 800cc94:	2000      	movs	r0, #0
 800cc96:	4632      	mov	r2, r6
 800cc98:	463d      	mov	r5, r7
 800cc9a:	9005      	str	r0, [sp, #20]
 800cc9c:	4603      	mov	r3, r0
 800cc9e:	2a65      	cmp	r2, #101	; 0x65
 800cca0:	d001      	beq.n	800cca6 <_strtod_l+0x17e>
 800cca2:	2a45      	cmp	r2, #69	; 0x45
 800cca4:	d118      	bne.n	800ccd8 <_strtod_l+0x1b0>
 800cca6:	b91d      	cbnz	r5, 800ccb0 <_strtod_l+0x188>
 800cca8:	9a04      	ldr	r2, [sp, #16]
 800ccaa:	4302      	orrs	r2, r0
 800ccac:	d09e      	beq.n	800cbec <_strtod_l+0xc4>
 800ccae:	2500      	movs	r5, #0
 800ccb0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800ccb4:	f108 0201 	add.w	r2, r8, #1
 800ccb8:	9217      	str	r2, [sp, #92]	; 0x5c
 800ccba:	f898 2001 	ldrb.w	r2, [r8, #1]
 800ccbe:	2a2b      	cmp	r2, #43	; 0x2b
 800ccc0:	d075      	beq.n	800cdae <_strtod_l+0x286>
 800ccc2:	2a2d      	cmp	r2, #45	; 0x2d
 800ccc4:	d07b      	beq.n	800cdbe <_strtod_l+0x296>
 800ccc6:	f04f 0c00 	mov.w	ip, #0
 800ccca:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800ccce:	2909      	cmp	r1, #9
 800ccd0:	f240 8082 	bls.w	800cdd8 <_strtod_l+0x2b0>
 800ccd4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ccd8:	2600      	movs	r6, #0
 800ccda:	e09d      	b.n	800ce18 <_strtod_l+0x2f0>
 800ccdc:	2300      	movs	r3, #0
 800ccde:	e7c4      	b.n	800cc6a <_strtod_l+0x142>
 800cce0:	2f08      	cmp	r7, #8
 800cce2:	bfd8      	it	le
 800cce4:	9907      	ldrle	r1, [sp, #28]
 800cce6:	f100 0001 	add.w	r0, r0, #1
 800ccea:	bfda      	itte	le
 800ccec:	fb02 3301 	mlale	r3, r2, r1, r3
 800ccf0:	9307      	strle	r3, [sp, #28]
 800ccf2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800ccf6:	3701      	adds	r7, #1
 800ccf8:	9017      	str	r0, [sp, #92]	; 0x5c
 800ccfa:	e7bf      	b.n	800cc7c <_strtod_l+0x154>
 800ccfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ccfe:	195a      	adds	r2, r3, r5
 800cd00:	9217      	str	r2, [sp, #92]	; 0x5c
 800cd02:	5d5a      	ldrb	r2, [r3, r5]
 800cd04:	2f00      	cmp	r7, #0
 800cd06:	d037      	beq.n	800cd78 <_strtod_l+0x250>
 800cd08:	9005      	str	r0, [sp, #20]
 800cd0a:	463d      	mov	r5, r7
 800cd0c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800cd10:	2b09      	cmp	r3, #9
 800cd12:	d912      	bls.n	800cd3a <_strtod_l+0x212>
 800cd14:	2301      	movs	r3, #1
 800cd16:	e7c2      	b.n	800cc9e <_strtod_l+0x176>
 800cd18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cd1a:	1c5a      	adds	r2, r3, #1
 800cd1c:	9217      	str	r2, [sp, #92]	; 0x5c
 800cd1e:	785a      	ldrb	r2, [r3, #1]
 800cd20:	3001      	adds	r0, #1
 800cd22:	2a30      	cmp	r2, #48	; 0x30
 800cd24:	d0f8      	beq.n	800cd18 <_strtod_l+0x1f0>
 800cd26:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800cd2a:	2b08      	cmp	r3, #8
 800cd2c:	f200 84d9 	bhi.w	800d6e2 <_strtod_l+0xbba>
 800cd30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cd32:	9005      	str	r0, [sp, #20]
 800cd34:	2000      	movs	r0, #0
 800cd36:	9308      	str	r3, [sp, #32]
 800cd38:	4605      	mov	r5, r0
 800cd3a:	3a30      	subs	r2, #48	; 0x30
 800cd3c:	f100 0301 	add.w	r3, r0, #1
 800cd40:	d014      	beq.n	800cd6c <_strtod_l+0x244>
 800cd42:	9905      	ldr	r1, [sp, #20]
 800cd44:	4419      	add	r1, r3
 800cd46:	9105      	str	r1, [sp, #20]
 800cd48:	462b      	mov	r3, r5
 800cd4a:	eb00 0e05 	add.w	lr, r0, r5
 800cd4e:	210a      	movs	r1, #10
 800cd50:	4573      	cmp	r3, lr
 800cd52:	d113      	bne.n	800cd7c <_strtod_l+0x254>
 800cd54:	182b      	adds	r3, r5, r0
 800cd56:	2b08      	cmp	r3, #8
 800cd58:	f105 0501 	add.w	r5, r5, #1
 800cd5c:	4405      	add	r5, r0
 800cd5e:	dc1c      	bgt.n	800cd9a <_strtod_l+0x272>
 800cd60:	9907      	ldr	r1, [sp, #28]
 800cd62:	230a      	movs	r3, #10
 800cd64:	fb03 2301 	mla	r3, r3, r1, r2
 800cd68:	9307      	str	r3, [sp, #28]
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cd6e:	1c51      	adds	r1, r2, #1
 800cd70:	9117      	str	r1, [sp, #92]	; 0x5c
 800cd72:	7852      	ldrb	r2, [r2, #1]
 800cd74:	4618      	mov	r0, r3
 800cd76:	e7c9      	b.n	800cd0c <_strtod_l+0x1e4>
 800cd78:	4638      	mov	r0, r7
 800cd7a:	e7d2      	b.n	800cd22 <_strtod_l+0x1fa>
 800cd7c:	2b08      	cmp	r3, #8
 800cd7e:	dc04      	bgt.n	800cd8a <_strtod_l+0x262>
 800cd80:	9e07      	ldr	r6, [sp, #28]
 800cd82:	434e      	muls	r6, r1
 800cd84:	9607      	str	r6, [sp, #28]
 800cd86:	3301      	adds	r3, #1
 800cd88:	e7e2      	b.n	800cd50 <_strtod_l+0x228>
 800cd8a:	f103 0c01 	add.w	ip, r3, #1
 800cd8e:	f1bc 0f10 	cmp.w	ip, #16
 800cd92:	bfd8      	it	le
 800cd94:	fb01 f909 	mulle.w	r9, r1, r9
 800cd98:	e7f5      	b.n	800cd86 <_strtod_l+0x25e>
 800cd9a:	2d10      	cmp	r5, #16
 800cd9c:	bfdc      	itt	le
 800cd9e:	230a      	movle	r3, #10
 800cda0:	fb03 2909 	mlale	r9, r3, r9, r2
 800cda4:	e7e1      	b.n	800cd6a <_strtod_l+0x242>
 800cda6:	2300      	movs	r3, #0
 800cda8:	9305      	str	r3, [sp, #20]
 800cdaa:	2301      	movs	r3, #1
 800cdac:	e77c      	b.n	800cca8 <_strtod_l+0x180>
 800cdae:	f04f 0c00 	mov.w	ip, #0
 800cdb2:	f108 0202 	add.w	r2, r8, #2
 800cdb6:	9217      	str	r2, [sp, #92]	; 0x5c
 800cdb8:	f898 2002 	ldrb.w	r2, [r8, #2]
 800cdbc:	e785      	b.n	800ccca <_strtod_l+0x1a2>
 800cdbe:	f04f 0c01 	mov.w	ip, #1
 800cdc2:	e7f6      	b.n	800cdb2 <_strtod_l+0x28a>
 800cdc4:	08011bc0 	.word	0x08011bc0
 800cdc8:	08011974 	.word	0x08011974
 800cdcc:	7ff00000 	.word	0x7ff00000
 800cdd0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cdd2:	1c51      	adds	r1, r2, #1
 800cdd4:	9117      	str	r1, [sp, #92]	; 0x5c
 800cdd6:	7852      	ldrb	r2, [r2, #1]
 800cdd8:	2a30      	cmp	r2, #48	; 0x30
 800cdda:	d0f9      	beq.n	800cdd0 <_strtod_l+0x2a8>
 800cddc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800cde0:	2908      	cmp	r1, #8
 800cde2:	f63f af79 	bhi.w	800ccd8 <_strtod_l+0x1b0>
 800cde6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800cdea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cdec:	9206      	str	r2, [sp, #24]
 800cdee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cdf0:	1c51      	adds	r1, r2, #1
 800cdf2:	9117      	str	r1, [sp, #92]	; 0x5c
 800cdf4:	7852      	ldrb	r2, [r2, #1]
 800cdf6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800cdfa:	2e09      	cmp	r6, #9
 800cdfc:	d937      	bls.n	800ce6e <_strtod_l+0x346>
 800cdfe:	9e06      	ldr	r6, [sp, #24]
 800ce00:	1b89      	subs	r1, r1, r6
 800ce02:	2908      	cmp	r1, #8
 800ce04:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ce08:	dc02      	bgt.n	800ce10 <_strtod_l+0x2e8>
 800ce0a:	4576      	cmp	r6, lr
 800ce0c:	bfa8      	it	ge
 800ce0e:	4676      	movge	r6, lr
 800ce10:	f1bc 0f00 	cmp.w	ip, #0
 800ce14:	d000      	beq.n	800ce18 <_strtod_l+0x2f0>
 800ce16:	4276      	negs	r6, r6
 800ce18:	2d00      	cmp	r5, #0
 800ce1a:	d14d      	bne.n	800ceb8 <_strtod_l+0x390>
 800ce1c:	9904      	ldr	r1, [sp, #16]
 800ce1e:	4301      	orrs	r1, r0
 800ce20:	f47f aec6 	bne.w	800cbb0 <_strtod_l+0x88>
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	f47f aee1 	bne.w	800cbec <_strtod_l+0xc4>
 800ce2a:	2a69      	cmp	r2, #105	; 0x69
 800ce2c:	d027      	beq.n	800ce7e <_strtod_l+0x356>
 800ce2e:	dc24      	bgt.n	800ce7a <_strtod_l+0x352>
 800ce30:	2a49      	cmp	r2, #73	; 0x49
 800ce32:	d024      	beq.n	800ce7e <_strtod_l+0x356>
 800ce34:	2a4e      	cmp	r2, #78	; 0x4e
 800ce36:	f47f aed9 	bne.w	800cbec <_strtod_l+0xc4>
 800ce3a:	499f      	ldr	r1, [pc, #636]	; (800d0b8 <_strtod_l+0x590>)
 800ce3c:	a817      	add	r0, sp, #92	; 0x5c
 800ce3e:	f001 fe79 	bl	800eb34 <__match>
 800ce42:	2800      	cmp	r0, #0
 800ce44:	f43f aed2 	beq.w	800cbec <_strtod_l+0xc4>
 800ce48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ce4a:	781b      	ldrb	r3, [r3, #0]
 800ce4c:	2b28      	cmp	r3, #40	; 0x28
 800ce4e:	d12d      	bne.n	800ceac <_strtod_l+0x384>
 800ce50:	499a      	ldr	r1, [pc, #616]	; (800d0bc <_strtod_l+0x594>)
 800ce52:	aa1a      	add	r2, sp, #104	; 0x68
 800ce54:	a817      	add	r0, sp, #92	; 0x5c
 800ce56:	f001 fe81 	bl	800eb5c <__hexnan>
 800ce5a:	2805      	cmp	r0, #5
 800ce5c:	d126      	bne.n	800ceac <_strtod_l+0x384>
 800ce5e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ce60:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800ce64:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ce68:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ce6c:	e6a0      	b.n	800cbb0 <_strtod_l+0x88>
 800ce6e:	210a      	movs	r1, #10
 800ce70:	fb01 2e0e 	mla	lr, r1, lr, r2
 800ce74:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ce78:	e7b9      	b.n	800cdee <_strtod_l+0x2c6>
 800ce7a:	2a6e      	cmp	r2, #110	; 0x6e
 800ce7c:	e7db      	b.n	800ce36 <_strtod_l+0x30e>
 800ce7e:	4990      	ldr	r1, [pc, #576]	; (800d0c0 <_strtod_l+0x598>)
 800ce80:	a817      	add	r0, sp, #92	; 0x5c
 800ce82:	f001 fe57 	bl	800eb34 <__match>
 800ce86:	2800      	cmp	r0, #0
 800ce88:	f43f aeb0 	beq.w	800cbec <_strtod_l+0xc4>
 800ce8c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ce8e:	498d      	ldr	r1, [pc, #564]	; (800d0c4 <_strtod_l+0x59c>)
 800ce90:	3b01      	subs	r3, #1
 800ce92:	a817      	add	r0, sp, #92	; 0x5c
 800ce94:	9317      	str	r3, [sp, #92]	; 0x5c
 800ce96:	f001 fe4d 	bl	800eb34 <__match>
 800ce9a:	b910      	cbnz	r0, 800cea2 <_strtod_l+0x37a>
 800ce9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ce9e:	3301      	adds	r3, #1
 800cea0:	9317      	str	r3, [sp, #92]	; 0x5c
 800cea2:	f8df b230 	ldr.w	fp, [pc, #560]	; 800d0d4 <_strtod_l+0x5ac>
 800cea6:	f04f 0a00 	mov.w	sl, #0
 800ceaa:	e681      	b.n	800cbb0 <_strtod_l+0x88>
 800ceac:	4886      	ldr	r0, [pc, #536]	; (800d0c8 <_strtod_l+0x5a0>)
 800ceae:	f002 fe23 	bl	800faf8 <nan>
 800ceb2:	ec5b ab10 	vmov	sl, fp, d0
 800ceb6:	e67b      	b.n	800cbb0 <_strtod_l+0x88>
 800ceb8:	9b05      	ldr	r3, [sp, #20]
 800ceba:	9807      	ldr	r0, [sp, #28]
 800cebc:	1af3      	subs	r3, r6, r3
 800cebe:	2f00      	cmp	r7, #0
 800cec0:	bf08      	it	eq
 800cec2:	462f      	moveq	r7, r5
 800cec4:	2d10      	cmp	r5, #16
 800cec6:	9306      	str	r3, [sp, #24]
 800cec8:	46a8      	mov	r8, r5
 800ceca:	bfa8      	it	ge
 800cecc:	f04f 0810 	movge.w	r8, #16
 800ced0:	f7f3 fb20 	bl	8000514 <__aeabi_ui2d>
 800ced4:	2d09      	cmp	r5, #9
 800ced6:	4682      	mov	sl, r0
 800ced8:	468b      	mov	fp, r1
 800ceda:	dd13      	ble.n	800cf04 <_strtod_l+0x3dc>
 800cedc:	4b7b      	ldr	r3, [pc, #492]	; (800d0cc <_strtod_l+0x5a4>)
 800cede:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800cee2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800cee6:	f7f3 fb8f 	bl	8000608 <__aeabi_dmul>
 800ceea:	4682      	mov	sl, r0
 800ceec:	4648      	mov	r0, r9
 800ceee:	468b      	mov	fp, r1
 800cef0:	f7f3 fb10 	bl	8000514 <__aeabi_ui2d>
 800cef4:	4602      	mov	r2, r0
 800cef6:	460b      	mov	r3, r1
 800cef8:	4650      	mov	r0, sl
 800cefa:	4659      	mov	r1, fp
 800cefc:	f7f3 f9ce 	bl	800029c <__adddf3>
 800cf00:	4682      	mov	sl, r0
 800cf02:	468b      	mov	fp, r1
 800cf04:	2d0f      	cmp	r5, #15
 800cf06:	dc38      	bgt.n	800cf7a <_strtod_l+0x452>
 800cf08:	9b06      	ldr	r3, [sp, #24]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	f43f ae50 	beq.w	800cbb0 <_strtod_l+0x88>
 800cf10:	dd24      	ble.n	800cf5c <_strtod_l+0x434>
 800cf12:	2b16      	cmp	r3, #22
 800cf14:	dc0b      	bgt.n	800cf2e <_strtod_l+0x406>
 800cf16:	496d      	ldr	r1, [pc, #436]	; (800d0cc <_strtod_l+0x5a4>)
 800cf18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cf1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf20:	4652      	mov	r2, sl
 800cf22:	465b      	mov	r3, fp
 800cf24:	f7f3 fb70 	bl	8000608 <__aeabi_dmul>
 800cf28:	4682      	mov	sl, r0
 800cf2a:	468b      	mov	fp, r1
 800cf2c:	e640      	b.n	800cbb0 <_strtod_l+0x88>
 800cf2e:	9a06      	ldr	r2, [sp, #24]
 800cf30:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800cf34:	4293      	cmp	r3, r2
 800cf36:	db20      	blt.n	800cf7a <_strtod_l+0x452>
 800cf38:	4c64      	ldr	r4, [pc, #400]	; (800d0cc <_strtod_l+0x5a4>)
 800cf3a:	f1c5 050f 	rsb	r5, r5, #15
 800cf3e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cf42:	4652      	mov	r2, sl
 800cf44:	465b      	mov	r3, fp
 800cf46:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf4a:	f7f3 fb5d 	bl	8000608 <__aeabi_dmul>
 800cf4e:	9b06      	ldr	r3, [sp, #24]
 800cf50:	1b5d      	subs	r5, r3, r5
 800cf52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cf56:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cf5a:	e7e3      	b.n	800cf24 <_strtod_l+0x3fc>
 800cf5c:	9b06      	ldr	r3, [sp, #24]
 800cf5e:	3316      	adds	r3, #22
 800cf60:	db0b      	blt.n	800cf7a <_strtod_l+0x452>
 800cf62:	9b05      	ldr	r3, [sp, #20]
 800cf64:	1b9e      	subs	r6, r3, r6
 800cf66:	4b59      	ldr	r3, [pc, #356]	; (800d0cc <_strtod_l+0x5a4>)
 800cf68:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800cf6c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cf70:	4650      	mov	r0, sl
 800cf72:	4659      	mov	r1, fp
 800cf74:	f7f3 fc72 	bl	800085c <__aeabi_ddiv>
 800cf78:	e7d6      	b.n	800cf28 <_strtod_l+0x400>
 800cf7a:	9b06      	ldr	r3, [sp, #24]
 800cf7c:	eba5 0808 	sub.w	r8, r5, r8
 800cf80:	4498      	add	r8, r3
 800cf82:	f1b8 0f00 	cmp.w	r8, #0
 800cf86:	dd74      	ble.n	800d072 <_strtod_l+0x54a>
 800cf88:	f018 030f 	ands.w	r3, r8, #15
 800cf8c:	d00a      	beq.n	800cfa4 <_strtod_l+0x47c>
 800cf8e:	494f      	ldr	r1, [pc, #316]	; (800d0cc <_strtod_l+0x5a4>)
 800cf90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cf94:	4652      	mov	r2, sl
 800cf96:	465b      	mov	r3, fp
 800cf98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf9c:	f7f3 fb34 	bl	8000608 <__aeabi_dmul>
 800cfa0:	4682      	mov	sl, r0
 800cfa2:	468b      	mov	fp, r1
 800cfa4:	f038 080f 	bics.w	r8, r8, #15
 800cfa8:	d04f      	beq.n	800d04a <_strtod_l+0x522>
 800cfaa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800cfae:	dd22      	ble.n	800cff6 <_strtod_l+0x4ce>
 800cfb0:	2500      	movs	r5, #0
 800cfb2:	462e      	mov	r6, r5
 800cfb4:	9507      	str	r5, [sp, #28]
 800cfb6:	9505      	str	r5, [sp, #20]
 800cfb8:	2322      	movs	r3, #34	; 0x22
 800cfba:	f8df b118 	ldr.w	fp, [pc, #280]	; 800d0d4 <_strtod_l+0x5ac>
 800cfbe:	6023      	str	r3, [r4, #0]
 800cfc0:	f04f 0a00 	mov.w	sl, #0
 800cfc4:	9b07      	ldr	r3, [sp, #28]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	f43f adf2 	beq.w	800cbb0 <_strtod_l+0x88>
 800cfcc:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cfce:	4620      	mov	r0, r4
 800cfd0:	f001 febe 	bl	800ed50 <_Bfree>
 800cfd4:	9905      	ldr	r1, [sp, #20]
 800cfd6:	4620      	mov	r0, r4
 800cfd8:	f001 feba 	bl	800ed50 <_Bfree>
 800cfdc:	4631      	mov	r1, r6
 800cfde:	4620      	mov	r0, r4
 800cfe0:	f001 feb6 	bl	800ed50 <_Bfree>
 800cfe4:	9907      	ldr	r1, [sp, #28]
 800cfe6:	4620      	mov	r0, r4
 800cfe8:	f001 feb2 	bl	800ed50 <_Bfree>
 800cfec:	4629      	mov	r1, r5
 800cfee:	4620      	mov	r0, r4
 800cff0:	f001 feae 	bl	800ed50 <_Bfree>
 800cff4:	e5dc      	b.n	800cbb0 <_strtod_l+0x88>
 800cff6:	4b36      	ldr	r3, [pc, #216]	; (800d0d0 <_strtod_l+0x5a8>)
 800cff8:	9304      	str	r3, [sp, #16]
 800cffa:	2300      	movs	r3, #0
 800cffc:	ea4f 1828 	mov.w	r8, r8, asr #4
 800d000:	4650      	mov	r0, sl
 800d002:	4659      	mov	r1, fp
 800d004:	4699      	mov	r9, r3
 800d006:	f1b8 0f01 	cmp.w	r8, #1
 800d00a:	dc21      	bgt.n	800d050 <_strtod_l+0x528>
 800d00c:	b10b      	cbz	r3, 800d012 <_strtod_l+0x4ea>
 800d00e:	4682      	mov	sl, r0
 800d010:	468b      	mov	fp, r1
 800d012:	4b2f      	ldr	r3, [pc, #188]	; (800d0d0 <_strtod_l+0x5a8>)
 800d014:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800d018:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800d01c:	4652      	mov	r2, sl
 800d01e:	465b      	mov	r3, fp
 800d020:	e9d9 0100 	ldrd	r0, r1, [r9]
 800d024:	f7f3 faf0 	bl	8000608 <__aeabi_dmul>
 800d028:	4b2a      	ldr	r3, [pc, #168]	; (800d0d4 <_strtod_l+0x5ac>)
 800d02a:	460a      	mov	r2, r1
 800d02c:	400b      	ands	r3, r1
 800d02e:	492a      	ldr	r1, [pc, #168]	; (800d0d8 <_strtod_l+0x5b0>)
 800d030:	428b      	cmp	r3, r1
 800d032:	4682      	mov	sl, r0
 800d034:	d8bc      	bhi.n	800cfb0 <_strtod_l+0x488>
 800d036:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d03a:	428b      	cmp	r3, r1
 800d03c:	bf86      	itte	hi
 800d03e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800d0dc <_strtod_l+0x5b4>
 800d042:	f04f 3aff 	movhi.w	sl, #4294967295
 800d046:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800d04a:	2300      	movs	r3, #0
 800d04c:	9304      	str	r3, [sp, #16]
 800d04e:	e084      	b.n	800d15a <_strtod_l+0x632>
 800d050:	f018 0f01 	tst.w	r8, #1
 800d054:	d005      	beq.n	800d062 <_strtod_l+0x53a>
 800d056:	9b04      	ldr	r3, [sp, #16]
 800d058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d05c:	f7f3 fad4 	bl	8000608 <__aeabi_dmul>
 800d060:	2301      	movs	r3, #1
 800d062:	9a04      	ldr	r2, [sp, #16]
 800d064:	3208      	adds	r2, #8
 800d066:	f109 0901 	add.w	r9, r9, #1
 800d06a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d06e:	9204      	str	r2, [sp, #16]
 800d070:	e7c9      	b.n	800d006 <_strtod_l+0x4de>
 800d072:	d0ea      	beq.n	800d04a <_strtod_l+0x522>
 800d074:	f1c8 0800 	rsb	r8, r8, #0
 800d078:	f018 020f 	ands.w	r2, r8, #15
 800d07c:	d00a      	beq.n	800d094 <_strtod_l+0x56c>
 800d07e:	4b13      	ldr	r3, [pc, #76]	; (800d0cc <_strtod_l+0x5a4>)
 800d080:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d084:	4650      	mov	r0, sl
 800d086:	4659      	mov	r1, fp
 800d088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d08c:	f7f3 fbe6 	bl	800085c <__aeabi_ddiv>
 800d090:	4682      	mov	sl, r0
 800d092:	468b      	mov	fp, r1
 800d094:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d098:	d0d7      	beq.n	800d04a <_strtod_l+0x522>
 800d09a:	f1b8 0f1f 	cmp.w	r8, #31
 800d09e:	dd1f      	ble.n	800d0e0 <_strtod_l+0x5b8>
 800d0a0:	2500      	movs	r5, #0
 800d0a2:	462e      	mov	r6, r5
 800d0a4:	9507      	str	r5, [sp, #28]
 800d0a6:	9505      	str	r5, [sp, #20]
 800d0a8:	2322      	movs	r3, #34	; 0x22
 800d0aa:	f04f 0a00 	mov.w	sl, #0
 800d0ae:	f04f 0b00 	mov.w	fp, #0
 800d0b2:	6023      	str	r3, [r4, #0]
 800d0b4:	e786      	b.n	800cfc4 <_strtod_l+0x49c>
 800d0b6:	bf00      	nop
 800d0b8:	08011945 	.word	0x08011945
 800d0bc:	08011988 	.word	0x08011988
 800d0c0:	0801193d 	.word	0x0801193d
 800d0c4:	08011acc 	.word	0x08011acc
 800d0c8:	08011d78 	.word	0x08011d78
 800d0cc:	08011c58 	.word	0x08011c58
 800d0d0:	08011c30 	.word	0x08011c30
 800d0d4:	7ff00000 	.word	0x7ff00000
 800d0d8:	7ca00000 	.word	0x7ca00000
 800d0dc:	7fefffff 	.word	0x7fefffff
 800d0e0:	f018 0310 	ands.w	r3, r8, #16
 800d0e4:	bf18      	it	ne
 800d0e6:	236a      	movne	r3, #106	; 0x6a
 800d0e8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800d498 <_strtod_l+0x970>
 800d0ec:	9304      	str	r3, [sp, #16]
 800d0ee:	4650      	mov	r0, sl
 800d0f0:	4659      	mov	r1, fp
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	f018 0f01 	tst.w	r8, #1
 800d0f8:	d004      	beq.n	800d104 <_strtod_l+0x5dc>
 800d0fa:	e9d9 2300 	ldrd	r2, r3, [r9]
 800d0fe:	f7f3 fa83 	bl	8000608 <__aeabi_dmul>
 800d102:	2301      	movs	r3, #1
 800d104:	ea5f 0868 	movs.w	r8, r8, asr #1
 800d108:	f109 0908 	add.w	r9, r9, #8
 800d10c:	d1f2      	bne.n	800d0f4 <_strtod_l+0x5cc>
 800d10e:	b10b      	cbz	r3, 800d114 <_strtod_l+0x5ec>
 800d110:	4682      	mov	sl, r0
 800d112:	468b      	mov	fp, r1
 800d114:	9b04      	ldr	r3, [sp, #16]
 800d116:	b1c3      	cbz	r3, 800d14a <_strtod_l+0x622>
 800d118:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d11c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d120:	2b00      	cmp	r3, #0
 800d122:	4659      	mov	r1, fp
 800d124:	dd11      	ble.n	800d14a <_strtod_l+0x622>
 800d126:	2b1f      	cmp	r3, #31
 800d128:	f340 8124 	ble.w	800d374 <_strtod_l+0x84c>
 800d12c:	2b34      	cmp	r3, #52	; 0x34
 800d12e:	bfde      	ittt	le
 800d130:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800d134:	f04f 33ff 	movle.w	r3, #4294967295
 800d138:	fa03 f202 	lslle.w	r2, r3, r2
 800d13c:	f04f 0a00 	mov.w	sl, #0
 800d140:	bfcc      	ite	gt
 800d142:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d146:	ea02 0b01 	andle.w	fp, r2, r1
 800d14a:	2200      	movs	r2, #0
 800d14c:	2300      	movs	r3, #0
 800d14e:	4650      	mov	r0, sl
 800d150:	4659      	mov	r1, fp
 800d152:	f7f3 fcc1 	bl	8000ad8 <__aeabi_dcmpeq>
 800d156:	2800      	cmp	r0, #0
 800d158:	d1a2      	bne.n	800d0a0 <_strtod_l+0x578>
 800d15a:	9b07      	ldr	r3, [sp, #28]
 800d15c:	9300      	str	r3, [sp, #0]
 800d15e:	9908      	ldr	r1, [sp, #32]
 800d160:	462b      	mov	r3, r5
 800d162:	463a      	mov	r2, r7
 800d164:	4620      	mov	r0, r4
 800d166:	f001 fe5b 	bl	800ee20 <__s2b>
 800d16a:	9007      	str	r0, [sp, #28]
 800d16c:	2800      	cmp	r0, #0
 800d16e:	f43f af1f 	beq.w	800cfb0 <_strtod_l+0x488>
 800d172:	9b05      	ldr	r3, [sp, #20]
 800d174:	1b9e      	subs	r6, r3, r6
 800d176:	9b06      	ldr	r3, [sp, #24]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	bfb4      	ite	lt
 800d17c:	4633      	movlt	r3, r6
 800d17e:	2300      	movge	r3, #0
 800d180:	930c      	str	r3, [sp, #48]	; 0x30
 800d182:	9b06      	ldr	r3, [sp, #24]
 800d184:	2500      	movs	r5, #0
 800d186:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d18a:	9312      	str	r3, [sp, #72]	; 0x48
 800d18c:	462e      	mov	r6, r5
 800d18e:	9b07      	ldr	r3, [sp, #28]
 800d190:	4620      	mov	r0, r4
 800d192:	6859      	ldr	r1, [r3, #4]
 800d194:	f001 fd9c 	bl	800ecd0 <_Balloc>
 800d198:	9005      	str	r0, [sp, #20]
 800d19a:	2800      	cmp	r0, #0
 800d19c:	f43f af0c 	beq.w	800cfb8 <_strtod_l+0x490>
 800d1a0:	9b07      	ldr	r3, [sp, #28]
 800d1a2:	691a      	ldr	r2, [r3, #16]
 800d1a4:	3202      	adds	r2, #2
 800d1a6:	f103 010c 	add.w	r1, r3, #12
 800d1aa:	0092      	lsls	r2, r2, #2
 800d1ac:	300c      	adds	r0, #12
 800d1ae:	f7fe fde1 	bl	800bd74 <memcpy>
 800d1b2:	ec4b ab10 	vmov	d0, sl, fp
 800d1b6:	aa1a      	add	r2, sp, #104	; 0x68
 800d1b8:	a919      	add	r1, sp, #100	; 0x64
 800d1ba:	4620      	mov	r0, r4
 800d1bc:	f002 f976 	bl	800f4ac <__d2b>
 800d1c0:	ec4b ab18 	vmov	d8, sl, fp
 800d1c4:	9018      	str	r0, [sp, #96]	; 0x60
 800d1c6:	2800      	cmp	r0, #0
 800d1c8:	f43f aef6 	beq.w	800cfb8 <_strtod_l+0x490>
 800d1cc:	2101      	movs	r1, #1
 800d1ce:	4620      	mov	r0, r4
 800d1d0:	f001 fec0 	bl	800ef54 <__i2b>
 800d1d4:	4606      	mov	r6, r0
 800d1d6:	2800      	cmp	r0, #0
 800d1d8:	f43f aeee 	beq.w	800cfb8 <_strtod_l+0x490>
 800d1dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d1de:	9904      	ldr	r1, [sp, #16]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	bfab      	itete	ge
 800d1e4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800d1e6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800d1e8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800d1ea:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800d1ee:	bfac      	ite	ge
 800d1f0:	eb03 0902 	addge.w	r9, r3, r2
 800d1f4:	1ad7      	sublt	r7, r2, r3
 800d1f6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d1f8:	eba3 0801 	sub.w	r8, r3, r1
 800d1fc:	4490      	add	r8, r2
 800d1fe:	4ba1      	ldr	r3, [pc, #644]	; (800d484 <_strtod_l+0x95c>)
 800d200:	f108 38ff 	add.w	r8, r8, #4294967295
 800d204:	4598      	cmp	r8, r3
 800d206:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d20a:	f280 80c7 	bge.w	800d39c <_strtod_l+0x874>
 800d20e:	eba3 0308 	sub.w	r3, r3, r8
 800d212:	2b1f      	cmp	r3, #31
 800d214:	eba2 0203 	sub.w	r2, r2, r3
 800d218:	f04f 0101 	mov.w	r1, #1
 800d21c:	f300 80b1 	bgt.w	800d382 <_strtod_l+0x85a>
 800d220:	fa01 f303 	lsl.w	r3, r1, r3
 800d224:	930d      	str	r3, [sp, #52]	; 0x34
 800d226:	2300      	movs	r3, #0
 800d228:	9308      	str	r3, [sp, #32]
 800d22a:	eb09 0802 	add.w	r8, r9, r2
 800d22e:	9b04      	ldr	r3, [sp, #16]
 800d230:	45c1      	cmp	r9, r8
 800d232:	4417      	add	r7, r2
 800d234:	441f      	add	r7, r3
 800d236:	464b      	mov	r3, r9
 800d238:	bfa8      	it	ge
 800d23a:	4643      	movge	r3, r8
 800d23c:	42bb      	cmp	r3, r7
 800d23e:	bfa8      	it	ge
 800d240:	463b      	movge	r3, r7
 800d242:	2b00      	cmp	r3, #0
 800d244:	bfc2      	ittt	gt
 800d246:	eba8 0803 	subgt.w	r8, r8, r3
 800d24a:	1aff      	subgt	r7, r7, r3
 800d24c:	eba9 0903 	subgt.w	r9, r9, r3
 800d250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d252:	2b00      	cmp	r3, #0
 800d254:	dd17      	ble.n	800d286 <_strtod_l+0x75e>
 800d256:	4631      	mov	r1, r6
 800d258:	461a      	mov	r2, r3
 800d25a:	4620      	mov	r0, r4
 800d25c:	f001 ff3a 	bl	800f0d4 <__pow5mult>
 800d260:	4606      	mov	r6, r0
 800d262:	2800      	cmp	r0, #0
 800d264:	f43f aea8 	beq.w	800cfb8 <_strtod_l+0x490>
 800d268:	4601      	mov	r1, r0
 800d26a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d26c:	4620      	mov	r0, r4
 800d26e:	f001 fe87 	bl	800ef80 <__multiply>
 800d272:	900b      	str	r0, [sp, #44]	; 0x2c
 800d274:	2800      	cmp	r0, #0
 800d276:	f43f ae9f 	beq.w	800cfb8 <_strtod_l+0x490>
 800d27a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d27c:	4620      	mov	r0, r4
 800d27e:	f001 fd67 	bl	800ed50 <_Bfree>
 800d282:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d284:	9318      	str	r3, [sp, #96]	; 0x60
 800d286:	f1b8 0f00 	cmp.w	r8, #0
 800d28a:	f300 808c 	bgt.w	800d3a6 <_strtod_l+0x87e>
 800d28e:	9b06      	ldr	r3, [sp, #24]
 800d290:	2b00      	cmp	r3, #0
 800d292:	dd08      	ble.n	800d2a6 <_strtod_l+0x77e>
 800d294:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d296:	9905      	ldr	r1, [sp, #20]
 800d298:	4620      	mov	r0, r4
 800d29a:	f001 ff1b 	bl	800f0d4 <__pow5mult>
 800d29e:	9005      	str	r0, [sp, #20]
 800d2a0:	2800      	cmp	r0, #0
 800d2a2:	f43f ae89 	beq.w	800cfb8 <_strtod_l+0x490>
 800d2a6:	2f00      	cmp	r7, #0
 800d2a8:	dd08      	ble.n	800d2bc <_strtod_l+0x794>
 800d2aa:	9905      	ldr	r1, [sp, #20]
 800d2ac:	463a      	mov	r2, r7
 800d2ae:	4620      	mov	r0, r4
 800d2b0:	f001 ff6a 	bl	800f188 <__lshift>
 800d2b4:	9005      	str	r0, [sp, #20]
 800d2b6:	2800      	cmp	r0, #0
 800d2b8:	f43f ae7e 	beq.w	800cfb8 <_strtod_l+0x490>
 800d2bc:	f1b9 0f00 	cmp.w	r9, #0
 800d2c0:	dd08      	ble.n	800d2d4 <_strtod_l+0x7ac>
 800d2c2:	4631      	mov	r1, r6
 800d2c4:	464a      	mov	r2, r9
 800d2c6:	4620      	mov	r0, r4
 800d2c8:	f001 ff5e 	bl	800f188 <__lshift>
 800d2cc:	4606      	mov	r6, r0
 800d2ce:	2800      	cmp	r0, #0
 800d2d0:	f43f ae72 	beq.w	800cfb8 <_strtod_l+0x490>
 800d2d4:	9a05      	ldr	r2, [sp, #20]
 800d2d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d2d8:	4620      	mov	r0, r4
 800d2da:	f001 ffe1 	bl	800f2a0 <__mdiff>
 800d2de:	4605      	mov	r5, r0
 800d2e0:	2800      	cmp	r0, #0
 800d2e2:	f43f ae69 	beq.w	800cfb8 <_strtod_l+0x490>
 800d2e6:	68c3      	ldr	r3, [r0, #12]
 800d2e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	60c3      	str	r3, [r0, #12]
 800d2ee:	4631      	mov	r1, r6
 800d2f0:	f001 ffba 	bl	800f268 <__mcmp>
 800d2f4:	2800      	cmp	r0, #0
 800d2f6:	da60      	bge.n	800d3ba <_strtod_l+0x892>
 800d2f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d2fa:	ea53 030a 	orrs.w	r3, r3, sl
 800d2fe:	f040 8082 	bne.w	800d406 <_strtod_l+0x8de>
 800d302:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d306:	2b00      	cmp	r3, #0
 800d308:	d17d      	bne.n	800d406 <_strtod_l+0x8de>
 800d30a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d30e:	0d1b      	lsrs	r3, r3, #20
 800d310:	051b      	lsls	r3, r3, #20
 800d312:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d316:	d976      	bls.n	800d406 <_strtod_l+0x8de>
 800d318:	696b      	ldr	r3, [r5, #20]
 800d31a:	b913      	cbnz	r3, 800d322 <_strtod_l+0x7fa>
 800d31c:	692b      	ldr	r3, [r5, #16]
 800d31e:	2b01      	cmp	r3, #1
 800d320:	dd71      	ble.n	800d406 <_strtod_l+0x8de>
 800d322:	4629      	mov	r1, r5
 800d324:	2201      	movs	r2, #1
 800d326:	4620      	mov	r0, r4
 800d328:	f001 ff2e 	bl	800f188 <__lshift>
 800d32c:	4631      	mov	r1, r6
 800d32e:	4605      	mov	r5, r0
 800d330:	f001 ff9a 	bl	800f268 <__mcmp>
 800d334:	2800      	cmp	r0, #0
 800d336:	dd66      	ble.n	800d406 <_strtod_l+0x8de>
 800d338:	9904      	ldr	r1, [sp, #16]
 800d33a:	4a53      	ldr	r2, [pc, #332]	; (800d488 <_strtod_l+0x960>)
 800d33c:	465b      	mov	r3, fp
 800d33e:	2900      	cmp	r1, #0
 800d340:	f000 8081 	beq.w	800d446 <_strtod_l+0x91e>
 800d344:	ea02 010b 	and.w	r1, r2, fp
 800d348:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d34c:	dc7b      	bgt.n	800d446 <_strtod_l+0x91e>
 800d34e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d352:	f77f aea9 	ble.w	800d0a8 <_strtod_l+0x580>
 800d356:	4b4d      	ldr	r3, [pc, #308]	; (800d48c <_strtod_l+0x964>)
 800d358:	4650      	mov	r0, sl
 800d35a:	4659      	mov	r1, fp
 800d35c:	2200      	movs	r2, #0
 800d35e:	f7f3 f953 	bl	8000608 <__aeabi_dmul>
 800d362:	460b      	mov	r3, r1
 800d364:	4303      	orrs	r3, r0
 800d366:	bf08      	it	eq
 800d368:	2322      	moveq	r3, #34	; 0x22
 800d36a:	4682      	mov	sl, r0
 800d36c:	468b      	mov	fp, r1
 800d36e:	bf08      	it	eq
 800d370:	6023      	streq	r3, [r4, #0]
 800d372:	e62b      	b.n	800cfcc <_strtod_l+0x4a4>
 800d374:	f04f 32ff 	mov.w	r2, #4294967295
 800d378:	fa02 f303 	lsl.w	r3, r2, r3
 800d37c:	ea03 0a0a 	and.w	sl, r3, sl
 800d380:	e6e3      	b.n	800d14a <_strtod_l+0x622>
 800d382:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800d386:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800d38a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800d38e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800d392:	fa01 f308 	lsl.w	r3, r1, r8
 800d396:	9308      	str	r3, [sp, #32]
 800d398:	910d      	str	r1, [sp, #52]	; 0x34
 800d39a:	e746      	b.n	800d22a <_strtod_l+0x702>
 800d39c:	2300      	movs	r3, #0
 800d39e:	9308      	str	r3, [sp, #32]
 800d3a0:	2301      	movs	r3, #1
 800d3a2:	930d      	str	r3, [sp, #52]	; 0x34
 800d3a4:	e741      	b.n	800d22a <_strtod_l+0x702>
 800d3a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d3a8:	4642      	mov	r2, r8
 800d3aa:	4620      	mov	r0, r4
 800d3ac:	f001 feec 	bl	800f188 <__lshift>
 800d3b0:	9018      	str	r0, [sp, #96]	; 0x60
 800d3b2:	2800      	cmp	r0, #0
 800d3b4:	f47f af6b 	bne.w	800d28e <_strtod_l+0x766>
 800d3b8:	e5fe      	b.n	800cfb8 <_strtod_l+0x490>
 800d3ba:	465f      	mov	r7, fp
 800d3bc:	d16e      	bne.n	800d49c <_strtod_l+0x974>
 800d3be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d3c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d3c4:	b342      	cbz	r2, 800d418 <_strtod_l+0x8f0>
 800d3c6:	4a32      	ldr	r2, [pc, #200]	; (800d490 <_strtod_l+0x968>)
 800d3c8:	4293      	cmp	r3, r2
 800d3ca:	d128      	bne.n	800d41e <_strtod_l+0x8f6>
 800d3cc:	9b04      	ldr	r3, [sp, #16]
 800d3ce:	4651      	mov	r1, sl
 800d3d0:	b1eb      	cbz	r3, 800d40e <_strtod_l+0x8e6>
 800d3d2:	4b2d      	ldr	r3, [pc, #180]	; (800d488 <_strtod_l+0x960>)
 800d3d4:	403b      	ands	r3, r7
 800d3d6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d3da:	f04f 32ff 	mov.w	r2, #4294967295
 800d3de:	d819      	bhi.n	800d414 <_strtod_l+0x8ec>
 800d3e0:	0d1b      	lsrs	r3, r3, #20
 800d3e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d3e6:	fa02 f303 	lsl.w	r3, r2, r3
 800d3ea:	4299      	cmp	r1, r3
 800d3ec:	d117      	bne.n	800d41e <_strtod_l+0x8f6>
 800d3ee:	4b29      	ldr	r3, [pc, #164]	; (800d494 <_strtod_l+0x96c>)
 800d3f0:	429f      	cmp	r7, r3
 800d3f2:	d102      	bne.n	800d3fa <_strtod_l+0x8d2>
 800d3f4:	3101      	adds	r1, #1
 800d3f6:	f43f addf 	beq.w	800cfb8 <_strtod_l+0x490>
 800d3fa:	4b23      	ldr	r3, [pc, #140]	; (800d488 <_strtod_l+0x960>)
 800d3fc:	403b      	ands	r3, r7
 800d3fe:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800d402:	f04f 0a00 	mov.w	sl, #0
 800d406:	9b04      	ldr	r3, [sp, #16]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d1a4      	bne.n	800d356 <_strtod_l+0x82e>
 800d40c:	e5de      	b.n	800cfcc <_strtod_l+0x4a4>
 800d40e:	f04f 33ff 	mov.w	r3, #4294967295
 800d412:	e7ea      	b.n	800d3ea <_strtod_l+0x8c2>
 800d414:	4613      	mov	r3, r2
 800d416:	e7e8      	b.n	800d3ea <_strtod_l+0x8c2>
 800d418:	ea53 030a 	orrs.w	r3, r3, sl
 800d41c:	d08c      	beq.n	800d338 <_strtod_l+0x810>
 800d41e:	9b08      	ldr	r3, [sp, #32]
 800d420:	b1db      	cbz	r3, 800d45a <_strtod_l+0x932>
 800d422:	423b      	tst	r3, r7
 800d424:	d0ef      	beq.n	800d406 <_strtod_l+0x8de>
 800d426:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d428:	9a04      	ldr	r2, [sp, #16]
 800d42a:	4650      	mov	r0, sl
 800d42c:	4659      	mov	r1, fp
 800d42e:	b1c3      	cbz	r3, 800d462 <_strtod_l+0x93a>
 800d430:	f7ff fb5e 	bl	800caf0 <sulp>
 800d434:	4602      	mov	r2, r0
 800d436:	460b      	mov	r3, r1
 800d438:	ec51 0b18 	vmov	r0, r1, d8
 800d43c:	f7f2 ff2e 	bl	800029c <__adddf3>
 800d440:	4682      	mov	sl, r0
 800d442:	468b      	mov	fp, r1
 800d444:	e7df      	b.n	800d406 <_strtod_l+0x8de>
 800d446:	4013      	ands	r3, r2
 800d448:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d44c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d450:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d454:	f04f 3aff 	mov.w	sl, #4294967295
 800d458:	e7d5      	b.n	800d406 <_strtod_l+0x8de>
 800d45a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d45c:	ea13 0f0a 	tst.w	r3, sl
 800d460:	e7e0      	b.n	800d424 <_strtod_l+0x8fc>
 800d462:	f7ff fb45 	bl	800caf0 <sulp>
 800d466:	4602      	mov	r2, r0
 800d468:	460b      	mov	r3, r1
 800d46a:	ec51 0b18 	vmov	r0, r1, d8
 800d46e:	f7f2 ff13 	bl	8000298 <__aeabi_dsub>
 800d472:	2200      	movs	r2, #0
 800d474:	2300      	movs	r3, #0
 800d476:	4682      	mov	sl, r0
 800d478:	468b      	mov	fp, r1
 800d47a:	f7f3 fb2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800d47e:	2800      	cmp	r0, #0
 800d480:	d0c1      	beq.n	800d406 <_strtod_l+0x8de>
 800d482:	e611      	b.n	800d0a8 <_strtod_l+0x580>
 800d484:	fffffc02 	.word	0xfffffc02
 800d488:	7ff00000 	.word	0x7ff00000
 800d48c:	39500000 	.word	0x39500000
 800d490:	000fffff 	.word	0x000fffff
 800d494:	7fefffff 	.word	0x7fefffff
 800d498:	080119a0 	.word	0x080119a0
 800d49c:	4631      	mov	r1, r6
 800d49e:	4628      	mov	r0, r5
 800d4a0:	f002 f860 	bl	800f564 <__ratio>
 800d4a4:	ec59 8b10 	vmov	r8, r9, d0
 800d4a8:	ee10 0a10 	vmov	r0, s0
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d4b2:	4649      	mov	r1, r9
 800d4b4:	f7f3 fb24 	bl	8000b00 <__aeabi_dcmple>
 800d4b8:	2800      	cmp	r0, #0
 800d4ba:	d07a      	beq.n	800d5b2 <_strtod_l+0xa8a>
 800d4bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d04a      	beq.n	800d558 <_strtod_l+0xa30>
 800d4c2:	4b95      	ldr	r3, [pc, #596]	; (800d718 <_strtod_l+0xbf0>)
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d4ca:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800d718 <_strtod_l+0xbf0>
 800d4ce:	f04f 0800 	mov.w	r8, #0
 800d4d2:	4b92      	ldr	r3, [pc, #584]	; (800d71c <_strtod_l+0xbf4>)
 800d4d4:	403b      	ands	r3, r7
 800d4d6:	930d      	str	r3, [sp, #52]	; 0x34
 800d4d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d4da:	4b91      	ldr	r3, [pc, #580]	; (800d720 <_strtod_l+0xbf8>)
 800d4dc:	429a      	cmp	r2, r3
 800d4de:	f040 80b0 	bne.w	800d642 <_strtod_l+0xb1a>
 800d4e2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d4e6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800d4ea:	ec4b ab10 	vmov	d0, sl, fp
 800d4ee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d4f2:	f001 ff5f 	bl	800f3b4 <__ulp>
 800d4f6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d4fa:	ec53 2b10 	vmov	r2, r3, d0
 800d4fe:	f7f3 f883 	bl	8000608 <__aeabi_dmul>
 800d502:	4652      	mov	r2, sl
 800d504:	465b      	mov	r3, fp
 800d506:	f7f2 fec9 	bl	800029c <__adddf3>
 800d50a:	460b      	mov	r3, r1
 800d50c:	4983      	ldr	r1, [pc, #524]	; (800d71c <_strtod_l+0xbf4>)
 800d50e:	4a85      	ldr	r2, [pc, #532]	; (800d724 <_strtod_l+0xbfc>)
 800d510:	4019      	ands	r1, r3
 800d512:	4291      	cmp	r1, r2
 800d514:	4682      	mov	sl, r0
 800d516:	d960      	bls.n	800d5da <_strtod_l+0xab2>
 800d518:	ee18 3a90 	vmov	r3, s17
 800d51c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d520:	4293      	cmp	r3, r2
 800d522:	d104      	bne.n	800d52e <_strtod_l+0xa06>
 800d524:	ee18 3a10 	vmov	r3, s16
 800d528:	3301      	adds	r3, #1
 800d52a:	f43f ad45 	beq.w	800cfb8 <_strtod_l+0x490>
 800d52e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800d730 <_strtod_l+0xc08>
 800d532:	f04f 3aff 	mov.w	sl, #4294967295
 800d536:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d538:	4620      	mov	r0, r4
 800d53a:	f001 fc09 	bl	800ed50 <_Bfree>
 800d53e:	9905      	ldr	r1, [sp, #20]
 800d540:	4620      	mov	r0, r4
 800d542:	f001 fc05 	bl	800ed50 <_Bfree>
 800d546:	4631      	mov	r1, r6
 800d548:	4620      	mov	r0, r4
 800d54a:	f001 fc01 	bl	800ed50 <_Bfree>
 800d54e:	4629      	mov	r1, r5
 800d550:	4620      	mov	r0, r4
 800d552:	f001 fbfd 	bl	800ed50 <_Bfree>
 800d556:	e61a      	b.n	800d18e <_strtod_l+0x666>
 800d558:	f1ba 0f00 	cmp.w	sl, #0
 800d55c:	d11b      	bne.n	800d596 <_strtod_l+0xa6e>
 800d55e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d562:	b9f3      	cbnz	r3, 800d5a2 <_strtod_l+0xa7a>
 800d564:	4b6c      	ldr	r3, [pc, #432]	; (800d718 <_strtod_l+0xbf0>)
 800d566:	2200      	movs	r2, #0
 800d568:	4640      	mov	r0, r8
 800d56a:	4649      	mov	r1, r9
 800d56c:	f7f3 fabe 	bl	8000aec <__aeabi_dcmplt>
 800d570:	b9d0      	cbnz	r0, 800d5a8 <_strtod_l+0xa80>
 800d572:	4640      	mov	r0, r8
 800d574:	4649      	mov	r1, r9
 800d576:	4b6c      	ldr	r3, [pc, #432]	; (800d728 <_strtod_l+0xc00>)
 800d578:	2200      	movs	r2, #0
 800d57a:	f7f3 f845 	bl	8000608 <__aeabi_dmul>
 800d57e:	4680      	mov	r8, r0
 800d580:	4689      	mov	r9, r1
 800d582:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d586:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800d58a:	9315      	str	r3, [sp, #84]	; 0x54
 800d58c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d590:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d594:	e79d      	b.n	800d4d2 <_strtod_l+0x9aa>
 800d596:	f1ba 0f01 	cmp.w	sl, #1
 800d59a:	d102      	bne.n	800d5a2 <_strtod_l+0xa7a>
 800d59c:	2f00      	cmp	r7, #0
 800d59e:	f43f ad83 	beq.w	800d0a8 <_strtod_l+0x580>
 800d5a2:	4b62      	ldr	r3, [pc, #392]	; (800d72c <_strtod_l+0xc04>)
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	e78e      	b.n	800d4c6 <_strtod_l+0x99e>
 800d5a8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800d728 <_strtod_l+0xc00>
 800d5ac:	f04f 0800 	mov.w	r8, #0
 800d5b0:	e7e7      	b.n	800d582 <_strtod_l+0xa5a>
 800d5b2:	4b5d      	ldr	r3, [pc, #372]	; (800d728 <_strtod_l+0xc00>)
 800d5b4:	4640      	mov	r0, r8
 800d5b6:	4649      	mov	r1, r9
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	f7f3 f825 	bl	8000608 <__aeabi_dmul>
 800d5be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d5c0:	4680      	mov	r8, r0
 800d5c2:	4689      	mov	r9, r1
 800d5c4:	b933      	cbnz	r3, 800d5d4 <_strtod_l+0xaac>
 800d5c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d5ca:	900e      	str	r0, [sp, #56]	; 0x38
 800d5cc:	930f      	str	r3, [sp, #60]	; 0x3c
 800d5ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d5d2:	e7dd      	b.n	800d590 <_strtod_l+0xa68>
 800d5d4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800d5d8:	e7f9      	b.n	800d5ce <_strtod_l+0xaa6>
 800d5da:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d5de:	9b04      	ldr	r3, [sp, #16]
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d1a8      	bne.n	800d536 <_strtod_l+0xa0e>
 800d5e4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d5e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d5ea:	0d1b      	lsrs	r3, r3, #20
 800d5ec:	051b      	lsls	r3, r3, #20
 800d5ee:	429a      	cmp	r2, r3
 800d5f0:	d1a1      	bne.n	800d536 <_strtod_l+0xa0e>
 800d5f2:	4640      	mov	r0, r8
 800d5f4:	4649      	mov	r1, r9
 800d5f6:	f7f3 fb67 	bl	8000cc8 <__aeabi_d2lz>
 800d5fa:	f7f2 ffd7 	bl	80005ac <__aeabi_l2d>
 800d5fe:	4602      	mov	r2, r0
 800d600:	460b      	mov	r3, r1
 800d602:	4640      	mov	r0, r8
 800d604:	4649      	mov	r1, r9
 800d606:	f7f2 fe47 	bl	8000298 <__aeabi_dsub>
 800d60a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d60c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d610:	ea43 030a 	orr.w	r3, r3, sl
 800d614:	4313      	orrs	r3, r2
 800d616:	4680      	mov	r8, r0
 800d618:	4689      	mov	r9, r1
 800d61a:	d055      	beq.n	800d6c8 <_strtod_l+0xba0>
 800d61c:	a336      	add	r3, pc, #216	; (adr r3, 800d6f8 <_strtod_l+0xbd0>)
 800d61e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d622:	f7f3 fa63 	bl	8000aec <__aeabi_dcmplt>
 800d626:	2800      	cmp	r0, #0
 800d628:	f47f acd0 	bne.w	800cfcc <_strtod_l+0x4a4>
 800d62c:	a334      	add	r3, pc, #208	; (adr r3, 800d700 <_strtod_l+0xbd8>)
 800d62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d632:	4640      	mov	r0, r8
 800d634:	4649      	mov	r1, r9
 800d636:	f7f3 fa77 	bl	8000b28 <__aeabi_dcmpgt>
 800d63a:	2800      	cmp	r0, #0
 800d63c:	f43f af7b 	beq.w	800d536 <_strtod_l+0xa0e>
 800d640:	e4c4      	b.n	800cfcc <_strtod_l+0x4a4>
 800d642:	9b04      	ldr	r3, [sp, #16]
 800d644:	b333      	cbz	r3, 800d694 <_strtod_l+0xb6c>
 800d646:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d648:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d64c:	d822      	bhi.n	800d694 <_strtod_l+0xb6c>
 800d64e:	a32e      	add	r3, pc, #184	; (adr r3, 800d708 <_strtod_l+0xbe0>)
 800d650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d654:	4640      	mov	r0, r8
 800d656:	4649      	mov	r1, r9
 800d658:	f7f3 fa52 	bl	8000b00 <__aeabi_dcmple>
 800d65c:	b1a0      	cbz	r0, 800d688 <_strtod_l+0xb60>
 800d65e:	4649      	mov	r1, r9
 800d660:	4640      	mov	r0, r8
 800d662:	f7f3 faa9 	bl	8000bb8 <__aeabi_d2uiz>
 800d666:	2801      	cmp	r0, #1
 800d668:	bf38      	it	cc
 800d66a:	2001      	movcc	r0, #1
 800d66c:	f7f2 ff52 	bl	8000514 <__aeabi_ui2d>
 800d670:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d672:	4680      	mov	r8, r0
 800d674:	4689      	mov	r9, r1
 800d676:	bb23      	cbnz	r3, 800d6c2 <_strtod_l+0xb9a>
 800d678:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d67c:	9010      	str	r0, [sp, #64]	; 0x40
 800d67e:	9311      	str	r3, [sp, #68]	; 0x44
 800d680:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d684:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d688:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d68a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d68c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d690:	1a9b      	subs	r3, r3, r2
 800d692:	9309      	str	r3, [sp, #36]	; 0x24
 800d694:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d698:	eeb0 0a48 	vmov.f32	s0, s16
 800d69c:	eef0 0a68 	vmov.f32	s1, s17
 800d6a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d6a4:	f001 fe86 	bl	800f3b4 <__ulp>
 800d6a8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d6ac:	ec53 2b10 	vmov	r2, r3, d0
 800d6b0:	f7f2 ffaa 	bl	8000608 <__aeabi_dmul>
 800d6b4:	ec53 2b18 	vmov	r2, r3, d8
 800d6b8:	f7f2 fdf0 	bl	800029c <__adddf3>
 800d6bc:	4682      	mov	sl, r0
 800d6be:	468b      	mov	fp, r1
 800d6c0:	e78d      	b.n	800d5de <_strtod_l+0xab6>
 800d6c2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800d6c6:	e7db      	b.n	800d680 <_strtod_l+0xb58>
 800d6c8:	a311      	add	r3, pc, #68	; (adr r3, 800d710 <_strtod_l+0xbe8>)
 800d6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ce:	f7f3 fa0d 	bl	8000aec <__aeabi_dcmplt>
 800d6d2:	e7b2      	b.n	800d63a <_strtod_l+0xb12>
 800d6d4:	2300      	movs	r3, #0
 800d6d6:	930a      	str	r3, [sp, #40]	; 0x28
 800d6d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d6da:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d6dc:	6013      	str	r3, [r2, #0]
 800d6de:	f7ff ba6b 	b.w	800cbb8 <_strtod_l+0x90>
 800d6e2:	2a65      	cmp	r2, #101	; 0x65
 800d6e4:	f43f ab5f 	beq.w	800cda6 <_strtod_l+0x27e>
 800d6e8:	2a45      	cmp	r2, #69	; 0x45
 800d6ea:	f43f ab5c 	beq.w	800cda6 <_strtod_l+0x27e>
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	f7ff bb94 	b.w	800ce1c <_strtod_l+0x2f4>
 800d6f4:	f3af 8000 	nop.w
 800d6f8:	94a03595 	.word	0x94a03595
 800d6fc:	3fdfffff 	.word	0x3fdfffff
 800d700:	35afe535 	.word	0x35afe535
 800d704:	3fe00000 	.word	0x3fe00000
 800d708:	ffc00000 	.word	0xffc00000
 800d70c:	41dfffff 	.word	0x41dfffff
 800d710:	94a03595 	.word	0x94a03595
 800d714:	3fcfffff 	.word	0x3fcfffff
 800d718:	3ff00000 	.word	0x3ff00000
 800d71c:	7ff00000 	.word	0x7ff00000
 800d720:	7fe00000 	.word	0x7fe00000
 800d724:	7c9fffff 	.word	0x7c9fffff
 800d728:	3fe00000 	.word	0x3fe00000
 800d72c:	bff00000 	.word	0xbff00000
 800d730:	7fefffff 	.word	0x7fefffff

0800d734 <_strtod_r>:
 800d734:	4b01      	ldr	r3, [pc, #4]	; (800d73c <_strtod_r+0x8>)
 800d736:	f7ff b9f7 	b.w	800cb28 <_strtod_l>
 800d73a:	bf00      	nop
 800d73c:	20000334 	.word	0x20000334

0800d740 <_strtol_l.constprop.0>:
 800d740:	2b01      	cmp	r3, #1
 800d742:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d746:	d001      	beq.n	800d74c <_strtol_l.constprop.0+0xc>
 800d748:	2b24      	cmp	r3, #36	; 0x24
 800d74a:	d906      	bls.n	800d75a <_strtol_l.constprop.0+0x1a>
 800d74c:	f7fe fae8 	bl	800bd20 <__errno>
 800d750:	2316      	movs	r3, #22
 800d752:	6003      	str	r3, [r0, #0]
 800d754:	2000      	movs	r0, #0
 800d756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d75a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d840 <_strtol_l.constprop.0+0x100>
 800d75e:	460d      	mov	r5, r1
 800d760:	462e      	mov	r6, r5
 800d762:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d766:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d76a:	f017 0708 	ands.w	r7, r7, #8
 800d76e:	d1f7      	bne.n	800d760 <_strtol_l.constprop.0+0x20>
 800d770:	2c2d      	cmp	r4, #45	; 0x2d
 800d772:	d132      	bne.n	800d7da <_strtol_l.constprop.0+0x9a>
 800d774:	782c      	ldrb	r4, [r5, #0]
 800d776:	2701      	movs	r7, #1
 800d778:	1cb5      	adds	r5, r6, #2
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d05b      	beq.n	800d836 <_strtol_l.constprop.0+0xf6>
 800d77e:	2b10      	cmp	r3, #16
 800d780:	d109      	bne.n	800d796 <_strtol_l.constprop.0+0x56>
 800d782:	2c30      	cmp	r4, #48	; 0x30
 800d784:	d107      	bne.n	800d796 <_strtol_l.constprop.0+0x56>
 800d786:	782c      	ldrb	r4, [r5, #0]
 800d788:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d78c:	2c58      	cmp	r4, #88	; 0x58
 800d78e:	d14d      	bne.n	800d82c <_strtol_l.constprop.0+0xec>
 800d790:	786c      	ldrb	r4, [r5, #1]
 800d792:	2310      	movs	r3, #16
 800d794:	3502      	adds	r5, #2
 800d796:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d79a:	f108 38ff 	add.w	r8, r8, #4294967295
 800d79e:	f04f 0c00 	mov.w	ip, #0
 800d7a2:	fbb8 f9f3 	udiv	r9, r8, r3
 800d7a6:	4666      	mov	r6, ip
 800d7a8:	fb03 8a19 	mls	sl, r3, r9, r8
 800d7ac:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d7b0:	f1be 0f09 	cmp.w	lr, #9
 800d7b4:	d816      	bhi.n	800d7e4 <_strtol_l.constprop.0+0xa4>
 800d7b6:	4674      	mov	r4, lr
 800d7b8:	42a3      	cmp	r3, r4
 800d7ba:	dd24      	ble.n	800d806 <_strtol_l.constprop.0+0xc6>
 800d7bc:	f1bc 0f00 	cmp.w	ip, #0
 800d7c0:	db1e      	blt.n	800d800 <_strtol_l.constprop.0+0xc0>
 800d7c2:	45b1      	cmp	r9, r6
 800d7c4:	d31c      	bcc.n	800d800 <_strtol_l.constprop.0+0xc0>
 800d7c6:	d101      	bne.n	800d7cc <_strtol_l.constprop.0+0x8c>
 800d7c8:	45a2      	cmp	sl, r4
 800d7ca:	db19      	blt.n	800d800 <_strtol_l.constprop.0+0xc0>
 800d7cc:	fb06 4603 	mla	r6, r6, r3, r4
 800d7d0:	f04f 0c01 	mov.w	ip, #1
 800d7d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d7d8:	e7e8      	b.n	800d7ac <_strtol_l.constprop.0+0x6c>
 800d7da:	2c2b      	cmp	r4, #43	; 0x2b
 800d7dc:	bf04      	itt	eq
 800d7de:	782c      	ldrbeq	r4, [r5, #0]
 800d7e0:	1cb5      	addeq	r5, r6, #2
 800d7e2:	e7ca      	b.n	800d77a <_strtol_l.constprop.0+0x3a>
 800d7e4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d7e8:	f1be 0f19 	cmp.w	lr, #25
 800d7ec:	d801      	bhi.n	800d7f2 <_strtol_l.constprop.0+0xb2>
 800d7ee:	3c37      	subs	r4, #55	; 0x37
 800d7f0:	e7e2      	b.n	800d7b8 <_strtol_l.constprop.0+0x78>
 800d7f2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d7f6:	f1be 0f19 	cmp.w	lr, #25
 800d7fa:	d804      	bhi.n	800d806 <_strtol_l.constprop.0+0xc6>
 800d7fc:	3c57      	subs	r4, #87	; 0x57
 800d7fe:	e7db      	b.n	800d7b8 <_strtol_l.constprop.0+0x78>
 800d800:	f04f 3cff 	mov.w	ip, #4294967295
 800d804:	e7e6      	b.n	800d7d4 <_strtol_l.constprop.0+0x94>
 800d806:	f1bc 0f00 	cmp.w	ip, #0
 800d80a:	da05      	bge.n	800d818 <_strtol_l.constprop.0+0xd8>
 800d80c:	2322      	movs	r3, #34	; 0x22
 800d80e:	6003      	str	r3, [r0, #0]
 800d810:	4646      	mov	r6, r8
 800d812:	b942      	cbnz	r2, 800d826 <_strtol_l.constprop.0+0xe6>
 800d814:	4630      	mov	r0, r6
 800d816:	e79e      	b.n	800d756 <_strtol_l.constprop.0+0x16>
 800d818:	b107      	cbz	r7, 800d81c <_strtol_l.constprop.0+0xdc>
 800d81a:	4276      	negs	r6, r6
 800d81c:	2a00      	cmp	r2, #0
 800d81e:	d0f9      	beq.n	800d814 <_strtol_l.constprop.0+0xd4>
 800d820:	f1bc 0f00 	cmp.w	ip, #0
 800d824:	d000      	beq.n	800d828 <_strtol_l.constprop.0+0xe8>
 800d826:	1e69      	subs	r1, r5, #1
 800d828:	6011      	str	r1, [r2, #0]
 800d82a:	e7f3      	b.n	800d814 <_strtol_l.constprop.0+0xd4>
 800d82c:	2430      	movs	r4, #48	; 0x30
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d1b1      	bne.n	800d796 <_strtol_l.constprop.0+0x56>
 800d832:	2308      	movs	r3, #8
 800d834:	e7af      	b.n	800d796 <_strtol_l.constprop.0+0x56>
 800d836:	2c30      	cmp	r4, #48	; 0x30
 800d838:	d0a5      	beq.n	800d786 <_strtol_l.constprop.0+0x46>
 800d83a:	230a      	movs	r3, #10
 800d83c:	e7ab      	b.n	800d796 <_strtol_l.constprop.0+0x56>
 800d83e:	bf00      	nop
 800d840:	080119c9 	.word	0x080119c9

0800d844 <_strtol_r>:
 800d844:	f7ff bf7c 	b.w	800d740 <_strtol_l.constprop.0>

0800d848 <_vsniprintf_r>:
 800d848:	b530      	push	{r4, r5, lr}
 800d84a:	4614      	mov	r4, r2
 800d84c:	2c00      	cmp	r4, #0
 800d84e:	b09b      	sub	sp, #108	; 0x6c
 800d850:	4605      	mov	r5, r0
 800d852:	461a      	mov	r2, r3
 800d854:	da05      	bge.n	800d862 <_vsniprintf_r+0x1a>
 800d856:	238b      	movs	r3, #139	; 0x8b
 800d858:	6003      	str	r3, [r0, #0]
 800d85a:	f04f 30ff 	mov.w	r0, #4294967295
 800d85e:	b01b      	add	sp, #108	; 0x6c
 800d860:	bd30      	pop	{r4, r5, pc}
 800d862:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d866:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d86a:	bf14      	ite	ne
 800d86c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d870:	4623      	moveq	r3, r4
 800d872:	9302      	str	r3, [sp, #8]
 800d874:	9305      	str	r3, [sp, #20]
 800d876:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d87a:	9100      	str	r1, [sp, #0]
 800d87c:	9104      	str	r1, [sp, #16]
 800d87e:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d882:	4669      	mov	r1, sp
 800d884:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d886:	f002 f837 	bl	800f8f8 <_svfiprintf_r>
 800d88a:	1c43      	adds	r3, r0, #1
 800d88c:	bfbc      	itt	lt
 800d88e:	238b      	movlt	r3, #139	; 0x8b
 800d890:	602b      	strlt	r3, [r5, #0]
 800d892:	2c00      	cmp	r4, #0
 800d894:	d0e3      	beq.n	800d85e <_vsniprintf_r+0x16>
 800d896:	9b00      	ldr	r3, [sp, #0]
 800d898:	2200      	movs	r2, #0
 800d89a:	701a      	strb	r2, [r3, #0]
 800d89c:	e7df      	b.n	800d85e <_vsniprintf_r+0x16>
	...

0800d8a0 <vsniprintf>:
 800d8a0:	b507      	push	{r0, r1, r2, lr}
 800d8a2:	9300      	str	r3, [sp, #0]
 800d8a4:	4613      	mov	r3, r2
 800d8a6:	460a      	mov	r2, r1
 800d8a8:	4601      	mov	r1, r0
 800d8aa:	4803      	ldr	r0, [pc, #12]	; (800d8b8 <vsniprintf+0x18>)
 800d8ac:	6800      	ldr	r0, [r0, #0]
 800d8ae:	f7ff ffcb 	bl	800d848 <_vsniprintf_r>
 800d8b2:	b003      	add	sp, #12
 800d8b4:	f85d fb04 	ldr.w	pc, [sp], #4
 800d8b8:	200002cc 	.word	0x200002cc

0800d8bc <quorem>:
 800d8bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8c0:	6903      	ldr	r3, [r0, #16]
 800d8c2:	690c      	ldr	r4, [r1, #16]
 800d8c4:	42a3      	cmp	r3, r4
 800d8c6:	4607      	mov	r7, r0
 800d8c8:	f2c0 8081 	blt.w	800d9ce <quorem+0x112>
 800d8cc:	3c01      	subs	r4, #1
 800d8ce:	f101 0814 	add.w	r8, r1, #20
 800d8d2:	f100 0514 	add.w	r5, r0, #20
 800d8d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d8da:	9301      	str	r3, [sp, #4]
 800d8dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d8e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d8e4:	3301      	adds	r3, #1
 800d8e6:	429a      	cmp	r2, r3
 800d8e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d8ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d8f0:	fbb2 f6f3 	udiv	r6, r2, r3
 800d8f4:	d331      	bcc.n	800d95a <quorem+0x9e>
 800d8f6:	f04f 0e00 	mov.w	lr, #0
 800d8fa:	4640      	mov	r0, r8
 800d8fc:	46ac      	mov	ip, r5
 800d8fe:	46f2      	mov	sl, lr
 800d900:	f850 2b04 	ldr.w	r2, [r0], #4
 800d904:	b293      	uxth	r3, r2
 800d906:	fb06 e303 	mla	r3, r6, r3, lr
 800d90a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d90e:	b29b      	uxth	r3, r3
 800d910:	ebaa 0303 	sub.w	r3, sl, r3
 800d914:	f8dc a000 	ldr.w	sl, [ip]
 800d918:	0c12      	lsrs	r2, r2, #16
 800d91a:	fa13 f38a 	uxtah	r3, r3, sl
 800d91e:	fb06 e202 	mla	r2, r6, r2, lr
 800d922:	9300      	str	r3, [sp, #0]
 800d924:	9b00      	ldr	r3, [sp, #0]
 800d926:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d92a:	b292      	uxth	r2, r2
 800d92c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d930:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d934:	f8bd 3000 	ldrh.w	r3, [sp]
 800d938:	4581      	cmp	r9, r0
 800d93a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d93e:	f84c 3b04 	str.w	r3, [ip], #4
 800d942:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d946:	d2db      	bcs.n	800d900 <quorem+0x44>
 800d948:	f855 300b 	ldr.w	r3, [r5, fp]
 800d94c:	b92b      	cbnz	r3, 800d95a <quorem+0x9e>
 800d94e:	9b01      	ldr	r3, [sp, #4]
 800d950:	3b04      	subs	r3, #4
 800d952:	429d      	cmp	r5, r3
 800d954:	461a      	mov	r2, r3
 800d956:	d32e      	bcc.n	800d9b6 <quorem+0xfa>
 800d958:	613c      	str	r4, [r7, #16]
 800d95a:	4638      	mov	r0, r7
 800d95c:	f001 fc84 	bl	800f268 <__mcmp>
 800d960:	2800      	cmp	r0, #0
 800d962:	db24      	blt.n	800d9ae <quorem+0xf2>
 800d964:	3601      	adds	r6, #1
 800d966:	4628      	mov	r0, r5
 800d968:	f04f 0c00 	mov.w	ip, #0
 800d96c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d970:	f8d0 e000 	ldr.w	lr, [r0]
 800d974:	b293      	uxth	r3, r2
 800d976:	ebac 0303 	sub.w	r3, ip, r3
 800d97a:	0c12      	lsrs	r2, r2, #16
 800d97c:	fa13 f38e 	uxtah	r3, r3, lr
 800d980:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d984:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d988:	b29b      	uxth	r3, r3
 800d98a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d98e:	45c1      	cmp	r9, r8
 800d990:	f840 3b04 	str.w	r3, [r0], #4
 800d994:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d998:	d2e8      	bcs.n	800d96c <quorem+0xb0>
 800d99a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d99e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d9a2:	b922      	cbnz	r2, 800d9ae <quorem+0xf2>
 800d9a4:	3b04      	subs	r3, #4
 800d9a6:	429d      	cmp	r5, r3
 800d9a8:	461a      	mov	r2, r3
 800d9aa:	d30a      	bcc.n	800d9c2 <quorem+0x106>
 800d9ac:	613c      	str	r4, [r7, #16]
 800d9ae:	4630      	mov	r0, r6
 800d9b0:	b003      	add	sp, #12
 800d9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9b6:	6812      	ldr	r2, [r2, #0]
 800d9b8:	3b04      	subs	r3, #4
 800d9ba:	2a00      	cmp	r2, #0
 800d9bc:	d1cc      	bne.n	800d958 <quorem+0x9c>
 800d9be:	3c01      	subs	r4, #1
 800d9c0:	e7c7      	b.n	800d952 <quorem+0x96>
 800d9c2:	6812      	ldr	r2, [r2, #0]
 800d9c4:	3b04      	subs	r3, #4
 800d9c6:	2a00      	cmp	r2, #0
 800d9c8:	d1f0      	bne.n	800d9ac <quorem+0xf0>
 800d9ca:	3c01      	subs	r4, #1
 800d9cc:	e7eb      	b.n	800d9a6 <quorem+0xea>
 800d9ce:	2000      	movs	r0, #0
 800d9d0:	e7ee      	b.n	800d9b0 <quorem+0xf4>
 800d9d2:	0000      	movs	r0, r0
 800d9d4:	0000      	movs	r0, r0
	...

0800d9d8 <_dtoa_r>:
 800d9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9dc:	ed2d 8b04 	vpush	{d8-d9}
 800d9e0:	ec57 6b10 	vmov	r6, r7, d0
 800d9e4:	b093      	sub	sp, #76	; 0x4c
 800d9e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d9e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d9ec:	9106      	str	r1, [sp, #24]
 800d9ee:	ee10 aa10 	vmov	sl, s0
 800d9f2:	4604      	mov	r4, r0
 800d9f4:	9209      	str	r2, [sp, #36]	; 0x24
 800d9f6:	930c      	str	r3, [sp, #48]	; 0x30
 800d9f8:	46bb      	mov	fp, r7
 800d9fa:	b975      	cbnz	r5, 800da1a <_dtoa_r+0x42>
 800d9fc:	2010      	movs	r0, #16
 800d9fe:	f001 f94d 	bl	800ec9c <malloc>
 800da02:	4602      	mov	r2, r0
 800da04:	6260      	str	r0, [r4, #36]	; 0x24
 800da06:	b920      	cbnz	r0, 800da12 <_dtoa_r+0x3a>
 800da08:	4ba7      	ldr	r3, [pc, #668]	; (800dca8 <_dtoa_r+0x2d0>)
 800da0a:	21ea      	movs	r1, #234	; 0xea
 800da0c:	48a7      	ldr	r0, [pc, #668]	; (800dcac <_dtoa_r+0x2d4>)
 800da0e:	f002 f8ad 	bl	800fb6c <__assert_func>
 800da12:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800da16:	6005      	str	r5, [r0, #0]
 800da18:	60c5      	str	r5, [r0, #12]
 800da1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da1c:	6819      	ldr	r1, [r3, #0]
 800da1e:	b151      	cbz	r1, 800da36 <_dtoa_r+0x5e>
 800da20:	685a      	ldr	r2, [r3, #4]
 800da22:	604a      	str	r2, [r1, #4]
 800da24:	2301      	movs	r3, #1
 800da26:	4093      	lsls	r3, r2
 800da28:	608b      	str	r3, [r1, #8]
 800da2a:	4620      	mov	r0, r4
 800da2c:	f001 f990 	bl	800ed50 <_Bfree>
 800da30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da32:	2200      	movs	r2, #0
 800da34:	601a      	str	r2, [r3, #0]
 800da36:	1e3b      	subs	r3, r7, #0
 800da38:	bfaa      	itet	ge
 800da3a:	2300      	movge	r3, #0
 800da3c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800da40:	f8c8 3000 	strge.w	r3, [r8]
 800da44:	4b9a      	ldr	r3, [pc, #616]	; (800dcb0 <_dtoa_r+0x2d8>)
 800da46:	bfbc      	itt	lt
 800da48:	2201      	movlt	r2, #1
 800da4a:	f8c8 2000 	strlt.w	r2, [r8]
 800da4e:	ea33 030b 	bics.w	r3, r3, fp
 800da52:	d11b      	bne.n	800da8c <_dtoa_r+0xb4>
 800da54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800da56:	f242 730f 	movw	r3, #9999	; 0x270f
 800da5a:	6013      	str	r3, [r2, #0]
 800da5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800da60:	4333      	orrs	r3, r6
 800da62:	f000 8592 	beq.w	800e58a <_dtoa_r+0xbb2>
 800da66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800da68:	b963      	cbnz	r3, 800da84 <_dtoa_r+0xac>
 800da6a:	4b92      	ldr	r3, [pc, #584]	; (800dcb4 <_dtoa_r+0x2dc>)
 800da6c:	e022      	b.n	800dab4 <_dtoa_r+0xdc>
 800da6e:	4b92      	ldr	r3, [pc, #584]	; (800dcb8 <_dtoa_r+0x2e0>)
 800da70:	9301      	str	r3, [sp, #4]
 800da72:	3308      	adds	r3, #8
 800da74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800da76:	6013      	str	r3, [r2, #0]
 800da78:	9801      	ldr	r0, [sp, #4]
 800da7a:	b013      	add	sp, #76	; 0x4c
 800da7c:	ecbd 8b04 	vpop	{d8-d9}
 800da80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da84:	4b8b      	ldr	r3, [pc, #556]	; (800dcb4 <_dtoa_r+0x2dc>)
 800da86:	9301      	str	r3, [sp, #4]
 800da88:	3303      	adds	r3, #3
 800da8a:	e7f3      	b.n	800da74 <_dtoa_r+0x9c>
 800da8c:	2200      	movs	r2, #0
 800da8e:	2300      	movs	r3, #0
 800da90:	4650      	mov	r0, sl
 800da92:	4659      	mov	r1, fp
 800da94:	f7f3 f820 	bl	8000ad8 <__aeabi_dcmpeq>
 800da98:	ec4b ab19 	vmov	d9, sl, fp
 800da9c:	4680      	mov	r8, r0
 800da9e:	b158      	cbz	r0, 800dab8 <_dtoa_r+0xe0>
 800daa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800daa2:	2301      	movs	r3, #1
 800daa4:	6013      	str	r3, [r2, #0]
 800daa6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	f000 856b 	beq.w	800e584 <_dtoa_r+0xbac>
 800daae:	4883      	ldr	r0, [pc, #524]	; (800dcbc <_dtoa_r+0x2e4>)
 800dab0:	6018      	str	r0, [r3, #0]
 800dab2:	1e43      	subs	r3, r0, #1
 800dab4:	9301      	str	r3, [sp, #4]
 800dab6:	e7df      	b.n	800da78 <_dtoa_r+0xa0>
 800dab8:	ec4b ab10 	vmov	d0, sl, fp
 800dabc:	aa10      	add	r2, sp, #64	; 0x40
 800dabe:	a911      	add	r1, sp, #68	; 0x44
 800dac0:	4620      	mov	r0, r4
 800dac2:	f001 fcf3 	bl	800f4ac <__d2b>
 800dac6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800daca:	ee08 0a10 	vmov	s16, r0
 800dace:	2d00      	cmp	r5, #0
 800dad0:	f000 8084 	beq.w	800dbdc <_dtoa_r+0x204>
 800dad4:	ee19 3a90 	vmov	r3, s19
 800dad8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dadc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800dae0:	4656      	mov	r6, sl
 800dae2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800dae6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800daea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800daee:	4b74      	ldr	r3, [pc, #464]	; (800dcc0 <_dtoa_r+0x2e8>)
 800daf0:	2200      	movs	r2, #0
 800daf2:	4630      	mov	r0, r6
 800daf4:	4639      	mov	r1, r7
 800daf6:	f7f2 fbcf 	bl	8000298 <__aeabi_dsub>
 800dafa:	a365      	add	r3, pc, #404	; (adr r3, 800dc90 <_dtoa_r+0x2b8>)
 800dafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db00:	f7f2 fd82 	bl	8000608 <__aeabi_dmul>
 800db04:	a364      	add	r3, pc, #400	; (adr r3, 800dc98 <_dtoa_r+0x2c0>)
 800db06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db0a:	f7f2 fbc7 	bl	800029c <__adddf3>
 800db0e:	4606      	mov	r6, r0
 800db10:	4628      	mov	r0, r5
 800db12:	460f      	mov	r7, r1
 800db14:	f7f2 fd0e 	bl	8000534 <__aeabi_i2d>
 800db18:	a361      	add	r3, pc, #388	; (adr r3, 800dca0 <_dtoa_r+0x2c8>)
 800db1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db1e:	f7f2 fd73 	bl	8000608 <__aeabi_dmul>
 800db22:	4602      	mov	r2, r0
 800db24:	460b      	mov	r3, r1
 800db26:	4630      	mov	r0, r6
 800db28:	4639      	mov	r1, r7
 800db2a:	f7f2 fbb7 	bl	800029c <__adddf3>
 800db2e:	4606      	mov	r6, r0
 800db30:	460f      	mov	r7, r1
 800db32:	f7f3 f819 	bl	8000b68 <__aeabi_d2iz>
 800db36:	2200      	movs	r2, #0
 800db38:	9000      	str	r0, [sp, #0]
 800db3a:	2300      	movs	r3, #0
 800db3c:	4630      	mov	r0, r6
 800db3e:	4639      	mov	r1, r7
 800db40:	f7f2 ffd4 	bl	8000aec <__aeabi_dcmplt>
 800db44:	b150      	cbz	r0, 800db5c <_dtoa_r+0x184>
 800db46:	9800      	ldr	r0, [sp, #0]
 800db48:	f7f2 fcf4 	bl	8000534 <__aeabi_i2d>
 800db4c:	4632      	mov	r2, r6
 800db4e:	463b      	mov	r3, r7
 800db50:	f7f2 ffc2 	bl	8000ad8 <__aeabi_dcmpeq>
 800db54:	b910      	cbnz	r0, 800db5c <_dtoa_r+0x184>
 800db56:	9b00      	ldr	r3, [sp, #0]
 800db58:	3b01      	subs	r3, #1
 800db5a:	9300      	str	r3, [sp, #0]
 800db5c:	9b00      	ldr	r3, [sp, #0]
 800db5e:	2b16      	cmp	r3, #22
 800db60:	d85a      	bhi.n	800dc18 <_dtoa_r+0x240>
 800db62:	9a00      	ldr	r2, [sp, #0]
 800db64:	4b57      	ldr	r3, [pc, #348]	; (800dcc4 <_dtoa_r+0x2ec>)
 800db66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db6e:	ec51 0b19 	vmov	r0, r1, d9
 800db72:	f7f2 ffbb 	bl	8000aec <__aeabi_dcmplt>
 800db76:	2800      	cmp	r0, #0
 800db78:	d050      	beq.n	800dc1c <_dtoa_r+0x244>
 800db7a:	9b00      	ldr	r3, [sp, #0]
 800db7c:	3b01      	subs	r3, #1
 800db7e:	9300      	str	r3, [sp, #0]
 800db80:	2300      	movs	r3, #0
 800db82:	930b      	str	r3, [sp, #44]	; 0x2c
 800db84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800db86:	1b5d      	subs	r5, r3, r5
 800db88:	1e6b      	subs	r3, r5, #1
 800db8a:	9305      	str	r3, [sp, #20]
 800db8c:	bf45      	ittet	mi
 800db8e:	f1c5 0301 	rsbmi	r3, r5, #1
 800db92:	9304      	strmi	r3, [sp, #16]
 800db94:	2300      	movpl	r3, #0
 800db96:	2300      	movmi	r3, #0
 800db98:	bf4c      	ite	mi
 800db9a:	9305      	strmi	r3, [sp, #20]
 800db9c:	9304      	strpl	r3, [sp, #16]
 800db9e:	9b00      	ldr	r3, [sp, #0]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	db3d      	blt.n	800dc20 <_dtoa_r+0x248>
 800dba4:	9b05      	ldr	r3, [sp, #20]
 800dba6:	9a00      	ldr	r2, [sp, #0]
 800dba8:	920a      	str	r2, [sp, #40]	; 0x28
 800dbaa:	4413      	add	r3, r2
 800dbac:	9305      	str	r3, [sp, #20]
 800dbae:	2300      	movs	r3, #0
 800dbb0:	9307      	str	r3, [sp, #28]
 800dbb2:	9b06      	ldr	r3, [sp, #24]
 800dbb4:	2b09      	cmp	r3, #9
 800dbb6:	f200 8089 	bhi.w	800dccc <_dtoa_r+0x2f4>
 800dbba:	2b05      	cmp	r3, #5
 800dbbc:	bfc4      	itt	gt
 800dbbe:	3b04      	subgt	r3, #4
 800dbc0:	9306      	strgt	r3, [sp, #24]
 800dbc2:	9b06      	ldr	r3, [sp, #24]
 800dbc4:	f1a3 0302 	sub.w	r3, r3, #2
 800dbc8:	bfcc      	ite	gt
 800dbca:	2500      	movgt	r5, #0
 800dbcc:	2501      	movle	r5, #1
 800dbce:	2b03      	cmp	r3, #3
 800dbd0:	f200 8087 	bhi.w	800dce2 <_dtoa_r+0x30a>
 800dbd4:	e8df f003 	tbb	[pc, r3]
 800dbd8:	59383a2d 	.word	0x59383a2d
 800dbdc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800dbe0:	441d      	add	r5, r3
 800dbe2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800dbe6:	2b20      	cmp	r3, #32
 800dbe8:	bfc1      	itttt	gt
 800dbea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800dbee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800dbf2:	fa0b f303 	lslgt.w	r3, fp, r3
 800dbf6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800dbfa:	bfda      	itte	le
 800dbfc:	f1c3 0320 	rsble	r3, r3, #32
 800dc00:	fa06 f003 	lslle.w	r0, r6, r3
 800dc04:	4318      	orrgt	r0, r3
 800dc06:	f7f2 fc85 	bl	8000514 <__aeabi_ui2d>
 800dc0a:	2301      	movs	r3, #1
 800dc0c:	4606      	mov	r6, r0
 800dc0e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800dc12:	3d01      	subs	r5, #1
 800dc14:	930e      	str	r3, [sp, #56]	; 0x38
 800dc16:	e76a      	b.n	800daee <_dtoa_r+0x116>
 800dc18:	2301      	movs	r3, #1
 800dc1a:	e7b2      	b.n	800db82 <_dtoa_r+0x1aa>
 800dc1c:	900b      	str	r0, [sp, #44]	; 0x2c
 800dc1e:	e7b1      	b.n	800db84 <_dtoa_r+0x1ac>
 800dc20:	9b04      	ldr	r3, [sp, #16]
 800dc22:	9a00      	ldr	r2, [sp, #0]
 800dc24:	1a9b      	subs	r3, r3, r2
 800dc26:	9304      	str	r3, [sp, #16]
 800dc28:	4253      	negs	r3, r2
 800dc2a:	9307      	str	r3, [sp, #28]
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	930a      	str	r3, [sp, #40]	; 0x28
 800dc30:	e7bf      	b.n	800dbb2 <_dtoa_r+0x1da>
 800dc32:	2300      	movs	r3, #0
 800dc34:	9308      	str	r3, [sp, #32]
 800dc36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	dc55      	bgt.n	800dce8 <_dtoa_r+0x310>
 800dc3c:	2301      	movs	r3, #1
 800dc3e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800dc42:	461a      	mov	r2, r3
 800dc44:	9209      	str	r2, [sp, #36]	; 0x24
 800dc46:	e00c      	b.n	800dc62 <_dtoa_r+0x28a>
 800dc48:	2301      	movs	r3, #1
 800dc4a:	e7f3      	b.n	800dc34 <_dtoa_r+0x25c>
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dc50:	9308      	str	r3, [sp, #32]
 800dc52:	9b00      	ldr	r3, [sp, #0]
 800dc54:	4413      	add	r3, r2
 800dc56:	9302      	str	r3, [sp, #8]
 800dc58:	3301      	adds	r3, #1
 800dc5a:	2b01      	cmp	r3, #1
 800dc5c:	9303      	str	r3, [sp, #12]
 800dc5e:	bfb8      	it	lt
 800dc60:	2301      	movlt	r3, #1
 800dc62:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800dc64:	2200      	movs	r2, #0
 800dc66:	6042      	str	r2, [r0, #4]
 800dc68:	2204      	movs	r2, #4
 800dc6a:	f102 0614 	add.w	r6, r2, #20
 800dc6e:	429e      	cmp	r6, r3
 800dc70:	6841      	ldr	r1, [r0, #4]
 800dc72:	d93d      	bls.n	800dcf0 <_dtoa_r+0x318>
 800dc74:	4620      	mov	r0, r4
 800dc76:	f001 f82b 	bl	800ecd0 <_Balloc>
 800dc7a:	9001      	str	r0, [sp, #4]
 800dc7c:	2800      	cmp	r0, #0
 800dc7e:	d13b      	bne.n	800dcf8 <_dtoa_r+0x320>
 800dc80:	4b11      	ldr	r3, [pc, #68]	; (800dcc8 <_dtoa_r+0x2f0>)
 800dc82:	4602      	mov	r2, r0
 800dc84:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800dc88:	e6c0      	b.n	800da0c <_dtoa_r+0x34>
 800dc8a:	2301      	movs	r3, #1
 800dc8c:	e7df      	b.n	800dc4e <_dtoa_r+0x276>
 800dc8e:	bf00      	nop
 800dc90:	636f4361 	.word	0x636f4361
 800dc94:	3fd287a7 	.word	0x3fd287a7
 800dc98:	8b60c8b3 	.word	0x8b60c8b3
 800dc9c:	3fc68a28 	.word	0x3fc68a28
 800dca0:	509f79fb 	.word	0x509f79fb
 800dca4:	3fd34413 	.word	0x3fd34413
 800dca8:	08011ad6 	.word	0x08011ad6
 800dcac:	08011aed 	.word	0x08011aed
 800dcb0:	7ff00000 	.word	0x7ff00000
 800dcb4:	08011ad2 	.word	0x08011ad2
 800dcb8:	08011ac9 	.word	0x08011ac9
 800dcbc:	08011949 	.word	0x08011949
 800dcc0:	3ff80000 	.word	0x3ff80000
 800dcc4:	08011c58 	.word	0x08011c58
 800dcc8:	08011b48 	.word	0x08011b48
 800dccc:	2501      	movs	r5, #1
 800dcce:	2300      	movs	r3, #0
 800dcd0:	9306      	str	r3, [sp, #24]
 800dcd2:	9508      	str	r5, [sp, #32]
 800dcd4:	f04f 33ff 	mov.w	r3, #4294967295
 800dcd8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800dcdc:	2200      	movs	r2, #0
 800dcde:	2312      	movs	r3, #18
 800dce0:	e7b0      	b.n	800dc44 <_dtoa_r+0x26c>
 800dce2:	2301      	movs	r3, #1
 800dce4:	9308      	str	r3, [sp, #32]
 800dce6:	e7f5      	b.n	800dcd4 <_dtoa_r+0x2fc>
 800dce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800dcee:	e7b8      	b.n	800dc62 <_dtoa_r+0x28a>
 800dcf0:	3101      	adds	r1, #1
 800dcf2:	6041      	str	r1, [r0, #4]
 800dcf4:	0052      	lsls	r2, r2, #1
 800dcf6:	e7b8      	b.n	800dc6a <_dtoa_r+0x292>
 800dcf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dcfa:	9a01      	ldr	r2, [sp, #4]
 800dcfc:	601a      	str	r2, [r3, #0]
 800dcfe:	9b03      	ldr	r3, [sp, #12]
 800dd00:	2b0e      	cmp	r3, #14
 800dd02:	f200 809d 	bhi.w	800de40 <_dtoa_r+0x468>
 800dd06:	2d00      	cmp	r5, #0
 800dd08:	f000 809a 	beq.w	800de40 <_dtoa_r+0x468>
 800dd0c:	9b00      	ldr	r3, [sp, #0]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	dd32      	ble.n	800dd78 <_dtoa_r+0x3a0>
 800dd12:	4ab7      	ldr	r2, [pc, #732]	; (800dff0 <_dtoa_r+0x618>)
 800dd14:	f003 030f 	and.w	r3, r3, #15
 800dd18:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dd1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dd20:	9b00      	ldr	r3, [sp, #0]
 800dd22:	05d8      	lsls	r0, r3, #23
 800dd24:	ea4f 1723 	mov.w	r7, r3, asr #4
 800dd28:	d516      	bpl.n	800dd58 <_dtoa_r+0x380>
 800dd2a:	4bb2      	ldr	r3, [pc, #712]	; (800dff4 <_dtoa_r+0x61c>)
 800dd2c:	ec51 0b19 	vmov	r0, r1, d9
 800dd30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dd34:	f7f2 fd92 	bl	800085c <__aeabi_ddiv>
 800dd38:	f007 070f 	and.w	r7, r7, #15
 800dd3c:	4682      	mov	sl, r0
 800dd3e:	468b      	mov	fp, r1
 800dd40:	2503      	movs	r5, #3
 800dd42:	4eac      	ldr	r6, [pc, #688]	; (800dff4 <_dtoa_r+0x61c>)
 800dd44:	b957      	cbnz	r7, 800dd5c <_dtoa_r+0x384>
 800dd46:	4642      	mov	r2, r8
 800dd48:	464b      	mov	r3, r9
 800dd4a:	4650      	mov	r0, sl
 800dd4c:	4659      	mov	r1, fp
 800dd4e:	f7f2 fd85 	bl	800085c <__aeabi_ddiv>
 800dd52:	4682      	mov	sl, r0
 800dd54:	468b      	mov	fp, r1
 800dd56:	e028      	b.n	800ddaa <_dtoa_r+0x3d2>
 800dd58:	2502      	movs	r5, #2
 800dd5a:	e7f2      	b.n	800dd42 <_dtoa_r+0x36a>
 800dd5c:	07f9      	lsls	r1, r7, #31
 800dd5e:	d508      	bpl.n	800dd72 <_dtoa_r+0x39a>
 800dd60:	4640      	mov	r0, r8
 800dd62:	4649      	mov	r1, r9
 800dd64:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dd68:	f7f2 fc4e 	bl	8000608 <__aeabi_dmul>
 800dd6c:	3501      	adds	r5, #1
 800dd6e:	4680      	mov	r8, r0
 800dd70:	4689      	mov	r9, r1
 800dd72:	107f      	asrs	r7, r7, #1
 800dd74:	3608      	adds	r6, #8
 800dd76:	e7e5      	b.n	800dd44 <_dtoa_r+0x36c>
 800dd78:	f000 809b 	beq.w	800deb2 <_dtoa_r+0x4da>
 800dd7c:	9b00      	ldr	r3, [sp, #0]
 800dd7e:	4f9d      	ldr	r7, [pc, #628]	; (800dff4 <_dtoa_r+0x61c>)
 800dd80:	425e      	negs	r6, r3
 800dd82:	4b9b      	ldr	r3, [pc, #620]	; (800dff0 <_dtoa_r+0x618>)
 800dd84:	f006 020f 	and.w	r2, r6, #15
 800dd88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd90:	ec51 0b19 	vmov	r0, r1, d9
 800dd94:	f7f2 fc38 	bl	8000608 <__aeabi_dmul>
 800dd98:	1136      	asrs	r6, r6, #4
 800dd9a:	4682      	mov	sl, r0
 800dd9c:	468b      	mov	fp, r1
 800dd9e:	2300      	movs	r3, #0
 800dda0:	2502      	movs	r5, #2
 800dda2:	2e00      	cmp	r6, #0
 800dda4:	d17a      	bne.n	800de9c <_dtoa_r+0x4c4>
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d1d3      	bne.n	800dd52 <_dtoa_r+0x37a>
 800ddaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	f000 8082 	beq.w	800deb6 <_dtoa_r+0x4de>
 800ddb2:	4b91      	ldr	r3, [pc, #580]	; (800dff8 <_dtoa_r+0x620>)
 800ddb4:	2200      	movs	r2, #0
 800ddb6:	4650      	mov	r0, sl
 800ddb8:	4659      	mov	r1, fp
 800ddba:	f7f2 fe97 	bl	8000aec <__aeabi_dcmplt>
 800ddbe:	2800      	cmp	r0, #0
 800ddc0:	d079      	beq.n	800deb6 <_dtoa_r+0x4de>
 800ddc2:	9b03      	ldr	r3, [sp, #12]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d076      	beq.n	800deb6 <_dtoa_r+0x4de>
 800ddc8:	9b02      	ldr	r3, [sp, #8]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	dd36      	ble.n	800de3c <_dtoa_r+0x464>
 800ddce:	9b00      	ldr	r3, [sp, #0]
 800ddd0:	4650      	mov	r0, sl
 800ddd2:	4659      	mov	r1, fp
 800ddd4:	1e5f      	subs	r7, r3, #1
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	4b88      	ldr	r3, [pc, #544]	; (800dffc <_dtoa_r+0x624>)
 800ddda:	f7f2 fc15 	bl	8000608 <__aeabi_dmul>
 800ddde:	9e02      	ldr	r6, [sp, #8]
 800dde0:	4682      	mov	sl, r0
 800dde2:	468b      	mov	fp, r1
 800dde4:	3501      	adds	r5, #1
 800dde6:	4628      	mov	r0, r5
 800dde8:	f7f2 fba4 	bl	8000534 <__aeabi_i2d>
 800ddec:	4652      	mov	r2, sl
 800ddee:	465b      	mov	r3, fp
 800ddf0:	f7f2 fc0a 	bl	8000608 <__aeabi_dmul>
 800ddf4:	4b82      	ldr	r3, [pc, #520]	; (800e000 <_dtoa_r+0x628>)
 800ddf6:	2200      	movs	r2, #0
 800ddf8:	f7f2 fa50 	bl	800029c <__adddf3>
 800ddfc:	46d0      	mov	r8, sl
 800ddfe:	46d9      	mov	r9, fp
 800de00:	4682      	mov	sl, r0
 800de02:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800de06:	2e00      	cmp	r6, #0
 800de08:	d158      	bne.n	800debc <_dtoa_r+0x4e4>
 800de0a:	4b7e      	ldr	r3, [pc, #504]	; (800e004 <_dtoa_r+0x62c>)
 800de0c:	2200      	movs	r2, #0
 800de0e:	4640      	mov	r0, r8
 800de10:	4649      	mov	r1, r9
 800de12:	f7f2 fa41 	bl	8000298 <__aeabi_dsub>
 800de16:	4652      	mov	r2, sl
 800de18:	465b      	mov	r3, fp
 800de1a:	4680      	mov	r8, r0
 800de1c:	4689      	mov	r9, r1
 800de1e:	f7f2 fe83 	bl	8000b28 <__aeabi_dcmpgt>
 800de22:	2800      	cmp	r0, #0
 800de24:	f040 8295 	bne.w	800e352 <_dtoa_r+0x97a>
 800de28:	4652      	mov	r2, sl
 800de2a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800de2e:	4640      	mov	r0, r8
 800de30:	4649      	mov	r1, r9
 800de32:	f7f2 fe5b 	bl	8000aec <__aeabi_dcmplt>
 800de36:	2800      	cmp	r0, #0
 800de38:	f040 8289 	bne.w	800e34e <_dtoa_r+0x976>
 800de3c:	ec5b ab19 	vmov	sl, fp, d9
 800de40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800de42:	2b00      	cmp	r3, #0
 800de44:	f2c0 8148 	blt.w	800e0d8 <_dtoa_r+0x700>
 800de48:	9a00      	ldr	r2, [sp, #0]
 800de4a:	2a0e      	cmp	r2, #14
 800de4c:	f300 8144 	bgt.w	800e0d8 <_dtoa_r+0x700>
 800de50:	4b67      	ldr	r3, [pc, #412]	; (800dff0 <_dtoa_r+0x618>)
 800de52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de56:	e9d3 8900 	ldrd	r8, r9, [r3]
 800de5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	f280 80d5 	bge.w	800e00c <_dtoa_r+0x634>
 800de62:	9b03      	ldr	r3, [sp, #12]
 800de64:	2b00      	cmp	r3, #0
 800de66:	f300 80d1 	bgt.w	800e00c <_dtoa_r+0x634>
 800de6a:	f040 826f 	bne.w	800e34c <_dtoa_r+0x974>
 800de6e:	4b65      	ldr	r3, [pc, #404]	; (800e004 <_dtoa_r+0x62c>)
 800de70:	2200      	movs	r2, #0
 800de72:	4640      	mov	r0, r8
 800de74:	4649      	mov	r1, r9
 800de76:	f7f2 fbc7 	bl	8000608 <__aeabi_dmul>
 800de7a:	4652      	mov	r2, sl
 800de7c:	465b      	mov	r3, fp
 800de7e:	f7f2 fe49 	bl	8000b14 <__aeabi_dcmpge>
 800de82:	9e03      	ldr	r6, [sp, #12]
 800de84:	4637      	mov	r7, r6
 800de86:	2800      	cmp	r0, #0
 800de88:	f040 8245 	bne.w	800e316 <_dtoa_r+0x93e>
 800de8c:	9d01      	ldr	r5, [sp, #4]
 800de8e:	2331      	movs	r3, #49	; 0x31
 800de90:	f805 3b01 	strb.w	r3, [r5], #1
 800de94:	9b00      	ldr	r3, [sp, #0]
 800de96:	3301      	adds	r3, #1
 800de98:	9300      	str	r3, [sp, #0]
 800de9a:	e240      	b.n	800e31e <_dtoa_r+0x946>
 800de9c:	07f2      	lsls	r2, r6, #31
 800de9e:	d505      	bpl.n	800deac <_dtoa_r+0x4d4>
 800dea0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dea4:	f7f2 fbb0 	bl	8000608 <__aeabi_dmul>
 800dea8:	3501      	adds	r5, #1
 800deaa:	2301      	movs	r3, #1
 800deac:	1076      	asrs	r6, r6, #1
 800deae:	3708      	adds	r7, #8
 800deb0:	e777      	b.n	800dda2 <_dtoa_r+0x3ca>
 800deb2:	2502      	movs	r5, #2
 800deb4:	e779      	b.n	800ddaa <_dtoa_r+0x3d2>
 800deb6:	9f00      	ldr	r7, [sp, #0]
 800deb8:	9e03      	ldr	r6, [sp, #12]
 800deba:	e794      	b.n	800dde6 <_dtoa_r+0x40e>
 800debc:	9901      	ldr	r1, [sp, #4]
 800debe:	4b4c      	ldr	r3, [pc, #304]	; (800dff0 <_dtoa_r+0x618>)
 800dec0:	4431      	add	r1, r6
 800dec2:	910d      	str	r1, [sp, #52]	; 0x34
 800dec4:	9908      	ldr	r1, [sp, #32]
 800dec6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800deca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dece:	2900      	cmp	r1, #0
 800ded0:	d043      	beq.n	800df5a <_dtoa_r+0x582>
 800ded2:	494d      	ldr	r1, [pc, #308]	; (800e008 <_dtoa_r+0x630>)
 800ded4:	2000      	movs	r0, #0
 800ded6:	f7f2 fcc1 	bl	800085c <__aeabi_ddiv>
 800deda:	4652      	mov	r2, sl
 800dedc:	465b      	mov	r3, fp
 800dede:	f7f2 f9db 	bl	8000298 <__aeabi_dsub>
 800dee2:	9d01      	ldr	r5, [sp, #4]
 800dee4:	4682      	mov	sl, r0
 800dee6:	468b      	mov	fp, r1
 800dee8:	4649      	mov	r1, r9
 800deea:	4640      	mov	r0, r8
 800deec:	f7f2 fe3c 	bl	8000b68 <__aeabi_d2iz>
 800def0:	4606      	mov	r6, r0
 800def2:	f7f2 fb1f 	bl	8000534 <__aeabi_i2d>
 800def6:	4602      	mov	r2, r0
 800def8:	460b      	mov	r3, r1
 800defa:	4640      	mov	r0, r8
 800defc:	4649      	mov	r1, r9
 800defe:	f7f2 f9cb 	bl	8000298 <__aeabi_dsub>
 800df02:	3630      	adds	r6, #48	; 0x30
 800df04:	f805 6b01 	strb.w	r6, [r5], #1
 800df08:	4652      	mov	r2, sl
 800df0a:	465b      	mov	r3, fp
 800df0c:	4680      	mov	r8, r0
 800df0e:	4689      	mov	r9, r1
 800df10:	f7f2 fdec 	bl	8000aec <__aeabi_dcmplt>
 800df14:	2800      	cmp	r0, #0
 800df16:	d163      	bne.n	800dfe0 <_dtoa_r+0x608>
 800df18:	4642      	mov	r2, r8
 800df1a:	464b      	mov	r3, r9
 800df1c:	4936      	ldr	r1, [pc, #216]	; (800dff8 <_dtoa_r+0x620>)
 800df1e:	2000      	movs	r0, #0
 800df20:	f7f2 f9ba 	bl	8000298 <__aeabi_dsub>
 800df24:	4652      	mov	r2, sl
 800df26:	465b      	mov	r3, fp
 800df28:	f7f2 fde0 	bl	8000aec <__aeabi_dcmplt>
 800df2c:	2800      	cmp	r0, #0
 800df2e:	f040 80b5 	bne.w	800e09c <_dtoa_r+0x6c4>
 800df32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df34:	429d      	cmp	r5, r3
 800df36:	d081      	beq.n	800de3c <_dtoa_r+0x464>
 800df38:	4b30      	ldr	r3, [pc, #192]	; (800dffc <_dtoa_r+0x624>)
 800df3a:	2200      	movs	r2, #0
 800df3c:	4650      	mov	r0, sl
 800df3e:	4659      	mov	r1, fp
 800df40:	f7f2 fb62 	bl	8000608 <__aeabi_dmul>
 800df44:	4b2d      	ldr	r3, [pc, #180]	; (800dffc <_dtoa_r+0x624>)
 800df46:	4682      	mov	sl, r0
 800df48:	468b      	mov	fp, r1
 800df4a:	4640      	mov	r0, r8
 800df4c:	4649      	mov	r1, r9
 800df4e:	2200      	movs	r2, #0
 800df50:	f7f2 fb5a 	bl	8000608 <__aeabi_dmul>
 800df54:	4680      	mov	r8, r0
 800df56:	4689      	mov	r9, r1
 800df58:	e7c6      	b.n	800dee8 <_dtoa_r+0x510>
 800df5a:	4650      	mov	r0, sl
 800df5c:	4659      	mov	r1, fp
 800df5e:	f7f2 fb53 	bl	8000608 <__aeabi_dmul>
 800df62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df64:	9d01      	ldr	r5, [sp, #4]
 800df66:	930f      	str	r3, [sp, #60]	; 0x3c
 800df68:	4682      	mov	sl, r0
 800df6a:	468b      	mov	fp, r1
 800df6c:	4649      	mov	r1, r9
 800df6e:	4640      	mov	r0, r8
 800df70:	f7f2 fdfa 	bl	8000b68 <__aeabi_d2iz>
 800df74:	4606      	mov	r6, r0
 800df76:	f7f2 fadd 	bl	8000534 <__aeabi_i2d>
 800df7a:	3630      	adds	r6, #48	; 0x30
 800df7c:	4602      	mov	r2, r0
 800df7e:	460b      	mov	r3, r1
 800df80:	4640      	mov	r0, r8
 800df82:	4649      	mov	r1, r9
 800df84:	f7f2 f988 	bl	8000298 <__aeabi_dsub>
 800df88:	f805 6b01 	strb.w	r6, [r5], #1
 800df8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df8e:	429d      	cmp	r5, r3
 800df90:	4680      	mov	r8, r0
 800df92:	4689      	mov	r9, r1
 800df94:	f04f 0200 	mov.w	r2, #0
 800df98:	d124      	bne.n	800dfe4 <_dtoa_r+0x60c>
 800df9a:	4b1b      	ldr	r3, [pc, #108]	; (800e008 <_dtoa_r+0x630>)
 800df9c:	4650      	mov	r0, sl
 800df9e:	4659      	mov	r1, fp
 800dfa0:	f7f2 f97c 	bl	800029c <__adddf3>
 800dfa4:	4602      	mov	r2, r0
 800dfa6:	460b      	mov	r3, r1
 800dfa8:	4640      	mov	r0, r8
 800dfaa:	4649      	mov	r1, r9
 800dfac:	f7f2 fdbc 	bl	8000b28 <__aeabi_dcmpgt>
 800dfb0:	2800      	cmp	r0, #0
 800dfb2:	d173      	bne.n	800e09c <_dtoa_r+0x6c4>
 800dfb4:	4652      	mov	r2, sl
 800dfb6:	465b      	mov	r3, fp
 800dfb8:	4913      	ldr	r1, [pc, #76]	; (800e008 <_dtoa_r+0x630>)
 800dfba:	2000      	movs	r0, #0
 800dfbc:	f7f2 f96c 	bl	8000298 <__aeabi_dsub>
 800dfc0:	4602      	mov	r2, r0
 800dfc2:	460b      	mov	r3, r1
 800dfc4:	4640      	mov	r0, r8
 800dfc6:	4649      	mov	r1, r9
 800dfc8:	f7f2 fd90 	bl	8000aec <__aeabi_dcmplt>
 800dfcc:	2800      	cmp	r0, #0
 800dfce:	f43f af35 	beq.w	800de3c <_dtoa_r+0x464>
 800dfd2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800dfd4:	1e6b      	subs	r3, r5, #1
 800dfd6:	930f      	str	r3, [sp, #60]	; 0x3c
 800dfd8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dfdc:	2b30      	cmp	r3, #48	; 0x30
 800dfde:	d0f8      	beq.n	800dfd2 <_dtoa_r+0x5fa>
 800dfe0:	9700      	str	r7, [sp, #0]
 800dfe2:	e049      	b.n	800e078 <_dtoa_r+0x6a0>
 800dfe4:	4b05      	ldr	r3, [pc, #20]	; (800dffc <_dtoa_r+0x624>)
 800dfe6:	f7f2 fb0f 	bl	8000608 <__aeabi_dmul>
 800dfea:	4680      	mov	r8, r0
 800dfec:	4689      	mov	r9, r1
 800dfee:	e7bd      	b.n	800df6c <_dtoa_r+0x594>
 800dff0:	08011c58 	.word	0x08011c58
 800dff4:	08011c30 	.word	0x08011c30
 800dff8:	3ff00000 	.word	0x3ff00000
 800dffc:	40240000 	.word	0x40240000
 800e000:	401c0000 	.word	0x401c0000
 800e004:	40140000 	.word	0x40140000
 800e008:	3fe00000 	.word	0x3fe00000
 800e00c:	9d01      	ldr	r5, [sp, #4]
 800e00e:	4656      	mov	r6, sl
 800e010:	465f      	mov	r7, fp
 800e012:	4642      	mov	r2, r8
 800e014:	464b      	mov	r3, r9
 800e016:	4630      	mov	r0, r6
 800e018:	4639      	mov	r1, r7
 800e01a:	f7f2 fc1f 	bl	800085c <__aeabi_ddiv>
 800e01e:	f7f2 fda3 	bl	8000b68 <__aeabi_d2iz>
 800e022:	4682      	mov	sl, r0
 800e024:	f7f2 fa86 	bl	8000534 <__aeabi_i2d>
 800e028:	4642      	mov	r2, r8
 800e02a:	464b      	mov	r3, r9
 800e02c:	f7f2 faec 	bl	8000608 <__aeabi_dmul>
 800e030:	4602      	mov	r2, r0
 800e032:	460b      	mov	r3, r1
 800e034:	4630      	mov	r0, r6
 800e036:	4639      	mov	r1, r7
 800e038:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800e03c:	f7f2 f92c 	bl	8000298 <__aeabi_dsub>
 800e040:	f805 6b01 	strb.w	r6, [r5], #1
 800e044:	9e01      	ldr	r6, [sp, #4]
 800e046:	9f03      	ldr	r7, [sp, #12]
 800e048:	1bae      	subs	r6, r5, r6
 800e04a:	42b7      	cmp	r7, r6
 800e04c:	4602      	mov	r2, r0
 800e04e:	460b      	mov	r3, r1
 800e050:	d135      	bne.n	800e0be <_dtoa_r+0x6e6>
 800e052:	f7f2 f923 	bl	800029c <__adddf3>
 800e056:	4642      	mov	r2, r8
 800e058:	464b      	mov	r3, r9
 800e05a:	4606      	mov	r6, r0
 800e05c:	460f      	mov	r7, r1
 800e05e:	f7f2 fd63 	bl	8000b28 <__aeabi_dcmpgt>
 800e062:	b9d0      	cbnz	r0, 800e09a <_dtoa_r+0x6c2>
 800e064:	4642      	mov	r2, r8
 800e066:	464b      	mov	r3, r9
 800e068:	4630      	mov	r0, r6
 800e06a:	4639      	mov	r1, r7
 800e06c:	f7f2 fd34 	bl	8000ad8 <__aeabi_dcmpeq>
 800e070:	b110      	cbz	r0, 800e078 <_dtoa_r+0x6a0>
 800e072:	f01a 0f01 	tst.w	sl, #1
 800e076:	d110      	bne.n	800e09a <_dtoa_r+0x6c2>
 800e078:	4620      	mov	r0, r4
 800e07a:	ee18 1a10 	vmov	r1, s16
 800e07e:	f000 fe67 	bl	800ed50 <_Bfree>
 800e082:	2300      	movs	r3, #0
 800e084:	9800      	ldr	r0, [sp, #0]
 800e086:	702b      	strb	r3, [r5, #0]
 800e088:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e08a:	3001      	adds	r0, #1
 800e08c:	6018      	str	r0, [r3, #0]
 800e08e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e090:	2b00      	cmp	r3, #0
 800e092:	f43f acf1 	beq.w	800da78 <_dtoa_r+0xa0>
 800e096:	601d      	str	r5, [r3, #0]
 800e098:	e4ee      	b.n	800da78 <_dtoa_r+0xa0>
 800e09a:	9f00      	ldr	r7, [sp, #0]
 800e09c:	462b      	mov	r3, r5
 800e09e:	461d      	mov	r5, r3
 800e0a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e0a4:	2a39      	cmp	r2, #57	; 0x39
 800e0a6:	d106      	bne.n	800e0b6 <_dtoa_r+0x6de>
 800e0a8:	9a01      	ldr	r2, [sp, #4]
 800e0aa:	429a      	cmp	r2, r3
 800e0ac:	d1f7      	bne.n	800e09e <_dtoa_r+0x6c6>
 800e0ae:	9901      	ldr	r1, [sp, #4]
 800e0b0:	2230      	movs	r2, #48	; 0x30
 800e0b2:	3701      	adds	r7, #1
 800e0b4:	700a      	strb	r2, [r1, #0]
 800e0b6:	781a      	ldrb	r2, [r3, #0]
 800e0b8:	3201      	adds	r2, #1
 800e0ba:	701a      	strb	r2, [r3, #0]
 800e0bc:	e790      	b.n	800dfe0 <_dtoa_r+0x608>
 800e0be:	4ba6      	ldr	r3, [pc, #664]	; (800e358 <_dtoa_r+0x980>)
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	f7f2 faa1 	bl	8000608 <__aeabi_dmul>
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	4606      	mov	r6, r0
 800e0cc:	460f      	mov	r7, r1
 800e0ce:	f7f2 fd03 	bl	8000ad8 <__aeabi_dcmpeq>
 800e0d2:	2800      	cmp	r0, #0
 800e0d4:	d09d      	beq.n	800e012 <_dtoa_r+0x63a>
 800e0d6:	e7cf      	b.n	800e078 <_dtoa_r+0x6a0>
 800e0d8:	9a08      	ldr	r2, [sp, #32]
 800e0da:	2a00      	cmp	r2, #0
 800e0dc:	f000 80d7 	beq.w	800e28e <_dtoa_r+0x8b6>
 800e0e0:	9a06      	ldr	r2, [sp, #24]
 800e0e2:	2a01      	cmp	r2, #1
 800e0e4:	f300 80ba 	bgt.w	800e25c <_dtoa_r+0x884>
 800e0e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e0ea:	2a00      	cmp	r2, #0
 800e0ec:	f000 80b2 	beq.w	800e254 <_dtoa_r+0x87c>
 800e0f0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e0f4:	9e07      	ldr	r6, [sp, #28]
 800e0f6:	9d04      	ldr	r5, [sp, #16]
 800e0f8:	9a04      	ldr	r2, [sp, #16]
 800e0fa:	441a      	add	r2, r3
 800e0fc:	9204      	str	r2, [sp, #16]
 800e0fe:	9a05      	ldr	r2, [sp, #20]
 800e100:	2101      	movs	r1, #1
 800e102:	441a      	add	r2, r3
 800e104:	4620      	mov	r0, r4
 800e106:	9205      	str	r2, [sp, #20]
 800e108:	f000 ff24 	bl	800ef54 <__i2b>
 800e10c:	4607      	mov	r7, r0
 800e10e:	2d00      	cmp	r5, #0
 800e110:	dd0c      	ble.n	800e12c <_dtoa_r+0x754>
 800e112:	9b05      	ldr	r3, [sp, #20]
 800e114:	2b00      	cmp	r3, #0
 800e116:	dd09      	ble.n	800e12c <_dtoa_r+0x754>
 800e118:	42ab      	cmp	r3, r5
 800e11a:	9a04      	ldr	r2, [sp, #16]
 800e11c:	bfa8      	it	ge
 800e11e:	462b      	movge	r3, r5
 800e120:	1ad2      	subs	r2, r2, r3
 800e122:	9204      	str	r2, [sp, #16]
 800e124:	9a05      	ldr	r2, [sp, #20]
 800e126:	1aed      	subs	r5, r5, r3
 800e128:	1ad3      	subs	r3, r2, r3
 800e12a:	9305      	str	r3, [sp, #20]
 800e12c:	9b07      	ldr	r3, [sp, #28]
 800e12e:	b31b      	cbz	r3, 800e178 <_dtoa_r+0x7a0>
 800e130:	9b08      	ldr	r3, [sp, #32]
 800e132:	2b00      	cmp	r3, #0
 800e134:	f000 80af 	beq.w	800e296 <_dtoa_r+0x8be>
 800e138:	2e00      	cmp	r6, #0
 800e13a:	dd13      	ble.n	800e164 <_dtoa_r+0x78c>
 800e13c:	4639      	mov	r1, r7
 800e13e:	4632      	mov	r2, r6
 800e140:	4620      	mov	r0, r4
 800e142:	f000 ffc7 	bl	800f0d4 <__pow5mult>
 800e146:	ee18 2a10 	vmov	r2, s16
 800e14a:	4601      	mov	r1, r0
 800e14c:	4607      	mov	r7, r0
 800e14e:	4620      	mov	r0, r4
 800e150:	f000 ff16 	bl	800ef80 <__multiply>
 800e154:	ee18 1a10 	vmov	r1, s16
 800e158:	4680      	mov	r8, r0
 800e15a:	4620      	mov	r0, r4
 800e15c:	f000 fdf8 	bl	800ed50 <_Bfree>
 800e160:	ee08 8a10 	vmov	s16, r8
 800e164:	9b07      	ldr	r3, [sp, #28]
 800e166:	1b9a      	subs	r2, r3, r6
 800e168:	d006      	beq.n	800e178 <_dtoa_r+0x7a0>
 800e16a:	ee18 1a10 	vmov	r1, s16
 800e16e:	4620      	mov	r0, r4
 800e170:	f000 ffb0 	bl	800f0d4 <__pow5mult>
 800e174:	ee08 0a10 	vmov	s16, r0
 800e178:	2101      	movs	r1, #1
 800e17a:	4620      	mov	r0, r4
 800e17c:	f000 feea 	bl	800ef54 <__i2b>
 800e180:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e182:	2b00      	cmp	r3, #0
 800e184:	4606      	mov	r6, r0
 800e186:	f340 8088 	ble.w	800e29a <_dtoa_r+0x8c2>
 800e18a:	461a      	mov	r2, r3
 800e18c:	4601      	mov	r1, r0
 800e18e:	4620      	mov	r0, r4
 800e190:	f000 ffa0 	bl	800f0d4 <__pow5mult>
 800e194:	9b06      	ldr	r3, [sp, #24]
 800e196:	2b01      	cmp	r3, #1
 800e198:	4606      	mov	r6, r0
 800e19a:	f340 8081 	ble.w	800e2a0 <_dtoa_r+0x8c8>
 800e19e:	f04f 0800 	mov.w	r8, #0
 800e1a2:	6933      	ldr	r3, [r6, #16]
 800e1a4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e1a8:	6918      	ldr	r0, [r3, #16]
 800e1aa:	f000 fe83 	bl	800eeb4 <__hi0bits>
 800e1ae:	f1c0 0020 	rsb	r0, r0, #32
 800e1b2:	9b05      	ldr	r3, [sp, #20]
 800e1b4:	4418      	add	r0, r3
 800e1b6:	f010 001f 	ands.w	r0, r0, #31
 800e1ba:	f000 8092 	beq.w	800e2e2 <_dtoa_r+0x90a>
 800e1be:	f1c0 0320 	rsb	r3, r0, #32
 800e1c2:	2b04      	cmp	r3, #4
 800e1c4:	f340 808a 	ble.w	800e2dc <_dtoa_r+0x904>
 800e1c8:	f1c0 001c 	rsb	r0, r0, #28
 800e1cc:	9b04      	ldr	r3, [sp, #16]
 800e1ce:	4403      	add	r3, r0
 800e1d0:	9304      	str	r3, [sp, #16]
 800e1d2:	9b05      	ldr	r3, [sp, #20]
 800e1d4:	4403      	add	r3, r0
 800e1d6:	4405      	add	r5, r0
 800e1d8:	9305      	str	r3, [sp, #20]
 800e1da:	9b04      	ldr	r3, [sp, #16]
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	dd07      	ble.n	800e1f0 <_dtoa_r+0x818>
 800e1e0:	ee18 1a10 	vmov	r1, s16
 800e1e4:	461a      	mov	r2, r3
 800e1e6:	4620      	mov	r0, r4
 800e1e8:	f000 ffce 	bl	800f188 <__lshift>
 800e1ec:	ee08 0a10 	vmov	s16, r0
 800e1f0:	9b05      	ldr	r3, [sp, #20]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	dd05      	ble.n	800e202 <_dtoa_r+0x82a>
 800e1f6:	4631      	mov	r1, r6
 800e1f8:	461a      	mov	r2, r3
 800e1fa:	4620      	mov	r0, r4
 800e1fc:	f000 ffc4 	bl	800f188 <__lshift>
 800e200:	4606      	mov	r6, r0
 800e202:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e204:	2b00      	cmp	r3, #0
 800e206:	d06e      	beq.n	800e2e6 <_dtoa_r+0x90e>
 800e208:	ee18 0a10 	vmov	r0, s16
 800e20c:	4631      	mov	r1, r6
 800e20e:	f001 f82b 	bl	800f268 <__mcmp>
 800e212:	2800      	cmp	r0, #0
 800e214:	da67      	bge.n	800e2e6 <_dtoa_r+0x90e>
 800e216:	9b00      	ldr	r3, [sp, #0]
 800e218:	3b01      	subs	r3, #1
 800e21a:	ee18 1a10 	vmov	r1, s16
 800e21e:	9300      	str	r3, [sp, #0]
 800e220:	220a      	movs	r2, #10
 800e222:	2300      	movs	r3, #0
 800e224:	4620      	mov	r0, r4
 800e226:	f000 fdb5 	bl	800ed94 <__multadd>
 800e22a:	9b08      	ldr	r3, [sp, #32]
 800e22c:	ee08 0a10 	vmov	s16, r0
 800e230:	2b00      	cmp	r3, #0
 800e232:	f000 81b1 	beq.w	800e598 <_dtoa_r+0xbc0>
 800e236:	2300      	movs	r3, #0
 800e238:	4639      	mov	r1, r7
 800e23a:	220a      	movs	r2, #10
 800e23c:	4620      	mov	r0, r4
 800e23e:	f000 fda9 	bl	800ed94 <__multadd>
 800e242:	9b02      	ldr	r3, [sp, #8]
 800e244:	2b00      	cmp	r3, #0
 800e246:	4607      	mov	r7, r0
 800e248:	f300 808e 	bgt.w	800e368 <_dtoa_r+0x990>
 800e24c:	9b06      	ldr	r3, [sp, #24]
 800e24e:	2b02      	cmp	r3, #2
 800e250:	dc51      	bgt.n	800e2f6 <_dtoa_r+0x91e>
 800e252:	e089      	b.n	800e368 <_dtoa_r+0x990>
 800e254:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e256:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e25a:	e74b      	b.n	800e0f4 <_dtoa_r+0x71c>
 800e25c:	9b03      	ldr	r3, [sp, #12]
 800e25e:	1e5e      	subs	r6, r3, #1
 800e260:	9b07      	ldr	r3, [sp, #28]
 800e262:	42b3      	cmp	r3, r6
 800e264:	bfbf      	itttt	lt
 800e266:	9b07      	ldrlt	r3, [sp, #28]
 800e268:	9607      	strlt	r6, [sp, #28]
 800e26a:	1af2      	sublt	r2, r6, r3
 800e26c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e26e:	bfb6      	itet	lt
 800e270:	189b      	addlt	r3, r3, r2
 800e272:	1b9e      	subge	r6, r3, r6
 800e274:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e276:	9b03      	ldr	r3, [sp, #12]
 800e278:	bfb8      	it	lt
 800e27a:	2600      	movlt	r6, #0
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	bfb7      	itett	lt
 800e280:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800e284:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800e288:	1a9d      	sublt	r5, r3, r2
 800e28a:	2300      	movlt	r3, #0
 800e28c:	e734      	b.n	800e0f8 <_dtoa_r+0x720>
 800e28e:	9e07      	ldr	r6, [sp, #28]
 800e290:	9d04      	ldr	r5, [sp, #16]
 800e292:	9f08      	ldr	r7, [sp, #32]
 800e294:	e73b      	b.n	800e10e <_dtoa_r+0x736>
 800e296:	9a07      	ldr	r2, [sp, #28]
 800e298:	e767      	b.n	800e16a <_dtoa_r+0x792>
 800e29a:	9b06      	ldr	r3, [sp, #24]
 800e29c:	2b01      	cmp	r3, #1
 800e29e:	dc18      	bgt.n	800e2d2 <_dtoa_r+0x8fa>
 800e2a0:	f1ba 0f00 	cmp.w	sl, #0
 800e2a4:	d115      	bne.n	800e2d2 <_dtoa_r+0x8fa>
 800e2a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e2aa:	b993      	cbnz	r3, 800e2d2 <_dtoa_r+0x8fa>
 800e2ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e2b0:	0d1b      	lsrs	r3, r3, #20
 800e2b2:	051b      	lsls	r3, r3, #20
 800e2b4:	b183      	cbz	r3, 800e2d8 <_dtoa_r+0x900>
 800e2b6:	9b04      	ldr	r3, [sp, #16]
 800e2b8:	3301      	adds	r3, #1
 800e2ba:	9304      	str	r3, [sp, #16]
 800e2bc:	9b05      	ldr	r3, [sp, #20]
 800e2be:	3301      	adds	r3, #1
 800e2c0:	9305      	str	r3, [sp, #20]
 800e2c2:	f04f 0801 	mov.w	r8, #1
 800e2c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	f47f af6a 	bne.w	800e1a2 <_dtoa_r+0x7ca>
 800e2ce:	2001      	movs	r0, #1
 800e2d0:	e76f      	b.n	800e1b2 <_dtoa_r+0x7da>
 800e2d2:	f04f 0800 	mov.w	r8, #0
 800e2d6:	e7f6      	b.n	800e2c6 <_dtoa_r+0x8ee>
 800e2d8:	4698      	mov	r8, r3
 800e2da:	e7f4      	b.n	800e2c6 <_dtoa_r+0x8ee>
 800e2dc:	f43f af7d 	beq.w	800e1da <_dtoa_r+0x802>
 800e2e0:	4618      	mov	r0, r3
 800e2e2:	301c      	adds	r0, #28
 800e2e4:	e772      	b.n	800e1cc <_dtoa_r+0x7f4>
 800e2e6:	9b03      	ldr	r3, [sp, #12]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	dc37      	bgt.n	800e35c <_dtoa_r+0x984>
 800e2ec:	9b06      	ldr	r3, [sp, #24]
 800e2ee:	2b02      	cmp	r3, #2
 800e2f0:	dd34      	ble.n	800e35c <_dtoa_r+0x984>
 800e2f2:	9b03      	ldr	r3, [sp, #12]
 800e2f4:	9302      	str	r3, [sp, #8]
 800e2f6:	9b02      	ldr	r3, [sp, #8]
 800e2f8:	b96b      	cbnz	r3, 800e316 <_dtoa_r+0x93e>
 800e2fa:	4631      	mov	r1, r6
 800e2fc:	2205      	movs	r2, #5
 800e2fe:	4620      	mov	r0, r4
 800e300:	f000 fd48 	bl	800ed94 <__multadd>
 800e304:	4601      	mov	r1, r0
 800e306:	4606      	mov	r6, r0
 800e308:	ee18 0a10 	vmov	r0, s16
 800e30c:	f000 ffac 	bl	800f268 <__mcmp>
 800e310:	2800      	cmp	r0, #0
 800e312:	f73f adbb 	bgt.w	800de8c <_dtoa_r+0x4b4>
 800e316:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e318:	9d01      	ldr	r5, [sp, #4]
 800e31a:	43db      	mvns	r3, r3
 800e31c:	9300      	str	r3, [sp, #0]
 800e31e:	f04f 0800 	mov.w	r8, #0
 800e322:	4631      	mov	r1, r6
 800e324:	4620      	mov	r0, r4
 800e326:	f000 fd13 	bl	800ed50 <_Bfree>
 800e32a:	2f00      	cmp	r7, #0
 800e32c:	f43f aea4 	beq.w	800e078 <_dtoa_r+0x6a0>
 800e330:	f1b8 0f00 	cmp.w	r8, #0
 800e334:	d005      	beq.n	800e342 <_dtoa_r+0x96a>
 800e336:	45b8      	cmp	r8, r7
 800e338:	d003      	beq.n	800e342 <_dtoa_r+0x96a>
 800e33a:	4641      	mov	r1, r8
 800e33c:	4620      	mov	r0, r4
 800e33e:	f000 fd07 	bl	800ed50 <_Bfree>
 800e342:	4639      	mov	r1, r7
 800e344:	4620      	mov	r0, r4
 800e346:	f000 fd03 	bl	800ed50 <_Bfree>
 800e34a:	e695      	b.n	800e078 <_dtoa_r+0x6a0>
 800e34c:	2600      	movs	r6, #0
 800e34e:	4637      	mov	r7, r6
 800e350:	e7e1      	b.n	800e316 <_dtoa_r+0x93e>
 800e352:	9700      	str	r7, [sp, #0]
 800e354:	4637      	mov	r7, r6
 800e356:	e599      	b.n	800de8c <_dtoa_r+0x4b4>
 800e358:	40240000 	.word	0x40240000
 800e35c:	9b08      	ldr	r3, [sp, #32]
 800e35e:	2b00      	cmp	r3, #0
 800e360:	f000 80ca 	beq.w	800e4f8 <_dtoa_r+0xb20>
 800e364:	9b03      	ldr	r3, [sp, #12]
 800e366:	9302      	str	r3, [sp, #8]
 800e368:	2d00      	cmp	r5, #0
 800e36a:	dd05      	ble.n	800e378 <_dtoa_r+0x9a0>
 800e36c:	4639      	mov	r1, r7
 800e36e:	462a      	mov	r2, r5
 800e370:	4620      	mov	r0, r4
 800e372:	f000 ff09 	bl	800f188 <__lshift>
 800e376:	4607      	mov	r7, r0
 800e378:	f1b8 0f00 	cmp.w	r8, #0
 800e37c:	d05b      	beq.n	800e436 <_dtoa_r+0xa5e>
 800e37e:	6879      	ldr	r1, [r7, #4]
 800e380:	4620      	mov	r0, r4
 800e382:	f000 fca5 	bl	800ecd0 <_Balloc>
 800e386:	4605      	mov	r5, r0
 800e388:	b928      	cbnz	r0, 800e396 <_dtoa_r+0x9be>
 800e38a:	4b87      	ldr	r3, [pc, #540]	; (800e5a8 <_dtoa_r+0xbd0>)
 800e38c:	4602      	mov	r2, r0
 800e38e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e392:	f7ff bb3b 	b.w	800da0c <_dtoa_r+0x34>
 800e396:	693a      	ldr	r2, [r7, #16]
 800e398:	3202      	adds	r2, #2
 800e39a:	0092      	lsls	r2, r2, #2
 800e39c:	f107 010c 	add.w	r1, r7, #12
 800e3a0:	300c      	adds	r0, #12
 800e3a2:	f7fd fce7 	bl	800bd74 <memcpy>
 800e3a6:	2201      	movs	r2, #1
 800e3a8:	4629      	mov	r1, r5
 800e3aa:	4620      	mov	r0, r4
 800e3ac:	f000 feec 	bl	800f188 <__lshift>
 800e3b0:	9b01      	ldr	r3, [sp, #4]
 800e3b2:	f103 0901 	add.w	r9, r3, #1
 800e3b6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e3ba:	4413      	add	r3, r2
 800e3bc:	9305      	str	r3, [sp, #20]
 800e3be:	f00a 0301 	and.w	r3, sl, #1
 800e3c2:	46b8      	mov	r8, r7
 800e3c4:	9304      	str	r3, [sp, #16]
 800e3c6:	4607      	mov	r7, r0
 800e3c8:	4631      	mov	r1, r6
 800e3ca:	ee18 0a10 	vmov	r0, s16
 800e3ce:	f7ff fa75 	bl	800d8bc <quorem>
 800e3d2:	4641      	mov	r1, r8
 800e3d4:	9002      	str	r0, [sp, #8]
 800e3d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e3da:	ee18 0a10 	vmov	r0, s16
 800e3de:	f000 ff43 	bl	800f268 <__mcmp>
 800e3e2:	463a      	mov	r2, r7
 800e3e4:	9003      	str	r0, [sp, #12]
 800e3e6:	4631      	mov	r1, r6
 800e3e8:	4620      	mov	r0, r4
 800e3ea:	f000 ff59 	bl	800f2a0 <__mdiff>
 800e3ee:	68c2      	ldr	r2, [r0, #12]
 800e3f0:	f109 3bff 	add.w	fp, r9, #4294967295
 800e3f4:	4605      	mov	r5, r0
 800e3f6:	bb02      	cbnz	r2, 800e43a <_dtoa_r+0xa62>
 800e3f8:	4601      	mov	r1, r0
 800e3fa:	ee18 0a10 	vmov	r0, s16
 800e3fe:	f000 ff33 	bl	800f268 <__mcmp>
 800e402:	4602      	mov	r2, r0
 800e404:	4629      	mov	r1, r5
 800e406:	4620      	mov	r0, r4
 800e408:	9207      	str	r2, [sp, #28]
 800e40a:	f000 fca1 	bl	800ed50 <_Bfree>
 800e40e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e412:	ea43 0102 	orr.w	r1, r3, r2
 800e416:	9b04      	ldr	r3, [sp, #16]
 800e418:	430b      	orrs	r3, r1
 800e41a:	464d      	mov	r5, r9
 800e41c:	d10f      	bne.n	800e43e <_dtoa_r+0xa66>
 800e41e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e422:	d02a      	beq.n	800e47a <_dtoa_r+0xaa2>
 800e424:	9b03      	ldr	r3, [sp, #12]
 800e426:	2b00      	cmp	r3, #0
 800e428:	dd02      	ble.n	800e430 <_dtoa_r+0xa58>
 800e42a:	9b02      	ldr	r3, [sp, #8]
 800e42c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e430:	f88b a000 	strb.w	sl, [fp]
 800e434:	e775      	b.n	800e322 <_dtoa_r+0x94a>
 800e436:	4638      	mov	r0, r7
 800e438:	e7ba      	b.n	800e3b0 <_dtoa_r+0x9d8>
 800e43a:	2201      	movs	r2, #1
 800e43c:	e7e2      	b.n	800e404 <_dtoa_r+0xa2c>
 800e43e:	9b03      	ldr	r3, [sp, #12]
 800e440:	2b00      	cmp	r3, #0
 800e442:	db04      	blt.n	800e44e <_dtoa_r+0xa76>
 800e444:	9906      	ldr	r1, [sp, #24]
 800e446:	430b      	orrs	r3, r1
 800e448:	9904      	ldr	r1, [sp, #16]
 800e44a:	430b      	orrs	r3, r1
 800e44c:	d122      	bne.n	800e494 <_dtoa_r+0xabc>
 800e44e:	2a00      	cmp	r2, #0
 800e450:	ddee      	ble.n	800e430 <_dtoa_r+0xa58>
 800e452:	ee18 1a10 	vmov	r1, s16
 800e456:	2201      	movs	r2, #1
 800e458:	4620      	mov	r0, r4
 800e45a:	f000 fe95 	bl	800f188 <__lshift>
 800e45e:	4631      	mov	r1, r6
 800e460:	ee08 0a10 	vmov	s16, r0
 800e464:	f000 ff00 	bl	800f268 <__mcmp>
 800e468:	2800      	cmp	r0, #0
 800e46a:	dc03      	bgt.n	800e474 <_dtoa_r+0xa9c>
 800e46c:	d1e0      	bne.n	800e430 <_dtoa_r+0xa58>
 800e46e:	f01a 0f01 	tst.w	sl, #1
 800e472:	d0dd      	beq.n	800e430 <_dtoa_r+0xa58>
 800e474:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e478:	d1d7      	bne.n	800e42a <_dtoa_r+0xa52>
 800e47a:	2339      	movs	r3, #57	; 0x39
 800e47c:	f88b 3000 	strb.w	r3, [fp]
 800e480:	462b      	mov	r3, r5
 800e482:	461d      	mov	r5, r3
 800e484:	3b01      	subs	r3, #1
 800e486:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e48a:	2a39      	cmp	r2, #57	; 0x39
 800e48c:	d071      	beq.n	800e572 <_dtoa_r+0xb9a>
 800e48e:	3201      	adds	r2, #1
 800e490:	701a      	strb	r2, [r3, #0]
 800e492:	e746      	b.n	800e322 <_dtoa_r+0x94a>
 800e494:	2a00      	cmp	r2, #0
 800e496:	dd07      	ble.n	800e4a8 <_dtoa_r+0xad0>
 800e498:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e49c:	d0ed      	beq.n	800e47a <_dtoa_r+0xaa2>
 800e49e:	f10a 0301 	add.w	r3, sl, #1
 800e4a2:	f88b 3000 	strb.w	r3, [fp]
 800e4a6:	e73c      	b.n	800e322 <_dtoa_r+0x94a>
 800e4a8:	9b05      	ldr	r3, [sp, #20]
 800e4aa:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e4ae:	4599      	cmp	r9, r3
 800e4b0:	d047      	beq.n	800e542 <_dtoa_r+0xb6a>
 800e4b2:	ee18 1a10 	vmov	r1, s16
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	220a      	movs	r2, #10
 800e4ba:	4620      	mov	r0, r4
 800e4bc:	f000 fc6a 	bl	800ed94 <__multadd>
 800e4c0:	45b8      	cmp	r8, r7
 800e4c2:	ee08 0a10 	vmov	s16, r0
 800e4c6:	f04f 0300 	mov.w	r3, #0
 800e4ca:	f04f 020a 	mov.w	r2, #10
 800e4ce:	4641      	mov	r1, r8
 800e4d0:	4620      	mov	r0, r4
 800e4d2:	d106      	bne.n	800e4e2 <_dtoa_r+0xb0a>
 800e4d4:	f000 fc5e 	bl	800ed94 <__multadd>
 800e4d8:	4680      	mov	r8, r0
 800e4da:	4607      	mov	r7, r0
 800e4dc:	f109 0901 	add.w	r9, r9, #1
 800e4e0:	e772      	b.n	800e3c8 <_dtoa_r+0x9f0>
 800e4e2:	f000 fc57 	bl	800ed94 <__multadd>
 800e4e6:	4639      	mov	r1, r7
 800e4e8:	4680      	mov	r8, r0
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	220a      	movs	r2, #10
 800e4ee:	4620      	mov	r0, r4
 800e4f0:	f000 fc50 	bl	800ed94 <__multadd>
 800e4f4:	4607      	mov	r7, r0
 800e4f6:	e7f1      	b.n	800e4dc <_dtoa_r+0xb04>
 800e4f8:	9b03      	ldr	r3, [sp, #12]
 800e4fa:	9302      	str	r3, [sp, #8]
 800e4fc:	9d01      	ldr	r5, [sp, #4]
 800e4fe:	ee18 0a10 	vmov	r0, s16
 800e502:	4631      	mov	r1, r6
 800e504:	f7ff f9da 	bl	800d8bc <quorem>
 800e508:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e50c:	9b01      	ldr	r3, [sp, #4]
 800e50e:	f805 ab01 	strb.w	sl, [r5], #1
 800e512:	1aea      	subs	r2, r5, r3
 800e514:	9b02      	ldr	r3, [sp, #8]
 800e516:	4293      	cmp	r3, r2
 800e518:	dd09      	ble.n	800e52e <_dtoa_r+0xb56>
 800e51a:	ee18 1a10 	vmov	r1, s16
 800e51e:	2300      	movs	r3, #0
 800e520:	220a      	movs	r2, #10
 800e522:	4620      	mov	r0, r4
 800e524:	f000 fc36 	bl	800ed94 <__multadd>
 800e528:	ee08 0a10 	vmov	s16, r0
 800e52c:	e7e7      	b.n	800e4fe <_dtoa_r+0xb26>
 800e52e:	9b02      	ldr	r3, [sp, #8]
 800e530:	2b00      	cmp	r3, #0
 800e532:	bfc8      	it	gt
 800e534:	461d      	movgt	r5, r3
 800e536:	9b01      	ldr	r3, [sp, #4]
 800e538:	bfd8      	it	le
 800e53a:	2501      	movle	r5, #1
 800e53c:	441d      	add	r5, r3
 800e53e:	f04f 0800 	mov.w	r8, #0
 800e542:	ee18 1a10 	vmov	r1, s16
 800e546:	2201      	movs	r2, #1
 800e548:	4620      	mov	r0, r4
 800e54a:	f000 fe1d 	bl	800f188 <__lshift>
 800e54e:	4631      	mov	r1, r6
 800e550:	ee08 0a10 	vmov	s16, r0
 800e554:	f000 fe88 	bl	800f268 <__mcmp>
 800e558:	2800      	cmp	r0, #0
 800e55a:	dc91      	bgt.n	800e480 <_dtoa_r+0xaa8>
 800e55c:	d102      	bne.n	800e564 <_dtoa_r+0xb8c>
 800e55e:	f01a 0f01 	tst.w	sl, #1
 800e562:	d18d      	bne.n	800e480 <_dtoa_r+0xaa8>
 800e564:	462b      	mov	r3, r5
 800e566:	461d      	mov	r5, r3
 800e568:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e56c:	2a30      	cmp	r2, #48	; 0x30
 800e56e:	d0fa      	beq.n	800e566 <_dtoa_r+0xb8e>
 800e570:	e6d7      	b.n	800e322 <_dtoa_r+0x94a>
 800e572:	9a01      	ldr	r2, [sp, #4]
 800e574:	429a      	cmp	r2, r3
 800e576:	d184      	bne.n	800e482 <_dtoa_r+0xaaa>
 800e578:	9b00      	ldr	r3, [sp, #0]
 800e57a:	3301      	adds	r3, #1
 800e57c:	9300      	str	r3, [sp, #0]
 800e57e:	2331      	movs	r3, #49	; 0x31
 800e580:	7013      	strb	r3, [r2, #0]
 800e582:	e6ce      	b.n	800e322 <_dtoa_r+0x94a>
 800e584:	4b09      	ldr	r3, [pc, #36]	; (800e5ac <_dtoa_r+0xbd4>)
 800e586:	f7ff ba95 	b.w	800dab4 <_dtoa_r+0xdc>
 800e58a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	f47f aa6e 	bne.w	800da6e <_dtoa_r+0x96>
 800e592:	4b07      	ldr	r3, [pc, #28]	; (800e5b0 <_dtoa_r+0xbd8>)
 800e594:	f7ff ba8e 	b.w	800dab4 <_dtoa_r+0xdc>
 800e598:	9b02      	ldr	r3, [sp, #8]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	dcae      	bgt.n	800e4fc <_dtoa_r+0xb24>
 800e59e:	9b06      	ldr	r3, [sp, #24]
 800e5a0:	2b02      	cmp	r3, #2
 800e5a2:	f73f aea8 	bgt.w	800e2f6 <_dtoa_r+0x91e>
 800e5a6:	e7a9      	b.n	800e4fc <_dtoa_r+0xb24>
 800e5a8:	08011b48 	.word	0x08011b48
 800e5ac:	08011948 	.word	0x08011948
 800e5b0:	08011ac9 	.word	0x08011ac9

0800e5b4 <rshift>:
 800e5b4:	6903      	ldr	r3, [r0, #16]
 800e5b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e5ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e5be:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e5c2:	f100 0414 	add.w	r4, r0, #20
 800e5c6:	dd45      	ble.n	800e654 <rshift+0xa0>
 800e5c8:	f011 011f 	ands.w	r1, r1, #31
 800e5cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e5d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e5d4:	d10c      	bne.n	800e5f0 <rshift+0x3c>
 800e5d6:	f100 0710 	add.w	r7, r0, #16
 800e5da:	4629      	mov	r1, r5
 800e5dc:	42b1      	cmp	r1, r6
 800e5de:	d334      	bcc.n	800e64a <rshift+0x96>
 800e5e0:	1a9b      	subs	r3, r3, r2
 800e5e2:	009b      	lsls	r3, r3, #2
 800e5e4:	1eea      	subs	r2, r5, #3
 800e5e6:	4296      	cmp	r6, r2
 800e5e8:	bf38      	it	cc
 800e5ea:	2300      	movcc	r3, #0
 800e5ec:	4423      	add	r3, r4
 800e5ee:	e015      	b.n	800e61c <rshift+0x68>
 800e5f0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e5f4:	f1c1 0820 	rsb	r8, r1, #32
 800e5f8:	40cf      	lsrs	r7, r1
 800e5fa:	f105 0e04 	add.w	lr, r5, #4
 800e5fe:	46a1      	mov	r9, r4
 800e600:	4576      	cmp	r6, lr
 800e602:	46f4      	mov	ip, lr
 800e604:	d815      	bhi.n	800e632 <rshift+0x7e>
 800e606:	1a9a      	subs	r2, r3, r2
 800e608:	0092      	lsls	r2, r2, #2
 800e60a:	3a04      	subs	r2, #4
 800e60c:	3501      	adds	r5, #1
 800e60e:	42ae      	cmp	r6, r5
 800e610:	bf38      	it	cc
 800e612:	2200      	movcc	r2, #0
 800e614:	18a3      	adds	r3, r4, r2
 800e616:	50a7      	str	r7, [r4, r2]
 800e618:	b107      	cbz	r7, 800e61c <rshift+0x68>
 800e61a:	3304      	adds	r3, #4
 800e61c:	1b1a      	subs	r2, r3, r4
 800e61e:	42a3      	cmp	r3, r4
 800e620:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e624:	bf08      	it	eq
 800e626:	2300      	moveq	r3, #0
 800e628:	6102      	str	r2, [r0, #16]
 800e62a:	bf08      	it	eq
 800e62c:	6143      	streq	r3, [r0, #20]
 800e62e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e632:	f8dc c000 	ldr.w	ip, [ip]
 800e636:	fa0c fc08 	lsl.w	ip, ip, r8
 800e63a:	ea4c 0707 	orr.w	r7, ip, r7
 800e63e:	f849 7b04 	str.w	r7, [r9], #4
 800e642:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e646:	40cf      	lsrs	r7, r1
 800e648:	e7da      	b.n	800e600 <rshift+0x4c>
 800e64a:	f851 cb04 	ldr.w	ip, [r1], #4
 800e64e:	f847 cf04 	str.w	ip, [r7, #4]!
 800e652:	e7c3      	b.n	800e5dc <rshift+0x28>
 800e654:	4623      	mov	r3, r4
 800e656:	e7e1      	b.n	800e61c <rshift+0x68>

0800e658 <__hexdig_fun>:
 800e658:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e65c:	2b09      	cmp	r3, #9
 800e65e:	d802      	bhi.n	800e666 <__hexdig_fun+0xe>
 800e660:	3820      	subs	r0, #32
 800e662:	b2c0      	uxtb	r0, r0
 800e664:	4770      	bx	lr
 800e666:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e66a:	2b05      	cmp	r3, #5
 800e66c:	d801      	bhi.n	800e672 <__hexdig_fun+0x1a>
 800e66e:	3847      	subs	r0, #71	; 0x47
 800e670:	e7f7      	b.n	800e662 <__hexdig_fun+0xa>
 800e672:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e676:	2b05      	cmp	r3, #5
 800e678:	d801      	bhi.n	800e67e <__hexdig_fun+0x26>
 800e67a:	3827      	subs	r0, #39	; 0x27
 800e67c:	e7f1      	b.n	800e662 <__hexdig_fun+0xa>
 800e67e:	2000      	movs	r0, #0
 800e680:	4770      	bx	lr
	...

0800e684 <__gethex>:
 800e684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e688:	ed2d 8b02 	vpush	{d8}
 800e68c:	b089      	sub	sp, #36	; 0x24
 800e68e:	ee08 0a10 	vmov	s16, r0
 800e692:	9304      	str	r3, [sp, #16]
 800e694:	4bb4      	ldr	r3, [pc, #720]	; (800e968 <__gethex+0x2e4>)
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	9301      	str	r3, [sp, #4]
 800e69a:	4618      	mov	r0, r3
 800e69c:	468b      	mov	fp, r1
 800e69e:	4690      	mov	r8, r2
 800e6a0:	f7f1 fd9e 	bl	80001e0 <strlen>
 800e6a4:	9b01      	ldr	r3, [sp, #4]
 800e6a6:	f8db 2000 	ldr.w	r2, [fp]
 800e6aa:	4403      	add	r3, r0
 800e6ac:	4682      	mov	sl, r0
 800e6ae:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e6b2:	9305      	str	r3, [sp, #20]
 800e6b4:	1c93      	adds	r3, r2, #2
 800e6b6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e6ba:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e6be:	32fe      	adds	r2, #254	; 0xfe
 800e6c0:	18d1      	adds	r1, r2, r3
 800e6c2:	461f      	mov	r7, r3
 800e6c4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e6c8:	9100      	str	r1, [sp, #0]
 800e6ca:	2830      	cmp	r0, #48	; 0x30
 800e6cc:	d0f8      	beq.n	800e6c0 <__gethex+0x3c>
 800e6ce:	f7ff ffc3 	bl	800e658 <__hexdig_fun>
 800e6d2:	4604      	mov	r4, r0
 800e6d4:	2800      	cmp	r0, #0
 800e6d6:	d13a      	bne.n	800e74e <__gethex+0xca>
 800e6d8:	9901      	ldr	r1, [sp, #4]
 800e6da:	4652      	mov	r2, sl
 800e6dc:	4638      	mov	r0, r7
 800e6de:	f001 fa23 	bl	800fb28 <strncmp>
 800e6e2:	4605      	mov	r5, r0
 800e6e4:	2800      	cmp	r0, #0
 800e6e6:	d168      	bne.n	800e7ba <__gethex+0x136>
 800e6e8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e6ec:	eb07 060a 	add.w	r6, r7, sl
 800e6f0:	f7ff ffb2 	bl	800e658 <__hexdig_fun>
 800e6f4:	2800      	cmp	r0, #0
 800e6f6:	d062      	beq.n	800e7be <__gethex+0x13a>
 800e6f8:	4633      	mov	r3, r6
 800e6fa:	7818      	ldrb	r0, [r3, #0]
 800e6fc:	2830      	cmp	r0, #48	; 0x30
 800e6fe:	461f      	mov	r7, r3
 800e700:	f103 0301 	add.w	r3, r3, #1
 800e704:	d0f9      	beq.n	800e6fa <__gethex+0x76>
 800e706:	f7ff ffa7 	bl	800e658 <__hexdig_fun>
 800e70a:	2301      	movs	r3, #1
 800e70c:	fab0 f480 	clz	r4, r0
 800e710:	0964      	lsrs	r4, r4, #5
 800e712:	4635      	mov	r5, r6
 800e714:	9300      	str	r3, [sp, #0]
 800e716:	463a      	mov	r2, r7
 800e718:	4616      	mov	r6, r2
 800e71a:	3201      	adds	r2, #1
 800e71c:	7830      	ldrb	r0, [r6, #0]
 800e71e:	f7ff ff9b 	bl	800e658 <__hexdig_fun>
 800e722:	2800      	cmp	r0, #0
 800e724:	d1f8      	bne.n	800e718 <__gethex+0x94>
 800e726:	9901      	ldr	r1, [sp, #4]
 800e728:	4652      	mov	r2, sl
 800e72a:	4630      	mov	r0, r6
 800e72c:	f001 f9fc 	bl	800fb28 <strncmp>
 800e730:	b980      	cbnz	r0, 800e754 <__gethex+0xd0>
 800e732:	b94d      	cbnz	r5, 800e748 <__gethex+0xc4>
 800e734:	eb06 050a 	add.w	r5, r6, sl
 800e738:	462a      	mov	r2, r5
 800e73a:	4616      	mov	r6, r2
 800e73c:	3201      	adds	r2, #1
 800e73e:	7830      	ldrb	r0, [r6, #0]
 800e740:	f7ff ff8a 	bl	800e658 <__hexdig_fun>
 800e744:	2800      	cmp	r0, #0
 800e746:	d1f8      	bne.n	800e73a <__gethex+0xb6>
 800e748:	1bad      	subs	r5, r5, r6
 800e74a:	00ad      	lsls	r5, r5, #2
 800e74c:	e004      	b.n	800e758 <__gethex+0xd4>
 800e74e:	2400      	movs	r4, #0
 800e750:	4625      	mov	r5, r4
 800e752:	e7e0      	b.n	800e716 <__gethex+0x92>
 800e754:	2d00      	cmp	r5, #0
 800e756:	d1f7      	bne.n	800e748 <__gethex+0xc4>
 800e758:	7833      	ldrb	r3, [r6, #0]
 800e75a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e75e:	2b50      	cmp	r3, #80	; 0x50
 800e760:	d13b      	bne.n	800e7da <__gethex+0x156>
 800e762:	7873      	ldrb	r3, [r6, #1]
 800e764:	2b2b      	cmp	r3, #43	; 0x2b
 800e766:	d02c      	beq.n	800e7c2 <__gethex+0x13e>
 800e768:	2b2d      	cmp	r3, #45	; 0x2d
 800e76a:	d02e      	beq.n	800e7ca <__gethex+0x146>
 800e76c:	1c71      	adds	r1, r6, #1
 800e76e:	f04f 0900 	mov.w	r9, #0
 800e772:	7808      	ldrb	r0, [r1, #0]
 800e774:	f7ff ff70 	bl	800e658 <__hexdig_fun>
 800e778:	1e43      	subs	r3, r0, #1
 800e77a:	b2db      	uxtb	r3, r3
 800e77c:	2b18      	cmp	r3, #24
 800e77e:	d82c      	bhi.n	800e7da <__gethex+0x156>
 800e780:	f1a0 0210 	sub.w	r2, r0, #16
 800e784:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e788:	f7ff ff66 	bl	800e658 <__hexdig_fun>
 800e78c:	1e43      	subs	r3, r0, #1
 800e78e:	b2db      	uxtb	r3, r3
 800e790:	2b18      	cmp	r3, #24
 800e792:	d91d      	bls.n	800e7d0 <__gethex+0x14c>
 800e794:	f1b9 0f00 	cmp.w	r9, #0
 800e798:	d000      	beq.n	800e79c <__gethex+0x118>
 800e79a:	4252      	negs	r2, r2
 800e79c:	4415      	add	r5, r2
 800e79e:	f8cb 1000 	str.w	r1, [fp]
 800e7a2:	b1e4      	cbz	r4, 800e7de <__gethex+0x15a>
 800e7a4:	9b00      	ldr	r3, [sp, #0]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	bf14      	ite	ne
 800e7aa:	2700      	movne	r7, #0
 800e7ac:	2706      	moveq	r7, #6
 800e7ae:	4638      	mov	r0, r7
 800e7b0:	b009      	add	sp, #36	; 0x24
 800e7b2:	ecbd 8b02 	vpop	{d8}
 800e7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7ba:	463e      	mov	r6, r7
 800e7bc:	4625      	mov	r5, r4
 800e7be:	2401      	movs	r4, #1
 800e7c0:	e7ca      	b.n	800e758 <__gethex+0xd4>
 800e7c2:	f04f 0900 	mov.w	r9, #0
 800e7c6:	1cb1      	adds	r1, r6, #2
 800e7c8:	e7d3      	b.n	800e772 <__gethex+0xee>
 800e7ca:	f04f 0901 	mov.w	r9, #1
 800e7ce:	e7fa      	b.n	800e7c6 <__gethex+0x142>
 800e7d0:	230a      	movs	r3, #10
 800e7d2:	fb03 0202 	mla	r2, r3, r2, r0
 800e7d6:	3a10      	subs	r2, #16
 800e7d8:	e7d4      	b.n	800e784 <__gethex+0x100>
 800e7da:	4631      	mov	r1, r6
 800e7dc:	e7df      	b.n	800e79e <__gethex+0x11a>
 800e7de:	1bf3      	subs	r3, r6, r7
 800e7e0:	3b01      	subs	r3, #1
 800e7e2:	4621      	mov	r1, r4
 800e7e4:	2b07      	cmp	r3, #7
 800e7e6:	dc0b      	bgt.n	800e800 <__gethex+0x17c>
 800e7e8:	ee18 0a10 	vmov	r0, s16
 800e7ec:	f000 fa70 	bl	800ecd0 <_Balloc>
 800e7f0:	4604      	mov	r4, r0
 800e7f2:	b940      	cbnz	r0, 800e806 <__gethex+0x182>
 800e7f4:	4b5d      	ldr	r3, [pc, #372]	; (800e96c <__gethex+0x2e8>)
 800e7f6:	4602      	mov	r2, r0
 800e7f8:	21de      	movs	r1, #222	; 0xde
 800e7fa:	485d      	ldr	r0, [pc, #372]	; (800e970 <__gethex+0x2ec>)
 800e7fc:	f001 f9b6 	bl	800fb6c <__assert_func>
 800e800:	3101      	adds	r1, #1
 800e802:	105b      	asrs	r3, r3, #1
 800e804:	e7ee      	b.n	800e7e4 <__gethex+0x160>
 800e806:	f100 0914 	add.w	r9, r0, #20
 800e80a:	f04f 0b00 	mov.w	fp, #0
 800e80e:	f1ca 0301 	rsb	r3, sl, #1
 800e812:	f8cd 9008 	str.w	r9, [sp, #8]
 800e816:	f8cd b000 	str.w	fp, [sp]
 800e81a:	9306      	str	r3, [sp, #24]
 800e81c:	42b7      	cmp	r7, r6
 800e81e:	d340      	bcc.n	800e8a2 <__gethex+0x21e>
 800e820:	9802      	ldr	r0, [sp, #8]
 800e822:	9b00      	ldr	r3, [sp, #0]
 800e824:	f840 3b04 	str.w	r3, [r0], #4
 800e828:	eba0 0009 	sub.w	r0, r0, r9
 800e82c:	1080      	asrs	r0, r0, #2
 800e82e:	0146      	lsls	r6, r0, #5
 800e830:	6120      	str	r0, [r4, #16]
 800e832:	4618      	mov	r0, r3
 800e834:	f000 fb3e 	bl	800eeb4 <__hi0bits>
 800e838:	1a30      	subs	r0, r6, r0
 800e83a:	f8d8 6000 	ldr.w	r6, [r8]
 800e83e:	42b0      	cmp	r0, r6
 800e840:	dd63      	ble.n	800e90a <__gethex+0x286>
 800e842:	1b87      	subs	r7, r0, r6
 800e844:	4639      	mov	r1, r7
 800e846:	4620      	mov	r0, r4
 800e848:	f000 fee2 	bl	800f610 <__any_on>
 800e84c:	4682      	mov	sl, r0
 800e84e:	b1a8      	cbz	r0, 800e87c <__gethex+0x1f8>
 800e850:	1e7b      	subs	r3, r7, #1
 800e852:	1159      	asrs	r1, r3, #5
 800e854:	f003 021f 	and.w	r2, r3, #31
 800e858:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e85c:	f04f 0a01 	mov.w	sl, #1
 800e860:	fa0a f202 	lsl.w	r2, sl, r2
 800e864:	420a      	tst	r2, r1
 800e866:	d009      	beq.n	800e87c <__gethex+0x1f8>
 800e868:	4553      	cmp	r3, sl
 800e86a:	dd05      	ble.n	800e878 <__gethex+0x1f4>
 800e86c:	1eb9      	subs	r1, r7, #2
 800e86e:	4620      	mov	r0, r4
 800e870:	f000 fece 	bl	800f610 <__any_on>
 800e874:	2800      	cmp	r0, #0
 800e876:	d145      	bne.n	800e904 <__gethex+0x280>
 800e878:	f04f 0a02 	mov.w	sl, #2
 800e87c:	4639      	mov	r1, r7
 800e87e:	4620      	mov	r0, r4
 800e880:	f7ff fe98 	bl	800e5b4 <rshift>
 800e884:	443d      	add	r5, r7
 800e886:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e88a:	42ab      	cmp	r3, r5
 800e88c:	da4c      	bge.n	800e928 <__gethex+0x2a4>
 800e88e:	ee18 0a10 	vmov	r0, s16
 800e892:	4621      	mov	r1, r4
 800e894:	f000 fa5c 	bl	800ed50 <_Bfree>
 800e898:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e89a:	2300      	movs	r3, #0
 800e89c:	6013      	str	r3, [r2, #0]
 800e89e:	27a3      	movs	r7, #163	; 0xa3
 800e8a0:	e785      	b.n	800e7ae <__gethex+0x12a>
 800e8a2:	1e73      	subs	r3, r6, #1
 800e8a4:	9a05      	ldr	r2, [sp, #20]
 800e8a6:	9303      	str	r3, [sp, #12]
 800e8a8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e8ac:	4293      	cmp	r3, r2
 800e8ae:	d019      	beq.n	800e8e4 <__gethex+0x260>
 800e8b0:	f1bb 0f20 	cmp.w	fp, #32
 800e8b4:	d107      	bne.n	800e8c6 <__gethex+0x242>
 800e8b6:	9b02      	ldr	r3, [sp, #8]
 800e8b8:	9a00      	ldr	r2, [sp, #0]
 800e8ba:	f843 2b04 	str.w	r2, [r3], #4
 800e8be:	9302      	str	r3, [sp, #8]
 800e8c0:	2300      	movs	r3, #0
 800e8c2:	9300      	str	r3, [sp, #0]
 800e8c4:	469b      	mov	fp, r3
 800e8c6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e8ca:	f7ff fec5 	bl	800e658 <__hexdig_fun>
 800e8ce:	9b00      	ldr	r3, [sp, #0]
 800e8d0:	f000 000f 	and.w	r0, r0, #15
 800e8d4:	fa00 f00b 	lsl.w	r0, r0, fp
 800e8d8:	4303      	orrs	r3, r0
 800e8da:	9300      	str	r3, [sp, #0]
 800e8dc:	f10b 0b04 	add.w	fp, fp, #4
 800e8e0:	9b03      	ldr	r3, [sp, #12]
 800e8e2:	e00d      	b.n	800e900 <__gethex+0x27c>
 800e8e4:	9b03      	ldr	r3, [sp, #12]
 800e8e6:	9a06      	ldr	r2, [sp, #24]
 800e8e8:	4413      	add	r3, r2
 800e8ea:	42bb      	cmp	r3, r7
 800e8ec:	d3e0      	bcc.n	800e8b0 <__gethex+0x22c>
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	9901      	ldr	r1, [sp, #4]
 800e8f2:	9307      	str	r3, [sp, #28]
 800e8f4:	4652      	mov	r2, sl
 800e8f6:	f001 f917 	bl	800fb28 <strncmp>
 800e8fa:	9b07      	ldr	r3, [sp, #28]
 800e8fc:	2800      	cmp	r0, #0
 800e8fe:	d1d7      	bne.n	800e8b0 <__gethex+0x22c>
 800e900:	461e      	mov	r6, r3
 800e902:	e78b      	b.n	800e81c <__gethex+0x198>
 800e904:	f04f 0a03 	mov.w	sl, #3
 800e908:	e7b8      	b.n	800e87c <__gethex+0x1f8>
 800e90a:	da0a      	bge.n	800e922 <__gethex+0x29e>
 800e90c:	1a37      	subs	r7, r6, r0
 800e90e:	4621      	mov	r1, r4
 800e910:	ee18 0a10 	vmov	r0, s16
 800e914:	463a      	mov	r2, r7
 800e916:	f000 fc37 	bl	800f188 <__lshift>
 800e91a:	1bed      	subs	r5, r5, r7
 800e91c:	4604      	mov	r4, r0
 800e91e:	f100 0914 	add.w	r9, r0, #20
 800e922:	f04f 0a00 	mov.w	sl, #0
 800e926:	e7ae      	b.n	800e886 <__gethex+0x202>
 800e928:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e92c:	42a8      	cmp	r0, r5
 800e92e:	dd72      	ble.n	800ea16 <__gethex+0x392>
 800e930:	1b45      	subs	r5, r0, r5
 800e932:	42ae      	cmp	r6, r5
 800e934:	dc36      	bgt.n	800e9a4 <__gethex+0x320>
 800e936:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e93a:	2b02      	cmp	r3, #2
 800e93c:	d02a      	beq.n	800e994 <__gethex+0x310>
 800e93e:	2b03      	cmp	r3, #3
 800e940:	d02c      	beq.n	800e99c <__gethex+0x318>
 800e942:	2b01      	cmp	r3, #1
 800e944:	d11c      	bne.n	800e980 <__gethex+0x2fc>
 800e946:	42ae      	cmp	r6, r5
 800e948:	d11a      	bne.n	800e980 <__gethex+0x2fc>
 800e94a:	2e01      	cmp	r6, #1
 800e94c:	d112      	bne.n	800e974 <__gethex+0x2f0>
 800e94e:	9a04      	ldr	r2, [sp, #16]
 800e950:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e954:	6013      	str	r3, [r2, #0]
 800e956:	2301      	movs	r3, #1
 800e958:	6123      	str	r3, [r4, #16]
 800e95a:	f8c9 3000 	str.w	r3, [r9]
 800e95e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e960:	2762      	movs	r7, #98	; 0x62
 800e962:	601c      	str	r4, [r3, #0]
 800e964:	e723      	b.n	800e7ae <__gethex+0x12a>
 800e966:	bf00      	nop
 800e968:	08011bc0 	.word	0x08011bc0
 800e96c:	08011b48 	.word	0x08011b48
 800e970:	08011b59 	.word	0x08011b59
 800e974:	1e71      	subs	r1, r6, #1
 800e976:	4620      	mov	r0, r4
 800e978:	f000 fe4a 	bl	800f610 <__any_on>
 800e97c:	2800      	cmp	r0, #0
 800e97e:	d1e6      	bne.n	800e94e <__gethex+0x2ca>
 800e980:	ee18 0a10 	vmov	r0, s16
 800e984:	4621      	mov	r1, r4
 800e986:	f000 f9e3 	bl	800ed50 <_Bfree>
 800e98a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e98c:	2300      	movs	r3, #0
 800e98e:	6013      	str	r3, [r2, #0]
 800e990:	2750      	movs	r7, #80	; 0x50
 800e992:	e70c      	b.n	800e7ae <__gethex+0x12a>
 800e994:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e996:	2b00      	cmp	r3, #0
 800e998:	d1f2      	bne.n	800e980 <__gethex+0x2fc>
 800e99a:	e7d8      	b.n	800e94e <__gethex+0x2ca>
 800e99c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d1d5      	bne.n	800e94e <__gethex+0x2ca>
 800e9a2:	e7ed      	b.n	800e980 <__gethex+0x2fc>
 800e9a4:	1e6f      	subs	r7, r5, #1
 800e9a6:	f1ba 0f00 	cmp.w	sl, #0
 800e9aa:	d131      	bne.n	800ea10 <__gethex+0x38c>
 800e9ac:	b127      	cbz	r7, 800e9b8 <__gethex+0x334>
 800e9ae:	4639      	mov	r1, r7
 800e9b0:	4620      	mov	r0, r4
 800e9b2:	f000 fe2d 	bl	800f610 <__any_on>
 800e9b6:	4682      	mov	sl, r0
 800e9b8:	117b      	asrs	r3, r7, #5
 800e9ba:	2101      	movs	r1, #1
 800e9bc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e9c0:	f007 071f 	and.w	r7, r7, #31
 800e9c4:	fa01 f707 	lsl.w	r7, r1, r7
 800e9c8:	421f      	tst	r7, r3
 800e9ca:	4629      	mov	r1, r5
 800e9cc:	4620      	mov	r0, r4
 800e9ce:	bf18      	it	ne
 800e9d0:	f04a 0a02 	orrne.w	sl, sl, #2
 800e9d4:	1b76      	subs	r6, r6, r5
 800e9d6:	f7ff fded 	bl	800e5b4 <rshift>
 800e9da:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e9de:	2702      	movs	r7, #2
 800e9e0:	f1ba 0f00 	cmp.w	sl, #0
 800e9e4:	d048      	beq.n	800ea78 <__gethex+0x3f4>
 800e9e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e9ea:	2b02      	cmp	r3, #2
 800e9ec:	d015      	beq.n	800ea1a <__gethex+0x396>
 800e9ee:	2b03      	cmp	r3, #3
 800e9f0:	d017      	beq.n	800ea22 <__gethex+0x39e>
 800e9f2:	2b01      	cmp	r3, #1
 800e9f4:	d109      	bne.n	800ea0a <__gethex+0x386>
 800e9f6:	f01a 0f02 	tst.w	sl, #2
 800e9fa:	d006      	beq.n	800ea0a <__gethex+0x386>
 800e9fc:	f8d9 0000 	ldr.w	r0, [r9]
 800ea00:	ea4a 0a00 	orr.w	sl, sl, r0
 800ea04:	f01a 0f01 	tst.w	sl, #1
 800ea08:	d10e      	bne.n	800ea28 <__gethex+0x3a4>
 800ea0a:	f047 0710 	orr.w	r7, r7, #16
 800ea0e:	e033      	b.n	800ea78 <__gethex+0x3f4>
 800ea10:	f04f 0a01 	mov.w	sl, #1
 800ea14:	e7d0      	b.n	800e9b8 <__gethex+0x334>
 800ea16:	2701      	movs	r7, #1
 800ea18:	e7e2      	b.n	800e9e0 <__gethex+0x35c>
 800ea1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ea1c:	f1c3 0301 	rsb	r3, r3, #1
 800ea20:	9315      	str	r3, [sp, #84]	; 0x54
 800ea22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d0f0      	beq.n	800ea0a <__gethex+0x386>
 800ea28:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ea2c:	f104 0314 	add.w	r3, r4, #20
 800ea30:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ea34:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ea38:	f04f 0c00 	mov.w	ip, #0
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea42:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ea46:	d01c      	beq.n	800ea82 <__gethex+0x3fe>
 800ea48:	3201      	adds	r2, #1
 800ea4a:	6002      	str	r2, [r0, #0]
 800ea4c:	2f02      	cmp	r7, #2
 800ea4e:	f104 0314 	add.w	r3, r4, #20
 800ea52:	d13f      	bne.n	800ead4 <__gethex+0x450>
 800ea54:	f8d8 2000 	ldr.w	r2, [r8]
 800ea58:	3a01      	subs	r2, #1
 800ea5a:	42b2      	cmp	r2, r6
 800ea5c:	d10a      	bne.n	800ea74 <__gethex+0x3f0>
 800ea5e:	1171      	asrs	r1, r6, #5
 800ea60:	2201      	movs	r2, #1
 800ea62:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ea66:	f006 061f 	and.w	r6, r6, #31
 800ea6a:	fa02 f606 	lsl.w	r6, r2, r6
 800ea6e:	421e      	tst	r6, r3
 800ea70:	bf18      	it	ne
 800ea72:	4617      	movne	r7, r2
 800ea74:	f047 0720 	orr.w	r7, r7, #32
 800ea78:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ea7a:	601c      	str	r4, [r3, #0]
 800ea7c:	9b04      	ldr	r3, [sp, #16]
 800ea7e:	601d      	str	r5, [r3, #0]
 800ea80:	e695      	b.n	800e7ae <__gethex+0x12a>
 800ea82:	4299      	cmp	r1, r3
 800ea84:	f843 cc04 	str.w	ip, [r3, #-4]
 800ea88:	d8d8      	bhi.n	800ea3c <__gethex+0x3b8>
 800ea8a:	68a3      	ldr	r3, [r4, #8]
 800ea8c:	459b      	cmp	fp, r3
 800ea8e:	db19      	blt.n	800eac4 <__gethex+0x440>
 800ea90:	6861      	ldr	r1, [r4, #4]
 800ea92:	ee18 0a10 	vmov	r0, s16
 800ea96:	3101      	adds	r1, #1
 800ea98:	f000 f91a 	bl	800ecd0 <_Balloc>
 800ea9c:	4681      	mov	r9, r0
 800ea9e:	b918      	cbnz	r0, 800eaa8 <__gethex+0x424>
 800eaa0:	4b1a      	ldr	r3, [pc, #104]	; (800eb0c <__gethex+0x488>)
 800eaa2:	4602      	mov	r2, r0
 800eaa4:	2184      	movs	r1, #132	; 0x84
 800eaa6:	e6a8      	b.n	800e7fa <__gethex+0x176>
 800eaa8:	6922      	ldr	r2, [r4, #16]
 800eaaa:	3202      	adds	r2, #2
 800eaac:	f104 010c 	add.w	r1, r4, #12
 800eab0:	0092      	lsls	r2, r2, #2
 800eab2:	300c      	adds	r0, #12
 800eab4:	f7fd f95e 	bl	800bd74 <memcpy>
 800eab8:	4621      	mov	r1, r4
 800eaba:	ee18 0a10 	vmov	r0, s16
 800eabe:	f000 f947 	bl	800ed50 <_Bfree>
 800eac2:	464c      	mov	r4, r9
 800eac4:	6923      	ldr	r3, [r4, #16]
 800eac6:	1c5a      	adds	r2, r3, #1
 800eac8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eacc:	6122      	str	r2, [r4, #16]
 800eace:	2201      	movs	r2, #1
 800ead0:	615a      	str	r2, [r3, #20]
 800ead2:	e7bb      	b.n	800ea4c <__gethex+0x3c8>
 800ead4:	6922      	ldr	r2, [r4, #16]
 800ead6:	455a      	cmp	r2, fp
 800ead8:	dd0b      	ble.n	800eaf2 <__gethex+0x46e>
 800eada:	2101      	movs	r1, #1
 800eadc:	4620      	mov	r0, r4
 800eade:	f7ff fd69 	bl	800e5b4 <rshift>
 800eae2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eae6:	3501      	adds	r5, #1
 800eae8:	42ab      	cmp	r3, r5
 800eaea:	f6ff aed0 	blt.w	800e88e <__gethex+0x20a>
 800eaee:	2701      	movs	r7, #1
 800eaf0:	e7c0      	b.n	800ea74 <__gethex+0x3f0>
 800eaf2:	f016 061f 	ands.w	r6, r6, #31
 800eaf6:	d0fa      	beq.n	800eaee <__gethex+0x46a>
 800eaf8:	4453      	add	r3, sl
 800eafa:	f1c6 0620 	rsb	r6, r6, #32
 800eafe:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800eb02:	f000 f9d7 	bl	800eeb4 <__hi0bits>
 800eb06:	42b0      	cmp	r0, r6
 800eb08:	dbe7      	blt.n	800eada <__gethex+0x456>
 800eb0a:	e7f0      	b.n	800eaee <__gethex+0x46a>
 800eb0c:	08011b48 	.word	0x08011b48

0800eb10 <L_shift>:
 800eb10:	f1c2 0208 	rsb	r2, r2, #8
 800eb14:	0092      	lsls	r2, r2, #2
 800eb16:	b570      	push	{r4, r5, r6, lr}
 800eb18:	f1c2 0620 	rsb	r6, r2, #32
 800eb1c:	6843      	ldr	r3, [r0, #4]
 800eb1e:	6804      	ldr	r4, [r0, #0]
 800eb20:	fa03 f506 	lsl.w	r5, r3, r6
 800eb24:	432c      	orrs	r4, r5
 800eb26:	40d3      	lsrs	r3, r2
 800eb28:	6004      	str	r4, [r0, #0]
 800eb2a:	f840 3f04 	str.w	r3, [r0, #4]!
 800eb2e:	4288      	cmp	r0, r1
 800eb30:	d3f4      	bcc.n	800eb1c <L_shift+0xc>
 800eb32:	bd70      	pop	{r4, r5, r6, pc}

0800eb34 <__match>:
 800eb34:	b530      	push	{r4, r5, lr}
 800eb36:	6803      	ldr	r3, [r0, #0]
 800eb38:	3301      	adds	r3, #1
 800eb3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb3e:	b914      	cbnz	r4, 800eb46 <__match+0x12>
 800eb40:	6003      	str	r3, [r0, #0]
 800eb42:	2001      	movs	r0, #1
 800eb44:	bd30      	pop	{r4, r5, pc}
 800eb46:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eb4a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800eb4e:	2d19      	cmp	r5, #25
 800eb50:	bf98      	it	ls
 800eb52:	3220      	addls	r2, #32
 800eb54:	42a2      	cmp	r2, r4
 800eb56:	d0f0      	beq.n	800eb3a <__match+0x6>
 800eb58:	2000      	movs	r0, #0
 800eb5a:	e7f3      	b.n	800eb44 <__match+0x10>

0800eb5c <__hexnan>:
 800eb5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb60:	680b      	ldr	r3, [r1, #0]
 800eb62:	115e      	asrs	r6, r3, #5
 800eb64:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800eb68:	f013 031f 	ands.w	r3, r3, #31
 800eb6c:	b087      	sub	sp, #28
 800eb6e:	bf18      	it	ne
 800eb70:	3604      	addne	r6, #4
 800eb72:	2500      	movs	r5, #0
 800eb74:	1f37      	subs	r7, r6, #4
 800eb76:	4690      	mov	r8, r2
 800eb78:	6802      	ldr	r2, [r0, #0]
 800eb7a:	9301      	str	r3, [sp, #4]
 800eb7c:	4682      	mov	sl, r0
 800eb7e:	f846 5c04 	str.w	r5, [r6, #-4]
 800eb82:	46b9      	mov	r9, r7
 800eb84:	463c      	mov	r4, r7
 800eb86:	9502      	str	r5, [sp, #8]
 800eb88:	46ab      	mov	fp, r5
 800eb8a:	7851      	ldrb	r1, [r2, #1]
 800eb8c:	1c53      	adds	r3, r2, #1
 800eb8e:	9303      	str	r3, [sp, #12]
 800eb90:	b341      	cbz	r1, 800ebe4 <__hexnan+0x88>
 800eb92:	4608      	mov	r0, r1
 800eb94:	9205      	str	r2, [sp, #20]
 800eb96:	9104      	str	r1, [sp, #16]
 800eb98:	f7ff fd5e 	bl	800e658 <__hexdig_fun>
 800eb9c:	2800      	cmp	r0, #0
 800eb9e:	d14f      	bne.n	800ec40 <__hexnan+0xe4>
 800eba0:	9904      	ldr	r1, [sp, #16]
 800eba2:	9a05      	ldr	r2, [sp, #20]
 800eba4:	2920      	cmp	r1, #32
 800eba6:	d818      	bhi.n	800ebda <__hexnan+0x7e>
 800eba8:	9b02      	ldr	r3, [sp, #8]
 800ebaa:	459b      	cmp	fp, r3
 800ebac:	dd13      	ble.n	800ebd6 <__hexnan+0x7a>
 800ebae:	454c      	cmp	r4, r9
 800ebb0:	d206      	bcs.n	800ebc0 <__hexnan+0x64>
 800ebb2:	2d07      	cmp	r5, #7
 800ebb4:	dc04      	bgt.n	800ebc0 <__hexnan+0x64>
 800ebb6:	462a      	mov	r2, r5
 800ebb8:	4649      	mov	r1, r9
 800ebba:	4620      	mov	r0, r4
 800ebbc:	f7ff ffa8 	bl	800eb10 <L_shift>
 800ebc0:	4544      	cmp	r4, r8
 800ebc2:	d950      	bls.n	800ec66 <__hexnan+0x10a>
 800ebc4:	2300      	movs	r3, #0
 800ebc6:	f1a4 0904 	sub.w	r9, r4, #4
 800ebca:	f844 3c04 	str.w	r3, [r4, #-4]
 800ebce:	f8cd b008 	str.w	fp, [sp, #8]
 800ebd2:	464c      	mov	r4, r9
 800ebd4:	461d      	mov	r5, r3
 800ebd6:	9a03      	ldr	r2, [sp, #12]
 800ebd8:	e7d7      	b.n	800eb8a <__hexnan+0x2e>
 800ebda:	2929      	cmp	r1, #41	; 0x29
 800ebdc:	d156      	bne.n	800ec8c <__hexnan+0x130>
 800ebde:	3202      	adds	r2, #2
 800ebe0:	f8ca 2000 	str.w	r2, [sl]
 800ebe4:	f1bb 0f00 	cmp.w	fp, #0
 800ebe8:	d050      	beq.n	800ec8c <__hexnan+0x130>
 800ebea:	454c      	cmp	r4, r9
 800ebec:	d206      	bcs.n	800ebfc <__hexnan+0xa0>
 800ebee:	2d07      	cmp	r5, #7
 800ebf0:	dc04      	bgt.n	800ebfc <__hexnan+0xa0>
 800ebf2:	462a      	mov	r2, r5
 800ebf4:	4649      	mov	r1, r9
 800ebf6:	4620      	mov	r0, r4
 800ebf8:	f7ff ff8a 	bl	800eb10 <L_shift>
 800ebfc:	4544      	cmp	r4, r8
 800ebfe:	d934      	bls.n	800ec6a <__hexnan+0x10e>
 800ec00:	f1a8 0204 	sub.w	r2, r8, #4
 800ec04:	4623      	mov	r3, r4
 800ec06:	f853 1b04 	ldr.w	r1, [r3], #4
 800ec0a:	f842 1f04 	str.w	r1, [r2, #4]!
 800ec0e:	429f      	cmp	r7, r3
 800ec10:	d2f9      	bcs.n	800ec06 <__hexnan+0xaa>
 800ec12:	1b3b      	subs	r3, r7, r4
 800ec14:	f023 0303 	bic.w	r3, r3, #3
 800ec18:	3304      	adds	r3, #4
 800ec1a:	3401      	adds	r4, #1
 800ec1c:	3e03      	subs	r6, #3
 800ec1e:	42b4      	cmp	r4, r6
 800ec20:	bf88      	it	hi
 800ec22:	2304      	movhi	r3, #4
 800ec24:	4443      	add	r3, r8
 800ec26:	2200      	movs	r2, #0
 800ec28:	f843 2b04 	str.w	r2, [r3], #4
 800ec2c:	429f      	cmp	r7, r3
 800ec2e:	d2fb      	bcs.n	800ec28 <__hexnan+0xcc>
 800ec30:	683b      	ldr	r3, [r7, #0]
 800ec32:	b91b      	cbnz	r3, 800ec3c <__hexnan+0xe0>
 800ec34:	4547      	cmp	r7, r8
 800ec36:	d127      	bne.n	800ec88 <__hexnan+0x12c>
 800ec38:	2301      	movs	r3, #1
 800ec3a:	603b      	str	r3, [r7, #0]
 800ec3c:	2005      	movs	r0, #5
 800ec3e:	e026      	b.n	800ec8e <__hexnan+0x132>
 800ec40:	3501      	adds	r5, #1
 800ec42:	2d08      	cmp	r5, #8
 800ec44:	f10b 0b01 	add.w	fp, fp, #1
 800ec48:	dd06      	ble.n	800ec58 <__hexnan+0xfc>
 800ec4a:	4544      	cmp	r4, r8
 800ec4c:	d9c3      	bls.n	800ebd6 <__hexnan+0x7a>
 800ec4e:	2300      	movs	r3, #0
 800ec50:	f844 3c04 	str.w	r3, [r4, #-4]
 800ec54:	2501      	movs	r5, #1
 800ec56:	3c04      	subs	r4, #4
 800ec58:	6822      	ldr	r2, [r4, #0]
 800ec5a:	f000 000f 	and.w	r0, r0, #15
 800ec5e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ec62:	6022      	str	r2, [r4, #0]
 800ec64:	e7b7      	b.n	800ebd6 <__hexnan+0x7a>
 800ec66:	2508      	movs	r5, #8
 800ec68:	e7b5      	b.n	800ebd6 <__hexnan+0x7a>
 800ec6a:	9b01      	ldr	r3, [sp, #4]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d0df      	beq.n	800ec30 <__hexnan+0xd4>
 800ec70:	f04f 32ff 	mov.w	r2, #4294967295
 800ec74:	f1c3 0320 	rsb	r3, r3, #32
 800ec78:	fa22 f303 	lsr.w	r3, r2, r3
 800ec7c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ec80:	401a      	ands	r2, r3
 800ec82:	f846 2c04 	str.w	r2, [r6, #-4]
 800ec86:	e7d3      	b.n	800ec30 <__hexnan+0xd4>
 800ec88:	3f04      	subs	r7, #4
 800ec8a:	e7d1      	b.n	800ec30 <__hexnan+0xd4>
 800ec8c:	2004      	movs	r0, #4
 800ec8e:	b007      	add	sp, #28
 800ec90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ec94 <_localeconv_r>:
 800ec94:	4800      	ldr	r0, [pc, #0]	; (800ec98 <_localeconv_r+0x4>)
 800ec96:	4770      	bx	lr
 800ec98:	20000424 	.word	0x20000424

0800ec9c <malloc>:
 800ec9c:	4b02      	ldr	r3, [pc, #8]	; (800eca8 <malloc+0xc>)
 800ec9e:	4601      	mov	r1, r0
 800eca0:	6818      	ldr	r0, [r3, #0]
 800eca2:	f000 bd59 	b.w	800f758 <_malloc_r>
 800eca6:	bf00      	nop
 800eca8:	200002cc 	.word	0x200002cc

0800ecac <__ascii_mbtowc>:
 800ecac:	b082      	sub	sp, #8
 800ecae:	b901      	cbnz	r1, 800ecb2 <__ascii_mbtowc+0x6>
 800ecb0:	a901      	add	r1, sp, #4
 800ecb2:	b142      	cbz	r2, 800ecc6 <__ascii_mbtowc+0x1a>
 800ecb4:	b14b      	cbz	r3, 800ecca <__ascii_mbtowc+0x1e>
 800ecb6:	7813      	ldrb	r3, [r2, #0]
 800ecb8:	600b      	str	r3, [r1, #0]
 800ecba:	7812      	ldrb	r2, [r2, #0]
 800ecbc:	1e10      	subs	r0, r2, #0
 800ecbe:	bf18      	it	ne
 800ecc0:	2001      	movne	r0, #1
 800ecc2:	b002      	add	sp, #8
 800ecc4:	4770      	bx	lr
 800ecc6:	4610      	mov	r0, r2
 800ecc8:	e7fb      	b.n	800ecc2 <__ascii_mbtowc+0x16>
 800ecca:	f06f 0001 	mvn.w	r0, #1
 800ecce:	e7f8      	b.n	800ecc2 <__ascii_mbtowc+0x16>

0800ecd0 <_Balloc>:
 800ecd0:	b570      	push	{r4, r5, r6, lr}
 800ecd2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ecd4:	4604      	mov	r4, r0
 800ecd6:	460d      	mov	r5, r1
 800ecd8:	b976      	cbnz	r6, 800ecf8 <_Balloc+0x28>
 800ecda:	2010      	movs	r0, #16
 800ecdc:	f7ff ffde 	bl	800ec9c <malloc>
 800ece0:	4602      	mov	r2, r0
 800ece2:	6260      	str	r0, [r4, #36]	; 0x24
 800ece4:	b920      	cbnz	r0, 800ecf0 <_Balloc+0x20>
 800ece6:	4b18      	ldr	r3, [pc, #96]	; (800ed48 <_Balloc+0x78>)
 800ece8:	4818      	ldr	r0, [pc, #96]	; (800ed4c <_Balloc+0x7c>)
 800ecea:	2166      	movs	r1, #102	; 0x66
 800ecec:	f000 ff3e 	bl	800fb6c <__assert_func>
 800ecf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ecf4:	6006      	str	r6, [r0, #0]
 800ecf6:	60c6      	str	r6, [r0, #12]
 800ecf8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ecfa:	68f3      	ldr	r3, [r6, #12]
 800ecfc:	b183      	cbz	r3, 800ed20 <_Balloc+0x50>
 800ecfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed00:	68db      	ldr	r3, [r3, #12]
 800ed02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ed06:	b9b8      	cbnz	r0, 800ed38 <_Balloc+0x68>
 800ed08:	2101      	movs	r1, #1
 800ed0a:	fa01 f605 	lsl.w	r6, r1, r5
 800ed0e:	1d72      	adds	r2, r6, #5
 800ed10:	0092      	lsls	r2, r2, #2
 800ed12:	4620      	mov	r0, r4
 800ed14:	f000 fc9d 	bl	800f652 <_calloc_r>
 800ed18:	b160      	cbz	r0, 800ed34 <_Balloc+0x64>
 800ed1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ed1e:	e00e      	b.n	800ed3e <_Balloc+0x6e>
 800ed20:	2221      	movs	r2, #33	; 0x21
 800ed22:	2104      	movs	r1, #4
 800ed24:	4620      	mov	r0, r4
 800ed26:	f000 fc94 	bl	800f652 <_calloc_r>
 800ed2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed2c:	60f0      	str	r0, [r6, #12]
 800ed2e:	68db      	ldr	r3, [r3, #12]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d1e4      	bne.n	800ecfe <_Balloc+0x2e>
 800ed34:	2000      	movs	r0, #0
 800ed36:	bd70      	pop	{r4, r5, r6, pc}
 800ed38:	6802      	ldr	r2, [r0, #0]
 800ed3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ed3e:	2300      	movs	r3, #0
 800ed40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ed44:	e7f7      	b.n	800ed36 <_Balloc+0x66>
 800ed46:	bf00      	nop
 800ed48:	08011ad6 	.word	0x08011ad6
 800ed4c:	08011bd4 	.word	0x08011bd4

0800ed50 <_Bfree>:
 800ed50:	b570      	push	{r4, r5, r6, lr}
 800ed52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ed54:	4605      	mov	r5, r0
 800ed56:	460c      	mov	r4, r1
 800ed58:	b976      	cbnz	r6, 800ed78 <_Bfree+0x28>
 800ed5a:	2010      	movs	r0, #16
 800ed5c:	f7ff ff9e 	bl	800ec9c <malloc>
 800ed60:	4602      	mov	r2, r0
 800ed62:	6268      	str	r0, [r5, #36]	; 0x24
 800ed64:	b920      	cbnz	r0, 800ed70 <_Bfree+0x20>
 800ed66:	4b09      	ldr	r3, [pc, #36]	; (800ed8c <_Bfree+0x3c>)
 800ed68:	4809      	ldr	r0, [pc, #36]	; (800ed90 <_Bfree+0x40>)
 800ed6a:	218a      	movs	r1, #138	; 0x8a
 800ed6c:	f000 fefe 	bl	800fb6c <__assert_func>
 800ed70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ed74:	6006      	str	r6, [r0, #0]
 800ed76:	60c6      	str	r6, [r0, #12]
 800ed78:	b13c      	cbz	r4, 800ed8a <_Bfree+0x3a>
 800ed7a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ed7c:	6862      	ldr	r2, [r4, #4]
 800ed7e:	68db      	ldr	r3, [r3, #12]
 800ed80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ed84:	6021      	str	r1, [r4, #0]
 800ed86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ed8a:	bd70      	pop	{r4, r5, r6, pc}
 800ed8c:	08011ad6 	.word	0x08011ad6
 800ed90:	08011bd4 	.word	0x08011bd4

0800ed94 <__multadd>:
 800ed94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed98:	690d      	ldr	r5, [r1, #16]
 800ed9a:	4607      	mov	r7, r0
 800ed9c:	460c      	mov	r4, r1
 800ed9e:	461e      	mov	r6, r3
 800eda0:	f101 0c14 	add.w	ip, r1, #20
 800eda4:	2000      	movs	r0, #0
 800eda6:	f8dc 3000 	ldr.w	r3, [ip]
 800edaa:	b299      	uxth	r1, r3
 800edac:	fb02 6101 	mla	r1, r2, r1, r6
 800edb0:	0c1e      	lsrs	r6, r3, #16
 800edb2:	0c0b      	lsrs	r3, r1, #16
 800edb4:	fb02 3306 	mla	r3, r2, r6, r3
 800edb8:	b289      	uxth	r1, r1
 800edba:	3001      	adds	r0, #1
 800edbc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800edc0:	4285      	cmp	r5, r0
 800edc2:	f84c 1b04 	str.w	r1, [ip], #4
 800edc6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800edca:	dcec      	bgt.n	800eda6 <__multadd+0x12>
 800edcc:	b30e      	cbz	r6, 800ee12 <__multadd+0x7e>
 800edce:	68a3      	ldr	r3, [r4, #8]
 800edd0:	42ab      	cmp	r3, r5
 800edd2:	dc19      	bgt.n	800ee08 <__multadd+0x74>
 800edd4:	6861      	ldr	r1, [r4, #4]
 800edd6:	4638      	mov	r0, r7
 800edd8:	3101      	adds	r1, #1
 800edda:	f7ff ff79 	bl	800ecd0 <_Balloc>
 800edde:	4680      	mov	r8, r0
 800ede0:	b928      	cbnz	r0, 800edee <__multadd+0x5a>
 800ede2:	4602      	mov	r2, r0
 800ede4:	4b0c      	ldr	r3, [pc, #48]	; (800ee18 <__multadd+0x84>)
 800ede6:	480d      	ldr	r0, [pc, #52]	; (800ee1c <__multadd+0x88>)
 800ede8:	21b5      	movs	r1, #181	; 0xb5
 800edea:	f000 febf 	bl	800fb6c <__assert_func>
 800edee:	6922      	ldr	r2, [r4, #16]
 800edf0:	3202      	adds	r2, #2
 800edf2:	f104 010c 	add.w	r1, r4, #12
 800edf6:	0092      	lsls	r2, r2, #2
 800edf8:	300c      	adds	r0, #12
 800edfa:	f7fc ffbb 	bl	800bd74 <memcpy>
 800edfe:	4621      	mov	r1, r4
 800ee00:	4638      	mov	r0, r7
 800ee02:	f7ff ffa5 	bl	800ed50 <_Bfree>
 800ee06:	4644      	mov	r4, r8
 800ee08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ee0c:	3501      	adds	r5, #1
 800ee0e:	615e      	str	r6, [r3, #20]
 800ee10:	6125      	str	r5, [r4, #16]
 800ee12:	4620      	mov	r0, r4
 800ee14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee18:	08011b48 	.word	0x08011b48
 800ee1c:	08011bd4 	.word	0x08011bd4

0800ee20 <__s2b>:
 800ee20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee24:	460c      	mov	r4, r1
 800ee26:	4615      	mov	r5, r2
 800ee28:	461f      	mov	r7, r3
 800ee2a:	2209      	movs	r2, #9
 800ee2c:	3308      	adds	r3, #8
 800ee2e:	4606      	mov	r6, r0
 800ee30:	fb93 f3f2 	sdiv	r3, r3, r2
 800ee34:	2100      	movs	r1, #0
 800ee36:	2201      	movs	r2, #1
 800ee38:	429a      	cmp	r2, r3
 800ee3a:	db09      	blt.n	800ee50 <__s2b+0x30>
 800ee3c:	4630      	mov	r0, r6
 800ee3e:	f7ff ff47 	bl	800ecd0 <_Balloc>
 800ee42:	b940      	cbnz	r0, 800ee56 <__s2b+0x36>
 800ee44:	4602      	mov	r2, r0
 800ee46:	4b19      	ldr	r3, [pc, #100]	; (800eeac <__s2b+0x8c>)
 800ee48:	4819      	ldr	r0, [pc, #100]	; (800eeb0 <__s2b+0x90>)
 800ee4a:	21ce      	movs	r1, #206	; 0xce
 800ee4c:	f000 fe8e 	bl	800fb6c <__assert_func>
 800ee50:	0052      	lsls	r2, r2, #1
 800ee52:	3101      	adds	r1, #1
 800ee54:	e7f0      	b.n	800ee38 <__s2b+0x18>
 800ee56:	9b08      	ldr	r3, [sp, #32]
 800ee58:	6143      	str	r3, [r0, #20]
 800ee5a:	2d09      	cmp	r5, #9
 800ee5c:	f04f 0301 	mov.w	r3, #1
 800ee60:	6103      	str	r3, [r0, #16]
 800ee62:	dd16      	ble.n	800ee92 <__s2b+0x72>
 800ee64:	f104 0909 	add.w	r9, r4, #9
 800ee68:	46c8      	mov	r8, r9
 800ee6a:	442c      	add	r4, r5
 800ee6c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ee70:	4601      	mov	r1, r0
 800ee72:	3b30      	subs	r3, #48	; 0x30
 800ee74:	220a      	movs	r2, #10
 800ee76:	4630      	mov	r0, r6
 800ee78:	f7ff ff8c 	bl	800ed94 <__multadd>
 800ee7c:	45a0      	cmp	r8, r4
 800ee7e:	d1f5      	bne.n	800ee6c <__s2b+0x4c>
 800ee80:	f1a5 0408 	sub.w	r4, r5, #8
 800ee84:	444c      	add	r4, r9
 800ee86:	1b2d      	subs	r5, r5, r4
 800ee88:	1963      	adds	r3, r4, r5
 800ee8a:	42bb      	cmp	r3, r7
 800ee8c:	db04      	blt.n	800ee98 <__s2b+0x78>
 800ee8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee92:	340a      	adds	r4, #10
 800ee94:	2509      	movs	r5, #9
 800ee96:	e7f6      	b.n	800ee86 <__s2b+0x66>
 800ee98:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ee9c:	4601      	mov	r1, r0
 800ee9e:	3b30      	subs	r3, #48	; 0x30
 800eea0:	220a      	movs	r2, #10
 800eea2:	4630      	mov	r0, r6
 800eea4:	f7ff ff76 	bl	800ed94 <__multadd>
 800eea8:	e7ee      	b.n	800ee88 <__s2b+0x68>
 800eeaa:	bf00      	nop
 800eeac:	08011b48 	.word	0x08011b48
 800eeb0:	08011bd4 	.word	0x08011bd4

0800eeb4 <__hi0bits>:
 800eeb4:	0c03      	lsrs	r3, r0, #16
 800eeb6:	041b      	lsls	r3, r3, #16
 800eeb8:	b9d3      	cbnz	r3, 800eef0 <__hi0bits+0x3c>
 800eeba:	0400      	lsls	r0, r0, #16
 800eebc:	2310      	movs	r3, #16
 800eebe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800eec2:	bf04      	itt	eq
 800eec4:	0200      	lsleq	r0, r0, #8
 800eec6:	3308      	addeq	r3, #8
 800eec8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800eecc:	bf04      	itt	eq
 800eece:	0100      	lsleq	r0, r0, #4
 800eed0:	3304      	addeq	r3, #4
 800eed2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800eed6:	bf04      	itt	eq
 800eed8:	0080      	lsleq	r0, r0, #2
 800eeda:	3302      	addeq	r3, #2
 800eedc:	2800      	cmp	r0, #0
 800eede:	db05      	blt.n	800eeec <__hi0bits+0x38>
 800eee0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800eee4:	f103 0301 	add.w	r3, r3, #1
 800eee8:	bf08      	it	eq
 800eeea:	2320      	moveq	r3, #32
 800eeec:	4618      	mov	r0, r3
 800eeee:	4770      	bx	lr
 800eef0:	2300      	movs	r3, #0
 800eef2:	e7e4      	b.n	800eebe <__hi0bits+0xa>

0800eef4 <__lo0bits>:
 800eef4:	6803      	ldr	r3, [r0, #0]
 800eef6:	f013 0207 	ands.w	r2, r3, #7
 800eefa:	4601      	mov	r1, r0
 800eefc:	d00b      	beq.n	800ef16 <__lo0bits+0x22>
 800eefe:	07da      	lsls	r2, r3, #31
 800ef00:	d423      	bmi.n	800ef4a <__lo0bits+0x56>
 800ef02:	0798      	lsls	r0, r3, #30
 800ef04:	bf49      	itett	mi
 800ef06:	085b      	lsrmi	r3, r3, #1
 800ef08:	089b      	lsrpl	r3, r3, #2
 800ef0a:	2001      	movmi	r0, #1
 800ef0c:	600b      	strmi	r3, [r1, #0]
 800ef0e:	bf5c      	itt	pl
 800ef10:	600b      	strpl	r3, [r1, #0]
 800ef12:	2002      	movpl	r0, #2
 800ef14:	4770      	bx	lr
 800ef16:	b298      	uxth	r0, r3
 800ef18:	b9a8      	cbnz	r0, 800ef46 <__lo0bits+0x52>
 800ef1a:	0c1b      	lsrs	r3, r3, #16
 800ef1c:	2010      	movs	r0, #16
 800ef1e:	b2da      	uxtb	r2, r3
 800ef20:	b90a      	cbnz	r2, 800ef26 <__lo0bits+0x32>
 800ef22:	3008      	adds	r0, #8
 800ef24:	0a1b      	lsrs	r3, r3, #8
 800ef26:	071a      	lsls	r2, r3, #28
 800ef28:	bf04      	itt	eq
 800ef2a:	091b      	lsreq	r3, r3, #4
 800ef2c:	3004      	addeq	r0, #4
 800ef2e:	079a      	lsls	r2, r3, #30
 800ef30:	bf04      	itt	eq
 800ef32:	089b      	lsreq	r3, r3, #2
 800ef34:	3002      	addeq	r0, #2
 800ef36:	07da      	lsls	r2, r3, #31
 800ef38:	d403      	bmi.n	800ef42 <__lo0bits+0x4e>
 800ef3a:	085b      	lsrs	r3, r3, #1
 800ef3c:	f100 0001 	add.w	r0, r0, #1
 800ef40:	d005      	beq.n	800ef4e <__lo0bits+0x5a>
 800ef42:	600b      	str	r3, [r1, #0]
 800ef44:	4770      	bx	lr
 800ef46:	4610      	mov	r0, r2
 800ef48:	e7e9      	b.n	800ef1e <__lo0bits+0x2a>
 800ef4a:	2000      	movs	r0, #0
 800ef4c:	4770      	bx	lr
 800ef4e:	2020      	movs	r0, #32
 800ef50:	4770      	bx	lr
	...

0800ef54 <__i2b>:
 800ef54:	b510      	push	{r4, lr}
 800ef56:	460c      	mov	r4, r1
 800ef58:	2101      	movs	r1, #1
 800ef5a:	f7ff feb9 	bl	800ecd0 <_Balloc>
 800ef5e:	4602      	mov	r2, r0
 800ef60:	b928      	cbnz	r0, 800ef6e <__i2b+0x1a>
 800ef62:	4b05      	ldr	r3, [pc, #20]	; (800ef78 <__i2b+0x24>)
 800ef64:	4805      	ldr	r0, [pc, #20]	; (800ef7c <__i2b+0x28>)
 800ef66:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ef6a:	f000 fdff 	bl	800fb6c <__assert_func>
 800ef6e:	2301      	movs	r3, #1
 800ef70:	6144      	str	r4, [r0, #20]
 800ef72:	6103      	str	r3, [r0, #16]
 800ef74:	bd10      	pop	{r4, pc}
 800ef76:	bf00      	nop
 800ef78:	08011b48 	.word	0x08011b48
 800ef7c:	08011bd4 	.word	0x08011bd4

0800ef80 <__multiply>:
 800ef80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef84:	4691      	mov	r9, r2
 800ef86:	690a      	ldr	r2, [r1, #16]
 800ef88:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ef8c:	429a      	cmp	r2, r3
 800ef8e:	bfb8      	it	lt
 800ef90:	460b      	movlt	r3, r1
 800ef92:	460c      	mov	r4, r1
 800ef94:	bfbc      	itt	lt
 800ef96:	464c      	movlt	r4, r9
 800ef98:	4699      	movlt	r9, r3
 800ef9a:	6927      	ldr	r7, [r4, #16]
 800ef9c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800efa0:	68a3      	ldr	r3, [r4, #8]
 800efa2:	6861      	ldr	r1, [r4, #4]
 800efa4:	eb07 060a 	add.w	r6, r7, sl
 800efa8:	42b3      	cmp	r3, r6
 800efaa:	b085      	sub	sp, #20
 800efac:	bfb8      	it	lt
 800efae:	3101      	addlt	r1, #1
 800efb0:	f7ff fe8e 	bl	800ecd0 <_Balloc>
 800efb4:	b930      	cbnz	r0, 800efc4 <__multiply+0x44>
 800efb6:	4602      	mov	r2, r0
 800efb8:	4b44      	ldr	r3, [pc, #272]	; (800f0cc <__multiply+0x14c>)
 800efba:	4845      	ldr	r0, [pc, #276]	; (800f0d0 <__multiply+0x150>)
 800efbc:	f240 115d 	movw	r1, #349	; 0x15d
 800efc0:	f000 fdd4 	bl	800fb6c <__assert_func>
 800efc4:	f100 0514 	add.w	r5, r0, #20
 800efc8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800efcc:	462b      	mov	r3, r5
 800efce:	2200      	movs	r2, #0
 800efd0:	4543      	cmp	r3, r8
 800efd2:	d321      	bcc.n	800f018 <__multiply+0x98>
 800efd4:	f104 0314 	add.w	r3, r4, #20
 800efd8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800efdc:	f109 0314 	add.w	r3, r9, #20
 800efe0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800efe4:	9202      	str	r2, [sp, #8]
 800efe6:	1b3a      	subs	r2, r7, r4
 800efe8:	3a15      	subs	r2, #21
 800efea:	f022 0203 	bic.w	r2, r2, #3
 800efee:	3204      	adds	r2, #4
 800eff0:	f104 0115 	add.w	r1, r4, #21
 800eff4:	428f      	cmp	r7, r1
 800eff6:	bf38      	it	cc
 800eff8:	2204      	movcc	r2, #4
 800effa:	9201      	str	r2, [sp, #4]
 800effc:	9a02      	ldr	r2, [sp, #8]
 800effe:	9303      	str	r3, [sp, #12]
 800f000:	429a      	cmp	r2, r3
 800f002:	d80c      	bhi.n	800f01e <__multiply+0x9e>
 800f004:	2e00      	cmp	r6, #0
 800f006:	dd03      	ble.n	800f010 <__multiply+0x90>
 800f008:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d05a      	beq.n	800f0c6 <__multiply+0x146>
 800f010:	6106      	str	r6, [r0, #16]
 800f012:	b005      	add	sp, #20
 800f014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f018:	f843 2b04 	str.w	r2, [r3], #4
 800f01c:	e7d8      	b.n	800efd0 <__multiply+0x50>
 800f01e:	f8b3 a000 	ldrh.w	sl, [r3]
 800f022:	f1ba 0f00 	cmp.w	sl, #0
 800f026:	d024      	beq.n	800f072 <__multiply+0xf2>
 800f028:	f104 0e14 	add.w	lr, r4, #20
 800f02c:	46a9      	mov	r9, r5
 800f02e:	f04f 0c00 	mov.w	ip, #0
 800f032:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f036:	f8d9 1000 	ldr.w	r1, [r9]
 800f03a:	fa1f fb82 	uxth.w	fp, r2
 800f03e:	b289      	uxth	r1, r1
 800f040:	fb0a 110b 	mla	r1, sl, fp, r1
 800f044:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f048:	f8d9 2000 	ldr.w	r2, [r9]
 800f04c:	4461      	add	r1, ip
 800f04e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f052:	fb0a c20b 	mla	r2, sl, fp, ip
 800f056:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f05a:	b289      	uxth	r1, r1
 800f05c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f060:	4577      	cmp	r7, lr
 800f062:	f849 1b04 	str.w	r1, [r9], #4
 800f066:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f06a:	d8e2      	bhi.n	800f032 <__multiply+0xb2>
 800f06c:	9a01      	ldr	r2, [sp, #4]
 800f06e:	f845 c002 	str.w	ip, [r5, r2]
 800f072:	9a03      	ldr	r2, [sp, #12]
 800f074:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f078:	3304      	adds	r3, #4
 800f07a:	f1b9 0f00 	cmp.w	r9, #0
 800f07e:	d020      	beq.n	800f0c2 <__multiply+0x142>
 800f080:	6829      	ldr	r1, [r5, #0]
 800f082:	f104 0c14 	add.w	ip, r4, #20
 800f086:	46ae      	mov	lr, r5
 800f088:	f04f 0a00 	mov.w	sl, #0
 800f08c:	f8bc b000 	ldrh.w	fp, [ip]
 800f090:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f094:	fb09 220b 	mla	r2, r9, fp, r2
 800f098:	4492      	add	sl, r2
 800f09a:	b289      	uxth	r1, r1
 800f09c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f0a0:	f84e 1b04 	str.w	r1, [lr], #4
 800f0a4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f0a8:	f8be 1000 	ldrh.w	r1, [lr]
 800f0ac:	0c12      	lsrs	r2, r2, #16
 800f0ae:	fb09 1102 	mla	r1, r9, r2, r1
 800f0b2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f0b6:	4567      	cmp	r7, ip
 800f0b8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f0bc:	d8e6      	bhi.n	800f08c <__multiply+0x10c>
 800f0be:	9a01      	ldr	r2, [sp, #4]
 800f0c0:	50a9      	str	r1, [r5, r2]
 800f0c2:	3504      	adds	r5, #4
 800f0c4:	e79a      	b.n	800effc <__multiply+0x7c>
 800f0c6:	3e01      	subs	r6, #1
 800f0c8:	e79c      	b.n	800f004 <__multiply+0x84>
 800f0ca:	bf00      	nop
 800f0cc:	08011b48 	.word	0x08011b48
 800f0d0:	08011bd4 	.word	0x08011bd4

0800f0d4 <__pow5mult>:
 800f0d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0d8:	4615      	mov	r5, r2
 800f0da:	f012 0203 	ands.w	r2, r2, #3
 800f0de:	4606      	mov	r6, r0
 800f0e0:	460f      	mov	r7, r1
 800f0e2:	d007      	beq.n	800f0f4 <__pow5mult+0x20>
 800f0e4:	4c25      	ldr	r4, [pc, #148]	; (800f17c <__pow5mult+0xa8>)
 800f0e6:	3a01      	subs	r2, #1
 800f0e8:	2300      	movs	r3, #0
 800f0ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f0ee:	f7ff fe51 	bl	800ed94 <__multadd>
 800f0f2:	4607      	mov	r7, r0
 800f0f4:	10ad      	asrs	r5, r5, #2
 800f0f6:	d03d      	beq.n	800f174 <__pow5mult+0xa0>
 800f0f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f0fa:	b97c      	cbnz	r4, 800f11c <__pow5mult+0x48>
 800f0fc:	2010      	movs	r0, #16
 800f0fe:	f7ff fdcd 	bl	800ec9c <malloc>
 800f102:	4602      	mov	r2, r0
 800f104:	6270      	str	r0, [r6, #36]	; 0x24
 800f106:	b928      	cbnz	r0, 800f114 <__pow5mult+0x40>
 800f108:	4b1d      	ldr	r3, [pc, #116]	; (800f180 <__pow5mult+0xac>)
 800f10a:	481e      	ldr	r0, [pc, #120]	; (800f184 <__pow5mult+0xb0>)
 800f10c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f110:	f000 fd2c 	bl	800fb6c <__assert_func>
 800f114:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f118:	6004      	str	r4, [r0, #0]
 800f11a:	60c4      	str	r4, [r0, #12]
 800f11c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f120:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f124:	b94c      	cbnz	r4, 800f13a <__pow5mult+0x66>
 800f126:	f240 2171 	movw	r1, #625	; 0x271
 800f12a:	4630      	mov	r0, r6
 800f12c:	f7ff ff12 	bl	800ef54 <__i2b>
 800f130:	2300      	movs	r3, #0
 800f132:	f8c8 0008 	str.w	r0, [r8, #8]
 800f136:	4604      	mov	r4, r0
 800f138:	6003      	str	r3, [r0, #0]
 800f13a:	f04f 0900 	mov.w	r9, #0
 800f13e:	07eb      	lsls	r3, r5, #31
 800f140:	d50a      	bpl.n	800f158 <__pow5mult+0x84>
 800f142:	4639      	mov	r1, r7
 800f144:	4622      	mov	r2, r4
 800f146:	4630      	mov	r0, r6
 800f148:	f7ff ff1a 	bl	800ef80 <__multiply>
 800f14c:	4639      	mov	r1, r7
 800f14e:	4680      	mov	r8, r0
 800f150:	4630      	mov	r0, r6
 800f152:	f7ff fdfd 	bl	800ed50 <_Bfree>
 800f156:	4647      	mov	r7, r8
 800f158:	106d      	asrs	r5, r5, #1
 800f15a:	d00b      	beq.n	800f174 <__pow5mult+0xa0>
 800f15c:	6820      	ldr	r0, [r4, #0]
 800f15e:	b938      	cbnz	r0, 800f170 <__pow5mult+0x9c>
 800f160:	4622      	mov	r2, r4
 800f162:	4621      	mov	r1, r4
 800f164:	4630      	mov	r0, r6
 800f166:	f7ff ff0b 	bl	800ef80 <__multiply>
 800f16a:	6020      	str	r0, [r4, #0]
 800f16c:	f8c0 9000 	str.w	r9, [r0]
 800f170:	4604      	mov	r4, r0
 800f172:	e7e4      	b.n	800f13e <__pow5mult+0x6a>
 800f174:	4638      	mov	r0, r7
 800f176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f17a:	bf00      	nop
 800f17c:	08011d20 	.word	0x08011d20
 800f180:	08011ad6 	.word	0x08011ad6
 800f184:	08011bd4 	.word	0x08011bd4

0800f188 <__lshift>:
 800f188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f18c:	460c      	mov	r4, r1
 800f18e:	6849      	ldr	r1, [r1, #4]
 800f190:	6923      	ldr	r3, [r4, #16]
 800f192:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f196:	68a3      	ldr	r3, [r4, #8]
 800f198:	4607      	mov	r7, r0
 800f19a:	4691      	mov	r9, r2
 800f19c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f1a0:	f108 0601 	add.w	r6, r8, #1
 800f1a4:	42b3      	cmp	r3, r6
 800f1a6:	db0b      	blt.n	800f1c0 <__lshift+0x38>
 800f1a8:	4638      	mov	r0, r7
 800f1aa:	f7ff fd91 	bl	800ecd0 <_Balloc>
 800f1ae:	4605      	mov	r5, r0
 800f1b0:	b948      	cbnz	r0, 800f1c6 <__lshift+0x3e>
 800f1b2:	4602      	mov	r2, r0
 800f1b4:	4b2a      	ldr	r3, [pc, #168]	; (800f260 <__lshift+0xd8>)
 800f1b6:	482b      	ldr	r0, [pc, #172]	; (800f264 <__lshift+0xdc>)
 800f1b8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f1bc:	f000 fcd6 	bl	800fb6c <__assert_func>
 800f1c0:	3101      	adds	r1, #1
 800f1c2:	005b      	lsls	r3, r3, #1
 800f1c4:	e7ee      	b.n	800f1a4 <__lshift+0x1c>
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	f100 0114 	add.w	r1, r0, #20
 800f1cc:	f100 0210 	add.w	r2, r0, #16
 800f1d0:	4618      	mov	r0, r3
 800f1d2:	4553      	cmp	r3, sl
 800f1d4:	db37      	blt.n	800f246 <__lshift+0xbe>
 800f1d6:	6920      	ldr	r0, [r4, #16]
 800f1d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f1dc:	f104 0314 	add.w	r3, r4, #20
 800f1e0:	f019 091f 	ands.w	r9, r9, #31
 800f1e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f1e8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f1ec:	d02f      	beq.n	800f24e <__lshift+0xc6>
 800f1ee:	f1c9 0e20 	rsb	lr, r9, #32
 800f1f2:	468a      	mov	sl, r1
 800f1f4:	f04f 0c00 	mov.w	ip, #0
 800f1f8:	681a      	ldr	r2, [r3, #0]
 800f1fa:	fa02 f209 	lsl.w	r2, r2, r9
 800f1fe:	ea42 020c 	orr.w	r2, r2, ip
 800f202:	f84a 2b04 	str.w	r2, [sl], #4
 800f206:	f853 2b04 	ldr.w	r2, [r3], #4
 800f20a:	4298      	cmp	r0, r3
 800f20c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f210:	d8f2      	bhi.n	800f1f8 <__lshift+0x70>
 800f212:	1b03      	subs	r3, r0, r4
 800f214:	3b15      	subs	r3, #21
 800f216:	f023 0303 	bic.w	r3, r3, #3
 800f21a:	3304      	adds	r3, #4
 800f21c:	f104 0215 	add.w	r2, r4, #21
 800f220:	4290      	cmp	r0, r2
 800f222:	bf38      	it	cc
 800f224:	2304      	movcc	r3, #4
 800f226:	f841 c003 	str.w	ip, [r1, r3]
 800f22a:	f1bc 0f00 	cmp.w	ip, #0
 800f22e:	d001      	beq.n	800f234 <__lshift+0xac>
 800f230:	f108 0602 	add.w	r6, r8, #2
 800f234:	3e01      	subs	r6, #1
 800f236:	4638      	mov	r0, r7
 800f238:	612e      	str	r6, [r5, #16]
 800f23a:	4621      	mov	r1, r4
 800f23c:	f7ff fd88 	bl	800ed50 <_Bfree>
 800f240:	4628      	mov	r0, r5
 800f242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f246:	f842 0f04 	str.w	r0, [r2, #4]!
 800f24a:	3301      	adds	r3, #1
 800f24c:	e7c1      	b.n	800f1d2 <__lshift+0x4a>
 800f24e:	3904      	subs	r1, #4
 800f250:	f853 2b04 	ldr.w	r2, [r3], #4
 800f254:	f841 2f04 	str.w	r2, [r1, #4]!
 800f258:	4298      	cmp	r0, r3
 800f25a:	d8f9      	bhi.n	800f250 <__lshift+0xc8>
 800f25c:	e7ea      	b.n	800f234 <__lshift+0xac>
 800f25e:	bf00      	nop
 800f260:	08011b48 	.word	0x08011b48
 800f264:	08011bd4 	.word	0x08011bd4

0800f268 <__mcmp>:
 800f268:	b530      	push	{r4, r5, lr}
 800f26a:	6902      	ldr	r2, [r0, #16]
 800f26c:	690c      	ldr	r4, [r1, #16]
 800f26e:	1b12      	subs	r2, r2, r4
 800f270:	d10e      	bne.n	800f290 <__mcmp+0x28>
 800f272:	f100 0314 	add.w	r3, r0, #20
 800f276:	3114      	adds	r1, #20
 800f278:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f27c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f280:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f284:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f288:	42a5      	cmp	r5, r4
 800f28a:	d003      	beq.n	800f294 <__mcmp+0x2c>
 800f28c:	d305      	bcc.n	800f29a <__mcmp+0x32>
 800f28e:	2201      	movs	r2, #1
 800f290:	4610      	mov	r0, r2
 800f292:	bd30      	pop	{r4, r5, pc}
 800f294:	4283      	cmp	r3, r0
 800f296:	d3f3      	bcc.n	800f280 <__mcmp+0x18>
 800f298:	e7fa      	b.n	800f290 <__mcmp+0x28>
 800f29a:	f04f 32ff 	mov.w	r2, #4294967295
 800f29e:	e7f7      	b.n	800f290 <__mcmp+0x28>

0800f2a0 <__mdiff>:
 800f2a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2a4:	460c      	mov	r4, r1
 800f2a6:	4606      	mov	r6, r0
 800f2a8:	4611      	mov	r1, r2
 800f2aa:	4620      	mov	r0, r4
 800f2ac:	4690      	mov	r8, r2
 800f2ae:	f7ff ffdb 	bl	800f268 <__mcmp>
 800f2b2:	1e05      	subs	r5, r0, #0
 800f2b4:	d110      	bne.n	800f2d8 <__mdiff+0x38>
 800f2b6:	4629      	mov	r1, r5
 800f2b8:	4630      	mov	r0, r6
 800f2ba:	f7ff fd09 	bl	800ecd0 <_Balloc>
 800f2be:	b930      	cbnz	r0, 800f2ce <__mdiff+0x2e>
 800f2c0:	4b3a      	ldr	r3, [pc, #232]	; (800f3ac <__mdiff+0x10c>)
 800f2c2:	4602      	mov	r2, r0
 800f2c4:	f240 2132 	movw	r1, #562	; 0x232
 800f2c8:	4839      	ldr	r0, [pc, #228]	; (800f3b0 <__mdiff+0x110>)
 800f2ca:	f000 fc4f 	bl	800fb6c <__assert_func>
 800f2ce:	2301      	movs	r3, #1
 800f2d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f2d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2d8:	bfa4      	itt	ge
 800f2da:	4643      	movge	r3, r8
 800f2dc:	46a0      	movge	r8, r4
 800f2de:	4630      	mov	r0, r6
 800f2e0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f2e4:	bfa6      	itte	ge
 800f2e6:	461c      	movge	r4, r3
 800f2e8:	2500      	movge	r5, #0
 800f2ea:	2501      	movlt	r5, #1
 800f2ec:	f7ff fcf0 	bl	800ecd0 <_Balloc>
 800f2f0:	b920      	cbnz	r0, 800f2fc <__mdiff+0x5c>
 800f2f2:	4b2e      	ldr	r3, [pc, #184]	; (800f3ac <__mdiff+0x10c>)
 800f2f4:	4602      	mov	r2, r0
 800f2f6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f2fa:	e7e5      	b.n	800f2c8 <__mdiff+0x28>
 800f2fc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f300:	6926      	ldr	r6, [r4, #16]
 800f302:	60c5      	str	r5, [r0, #12]
 800f304:	f104 0914 	add.w	r9, r4, #20
 800f308:	f108 0514 	add.w	r5, r8, #20
 800f30c:	f100 0e14 	add.w	lr, r0, #20
 800f310:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f314:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f318:	f108 0210 	add.w	r2, r8, #16
 800f31c:	46f2      	mov	sl, lr
 800f31e:	2100      	movs	r1, #0
 800f320:	f859 3b04 	ldr.w	r3, [r9], #4
 800f324:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f328:	fa1f f883 	uxth.w	r8, r3
 800f32c:	fa11 f18b 	uxtah	r1, r1, fp
 800f330:	0c1b      	lsrs	r3, r3, #16
 800f332:	eba1 0808 	sub.w	r8, r1, r8
 800f336:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f33a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f33e:	fa1f f888 	uxth.w	r8, r8
 800f342:	1419      	asrs	r1, r3, #16
 800f344:	454e      	cmp	r6, r9
 800f346:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f34a:	f84a 3b04 	str.w	r3, [sl], #4
 800f34e:	d8e7      	bhi.n	800f320 <__mdiff+0x80>
 800f350:	1b33      	subs	r3, r6, r4
 800f352:	3b15      	subs	r3, #21
 800f354:	f023 0303 	bic.w	r3, r3, #3
 800f358:	3304      	adds	r3, #4
 800f35a:	3415      	adds	r4, #21
 800f35c:	42a6      	cmp	r6, r4
 800f35e:	bf38      	it	cc
 800f360:	2304      	movcc	r3, #4
 800f362:	441d      	add	r5, r3
 800f364:	4473      	add	r3, lr
 800f366:	469e      	mov	lr, r3
 800f368:	462e      	mov	r6, r5
 800f36a:	4566      	cmp	r6, ip
 800f36c:	d30e      	bcc.n	800f38c <__mdiff+0xec>
 800f36e:	f10c 0203 	add.w	r2, ip, #3
 800f372:	1b52      	subs	r2, r2, r5
 800f374:	f022 0203 	bic.w	r2, r2, #3
 800f378:	3d03      	subs	r5, #3
 800f37a:	45ac      	cmp	ip, r5
 800f37c:	bf38      	it	cc
 800f37e:	2200      	movcc	r2, #0
 800f380:	441a      	add	r2, r3
 800f382:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f386:	b17b      	cbz	r3, 800f3a8 <__mdiff+0x108>
 800f388:	6107      	str	r7, [r0, #16]
 800f38a:	e7a3      	b.n	800f2d4 <__mdiff+0x34>
 800f38c:	f856 8b04 	ldr.w	r8, [r6], #4
 800f390:	fa11 f288 	uxtah	r2, r1, r8
 800f394:	1414      	asrs	r4, r2, #16
 800f396:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f39a:	b292      	uxth	r2, r2
 800f39c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f3a0:	f84e 2b04 	str.w	r2, [lr], #4
 800f3a4:	1421      	asrs	r1, r4, #16
 800f3a6:	e7e0      	b.n	800f36a <__mdiff+0xca>
 800f3a8:	3f01      	subs	r7, #1
 800f3aa:	e7ea      	b.n	800f382 <__mdiff+0xe2>
 800f3ac:	08011b48 	.word	0x08011b48
 800f3b0:	08011bd4 	.word	0x08011bd4

0800f3b4 <__ulp>:
 800f3b4:	b082      	sub	sp, #8
 800f3b6:	ed8d 0b00 	vstr	d0, [sp]
 800f3ba:	9b01      	ldr	r3, [sp, #4]
 800f3bc:	4912      	ldr	r1, [pc, #72]	; (800f408 <__ulp+0x54>)
 800f3be:	4019      	ands	r1, r3
 800f3c0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800f3c4:	2900      	cmp	r1, #0
 800f3c6:	dd05      	ble.n	800f3d4 <__ulp+0x20>
 800f3c8:	2200      	movs	r2, #0
 800f3ca:	460b      	mov	r3, r1
 800f3cc:	ec43 2b10 	vmov	d0, r2, r3
 800f3d0:	b002      	add	sp, #8
 800f3d2:	4770      	bx	lr
 800f3d4:	4249      	negs	r1, r1
 800f3d6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800f3da:	ea4f 5021 	mov.w	r0, r1, asr #20
 800f3de:	f04f 0200 	mov.w	r2, #0
 800f3e2:	f04f 0300 	mov.w	r3, #0
 800f3e6:	da04      	bge.n	800f3f2 <__ulp+0x3e>
 800f3e8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800f3ec:	fa41 f300 	asr.w	r3, r1, r0
 800f3f0:	e7ec      	b.n	800f3cc <__ulp+0x18>
 800f3f2:	f1a0 0114 	sub.w	r1, r0, #20
 800f3f6:	291e      	cmp	r1, #30
 800f3f8:	bfda      	itte	le
 800f3fa:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800f3fe:	fa20 f101 	lsrle.w	r1, r0, r1
 800f402:	2101      	movgt	r1, #1
 800f404:	460a      	mov	r2, r1
 800f406:	e7e1      	b.n	800f3cc <__ulp+0x18>
 800f408:	7ff00000 	.word	0x7ff00000

0800f40c <__b2d>:
 800f40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f40e:	6905      	ldr	r5, [r0, #16]
 800f410:	f100 0714 	add.w	r7, r0, #20
 800f414:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f418:	1f2e      	subs	r6, r5, #4
 800f41a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f41e:	4620      	mov	r0, r4
 800f420:	f7ff fd48 	bl	800eeb4 <__hi0bits>
 800f424:	f1c0 0320 	rsb	r3, r0, #32
 800f428:	280a      	cmp	r0, #10
 800f42a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f4a8 <__b2d+0x9c>
 800f42e:	600b      	str	r3, [r1, #0]
 800f430:	dc14      	bgt.n	800f45c <__b2d+0x50>
 800f432:	f1c0 0e0b 	rsb	lr, r0, #11
 800f436:	fa24 f10e 	lsr.w	r1, r4, lr
 800f43a:	42b7      	cmp	r7, r6
 800f43c:	ea41 030c 	orr.w	r3, r1, ip
 800f440:	bf34      	ite	cc
 800f442:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f446:	2100      	movcs	r1, #0
 800f448:	3015      	adds	r0, #21
 800f44a:	fa04 f000 	lsl.w	r0, r4, r0
 800f44e:	fa21 f10e 	lsr.w	r1, r1, lr
 800f452:	ea40 0201 	orr.w	r2, r0, r1
 800f456:	ec43 2b10 	vmov	d0, r2, r3
 800f45a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f45c:	42b7      	cmp	r7, r6
 800f45e:	bf3a      	itte	cc
 800f460:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f464:	f1a5 0608 	subcc.w	r6, r5, #8
 800f468:	2100      	movcs	r1, #0
 800f46a:	380b      	subs	r0, #11
 800f46c:	d017      	beq.n	800f49e <__b2d+0x92>
 800f46e:	f1c0 0c20 	rsb	ip, r0, #32
 800f472:	fa04 f500 	lsl.w	r5, r4, r0
 800f476:	42be      	cmp	r6, r7
 800f478:	fa21 f40c 	lsr.w	r4, r1, ip
 800f47c:	ea45 0504 	orr.w	r5, r5, r4
 800f480:	bf8c      	ite	hi
 800f482:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f486:	2400      	movls	r4, #0
 800f488:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800f48c:	fa01 f000 	lsl.w	r0, r1, r0
 800f490:	fa24 f40c 	lsr.w	r4, r4, ip
 800f494:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f498:	ea40 0204 	orr.w	r2, r0, r4
 800f49c:	e7db      	b.n	800f456 <__b2d+0x4a>
 800f49e:	ea44 030c 	orr.w	r3, r4, ip
 800f4a2:	460a      	mov	r2, r1
 800f4a4:	e7d7      	b.n	800f456 <__b2d+0x4a>
 800f4a6:	bf00      	nop
 800f4a8:	3ff00000 	.word	0x3ff00000

0800f4ac <__d2b>:
 800f4ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f4b0:	4689      	mov	r9, r1
 800f4b2:	2101      	movs	r1, #1
 800f4b4:	ec57 6b10 	vmov	r6, r7, d0
 800f4b8:	4690      	mov	r8, r2
 800f4ba:	f7ff fc09 	bl	800ecd0 <_Balloc>
 800f4be:	4604      	mov	r4, r0
 800f4c0:	b930      	cbnz	r0, 800f4d0 <__d2b+0x24>
 800f4c2:	4602      	mov	r2, r0
 800f4c4:	4b25      	ldr	r3, [pc, #148]	; (800f55c <__d2b+0xb0>)
 800f4c6:	4826      	ldr	r0, [pc, #152]	; (800f560 <__d2b+0xb4>)
 800f4c8:	f240 310a 	movw	r1, #778	; 0x30a
 800f4cc:	f000 fb4e 	bl	800fb6c <__assert_func>
 800f4d0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f4d4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f4d8:	bb35      	cbnz	r5, 800f528 <__d2b+0x7c>
 800f4da:	2e00      	cmp	r6, #0
 800f4dc:	9301      	str	r3, [sp, #4]
 800f4de:	d028      	beq.n	800f532 <__d2b+0x86>
 800f4e0:	4668      	mov	r0, sp
 800f4e2:	9600      	str	r6, [sp, #0]
 800f4e4:	f7ff fd06 	bl	800eef4 <__lo0bits>
 800f4e8:	9900      	ldr	r1, [sp, #0]
 800f4ea:	b300      	cbz	r0, 800f52e <__d2b+0x82>
 800f4ec:	9a01      	ldr	r2, [sp, #4]
 800f4ee:	f1c0 0320 	rsb	r3, r0, #32
 800f4f2:	fa02 f303 	lsl.w	r3, r2, r3
 800f4f6:	430b      	orrs	r3, r1
 800f4f8:	40c2      	lsrs	r2, r0
 800f4fa:	6163      	str	r3, [r4, #20]
 800f4fc:	9201      	str	r2, [sp, #4]
 800f4fe:	9b01      	ldr	r3, [sp, #4]
 800f500:	61a3      	str	r3, [r4, #24]
 800f502:	2b00      	cmp	r3, #0
 800f504:	bf14      	ite	ne
 800f506:	2202      	movne	r2, #2
 800f508:	2201      	moveq	r2, #1
 800f50a:	6122      	str	r2, [r4, #16]
 800f50c:	b1d5      	cbz	r5, 800f544 <__d2b+0x98>
 800f50e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f512:	4405      	add	r5, r0
 800f514:	f8c9 5000 	str.w	r5, [r9]
 800f518:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f51c:	f8c8 0000 	str.w	r0, [r8]
 800f520:	4620      	mov	r0, r4
 800f522:	b003      	add	sp, #12
 800f524:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f52c:	e7d5      	b.n	800f4da <__d2b+0x2e>
 800f52e:	6161      	str	r1, [r4, #20]
 800f530:	e7e5      	b.n	800f4fe <__d2b+0x52>
 800f532:	a801      	add	r0, sp, #4
 800f534:	f7ff fcde 	bl	800eef4 <__lo0bits>
 800f538:	9b01      	ldr	r3, [sp, #4]
 800f53a:	6163      	str	r3, [r4, #20]
 800f53c:	2201      	movs	r2, #1
 800f53e:	6122      	str	r2, [r4, #16]
 800f540:	3020      	adds	r0, #32
 800f542:	e7e3      	b.n	800f50c <__d2b+0x60>
 800f544:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f548:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f54c:	f8c9 0000 	str.w	r0, [r9]
 800f550:	6918      	ldr	r0, [r3, #16]
 800f552:	f7ff fcaf 	bl	800eeb4 <__hi0bits>
 800f556:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f55a:	e7df      	b.n	800f51c <__d2b+0x70>
 800f55c:	08011b48 	.word	0x08011b48
 800f560:	08011bd4 	.word	0x08011bd4

0800f564 <__ratio>:
 800f564:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f568:	4688      	mov	r8, r1
 800f56a:	4669      	mov	r1, sp
 800f56c:	4681      	mov	r9, r0
 800f56e:	f7ff ff4d 	bl	800f40c <__b2d>
 800f572:	a901      	add	r1, sp, #4
 800f574:	4640      	mov	r0, r8
 800f576:	ec55 4b10 	vmov	r4, r5, d0
 800f57a:	f7ff ff47 	bl	800f40c <__b2d>
 800f57e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f582:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f586:	eba3 0c02 	sub.w	ip, r3, r2
 800f58a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f58e:	1a9b      	subs	r3, r3, r2
 800f590:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f594:	ec51 0b10 	vmov	r0, r1, d0
 800f598:	2b00      	cmp	r3, #0
 800f59a:	bfd6      	itet	le
 800f59c:	460a      	movle	r2, r1
 800f59e:	462a      	movgt	r2, r5
 800f5a0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f5a4:	468b      	mov	fp, r1
 800f5a6:	462f      	mov	r7, r5
 800f5a8:	bfd4      	ite	le
 800f5aa:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f5ae:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f5b2:	4620      	mov	r0, r4
 800f5b4:	ee10 2a10 	vmov	r2, s0
 800f5b8:	465b      	mov	r3, fp
 800f5ba:	4639      	mov	r1, r7
 800f5bc:	f7f1 f94e 	bl	800085c <__aeabi_ddiv>
 800f5c0:	ec41 0b10 	vmov	d0, r0, r1
 800f5c4:	b003      	add	sp, #12
 800f5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f5ca <__copybits>:
 800f5ca:	3901      	subs	r1, #1
 800f5cc:	b570      	push	{r4, r5, r6, lr}
 800f5ce:	1149      	asrs	r1, r1, #5
 800f5d0:	6914      	ldr	r4, [r2, #16]
 800f5d2:	3101      	adds	r1, #1
 800f5d4:	f102 0314 	add.w	r3, r2, #20
 800f5d8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f5dc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f5e0:	1f05      	subs	r5, r0, #4
 800f5e2:	42a3      	cmp	r3, r4
 800f5e4:	d30c      	bcc.n	800f600 <__copybits+0x36>
 800f5e6:	1aa3      	subs	r3, r4, r2
 800f5e8:	3b11      	subs	r3, #17
 800f5ea:	f023 0303 	bic.w	r3, r3, #3
 800f5ee:	3211      	adds	r2, #17
 800f5f0:	42a2      	cmp	r2, r4
 800f5f2:	bf88      	it	hi
 800f5f4:	2300      	movhi	r3, #0
 800f5f6:	4418      	add	r0, r3
 800f5f8:	2300      	movs	r3, #0
 800f5fa:	4288      	cmp	r0, r1
 800f5fc:	d305      	bcc.n	800f60a <__copybits+0x40>
 800f5fe:	bd70      	pop	{r4, r5, r6, pc}
 800f600:	f853 6b04 	ldr.w	r6, [r3], #4
 800f604:	f845 6f04 	str.w	r6, [r5, #4]!
 800f608:	e7eb      	b.n	800f5e2 <__copybits+0x18>
 800f60a:	f840 3b04 	str.w	r3, [r0], #4
 800f60e:	e7f4      	b.n	800f5fa <__copybits+0x30>

0800f610 <__any_on>:
 800f610:	f100 0214 	add.w	r2, r0, #20
 800f614:	6900      	ldr	r0, [r0, #16]
 800f616:	114b      	asrs	r3, r1, #5
 800f618:	4298      	cmp	r0, r3
 800f61a:	b510      	push	{r4, lr}
 800f61c:	db11      	blt.n	800f642 <__any_on+0x32>
 800f61e:	dd0a      	ble.n	800f636 <__any_on+0x26>
 800f620:	f011 011f 	ands.w	r1, r1, #31
 800f624:	d007      	beq.n	800f636 <__any_on+0x26>
 800f626:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f62a:	fa24 f001 	lsr.w	r0, r4, r1
 800f62e:	fa00 f101 	lsl.w	r1, r0, r1
 800f632:	428c      	cmp	r4, r1
 800f634:	d10b      	bne.n	800f64e <__any_on+0x3e>
 800f636:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f63a:	4293      	cmp	r3, r2
 800f63c:	d803      	bhi.n	800f646 <__any_on+0x36>
 800f63e:	2000      	movs	r0, #0
 800f640:	bd10      	pop	{r4, pc}
 800f642:	4603      	mov	r3, r0
 800f644:	e7f7      	b.n	800f636 <__any_on+0x26>
 800f646:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f64a:	2900      	cmp	r1, #0
 800f64c:	d0f5      	beq.n	800f63a <__any_on+0x2a>
 800f64e:	2001      	movs	r0, #1
 800f650:	e7f6      	b.n	800f640 <__any_on+0x30>

0800f652 <_calloc_r>:
 800f652:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f654:	fba1 2402 	umull	r2, r4, r1, r2
 800f658:	b94c      	cbnz	r4, 800f66e <_calloc_r+0x1c>
 800f65a:	4611      	mov	r1, r2
 800f65c:	9201      	str	r2, [sp, #4]
 800f65e:	f000 f87b 	bl	800f758 <_malloc_r>
 800f662:	9a01      	ldr	r2, [sp, #4]
 800f664:	4605      	mov	r5, r0
 800f666:	b930      	cbnz	r0, 800f676 <_calloc_r+0x24>
 800f668:	4628      	mov	r0, r5
 800f66a:	b003      	add	sp, #12
 800f66c:	bd30      	pop	{r4, r5, pc}
 800f66e:	220c      	movs	r2, #12
 800f670:	6002      	str	r2, [r0, #0]
 800f672:	2500      	movs	r5, #0
 800f674:	e7f8      	b.n	800f668 <_calloc_r+0x16>
 800f676:	4621      	mov	r1, r4
 800f678:	f7fc fb8a 	bl	800bd90 <memset>
 800f67c:	e7f4      	b.n	800f668 <_calloc_r+0x16>
	...

0800f680 <_free_r>:
 800f680:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f682:	2900      	cmp	r1, #0
 800f684:	d044      	beq.n	800f710 <_free_r+0x90>
 800f686:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f68a:	9001      	str	r0, [sp, #4]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	f1a1 0404 	sub.w	r4, r1, #4
 800f692:	bfb8      	it	lt
 800f694:	18e4      	addlt	r4, r4, r3
 800f696:	f000 fab3 	bl	800fc00 <__malloc_lock>
 800f69a:	4a1e      	ldr	r2, [pc, #120]	; (800f714 <_free_r+0x94>)
 800f69c:	9801      	ldr	r0, [sp, #4]
 800f69e:	6813      	ldr	r3, [r2, #0]
 800f6a0:	b933      	cbnz	r3, 800f6b0 <_free_r+0x30>
 800f6a2:	6063      	str	r3, [r4, #4]
 800f6a4:	6014      	str	r4, [r2, #0]
 800f6a6:	b003      	add	sp, #12
 800f6a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f6ac:	f000 baae 	b.w	800fc0c <__malloc_unlock>
 800f6b0:	42a3      	cmp	r3, r4
 800f6b2:	d908      	bls.n	800f6c6 <_free_r+0x46>
 800f6b4:	6825      	ldr	r5, [r4, #0]
 800f6b6:	1961      	adds	r1, r4, r5
 800f6b8:	428b      	cmp	r3, r1
 800f6ba:	bf01      	itttt	eq
 800f6bc:	6819      	ldreq	r1, [r3, #0]
 800f6be:	685b      	ldreq	r3, [r3, #4]
 800f6c0:	1949      	addeq	r1, r1, r5
 800f6c2:	6021      	streq	r1, [r4, #0]
 800f6c4:	e7ed      	b.n	800f6a2 <_free_r+0x22>
 800f6c6:	461a      	mov	r2, r3
 800f6c8:	685b      	ldr	r3, [r3, #4]
 800f6ca:	b10b      	cbz	r3, 800f6d0 <_free_r+0x50>
 800f6cc:	42a3      	cmp	r3, r4
 800f6ce:	d9fa      	bls.n	800f6c6 <_free_r+0x46>
 800f6d0:	6811      	ldr	r1, [r2, #0]
 800f6d2:	1855      	adds	r5, r2, r1
 800f6d4:	42a5      	cmp	r5, r4
 800f6d6:	d10b      	bne.n	800f6f0 <_free_r+0x70>
 800f6d8:	6824      	ldr	r4, [r4, #0]
 800f6da:	4421      	add	r1, r4
 800f6dc:	1854      	adds	r4, r2, r1
 800f6de:	42a3      	cmp	r3, r4
 800f6e0:	6011      	str	r1, [r2, #0]
 800f6e2:	d1e0      	bne.n	800f6a6 <_free_r+0x26>
 800f6e4:	681c      	ldr	r4, [r3, #0]
 800f6e6:	685b      	ldr	r3, [r3, #4]
 800f6e8:	6053      	str	r3, [r2, #4]
 800f6ea:	4421      	add	r1, r4
 800f6ec:	6011      	str	r1, [r2, #0]
 800f6ee:	e7da      	b.n	800f6a6 <_free_r+0x26>
 800f6f0:	d902      	bls.n	800f6f8 <_free_r+0x78>
 800f6f2:	230c      	movs	r3, #12
 800f6f4:	6003      	str	r3, [r0, #0]
 800f6f6:	e7d6      	b.n	800f6a6 <_free_r+0x26>
 800f6f8:	6825      	ldr	r5, [r4, #0]
 800f6fa:	1961      	adds	r1, r4, r5
 800f6fc:	428b      	cmp	r3, r1
 800f6fe:	bf04      	itt	eq
 800f700:	6819      	ldreq	r1, [r3, #0]
 800f702:	685b      	ldreq	r3, [r3, #4]
 800f704:	6063      	str	r3, [r4, #4]
 800f706:	bf04      	itt	eq
 800f708:	1949      	addeq	r1, r1, r5
 800f70a:	6021      	streq	r1, [r4, #0]
 800f70c:	6054      	str	r4, [r2, #4]
 800f70e:	e7ca      	b.n	800f6a6 <_free_r+0x26>
 800f710:	b003      	add	sp, #12
 800f712:	bd30      	pop	{r4, r5, pc}
 800f714:	20000f18 	.word	0x20000f18

0800f718 <sbrk_aligned>:
 800f718:	b570      	push	{r4, r5, r6, lr}
 800f71a:	4e0e      	ldr	r6, [pc, #56]	; (800f754 <sbrk_aligned+0x3c>)
 800f71c:	460c      	mov	r4, r1
 800f71e:	6831      	ldr	r1, [r6, #0]
 800f720:	4605      	mov	r5, r0
 800f722:	b911      	cbnz	r1, 800f72a <sbrk_aligned+0x12>
 800f724:	f000 f9f0 	bl	800fb08 <_sbrk_r>
 800f728:	6030      	str	r0, [r6, #0]
 800f72a:	4621      	mov	r1, r4
 800f72c:	4628      	mov	r0, r5
 800f72e:	f000 f9eb 	bl	800fb08 <_sbrk_r>
 800f732:	1c43      	adds	r3, r0, #1
 800f734:	d00a      	beq.n	800f74c <sbrk_aligned+0x34>
 800f736:	1cc4      	adds	r4, r0, #3
 800f738:	f024 0403 	bic.w	r4, r4, #3
 800f73c:	42a0      	cmp	r0, r4
 800f73e:	d007      	beq.n	800f750 <sbrk_aligned+0x38>
 800f740:	1a21      	subs	r1, r4, r0
 800f742:	4628      	mov	r0, r5
 800f744:	f000 f9e0 	bl	800fb08 <_sbrk_r>
 800f748:	3001      	adds	r0, #1
 800f74a:	d101      	bne.n	800f750 <sbrk_aligned+0x38>
 800f74c:	f04f 34ff 	mov.w	r4, #4294967295
 800f750:	4620      	mov	r0, r4
 800f752:	bd70      	pop	{r4, r5, r6, pc}
 800f754:	20000f1c 	.word	0x20000f1c

0800f758 <_malloc_r>:
 800f758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f75c:	1ccd      	adds	r5, r1, #3
 800f75e:	f025 0503 	bic.w	r5, r5, #3
 800f762:	3508      	adds	r5, #8
 800f764:	2d0c      	cmp	r5, #12
 800f766:	bf38      	it	cc
 800f768:	250c      	movcc	r5, #12
 800f76a:	2d00      	cmp	r5, #0
 800f76c:	4607      	mov	r7, r0
 800f76e:	db01      	blt.n	800f774 <_malloc_r+0x1c>
 800f770:	42a9      	cmp	r1, r5
 800f772:	d905      	bls.n	800f780 <_malloc_r+0x28>
 800f774:	230c      	movs	r3, #12
 800f776:	603b      	str	r3, [r7, #0]
 800f778:	2600      	movs	r6, #0
 800f77a:	4630      	mov	r0, r6
 800f77c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f780:	4e2e      	ldr	r6, [pc, #184]	; (800f83c <_malloc_r+0xe4>)
 800f782:	f000 fa3d 	bl	800fc00 <__malloc_lock>
 800f786:	6833      	ldr	r3, [r6, #0]
 800f788:	461c      	mov	r4, r3
 800f78a:	bb34      	cbnz	r4, 800f7da <_malloc_r+0x82>
 800f78c:	4629      	mov	r1, r5
 800f78e:	4638      	mov	r0, r7
 800f790:	f7ff ffc2 	bl	800f718 <sbrk_aligned>
 800f794:	1c43      	adds	r3, r0, #1
 800f796:	4604      	mov	r4, r0
 800f798:	d14d      	bne.n	800f836 <_malloc_r+0xde>
 800f79a:	6834      	ldr	r4, [r6, #0]
 800f79c:	4626      	mov	r6, r4
 800f79e:	2e00      	cmp	r6, #0
 800f7a0:	d140      	bne.n	800f824 <_malloc_r+0xcc>
 800f7a2:	6823      	ldr	r3, [r4, #0]
 800f7a4:	4631      	mov	r1, r6
 800f7a6:	4638      	mov	r0, r7
 800f7a8:	eb04 0803 	add.w	r8, r4, r3
 800f7ac:	f000 f9ac 	bl	800fb08 <_sbrk_r>
 800f7b0:	4580      	cmp	r8, r0
 800f7b2:	d13a      	bne.n	800f82a <_malloc_r+0xd2>
 800f7b4:	6821      	ldr	r1, [r4, #0]
 800f7b6:	3503      	adds	r5, #3
 800f7b8:	1a6d      	subs	r5, r5, r1
 800f7ba:	f025 0503 	bic.w	r5, r5, #3
 800f7be:	3508      	adds	r5, #8
 800f7c0:	2d0c      	cmp	r5, #12
 800f7c2:	bf38      	it	cc
 800f7c4:	250c      	movcc	r5, #12
 800f7c6:	4629      	mov	r1, r5
 800f7c8:	4638      	mov	r0, r7
 800f7ca:	f7ff ffa5 	bl	800f718 <sbrk_aligned>
 800f7ce:	3001      	adds	r0, #1
 800f7d0:	d02b      	beq.n	800f82a <_malloc_r+0xd2>
 800f7d2:	6823      	ldr	r3, [r4, #0]
 800f7d4:	442b      	add	r3, r5
 800f7d6:	6023      	str	r3, [r4, #0]
 800f7d8:	e00e      	b.n	800f7f8 <_malloc_r+0xa0>
 800f7da:	6822      	ldr	r2, [r4, #0]
 800f7dc:	1b52      	subs	r2, r2, r5
 800f7de:	d41e      	bmi.n	800f81e <_malloc_r+0xc6>
 800f7e0:	2a0b      	cmp	r2, #11
 800f7e2:	d916      	bls.n	800f812 <_malloc_r+0xba>
 800f7e4:	1961      	adds	r1, r4, r5
 800f7e6:	42a3      	cmp	r3, r4
 800f7e8:	6025      	str	r5, [r4, #0]
 800f7ea:	bf18      	it	ne
 800f7ec:	6059      	strne	r1, [r3, #4]
 800f7ee:	6863      	ldr	r3, [r4, #4]
 800f7f0:	bf08      	it	eq
 800f7f2:	6031      	streq	r1, [r6, #0]
 800f7f4:	5162      	str	r2, [r4, r5]
 800f7f6:	604b      	str	r3, [r1, #4]
 800f7f8:	4638      	mov	r0, r7
 800f7fa:	f104 060b 	add.w	r6, r4, #11
 800f7fe:	f000 fa05 	bl	800fc0c <__malloc_unlock>
 800f802:	f026 0607 	bic.w	r6, r6, #7
 800f806:	1d23      	adds	r3, r4, #4
 800f808:	1af2      	subs	r2, r6, r3
 800f80a:	d0b6      	beq.n	800f77a <_malloc_r+0x22>
 800f80c:	1b9b      	subs	r3, r3, r6
 800f80e:	50a3      	str	r3, [r4, r2]
 800f810:	e7b3      	b.n	800f77a <_malloc_r+0x22>
 800f812:	6862      	ldr	r2, [r4, #4]
 800f814:	42a3      	cmp	r3, r4
 800f816:	bf0c      	ite	eq
 800f818:	6032      	streq	r2, [r6, #0]
 800f81a:	605a      	strne	r2, [r3, #4]
 800f81c:	e7ec      	b.n	800f7f8 <_malloc_r+0xa0>
 800f81e:	4623      	mov	r3, r4
 800f820:	6864      	ldr	r4, [r4, #4]
 800f822:	e7b2      	b.n	800f78a <_malloc_r+0x32>
 800f824:	4634      	mov	r4, r6
 800f826:	6876      	ldr	r6, [r6, #4]
 800f828:	e7b9      	b.n	800f79e <_malloc_r+0x46>
 800f82a:	230c      	movs	r3, #12
 800f82c:	603b      	str	r3, [r7, #0]
 800f82e:	4638      	mov	r0, r7
 800f830:	f000 f9ec 	bl	800fc0c <__malloc_unlock>
 800f834:	e7a1      	b.n	800f77a <_malloc_r+0x22>
 800f836:	6025      	str	r5, [r4, #0]
 800f838:	e7de      	b.n	800f7f8 <_malloc_r+0xa0>
 800f83a:	bf00      	nop
 800f83c:	20000f18 	.word	0x20000f18

0800f840 <__ssputs_r>:
 800f840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f844:	688e      	ldr	r6, [r1, #8]
 800f846:	429e      	cmp	r6, r3
 800f848:	4682      	mov	sl, r0
 800f84a:	460c      	mov	r4, r1
 800f84c:	4690      	mov	r8, r2
 800f84e:	461f      	mov	r7, r3
 800f850:	d838      	bhi.n	800f8c4 <__ssputs_r+0x84>
 800f852:	898a      	ldrh	r2, [r1, #12]
 800f854:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f858:	d032      	beq.n	800f8c0 <__ssputs_r+0x80>
 800f85a:	6825      	ldr	r5, [r4, #0]
 800f85c:	6909      	ldr	r1, [r1, #16]
 800f85e:	eba5 0901 	sub.w	r9, r5, r1
 800f862:	6965      	ldr	r5, [r4, #20]
 800f864:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f868:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f86c:	3301      	adds	r3, #1
 800f86e:	444b      	add	r3, r9
 800f870:	106d      	asrs	r5, r5, #1
 800f872:	429d      	cmp	r5, r3
 800f874:	bf38      	it	cc
 800f876:	461d      	movcc	r5, r3
 800f878:	0553      	lsls	r3, r2, #21
 800f87a:	d531      	bpl.n	800f8e0 <__ssputs_r+0xa0>
 800f87c:	4629      	mov	r1, r5
 800f87e:	f7ff ff6b 	bl	800f758 <_malloc_r>
 800f882:	4606      	mov	r6, r0
 800f884:	b950      	cbnz	r0, 800f89c <__ssputs_r+0x5c>
 800f886:	230c      	movs	r3, #12
 800f888:	f8ca 3000 	str.w	r3, [sl]
 800f88c:	89a3      	ldrh	r3, [r4, #12]
 800f88e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f892:	81a3      	strh	r3, [r4, #12]
 800f894:	f04f 30ff 	mov.w	r0, #4294967295
 800f898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f89c:	6921      	ldr	r1, [r4, #16]
 800f89e:	464a      	mov	r2, r9
 800f8a0:	f7fc fa68 	bl	800bd74 <memcpy>
 800f8a4:	89a3      	ldrh	r3, [r4, #12]
 800f8a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f8aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f8ae:	81a3      	strh	r3, [r4, #12]
 800f8b0:	6126      	str	r6, [r4, #16]
 800f8b2:	6165      	str	r5, [r4, #20]
 800f8b4:	444e      	add	r6, r9
 800f8b6:	eba5 0509 	sub.w	r5, r5, r9
 800f8ba:	6026      	str	r6, [r4, #0]
 800f8bc:	60a5      	str	r5, [r4, #8]
 800f8be:	463e      	mov	r6, r7
 800f8c0:	42be      	cmp	r6, r7
 800f8c2:	d900      	bls.n	800f8c6 <__ssputs_r+0x86>
 800f8c4:	463e      	mov	r6, r7
 800f8c6:	6820      	ldr	r0, [r4, #0]
 800f8c8:	4632      	mov	r2, r6
 800f8ca:	4641      	mov	r1, r8
 800f8cc:	f000 f97e 	bl	800fbcc <memmove>
 800f8d0:	68a3      	ldr	r3, [r4, #8]
 800f8d2:	1b9b      	subs	r3, r3, r6
 800f8d4:	60a3      	str	r3, [r4, #8]
 800f8d6:	6823      	ldr	r3, [r4, #0]
 800f8d8:	4433      	add	r3, r6
 800f8da:	6023      	str	r3, [r4, #0]
 800f8dc:	2000      	movs	r0, #0
 800f8de:	e7db      	b.n	800f898 <__ssputs_r+0x58>
 800f8e0:	462a      	mov	r2, r5
 800f8e2:	f000 f999 	bl	800fc18 <_realloc_r>
 800f8e6:	4606      	mov	r6, r0
 800f8e8:	2800      	cmp	r0, #0
 800f8ea:	d1e1      	bne.n	800f8b0 <__ssputs_r+0x70>
 800f8ec:	6921      	ldr	r1, [r4, #16]
 800f8ee:	4650      	mov	r0, sl
 800f8f0:	f7ff fec6 	bl	800f680 <_free_r>
 800f8f4:	e7c7      	b.n	800f886 <__ssputs_r+0x46>
	...

0800f8f8 <_svfiprintf_r>:
 800f8f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8fc:	4698      	mov	r8, r3
 800f8fe:	898b      	ldrh	r3, [r1, #12]
 800f900:	061b      	lsls	r3, r3, #24
 800f902:	b09d      	sub	sp, #116	; 0x74
 800f904:	4607      	mov	r7, r0
 800f906:	460d      	mov	r5, r1
 800f908:	4614      	mov	r4, r2
 800f90a:	d50e      	bpl.n	800f92a <_svfiprintf_r+0x32>
 800f90c:	690b      	ldr	r3, [r1, #16]
 800f90e:	b963      	cbnz	r3, 800f92a <_svfiprintf_r+0x32>
 800f910:	2140      	movs	r1, #64	; 0x40
 800f912:	f7ff ff21 	bl	800f758 <_malloc_r>
 800f916:	6028      	str	r0, [r5, #0]
 800f918:	6128      	str	r0, [r5, #16]
 800f91a:	b920      	cbnz	r0, 800f926 <_svfiprintf_r+0x2e>
 800f91c:	230c      	movs	r3, #12
 800f91e:	603b      	str	r3, [r7, #0]
 800f920:	f04f 30ff 	mov.w	r0, #4294967295
 800f924:	e0d1      	b.n	800faca <_svfiprintf_r+0x1d2>
 800f926:	2340      	movs	r3, #64	; 0x40
 800f928:	616b      	str	r3, [r5, #20]
 800f92a:	2300      	movs	r3, #0
 800f92c:	9309      	str	r3, [sp, #36]	; 0x24
 800f92e:	2320      	movs	r3, #32
 800f930:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f934:	f8cd 800c 	str.w	r8, [sp, #12]
 800f938:	2330      	movs	r3, #48	; 0x30
 800f93a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fae4 <_svfiprintf_r+0x1ec>
 800f93e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f942:	f04f 0901 	mov.w	r9, #1
 800f946:	4623      	mov	r3, r4
 800f948:	469a      	mov	sl, r3
 800f94a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f94e:	b10a      	cbz	r2, 800f954 <_svfiprintf_r+0x5c>
 800f950:	2a25      	cmp	r2, #37	; 0x25
 800f952:	d1f9      	bne.n	800f948 <_svfiprintf_r+0x50>
 800f954:	ebba 0b04 	subs.w	fp, sl, r4
 800f958:	d00b      	beq.n	800f972 <_svfiprintf_r+0x7a>
 800f95a:	465b      	mov	r3, fp
 800f95c:	4622      	mov	r2, r4
 800f95e:	4629      	mov	r1, r5
 800f960:	4638      	mov	r0, r7
 800f962:	f7ff ff6d 	bl	800f840 <__ssputs_r>
 800f966:	3001      	adds	r0, #1
 800f968:	f000 80aa 	beq.w	800fac0 <_svfiprintf_r+0x1c8>
 800f96c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f96e:	445a      	add	r2, fp
 800f970:	9209      	str	r2, [sp, #36]	; 0x24
 800f972:	f89a 3000 	ldrb.w	r3, [sl]
 800f976:	2b00      	cmp	r3, #0
 800f978:	f000 80a2 	beq.w	800fac0 <_svfiprintf_r+0x1c8>
 800f97c:	2300      	movs	r3, #0
 800f97e:	f04f 32ff 	mov.w	r2, #4294967295
 800f982:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f986:	f10a 0a01 	add.w	sl, sl, #1
 800f98a:	9304      	str	r3, [sp, #16]
 800f98c:	9307      	str	r3, [sp, #28]
 800f98e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f992:	931a      	str	r3, [sp, #104]	; 0x68
 800f994:	4654      	mov	r4, sl
 800f996:	2205      	movs	r2, #5
 800f998:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f99c:	4851      	ldr	r0, [pc, #324]	; (800fae4 <_svfiprintf_r+0x1ec>)
 800f99e:	f7f0 fc27 	bl	80001f0 <memchr>
 800f9a2:	9a04      	ldr	r2, [sp, #16]
 800f9a4:	b9d8      	cbnz	r0, 800f9de <_svfiprintf_r+0xe6>
 800f9a6:	06d0      	lsls	r0, r2, #27
 800f9a8:	bf44      	itt	mi
 800f9aa:	2320      	movmi	r3, #32
 800f9ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f9b0:	0711      	lsls	r1, r2, #28
 800f9b2:	bf44      	itt	mi
 800f9b4:	232b      	movmi	r3, #43	; 0x2b
 800f9b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f9ba:	f89a 3000 	ldrb.w	r3, [sl]
 800f9be:	2b2a      	cmp	r3, #42	; 0x2a
 800f9c0:	d015      	beq.n	800f9ee <_svfiprintf_r+0xf6>
 800f9c2:	9a07      	ldr	r2, [sp, #28]
 800f9c4:	4654      	mov	r4, sl
 800f9c6:	2000      	movs	r0, #0
 800f9c8:	f04f 0c0a 	mov.w	ip, #10
 800f9cc:	4621      	mov	r1, r4
 800f9ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f9d2:	3b30      	subs	r3, #48	; 0x30
 800f9d4:	2b09      	cmp	r3, #9
 800f9d6:	d94e      	bls.n	800fa76 <_svfiprintf_r+0x17e>
 800f9d8:	b1b0      	cbz	r0, 800fa08 <_svfiprintf_r+0x110>
 800f9da:	9207      	str	r2, [sp, #28]
 800f9dc:	e014      	b.n	800fa08 <_svfiprintf_r+0x110>
 800f9de:	eba0 0308 	sub.w	r3, r0, r8
 800f9e2:	fa09 f303 	lsl.w	r3, r9, r3
 800f9e6:	4313      	orrs	r3, r2
 800f9e8:	9304      	str	r3, [sp, #16]
 800f9ea:	46a2      	mov	sl, r4
 800f9ec:	e7d2      	b.n	800f994 <_svfiprintf_r+0x9c>
 800f9ee:	9b03      	ldr	r3, [sp, #12]
 800f9f0:	1d19      	adds	r1, r3, #4
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	9103      	str	r1, [sp, #12]
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	bfbb      	ittet	lt
 800f9fa:	425b      	neglt	r3, r3
 800f9fc:	f042 0202 	orrlt.w	r2, r2, #2
 800fa00:	9307      	strge	r3, [sp, #28]
 800fa02:	9307      	strlt	r3, [sp, #28]
 800fa04:	bfb8      	it	lt
 800fa06:	9204      	strlt	r2, [sp, #16]
 800fa08:	7823      	ldrb	r3, [r4, #0]
 800fa0a:	2b2e      	cmp	r3, #46	; 0x2e
 800fa0c:	d10c      	bne.n	800fa28 <_svfiprintf_r+0x130>
 800fa0e:	7863      	ldrb	r3, [r4, #1]
 800fa10:	2b2a      	cmp	r3, #42	; 0x2a
 800fa12:	d135      	bne.n	800fa80 <_svfiprintf_r+0x188>
 800fa14:	9b03      	ldr	r3, [sp, #12]
 800fa16:	1d1a      	adds	r2, r3, #4
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	9203      	str	r2, [sp, #12]
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	bfb8      	it	lt
 800fa20:	f04f 33ff 	movlt.w	r3, #4294967295
 800fa24:	3402      	adds	r4, #2
 800fa26:	9305      	str	r3, [sp, #20]
 800fa28:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800faf4 <_svfiprintf_r+0x1fc>
 800fa2c:	7821      	ldrb	r1, [r4, #0]
 800fa2e:	2203      	movs	r2, #3
 800fa30:	4650      	mov	r0, sl
 800fa32:	f7f0 fbdd 	bl	80001f0 <memchr>
 800fa36:	b140      	cbz	r0, 800fa4a <_svfiprintf_r+0x152>
 800fa38:	2340      	movs	r3, #64	; 0x40
 800fa3a:	eba0 000a 	sub.w	r0, r0, sl
 800fa3e:	fa03 f000 	lsl.w	r0, r3, r0
 800fa42:	9b04      	ldr	r3, [sp, #16]
 800fa44:	4303      	orrs	r3, r0
 800fa46:	3401      	adds	r4, #1
 800fa48:	9304      	str	r3, [sp, #16]
 800fa4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa4e:	4826      	ldr	r0, [pc, #152]	; (800fae8 <_svfiprintf_r+0x1f0>)
 800fa50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fa54:	2206      	movs	r2, #6
 800fa56:	f7f0 fbcb 	bl	80001f0 <memchr>
 800fa5a:	2800      	cmp	r0, #0
 800fa5c:	d038      	beq.n	800fad0 <_svfiprintf_r+0x1d8>
 800fa5e:	4b23      	ldr	r3, [pc, #140]	; (800faec <_svfiprintf_r+0x1f4>)
 800fa60:	bb1b      	cbnz	r3, 800faaa <_svfiprintf_r+0x1b2>
 800fa62:	9b03      	ldr	r3, [sp, #12]
 800fa64:	3307      	adds	r3, #7
 800fa66:	f023 0307 	bic.w	r3, r3, #7
 800fa6a:	3308      	adds	r3, #8
 800fa6c:	9303      	str	r3, [sp, #12]
 800fa6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa70:	4433      	add	r3, r6
 800fa72:	9309      	str	r3, [sp, #36]	; 0x24
 800fa74:	e767      	b.n	800f946 <_svfiprintf_r+0x4e>
 800fa76:	fb0c 3202 	mla	r2, ip, r2, r3
 800fa7a:	460c      	mov	r4, r1
 800fa7c:	2001      	movs	r0, #1
 800fa7e:	e7a5      	b.n	800f9cc <_svfiprintf_r+0xd4>
 800fa80:	2300      	movs	r3, #0
 800fa82:	3401      	adds	r4, #1
 800fa84:	9305      	str	r3, [sp, #20]
 800fa86:	4619      	mov	r1, r3
 800fa88:	f04f 0c0a 	mov.w	ip, #10
 800fa8c:	4620      	mov	r0, r4
 800fa8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa92:	3a30      	subs	r2, #48	; 0x30
 800fa94:	2a09      	cmp	r2, #9
 800fa96:	d903      	bls.n	800faa0 <_svfiprintf_r+0x1a8>
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d0c5      	beq.n	800fa28 <_svfiprintf_r+0x130>
 800fa9c:	9105      	str	r1, [sp, #20]
 800fa9e:	e7c3      	b.n	800fa28 <_svfiprintf_r+0x130>
 800faa0:	fb0c 2101 	mla	r1, ip, r1, r2
 800faa4:	4604      	mov	r4, r0
 800faa6:	2301      	movs	r3, #1
 800faa8:	e7f0      	b.n	800fa8c <_svfiprintf_r+0x194>
 800faaa:	ab03      	add	r3, sp, #12
 800faac:	9300      	str	r3, [sp, #0]
 800faae:	462a      	mov	r2, r5
 800fab0:	4b0f      	ldr	r3, [pc, #60]	; (800faf0 <_svfiprintf_r+0x1f8>)
 800fab2:	a904      	add	r1, sp, #16
 800fab4:	4638      	mov	r0, r7
 800fab6:	f7fc fa13 	bl	800bee0 <_printf_float>
 800faba:	1c42      	adds	r2, r0, #1
 800fabc:	4606      	mov	r6, r0
 800fabe:	d1d6      	bne.n	800fa6e <_svfiprintf_r+0x176>
 800fac0:	89ab      	ldrh	r3, [r5, #12]
 800fac2:	065b      	lsls	r3, r3, #25
 800fac4:	f53f af2c 	bmi.w	800f920 <_svfiprintf_r+0x28>
 800fac8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800faca:	b01d      	add	sp, #116	; 0x74
 800facc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fad0:	ab03      	add	r3, sp, #12
 800fad2:	9300      	str	r3, [sp, #0]
 800fad4:	462a      	mov	r2, r5
 800fad6:	4b06      	ldr	r3, [pc, #24]	; (800faf0 <_svfiprintf_r+0x1f8>)
 800fad8:	a904      	add	r1, sp, #16
 800fada:	4638      	mov	r0, r7
 800fadc:	f7fc fca4 	bl	800c428 <_printf_i>
 800fae0:	e7eb      	b.n	800faba <_svfiprintf_r+0x1c2>
 800fae2:	bf00      	nop
 800fae4:	08011d2c 	.word	0x08011d2c
 800fae8:	08011d36 	.word	0x08011d36
 800faec:	0800bee1 	.word	0x0800bee1
 800faf0:	0800f841 	.word	0x0800f841
 800faf4:	08011d32 	.word	0x08011d32

0800faf8 <nan>:
 800faf8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fb00 <nan+0x8>
 800fafc:	4770      	bx	lr
 800fafe:	bf00      	nop
 800fb00:	00000000 	.word	0x00000000
 800fb04:	7ff80000 	.word	0x7ff80000

0800fb08 <_sbrk_r>:
 800fb08:	b538      	push	{r3, r4, r5, lr}
 800fb0a:	4d06      	ldr	r5, [pc, #24]	; (800fb24 <_sbrk_r+0x1c>)
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	4604      	mov	r4, r0
 800fb10:	4608      	mov	r0, r1
 800fb12:	602b      	str	r3, [r5, #0]
 800fb14:	f7f2 ff20 	bl	8002958 <_sbrk>
 800fb18:	1c43      	adds	r3, r0, #1
 800fb1a:	d102      	bne.n	800fb22 <_sbrk_r+0x1a>
 800fb1c:	682b      	ldr	r3, [r5, #0]
 800fb1e:	b103      	cbz	r3, 800fb22 <_sbrk_r+0x1a>
 800fb20:	6023      	str	r3, [r4, #0]
 800fb22:	bd38      	pop	{r3, r4, r5, pc}
 800fb24:	20000f20 	.word	0x20000f20

0800fb28 <strncmp>:
 800fb28:	b510      	push	{r4, lr}
 800fb2a:	b17a      	cbz	r2, 800fb4c <strncmp+0x24>
 800fb2c:	4603      	mov	r3, r0
 800fb2e:	3901      	subs	r1, #1
 800fb30:	1884      	adds	r4, r0, r2
 800fb32:	f813 0b01 	ldrb.w	r0, [r3], #1
 800fb36:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800fb3a:	4290      	cmp	r0, r2
 800fb3c:	d101      	bne.n	800fb42 <strncmp+0x1a>
 800fb3e:	42a3      	cmp	r3, r4
 800fb40:	d101      	bne.n	800fb46 <strncmp+0x1e>
 800fb42:	1a80      	subs	r0, r0, r2
 800fb44:	bd10      	pop	{r4, pc}
 800fb46:	2800      	cmp	r0, #0
 800fb48:	d1f3      	bne.n	800fb32 <strncmp+0xa>
 800fb4a:	e7fa      	b.n	800fb42 <strncmp+0x1a>
 800fb4c:	4610      	mov	r0, r2
 800fb4e:	e7f9      	b.n	800fb44 <strncmp+0x1c>

0800fb50 <__ascii_wctomb>:
 800fb50:	b149      	cbz	r1, 800fb66 <__ascii_wctomb+0x16>
 800fb52:	2aff      	cmp	r2, #255	; 0xff
 800fb54:	bf85      	ittet	hi
 800fb56:	238a      	movhi	r3, #138	; 0x8a
 800fb58:	6003      	strhi	r3, [r0, #0]
 800fb5a:	700a      	strbls	r2, [r1, #0]
 800fb5c:	f04f 30ff 	movhi.w	r0, #4294967295
 800fb60:	bf98      	it	ls
 800fb62:	2001      	movls	r0, #1
 800fb64:	4770      	bx	lr
 800fb66:	4608      	mov	r0, r1
 800fb68:	4770      	bx	lr
	...

0800fb6c <__assert_func>:
 800fb6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fb6e:	4614      	mov	r4, r2
 800fb70:	461a      	mov	r2, r3
 800fb72:	4b09      	ldr	r3, [pc, #36]	; (800fb98 <__assert_func+0x2c>)
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	4605      	mov	r5, r0
 800fb78:	68d8      	ldr	r0, [r3, #12]
 800fb7a:	b14c      	cbz	r4, 800fb90 <__assert_func+0x24>
 800fb7c:	4b07      	ldr	r3, [pc, #28]	; (800fb9c <__assert_func+0x30>)
 800fb7e:	9100      	str	r1, [sp, #0]
 800fb80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fb84:	4906      	ldr	r1, [pc, #24]	; (800fba0 <__assert_func+0x34>)
 800fb86:	462b      	mov	r3, r5
 800fb88:	f000 f80e 	bl	800fba8 <fiprintf>
 800fb8c:	f000 fa8c 	bl	80100a8 <abort>
 800fb90:	4b04      	ldr	r3, [pc, #16]	; (800fba4 <__assert_func+0x38>)
 800fb92:	461c      	mov	r4, r3
 800fb94:	e7f3      	b.n	800fb7e <__assert_func+0x12>
 800fb96:	bf00      	nop
 800fb98:	200002cc 	.word	0x200002cc
 800fb9c:	08011d3d 	.word	0x08011d3d
 800fba0:	08011d4a 	.word	0x08011d4a
 800fba4:	08011d78 	.word	0x08011d78

0800fba8 <fiprintf>:
 800fba8:	b40e      	push	{r1, r2, r3}
 800fbaa:	b503      	push	{r0, r1, lr}
 800fbac:	4601      	mov	r1, r0
 800fbae:	ab03      	add	r3, sp, #12
 800fbb0:	4805      	ldr	r0, [pc, #20]	; (800fbc8 <fiprintf+0x20>)
 800fbb2:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbb6:	6800      	ldr	r0, [r0, #0]
 800fbb8:	9301      	str	r3, [sp, #4]
 800fbba:	f000 f885 	bl	800fcc8 <_vfiprintf_r>
 800fbbe:	b002      	add	sp, #8
 800fbc0:	f85d eb04 	ldr.w	lr, [sp], #4
 800fbc4:	b003      	add	sp, #12
 800fbc6:	4770      	bx	lr
 800fbc8:	200002cc 	.word	0x200002cc

0800fbcc <memmove>:
 800fbcc:	4288      	cmp	r0, r1
 800fbce:	b510      	push	{r4, lr}
 800fbd0:	eb01 0402 	add.w	r4, r1, r2
 800fbd4:	d902      	bls.n	800fbdc <memmove+0x10>
 800fbd6:	4284      	cmp	r4, r0
 800fbd8:	4623      	mov	r3, r4
 800fbda:	d807      	bhi.n	800fbec <memmove+0x20>
 800fbdc:	1e43      	subs	r3, r0, #1
 800fbde:	42a1      	cmp	r1, r4
 800fbe0:	d008      	beq.n	800fbf4 <memmove+0x28>
 800fbe2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fbe6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fbea:	e7f8      	b.n	800fbde <memmove+0x12>
 800fbec:	4402      	add	r2, r0
 800fbee:	4601      	mov	r1, r0
 800fbf0:	428a      	cmp	r2, r1
 800fbf2:	d100      	bne.n	800fbf6 <memmove+0x2a>
 800fbf4:	bd10      	pop	{r4, pc}
 800fbf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fbfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fbfe:	e7f7      	b.n	800fbf0 <memmove+0x24>

0800fc00 <__malloc_lock>:
 800fc00:	4801      	ldr	r0, [pc, #4]	; (800fc08 <__malloc_lock+0x8>)
 800fc02:	f000 bc11 	b.w	8010428 <__retarget_lock_acquire_recursive>
 800fc06:	bf00      	nop
 800fc08:	20000f24 	.word	0x20000f24

0800fc0c <__malloc_unlock>:
 800fc0c:	4801      	ldr	r0, [pc, #4]	; (800fc14 <__malloc_unlock+0x8>)
 800fc0e:	f000 bc0c 	b.w	801042a <__retarget_lock_release_recursive>
 800fc12:	bf00      	nop
 800fc14:	20000f24 	.word	0x20000f24

0800fc18 <_realloc_r>:
 800fc18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc1c:	4680      	mov	r8, r0
 800fc1e:	4614      	mov	r4, r2
 800fc20:	460e      	mov	r6, r1
 800fc22:	b921      	cbnz	r1, 800fc2e <_realloc_r+0x16>
 800fc24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fc28:	4611      	mov	r1, r2
 800fc2a:	f7ff bd95 	b.w	800f758 <_malloc_r>
 800fc2e:	b92a      	cbnz	r2, 800fc3c <_realloc_r+0x24>
 800fc30:	f7ff fd26 	bl	800f680 <_free_r>
 800fc34:	4625      	mov	r5, r4
 800fc36:	4628      	mov	r0, r5
 800fc38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc3c:	f000 fc5c 	bl	80104f8 <_malloc_usable_size_r>
 800fc40:	4284      	cmp	r4, r0
 800fc42:	4607      	mov	r7, r0
 800fc44:	d802      	bhi.n	800fc4c <_realloc_r+0x34>
 800fc46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fc4a:	d812      	bhi.n	800fc72 <_realloc_r+0x5a>
 800fc4c:	4621      	mov	r1, r4
 800fc4e:	4640      	mov	r0, r8
 800fc50:	f7ff fd82 	bl	800f758 <_malloc_r>
 800fc54:	4605      	mov	r5, r0
 800fc56:	2800      	cmp	r0, #0
 800fc58:	d0ed      	beq.n	800fc36 <_realloc_r+0x1e>
 800fc5a:	42bc      	cmp	r4, r7
 800fc5c:	4622      	mov	r2, r4
 800fc5e:	4631      	mov	r1, r6
 800fc60:	bf28      	it	cs
 800fc62:	463a      	movcs	r2, r7
 800fc64:	f7fc f886 	bl	800bd74 <memcpy>
 800fc68:	4631      	mov	r1, r6
 800fc6a:	4640      	mov	r0, r8
 800fc6c:	f7ff fd08 	bl	800f680 <_free_r>
 800fc70:	e7e1      	b.n	800fc36 <_realloc_r+0x1e>
 800fc72:	4635      	mov	r5, r6
 800fc74:	e7df      	b.n	800fc36 <_realloc_r+0x1e>

0800fc76 <__sfputc_r>:
 800fc76:	6893      	ldr	r3, [r2, #8]
 800fc78:	3b01      	subs	r3, #1
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	b410      	push	{r4}
 800fc7e:	6093      	str	r3, [r2, #8]
 800fc80:	da08      	bge.n	800fc94 <__sfputc_r+0x1e>
 800fc82:	6994      	ldr	r4, [r2, #24]
 800fc84:	42a3      	cmp	r3, r4
 800fc86:	db01      	blt.n	800fc8c <__sfputc_r+0x16>
 800fc88:	290a      	cmp	r1, #10
 800fc8a:	d103      	bne.n	800fc94 <__sfputc_r+0x1e>
 800fc8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fc90:	f000 b94a 	b.w	800ff28 <__swbuf_r>
 800fc94:	6813      	ldr	r3, [r2, #0]
 800fc96:	1c58      	adds	r0, r3, #1
 800fc98:	6010      	str	r0, [r2, #0]
 800fc9a:	7019      	strb	r1, [r3, #0]
 800fc9c:	4608      	mov	r0, r1
 800fc9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fca2:	4770      	bx	lr

0800fca4 <__sfputs_r>:
 800fca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fca6:	4606      	mov	r6, r0
 800fca8:	460f      	mov	r7, r1
 800fcaa:	4614      	mov	r4, r2
 800fcac:	18d5      	adds	r5, r2, r3
 800fcae:	42ac      	cmp	r4, r5
 800fcb0:	d101      	bne.n	800fcb6 <__sfputs_r+0x12>
 800fcb2:	2000      	movs	r0, #0
 800fcb4:	e007      	b.n	800fcc6 <__sfputs_r+0x22>
 800fcb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcba:	463a      	mov	r2, r7
 800fcbc:	4630      	mov	r0, r6
 800fcbe:	f7ff ffda 	bl	800fc76 <__sfputc_r>
 800fcc2:	1c43      	adds	r3, r0, #1
 800fcc4:	d1f3      	bne.n	800fcae <__sfputs_r+0xa>
 800fcc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fcc8 <_vfiprintf_r>:
 800fcc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fccc:	460d      	mov	r5, r1
 800fcce:	b09d      	sub	sp, #116	; 0x74
 800fcd0:	4614      	mov	r4, r2
 800fcd2:	4698      	mov	r8, r3
 800fcd4:	4606      	mov	r6, r0
 800fcd6:	b118      	cbz	r0, 800fce0 <_vfiprintf_r+0x18>
 800fcd8:	6983      	ldr	r3, [r0, #24]
 800fcda:	b90b      	cbnz	r3, 800fce0 <_vfiprintf_r+0x18>
 800fcdc:	f000 fb06 	bl	80102ec <__sinit>
 800fce0:	4b89      	ldr	r3, [pc, #548]	; (800ff08 <_vfiprintf_r+0x240>)
 800fce2:	429d      	cmp	r5, r3
 800fce4:	d11b      	bne.n	800fd1e <_vfiprintf_r+0x56>
 800fce6:	6875      	ldr	r5, [r6, #4]
 800fce8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fcea:	07d9      	lsls	r1, r3, #31
 800fcec:	d405      	bmi.n	800fcfa <_vfiprintf_r+0x32>
 800fcee:	89ab      	ldrh	r3, [r5, #12]
 800fcf0:	059a      	lsls	r2, r3, #22
 800fcf2:	d402      	bmi.n	800fcfa <_vfiprintf_r+0x32>
 800fcf4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fcf6:	f000 fb97 	bl	8010428 <__retarget_lock_acquire_recursive>
 800fcfa:	89ab      	ldrh	r3, [r5, #12]
 800fcfc:	071b      	lsls	r3, r3, #28
 800fcfe:	d501      	bpl.n	800fd04 <_vfiprintf_r+0x3c>
 800fd00:	692b      	ldr	r3, [r5, #16]
 800fd02:	b9eb      	cbnz	r3, 800fd40 <_vfiprintf_r+0x78>
 800fd04:	4629      	mov	r1, r5
 800fd06:	4630      	mov	r0, r6
 800fd08:	f000 f960 	bl	800ffcc <__swsetup_r>
 800fd0c:	b1c0      	cbz	r0, 800fd40 <_vfiprintf_r+0x78>
 800fd0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fd10:	07dc      	lsls	r4, r3, #31
 800fd12:	d50e      	bpl.n	800fd32 <_vfiprintf_r+0x6a>
 800fd14:	f04f 30ff 	mov.w	r0, #4294967295
 800fd18:	b01d      	add	sp, #116	; 0x74
 800fd1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd1e:	4b7b      	ldr	r3, [pc, #492]	; (800ff0c <_vfiprintf_r+0x244>)
 800fd20:	429d      	cmp	r5, r3
 800fd22:	d101      	bne.n	800fd28 <_vfiprintf_r+0x60>
 800fd24:	68b5      	ldr	r5, [r6, #8]
 800fd26:	e7df      	b.n	800fce8 <_vfiprintf_r+0x20>
 800fd28:	4b79      	ldr	r3, [pc, #484]	; (800ff10 <_vfiprintf_r+0x248>)
 800fd2a:	429d      	cmp	r5, r3
 800fd2c:	bf08      	it	eq
 800fd2e:	68f5      	ldreq	r5, [r6, #12]
 800fd30:	e7da      	b.n	800fce8 <_vfiprintf_r+0x20>
 800fd32:	89ab      	ldrh	r3, [r5, #12]
 800fd34:	0598      	lsls	r0, r3, #22
 800fd36:	d4ed      	bmi.n	800fd14 <_vfiprintf_r+0x4c>
 800fd38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fd3a:	f000 fb76 	bl	801042a <__retarget_lock_release_recursive>
 800fd3e:	e7e9      	b.n	800fd14 <_vfiprintf_r+0x4c>
 800fd40:	2300      	movs	r3, #0
 800fd42:	9309      	str	r3, [sp, #36]	; 0x24
 800fd44:	2320      	movs	r3, #32
 800fd46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fd4a:	f8cd 800c 	str.w	r8, [sp, #12]
 800fd4e:	2330      	movs	r3, #48	; 0x30
 800fd50:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ff14 <_vfiprintf_r+0x24c>
 800fd54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fd58:	f04f 0901 	mov.w	r9, #1
 800fd5c:	4623      	mov	r3, r4
 800fd5e:	469a      	mov	sl, r3
 800fd60:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd64:	b10a      	cbz	r2, 800fd6a <_vfiprintf_r+0xa2>
 800fd66:	2a25      	cmp	r2, #37	; 0x25
 800fd68:	d1f9      	bne.n	800fd5e <_vfiprintf_r+0x96>
 800fd6a:	ebba 0b04 	subs.w	fp, sl, r4
 800fd6e:	d00b      	beq.n	800fd88 <_vfiprintf_r+0xc0>
 800fd70:	465b      	mov	r3, fp
 800fd72:	4622      	mov	r2, r4
 800fd74:	4629      	mov	r1, r5
 800fd76:	4630      	mov	r0, r6
 800fd78:	f7ff ff94 	bl	800fca4 <__sfputs_r>
 800fd7c:	3001      	adds	r0, #1
 800fd7e:	f000 80aa 	beq.w	800fed6 <_vfiprintf_r+0x20e>
 800fd82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fd84:	445a      	add	r2, fp
 800fd86:	9209      	str	r2, [sp, #36]	; 0x24
 800fd88:	f89a 3000 	ldrb.w	r3, [sl]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	f000 80a2 	beq.w	800fed6 <_vfiprintf_r+0x20e>
 800fd92:	2300      	movs	r3, #0
 800fd94:	f04f 32ff 	mov.w	r2, #4294967295
 800fd98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fd9c:	f10a 0a01 	add.w	sl, sl, #1
 800fda0:	9304      	str	r3, [sp, #16]
 800fda2:	9307      	str	r3, [sp, #28]
 800fda4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fda8:	931a      	str	r3, [sp, #104]	; 0x68
 800fdaa:	4654      	mov	r4, sl
 800fdac:	2205      	movs	r2, #5
 800fdae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdb2:	4858      	ldr	r0, [pc, #352]	; (800ff14 <_vfiprintf_r+0x24c>)
 800fdb4:	f7f0 fa1c 	bl	80001f0 <memchr>
 800fdb8:	9a04      	ldr	r2, [sp, #16]
 800fdba:	b9d8      	cbnz	r0, 800fdf4 <_vfiprintf_r+0x12c>
 800fdbc:	06d1      	lsls	r1, r2, #27
 800fdbe:	bf44      	itt	mi
 800fdc0:	2320      	movmi	r3, #32
 800fdc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fdc6:	0713      	lsls	r3, r2, #28
 800fdc8:	bf44      	itt	mi
 800fdca:	232b      	movmi	r3, #43	; 0x2b
 800fdcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fdd0:	f89a 3000 	ldrb.w	r3, [sl]
 800fdd4:	2b2a      	cmp	r3, #42	; 0x2a
 800fdd6:	d015      	beq.n	800fe04 <_vfiprintf_r+0x13c>
 800fdd8:	9a07      	ldr	r2, [sp, #28]
 800fdda:	4654      	mov	r4, sl
 800fddc:	2000      	movs	r0, #0
 800fdde:	f04f 0c0a 	mov.w	ip, #10
 800fde2:	4621      	mov	r1, r4
 800fde4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fde8:	3b30      	subs	r3, #48	; 0x30
 800fdea:	2b09      	cmp	r3, #9
 800fdec:	d94e      	bls.n	800fe8c <_vfiprintf_r+0x1c4>
 800fdee:	b1b0      	cbz	r0, 800fe1e <_vfiprintf_r+0x156>
 800fdf0:	9207      	str	r2, [sp, #28]
 800fdf2:	e014      	b.n	800fe1e <_vfiprintf_r+0x156>
 800fdf4:	eba0 0308 	sub.w	r3, r0, r8
 800fdf8:	fa09 f303 	lsl.w	r3, r9, r3
 800fdfc:	4313      	orrs	r3, r2
 800fdfe:	9304      	str	r3, [sp, #16]
 800fe00:	46a2      	mov	sl, r4
 800fe02:	e7d2      	b.n	800fdaa <_vfiprintf_r+0xe2>
 800fe04:	9b03      	ldr	r3, [sp, #12]
 800fe06:	1d19      	adds	r1, r3, #4
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	9103      	str	r1, [sp, #12]
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	bfbb      	ittet	lt
 800fe10:	425b      	neglt	r3, r3
 800fe12:	f042 0202 	orrlt.w	r2, r2, #2
 800fe16:	9307      	strge	r3, [sp, #28]
 800fe18:	9307      	strlt	r3, [sp, #28]
 800fe1a:	bfb8      	it	lt
 800fe1c:	9204      	strlt	r2, [sp, #16]
 800fe1e:	7823      	ldrb	r3, [r4, #0]
 800fe20:	2b2e      	cmp	r3, #46	; 0x2e
 800fe22:	d10c      	bne.n	800fe3e <_vfiprintf_r+0x176>
 800fe24:	7863      	ldrb	r3, [r4, #1]
 800fe26:	2b2a      	cmp	r3, #42	; 0x2a
 800fe28:	d135      	bne.n	800fe96 <_vfiprintf_r+0x1ce>
 800fe2a:	9b03      	ldr	r3, [sp, #12]
 800fe2c:	1d1a      	adds	r2, r3, #4
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	9203      	str	r2, [sp, #12]
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	bfb8      	it	lt
 800fe36:	f04f 33ff 	movlt.w	r3, #4294967295
 800fe3a:	3402      	adds	r4, #2
 800fe3c:	9305      	str	r3, [sp, #20]
 800fe3e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ff24 <_vfiprintf_r+0x25c>
 800fe42:	7821      	ldrb	r1, [r4, #0]
 800fe44:	2203      	movs	r2, #3
 800fe46:	4650      	mov	r0, sl
 800fe48:	f7f0 f9d2 	bl	80001f0 <memchr>
 800fe4c:	b140      	cbz	r0, 800fe60 <_vfiprintf_r+0x198>
 800fe4e:	2340      	movs	r3, #64	; 0x40
 800fe50:	eba0 000a 	sub.w	r0, r0, sl
 800fe54:	fa03 f000 	lsl.w	r0, r3, r0
 800fe58:	9b04      	ldr	r3, [sp, #16]
 800fe5a:	4303      	orrs	r3, r0
 800fe5c:	3401      	adds	r4, #1
 800fe5e:	9304      	str	r3, [sp, #16]
 800fe60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe64:	482c      	ldr	r0, [pc, #176]	; (800ff18 <_vfiprintf_r+0x250>)
 800fe66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fe6a:	2206      	movs	r2, #6
 800fe6c:	f7f0 f9c0 	bl	80001f0 <memchr>
 800fe70:	2800      	cmp	r0, #0
 800fe72:	d03f      	beq.n	800fef4 <_vfiprintf_r+0x22c>
 800fe74:	4b29      	ldr	r3, [pc, #164]	; (800ff1c <_vfiprintf_r+0x254>)
 800fe76:	bb1b      	cbnz	r3, 800fec0 <_vfiprintf_r+0x1f8>
 800fe78:	9b03      	ldr	r3, [sp, #12]
 800fe7a:	3307      	adds	r3, #7
 800fe7c:	f023 0307 	bic.w	r3, r3, #7
 800fe80:	3308      	adds	r3, #8
 800fe82:	9303      	str	r3, [sp, #12]
 800fe84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe86:	443b      	add	r3, r7
 800fe88:	9309      	str	r3, [sp, #36]	; 0x24
 800fe8a:	e767      	b.n	800fd5c <_vfiprintf_r+0x94>
 800fe8c:	fb0c 3202 	mla	r2, ip, r2, r3
 800fe90:	460c      	mov	r4, r1
 800fe92:	2001      	movs	r0, #1
 800fe94:	e7a5      	b.n	800fde2 <_vfiprintf_r+0x11a>
 800fe96:	2300      	movs	r3, #0
 800fe98:	3401      	adds	r4, #1
 800fe9a:	9305      	str	r3, [sp, #20]
 800fe9c:	4619      	mov	r1, r3
 800fe9e:	f04f 0c0a 	mov.w	ip, #10
 800fea2:	4620      	mov	r0, r4
 800fea4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fea8:	3a30      	subs	r2, #48	; 0x30
 800feaa:	2a09      	cmp	r2, #9
 800feac:	d903      	bls.n	800feb6 <_vfiprintf_r+0x1ee>
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d0c5      	beq.n	800fe3e <_vfiprintf_r+0x176>
 800feb2:	9105      	str	r1, [sp, #20]
 800feb4:	e7c3      	b.n	800fe3e <_vfiprintf_r+0x176>
 800feb6:	fb0c 2101 	mla	r1, ip, r1, r2
 800feba:	4604      	mov	r4, r0
 800febc:	2301      	movs	r3, #1
 800febe:	e7f0      	b.n	800fea2 <_vfiprintf_r+0x1da>
 800fec0:	ab03      	add	r3, sp, #12
 800fec2:	9300      	str	r3, [sp, #0]
 800fec4:	462a      	mov	r2, r5
 800fec6:	4b16      	ldr	r3, [pc, #88]	; (800ff20 <_vfiprintf_r+0x258>)
 800fec8:	a904      	add	r1, sp, #16
 800feca:	4630      	mov	r0, r6
 800fecc:	f7fc f808 	bl	800bee0 <_printf_float>
 800fed0:	4607      	mov	r7, r0
 800fed2:	1c78      	adds	r0, r7, #1
 800fed4:	d1d6      	bne.n	800fe84 <_vfiprintf_r+0x1bc>
 800fed6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fed8:	07d9      	lsls	r1, r3, #31
 800feda:	d405      	bmi.n	800fee8 <_vfiprintf_r+0x220>
 800fedc:	89ab      	ldrh	r3, [r5, #12]
 800fede:	059a      	lsls	r2, r3, #22
 800fee0:	d402      	bmi.n	800fee8 <_vfiprintf_r+0x220>
 800fee2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fee4:	f000 faa1 	bl	801042a <__retarget_lock_release_recursive>
 800fee8:	89ab      	ldrh	r3, [r5, #12]
 800feea:	065b      	lsls	r3, r3, #25
 800feec:	f53f af12 	bmi.w	800fd14 <_vfiprintf_r+0x4c>
 800fef0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fef2:	e711      	b.n	800fd18 <_vfiprintf_r+0x50>
 800fef4:	ab03      	add	r3, sp, #12
 800fef6:	9300      	str	r3, [sp, #0]
 800fef8:	462a      	mov	r2, r5
 800fefa:	4b09      	ldr	r3, [pc, #36]	; (800ff20 <_vfiprintf_r+0x258>)
 800fefc:	a904      	add	r1, sp, #16
 800fefe:	4630      	mov	r0, r6
 800ff00:	f7fc fa92 	bl	800c428 <_printf_i>
 800ff04:	e7e4      	b.n	800fed0 <_vfiprintf_r+0x208>
 800ff06:	bf00      	nop
 800ff08:	08011d9c 	.word	0x08011d9c
 800ff0c:	08011dbc 	.word	0x08011dbc
 800ff10:	08011d7c 	.word	0x08011d7c
 800ff14:	08011d2c 	.word	0x08011d2c
 800ff18:	08011d36 	.word	0x08011d36
 800ff1c:	0800bee1 	.word	0x0800bee1
 800ff20:	0800fca5 	.word	0x0800fca5
 800ff24:	08011d32 	.word	0x08011d32

0800ff28 <__swbuf_r>:
 800ff28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff2a:	460e      	mov	r6, r1
 800ff2c:	4614      	mov	r4, r2
 800ff2e:	4605      	mov	r5, r0
 800ff30:	b118      	cbz	r0, 800ff3a <__swbuf_r+0x12>
 800ff32:	6983      	ldr	r3, [r0, #24]
 800ff34:	b90b      	cbnz	r3, 800ff3a <__swbuf_r+0x12>
 800ff36:	f000 f9d9 	bl	80102ec <__sinit>
 800ff3a:	4b21      	ldr	r3, [pc, #132]	; (800ffc0 <__swbuf_r+0x98>)
 800ff3c:	429c      	cmp	r4, r3
 800ff3e:	d12b      	bne.n	800ff98 <__swbuf_r+0x70>
 800ff40:	686c      	ldr	r4, [r5, #4]
 800ff42:	69a3      	ldr	r3, [r4, #24]
 800ff44:	60a3      	str	r3, [r4, #8]
 800ff46:	89a3      	ldrh	r3, [r4, #12]
 800ff48:	071a      	lsls	r2, r3, #28
 800ff4a:	d52f      	bpl.n	800ffac <__swbuf_r+0x84>
 800ff4c:	6923      	ldr	r3, [r4, #16]
 800ff4e:	b36b      	cbz	r3, 800ffac <__swbuf_r+0x84>
 800ff50:	6923      	ldr	r3, [r4, #16]
 800ff52:	6820      	ldr	r0, [r4, #0]
 800ff54:	1ac0      	subs	r0, r0, r3
 800ff56:	6963      	ldr	r3, [r4, #20]
 800ff58:	b2f6      	uxtb	r6, r6
 800ff5a:	4283      	cmp	r3, r0
 800ff5c:	4637      	mov	r7, r6
 800ff5e:	dc04      	bgt.n	800ff6a <__swbuf_r+0x42>
 800ff60:	4621      	mov	r1, r4
 800ff62:	4628      	mov	r0, r5
 800ff64:	f000 f92e 	bl	80101c4 <_fflush_r>
 800ff68:	bb30      	cbnz	r0, 800ffb8 <__swbuf_r+0x90>
 800ff6a:	68a3      	ldr	r3, [r4, #8]
 800ff6c:	3b01      	subs	r3, #1
 800ff6e:	60a3      	str	r3, [r4, #8]
 800ff70:	6823      	ldr	r3, [r4, #0]
 800ff72:	1c5a      	adds	r2, r3, #1
 800ff74:	6022      	str	r2, [r4, #0]
 800ff76:	701e      	strb	r6, [r3, #0]
 800ff78:	6963      	ldr	r3, [r4, #20]
 800ff7a:	3001      	adds	r0, #1
 800ff7c:	4283      	cmp	r3, r0
 800ff7e:	d004      	beq.n	800ff8a <__swbuf_r+0x62>
 800ff80:	89a3      	ldrh	r3, [r4, #12]
 800ff82:	07db      	lsls	r3, r3, #31
 800ff84:	d506      	bpl.n	800ff94 <__swbuf_r+0x6c>
 800ff86:	2e0a      	cmp	r6, #10
 800ff88:	d104      	bne.n	800ff94 <__swbuf_r+0x6c>
 800ff8a:	4621      	mov	r1, r4
 800ff8c:	4628      	mov	r0, r5
 800ff8e:	f000 f919 	bl	80101c4 <_fflush_r>
 800ff92:	b988      	cbnz	r0, 800ffb8 <__swbuf_r+0x90>
 800ff94:	4638      	mov	r0, r7
 800ff96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff98:	4b0a      	ldr	r3, [pc, #40]	; (800ffc4 <__swbuf_r+0x9c>)
 800ff9a:	429c      	cmp	r4, r3
 800ff9c:	d101      	bne.n	800ffa2 <__swbuf_r+0x7a>
 800ff9e:	68ac      	ldr	r4, [r5, #8]
 800ffa0:	e7cf      	b.n	800ff42 <__swbuf_r+0x1a>
 800ffa2:	4b09      	ldr	r3, [pc, #36]	; (800ffc8 <__swbuf_r+0xa0>)
 800ffa4:	429c      	cmp	r4, r3
 800ffa6:	bf08      	it	eq
 800ffa8:	68ec      	ldreq	r4, [r5, #12]
 800ffaa:	e7ca      	b.n	800ff42 <__swbuf_r+0x1a>
 800ffac:	4621      	mov	r1, r4
 800ffae:	4628      	mov	r0, r5
 800ffb0:	f000 f80c 	bl	800ffcc <__swsetup_r>
 800ffb4:	2800      	cmp	r0, #0
 800ffb6:	d0cb      	beq.n	800ff50 <__swbuf_r+0x28>
 800ffb8:	f04f 37ff 	mov.w	r7, #4294967295
 800ffbc:	e7ea      	b.n	800ff94 <__swbuf_r+0x6c>
 800ffbe:	bf00      	nop
 800ffc0:	08011d9c 	.word	0x08011d9c
 800ffc4:	08011dbc 	.word	0x08011dbc
 800ffc8:	08011d7c 	.word	0x08011d7c

0800ffcc <__swsetup_r>:
 800ffcc:	4b32      	ldr	r3, [pc, #200]	; (8010098 <__swsetup_r+0xcc>)
 800ffce:	b570      	push	{r4, r5, r6, lr}
 800ffd0:	681d      	ldr	r5, [r3, #0]
 800ffd2:	4606      	mov	r6, r0
 800ffd4:	460c      	mov	r4, r1
 800ffd6:	b125      	cbz	r5, 800ffe2 <__swsetup_r+0x16>
 800ffd8:	69ab      	ldr	r3, [r5, #24]
 800ffda:	b913      	cbnz	r3, 800ffe2 <__swsetup_r+0x16>
 800ffdc:	4628      	mov	r0, r5
 800ffde:	f000 f985 	bl	80102ec <__sinit>
 800ffe2:	4b2e      	ldr	r3, [pc, #184]	; (801009c <__swsetup_r+0xd0>)
 800ffe4:	429c      	cmp	r4, r3
 800ffe6:	d10f      	bne.n	8010008 <__swsetup_r+0x3c>
 800ffe8:	686c      	ldr	r4, [r5, #4]
 800ffea:	89a3      	ldrh	r3, [r4, #12]
 800ffec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fff0:	0719      	lsls	r1, r3, #28
 800fff2:	d42c      	bmi.n	801004e <__swsetup_r+0x82>
 800fff4:	06dd      	lsls	r5, r3, #27
 800fff6:	d411      	bmi.n	801001c <__swsetup_r+0x50>
 800fff8:	2309      	movs	r3, #9
 800fffa:	6033      	str	r3, [r6, #0]
 800fffc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010000:	81a3      	strh	r3, [r4, #12]
 8010002:	f04f 30ff 	mov.w	r0, #4294967295
 8010006:	e03e      	b.n	8010086 <__swsetup_r+0xba>
 8010008:	4b25      	ldr	r3, [pc, #148]	; (80100a0 <__swsetup_r+0xd4>)
 801000a:	429c      	cmp	r4, r3
 801000c:	d101      	bne.n	8010012 <__swsetup_r+0x46>
 801000e:	68ac      	ldr	r4, [r5, #8]
 8010010:	e7eb      	b.n	800ffea <__swsetup_r+0x1e>
 8010012:	4b24      	ldr	r3, [pc, #144]	; (80100a4 <__swsetup_r+0xd8>)
 8010014:	429c      	cmp	r4, r3
 8010016:	bf08      	it	eq
 8010018:	68ec      	ldreq	r4, [r5, #12]
 801001a:	e7e6      	b.n	800ffea <__swsetup_r+0x1e>
 801001c:	0758      	lsls	r0, r3, #29
 801001e:	d512      	bpl.n	8010046 <__swsetup_r+0x7a>
 8010020:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010022:	b141      	cbz	r1, 8010036 <__swsetup_r+0x6a>
 8010024:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010028:	4299      	cmp	r1, r3
 801002a:	d002      	beq.n	8010032 <__swsetup_r+0x66>
 801002c:	4630      	mov	r0, r6
 801002e:	f7ff fb27 	bl	800f680 <_free_r>
 8010032:	2300      	movs	r3, #0
 8010034:	6363      	str	r3, [r4, #52]	; 0x34
 8010036:	89a3      	ldrh	r3, [r4, #12]
 8010038:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801003c:	81a3      	strh	r3, [r4, #12]
 801003e:	2300      	movs	r3, #0
 8010040:	6063      	str	r3, [r4, #4]
 8010042:	6923      	ldr	r3, [r4, #16]
 8010044:	6023      	str	r3, [r4, #0]
 8010046:	89a3      	ldrh	r3, [r4, #12]
 8010048:	f043 0308 	orr.w	r3, r3, #8
 801004c:	81a3      	strh	r3, [r4, #12]
 801004e:	6923      	ldr	r3, [r4, #16]
 8010050:	b94b      	cbnz	r3, 8010066 <__swsetup_r+0x9a>
 8010052:	89a3      	ldrh	r3, [r4, #12]
 8010054:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010058:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801005c:	d003      	beq.n	8010066 <__swsetup_r+0x9a>
 801005e:	4621      	mov	r1, r4
 8010060:	4630      	mov	r0, r6
 8010062:	f000 fa09 	bl	8010478 <__smakebuf_r>
 8010066:	89a0      	ldrh	r0, [r4, #12]
 8010068:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801006c:	f010 0301 	ands.w	r3, r0, #1
 8010070:	d00a      	beq.n	8010088 <__swsetup_r+0xbc>
 8010072:	2300      	movs	r3, #0
 8010074:	60a3      	str	r3, [r4, #8]
 8010076:	6963      	ldr	r3, [r4, #20]
 8010078:	425b      	negs	r3, r3
 801007a:	61a3      	str	r3, [r4, #24]
 801007c:	6923      	ldr	r3, [r4, #16]
 801007e:	b943      	cbnz	r3, 8010092 <__swsetup_r+0xc6>
 8010080:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010084:	d1ba      	bne.n	800fffc <__swsetup_r+0x30>
 8010086:	bd70      	pop	{r4, r5, r6, pc}
 8010088:	0781      	lsls	r1, r0, #30
 801008a:	bf58      	it	pl
 801008c:	6963      	ldrpl	r3, [r4, #20]
 801008e:	60a3      	str	r3, [r4, #8]
 8010090:	e7f4      	b.n	801007c <__swsetup_r+0xb0>
 8010092:	2000      	movs	r0, #0
 8010094:	e7f7      	b.n	8010086 <__swsetup_r+0xba>
 8010096:	bf00      	nop
 8010098:	200002cc 	.word	0x200002cc
 801009c:	08011d9c 	.word	0x08011d9c
 80100a0:	08011dbc 	.word	0x08011dbc
 80100a4:	08011d7c 	.word	0x08011d7c

080100a8 <abort>:
 80100a8:	b508      	push	{r3, lr}
 80100aa:	2006      	movs	r0, #6
 80100ac:	f000 fa54 	bl	8010558 <raise>
 80100b0:	2001      	movs	r0, #1
 80100b2:	f7f2 fbd9 	bl	8002868 <_exit>
	...

080100b8 <__sflush_r>:
 80100b8:	898a      	ldrh	r2, [r1, #12]
 80100ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100be:	4605      	mov	r5, r0
 80100c0:	0710      	lsls	r0, r2, #28
 80100c2:	460c      	mov	r4, r1
 80100c4:	d458      	bmi.n	8010178 <__sflush_r+0xc0>
 80100c6:	684b      	ldr	r3, [r1, #4]
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	dc05      	bgt.n	80100d8 <__sflush_r+0x20>
 80100cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	dc02      	bgt.n	80100d8 <__sflush_r+0x20>
 80100d2:	2000      	movs	r0, #0
 80100d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80100da:	2e00      	cmp	r6, #0
 80100dc:	d0f9      	beq.n	80100d2 <__sflush_r+0x1a>
 80100de:	2300      	movs	r3, #0
 80100e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80100e4:	682f      	ldr	r7, [r5, #0]
 80100e6:	602b      	str	r3, [r5, #0]
 80100e8:	d032      	beq.n	8010150 <__sflush_r+0x98>
 80100ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80100ec:	89a3      	ldrh	r3, [r4, #12]
 80100ee:	075a      	lsls	r2, r3, #29
 80100f0:	d505      	bpl.n	80100fe <__sflush_r+0x46>
 80100f2:	6863      	ldr	r3, [r4, #4]
 80100f4:	1ac0      	subs	r0, r0, r3
 80100f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80100f8:	b10b      	cbz	r3, 80100fe <__sflush_r+0x46>
 80100fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80100fc:	1ac0      	subs	r0, r0, r3
 80100fe:	2300      	movs	r3, #0
 8010100:	4602      	mov	r2, r0
 8010102:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010104:	6a21      	ldr	r1, [r4, #32]
 8010106:	4628      	mov	r0, r5
 8010108:	47b0      	blx	r6
 801010a:	1c43      	adds	r3, r0, #1
 801010c:	89a3      	ldrh	r3, [r4, #12]
 801010e:	d106      	bne.n	801011e <__sflush_r+0x66>
 8010110:	6829      	ldr	r1, [r5, #0]
 8010112:	291d      	cmp	r1, #29
 8010114:	d82c      	bhi.n	8010170 <__sflush_r+0xb8>
 8010116:	4a2a      	ldr	r2, [pc, #168]	; (80101c0 <__sflush_r+0x108>)
 8010118:	40ca      	lsrs	r2, r1
 801011a:	07d6      	lsls	r6, r2, #31
 801011c:	d528      	bpl.n	8010170 <__sflush_r+0xb8>
 801011e:	2200      	movs	r2, #0
 8010120:	6062      	str	r2, [r4, #4]
 8010122:	04d9      	lsls	r1, r3, #19
 8010124:	6922      	ldr	r2, [r4, #16]
 8010126:	6022      	str	r2, [r4, #0]
 8010128:	d504      	bpl.n	8010134 <__sflush_r+0x7c>
 801012a:	1c42      	adds	r2, r0, #1
 801012c:	d101      	bne.n	8010132 <__sflush_r+0x7a>
 801012e:	682b      	ldr	r3, [r5, #0]
 8010130:	b903      	cbnz	r3, 8010134 <__sflush_r+0x7c>
 8010132:	6560      	str	r0, [r4, #84]	; 0x54
 8010134:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010136:	602f      	str	r7, [r5, #0]
 8010138:	2900      	cmp	r1, #0
 801013a:	d0ca      	beq.n	80100d2 <__sflush_r+0x1a>
 801013c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010140:	4299      	cmp	r1, r3
 8010142:	d002      	beq.n	801014a <__sflush_r+0x92>
 8010144:	4628      	mov	r0, r5
 8010146:	f7ff fa9b 	bl	800f680 <_free_r>
 801014a:	2000      	movs	r0, #0
 801014c:	6360      	str	r0, [r4, #52]	; 0x34
 801014e:	e7c1      	b.n	80100d4 <__sflush_r+0x1c>
 8010150:	6a21      	ldr	r1, [r4, #32]
 8010152:	2301      	movs	r3, #1
 8010154:	4628      	mov	r0, r5
 8010156:	47b0      	blx	r6
 8010158:	1c41      	adds	r1, r0, #1
 801015a:	d1c7      	bne.n	80100ec <__sflush_r+0x34>
 801015c:	682b      	ldr	r3, [r5, #0]
 801015e:	2b00      	cmp	r3, #0
 8010160:	d0c4      	beq.n	80100ec <__sflush_r+0x34>
 8010162:	2b1d      	cmp	r3, #29
 8010164:	d001      	beq.n	801016a <__sflush_r+0xb2>
 8010166:	2b16      	cmp	r3, #22
 8010168:	d101      	bne.n	801016e <__sflush_r+0xb6>
 801016a:	602f      	str	r7, [r5, #0]
 801016c:	e7b1      	b.n	80100d2 <__sflush_r+0x1a>
 801016e:	89a3      	ldrh	r3, [r4, #12]
 8010170:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010174:	81a3      	strh	r3, [r4, #12]
 8010176:	e7ad      	b.n	80100d4 <__sflush_r+0x1c>
 8010178:	690f      	ldr	r7, [r1, #16]
 801017a:	2f00      	cmp	r7, #0
 801017c:	d0a9      	beq.n	80100d2 <__sflush_r+0x1a>
 801017e:	0793      	lsls	r3, r2, #30
 8010180:	680e      	ldr	r6, [r1, #0]
 8010182:	bf08      	it	eq
 8010184:	694b      	ldreq	r3, [r1, #20]
 8010186:	600f      	str	r7, [r1, #0]
 8010188:	bf18      	it	ne
 801018a:	2300      	movne	r3, #0
 801018c:	eba6 0807 	sub.w	r8, r6, r7
 8010190:	608b      	str	r3, [r1, #8]
 8010192:	f1b8 0f00 	cmp.w	r8, #0
 8010196:	dd9c      	ble.n	80100d2 <__sflush_r+0x1a>
 8010198:	6a21      	ldr	r1, [r4, #32]
 801019a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801019c:	4643      	mov	r3, r8
 801019e:	463a      	mov	r2, r7
 80101a0:	4628      	mov	r0, r5
 80101a2:	47b0      	blx	r6
 80101a4:	2800      	cmp	r0, #0
 80101a6:	dc06      	bgt.n	80101b6 <__sflush_r+0xfe>
 80101a8:	89a3      	ldrh	r3, [r4, #12]
 80101aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101ae:	81a3      	strh	r3, [r4, #12]
 80101b0:	f04f 30ff 	mov.w	r0, #4294967295
 80101b4:	e78e      	b.n	80100d4 <__sflush_r+0x1c>
 80101b6:	4407      	add	r7, r0
 80101b8:	eba8 0800 	sub.w	r8, r8, r0
 80101bc:	e7e9      	b.n	8010192 <__sflush_r+0xda>
 80101be:	bf00      	nop
 80101c0:	20400001 	.word	0x20400001

080101c4 <_fflush_r>:
 80101c4:	b538      	push	{r3, r4, r5, lr}
 80101c6:	690b      	ldr	r3, [r1, #16]
 80101c8:	4605      	mov	r5, r0
 80101ca:	460c      	mov	r4, r1
 80101cc:	b913      	cbnz	r3, 80101d4 <_fflush_r+0x10>
 80101ce:	2500      	movs	r5, #0
 80101d0:	4628      	mov	r0, r5
 80101d2:	bd38      	pop	{r3, r4, r5, pc}
 80101d4:	b118      	cbz	r0, 80101de <_fflush_r+0x1a>
 80101d6:	6983      	ldr	r3, [r0, #24]
 80101d8:	b90b      	cbnz	r3, 80101de <_fflush_r+0x1a>
 80101da:	f000 f887 	bl	80102ec <__sinit>
 80101de:	4b14      	ldr	r3, [pc, #80]	; (8010230 <_fflush_r+0x6c>)
 80101e0:	429c      	cmp	r4, r3
 80101e2:	d11b      	bne.n	801021c <_fflush_r+0x58>
 80101e4:	686c      	ldr	r4, [r5, #4]
 80101e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d0ef      	beq.n	80101ce <_fflush_r+0xa>
 80101ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80101f0:	07d0      	lsls	r0, r2, #31
 80101f2:	d404      	bmi.n	80101fe <_fflush_r+0x3a>
 80101f4:	0599      	lsls	r1, r3, #22
 80101f6:	d402      	bmi.n	80101fe <_fflush_r+0x3a>
 80101f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80101fa:	f000 f915 	bl	8010428 <__retarget_lock_acquire_recursive>
 80101fe:	4628      	mov	r0, r5
 8010200:	4621      	mov	r1, r4
 8010202:	f7ff ff59 	bl	80100b8 <__sflush_r>
 8010206:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010208:	07da      	lsls	r2, r3, #31
 801020a:	4605      	mov	r5, r0
 801020c:	d4e0      	bmi.n	80101d0 <_fflush_r+0xc>
 801020e:	89a3      	ldrh	r3, [r4, #12]
 8010210:	059b      	lsls	r3, r3, #22
 8010212:	d4dd      	bmi.n	80101d0 <_fflush_r+0xc>
 8010214:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010216:	f000 f908 	bl	801042a <__retarget_lock_release_recursive>
 801021a:	e7d9      	b.n	80101d0 <_fflush_r+0xc>
 801021c:	4b05      	ldr	r3, [pc, #20]	; (8010234 <_fflush_r+0x70>)
 801021e:	429c      	cmp	r4, r3
 8010220:	d101      	bne.n	8010226 <_fflush_r+0x62>
 8010222:	68ac      	ldr	r4, [r5, #8]
 8010224:	e7df      	b.n	80101e6 <_fflush_r+0x22>
 8010226:	4b04      	ldr	r3, [pc, #16]	; (8010238 <_fflush_r+0x74>)
 8010228:	429c      	cmp	r4, r3
 801022a:	bf08      	it	eq
 801022c:	68ec      	ldreq	r4, [r5, #12]
 801022e:	e7da      	b.n	80101e6 <_fflush_r+0x22>
 8010230:	08011d9c 	.word	0x08011d9c
 8010234:	08011dbc 	.word	0x08011dbc
 8010238:	08011d7c 	.word	0x08011d7c

0801023c <std>:
 801023c:	2300      	movs	r3, #0
 801023e:	b510      	push	{r4, lr}
 8010240:	4604      	mov	r4, r0
 8010242:	e9c0 3300 	strd	r3, r3, [r0]
 8010246:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801024a:	6083      	str	r3, [r0, #8]
 801024c:	8181      	strh	r1, [r0, #12]
 801024e:	6643      	str	r3, [r0, #100]	; 0x64
 8010250:	81c2      	strh	r2, [r0, #14]
 8010252:	6183      	str	r3, [r0, #24]
 8010254:	4619      	mov	r1, r3
 8010256:	2208      	movs	r2, #8
 8010258:	305c      	adds	r0, #92	; 0x5c
 801025a:	f7fb fd99 	bl	800bd90 <memset>
 801025e:	4b05      	ldr	r3, [pc, #20]	; (8010274 <std+0x38>)
 8010260:	6263      	str	r3, [r4, #36]	; 0x24
 8010262:	4b05      	ldr	r3, [pc, #20]	; (8010278 <std+0x3c>)
 8010264:	62a3      	str	r3, [r4, #40]	; 0x28
 8010266:	4b05      	ldr	r3, [pc, #20]	; (801027c <std+0x40>)
 8010268:	62e3      	str	r3, [r4, #44]	; 0x2c
 801026a:	4b05      	ldr	r3, [pc, #20]	; (8010280 <std+0x44>)
 801026c:	6224      	str	r4, [r4, #32]
 801026e:	6323      	str	r3, [r4, #48]	; 0x30
 8010270:	bd10      	pop	{r4, pc}
 8010272:	bf00      	nop
 8010274:	08010591 	.word	0x08010591
 8010278:	080105b3 	.word	0x080105b3
 801027c:	080105eb 	.word	0x080105eb
 8010280:	0801060f 	.word	0x0801060f

08010284 <_cleanup_r>:
 8010284:	4901      	ldr	r1, [pc, #4]	; (801028c <_cleanup_r+0x8>)
 8010286:	f000 b8af 	b.w	80103e8 <_fwalk_reent>
 801028a:	bf00      	nop
 801028c:	080101c5 	.word	0x080101c5

08010290 <__sfmoreglue>:
 8010290:	b570      	push	{r4, r5, r6, lr}
 8010292:	2268      	movs	r2, #104	; 0x68
 8010294:	1e4d      	subs	r5, r1, #1
 8010296:	4355      	muls	r5, r2
 8010298:	460e      	mov	r6, r1
 801029a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801029e:	f7ff fa5b 	bl	800f758 <_malloc_r>
 80102a2:	4604      	mov	r4, r0
 80102a4:	b140      	cbz	r0, 80102b8 <__sfmoreglue+0x28>
 80102a6:	2100      	movs	r1, #0
 80102a8:	e9c0 1600 	strd	r1, r6, [r0]
 80102ac:	300c      	adds	r0, #12
 80102ae:	60a0      	str	r0, [r4, #8]
 80102b0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80102b4:	f7fb fd6c 	bl	800bd90 <memset>
 80102b8:	4620      	mov	r0, r4
 80102ba:	bd70      	pop	{r4, r5, r6, pc}

080102bc <__sfp_lock_acquire>:
 80102bc:	4801      	ldr	r0, [pc, #4]	; (80102c4 <__sfp_lock_acquire+0x8>)
 80102be:	f000 b8b3 	b.w	8010428 <__retarget_lock_acquire_recursive>
 80102c2:	bf00      	nop
 80102c4:	20000f25 	.word	0x20000f25

080102c8 <__sfp_lock_release>:
 80102c8:	4801      	ldr	r0, [pc, #4]	; (80102d0 <__sfp_lock_release+0x8>)
 80102ca:	f000 b8ae 	b.w	801042a <__retarget_lock_release_recursive>
 80102ce:	bf00      	nop
 80102d0:	20000f25 	.word	0x20000f25

080102d4 <__sinit_lock_acquire>:
 80102d4:	4801      	ldr	r0, [pc, #4]	; (80102dc <__sinit_lock_acquire+0x8>)
 80102d6:	f000 b8a7 	b.w	8010428 <__retarget_lock_acquire_recursive>
 80102da:	bf00      	nop
 80102dc:	20000f26 	.word	0x20000f26

080102e0 <__sinit_lock_release>:
 80102e0:	4801      	ldr	r0, [pc, #4]	; (80102e8 <__sinit_lock_release+0x8>)
 80102e2:	f000 b8a2 	b.w	801042a <__retarget_lock_release_recursive>
 80102e6:	bf00      	nop
 80102e8:	20000f26 	.word	0x20000f26

080102ec <__sinit>:
 80102ec:	b510      	push	{r4, lr}
 80102ee:	4604      	mov	r4, r0
 80102f0:	f7ff fff0 	bl	80102d4 <__sinit_lock_acquire>
 80102f4:	69a3      	ldr	r3, [r4, #24]
 80102f6:	b11b      	cbz	r3, 8010300 <__sinit+0x14>
 80102f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80102fc:	f7ff bff0 	b.w	80102e0 <__sinit_lock_release>
 8010300:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010304:	6523      	str	r3, [r4, #80]	; 0x50
 8010306:	4b13      	ldr	r3, [pc, #76]	; (8010354 <__sinit+0x68>)
 8010308:	4a13      	ldr	r2, [pc, #76]	; (8010358 <__sinit+0x6c>)
 801030a:	681b      	ldr	r3, [r3, #0]
 801030c:	62a2      	str	r2, [r4, #40]	; 0x28
 801030e:	42a3      	cmp	r3, r4
 8010310:	bf04      	itt	eq
 8010312:	2301      	moveq	r3, #1
 8010314:	61a3      	streq	r3, [r4, #24]
 8010316:	4620      	mov	r0, r4
 8010318:	f000 f820 	bl	801035c <__sfp>
 801031c:	6060      	str	r0, [r4, #4]
 801031e:	4620      	mov	r0, r4
 8010320:	f000 f81c 	bl	801035c <__sfp>
 8010324:	60a0      	str	r0, [r4, #8]
 8010326:	4620      	mov	r0, r4
 8010328:	f000 f818 	bl	801035c <__sfp>
 801032c:	2200      	movs	r2, #0
 801032e:	60e0      	str	r0, [r4, #12]
 8010330:	2104      	movs	r1, #4
 8010332:	6860      	ldr	r0, [r4, #4]
 8010334:	f7ff ff82 	bl	801023c <std>
 8010338:	68a0      	ldr	r0, [r4, #8]
 801033a:	2201      	movs	r2, #1
 801033c:	2109      	movs	r1, #9
 801033e:	f7ff ff7d 	bl	801023c <std>
 8010342:	68e0      	ldr	r0, [r4, #12]
 8010344:	2202      	movs	r2, #2
 8010346:	2112      	movs	r1, #18
 8010348:	f7ff ff78 	bl	801023c <std>
 801034c:	2301      	movs	r3, #1
 801034e:	61a3      	str	r3, [r4, #24]
 8010350:	e7d2      	b.n	80102f8 <__sinit+0xc>
 8010352:	bf00      	nop
 8010354:	08011934 	.word	0x08011934
 8010358:	08010285 	.word	0x08010285

0801035c <__sfp>:
 801035c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801035e:	4607      	mov	r7, r0
 8010360:	f7ff ffac 	bl	80102bc <__sfp_lock_acquire>
 8010364:	4b1e      	ldr	r3, [pc, #120]	; (80103e0 <__sfp+0x84>)
 8010366:	681e      	ldr	r6, [r3, #0]
 8010368:	69b3      	ldr	r3, [r6, #24]
 801036a:	b913      	cbnz	r3, 8010372 <__sfp+0x16>
 801036c:	4630      	mov	r0, r6
 801036e:	f7ff ffbd 	bl	80102ec <__sinit>
 8010372:	3648      	adds	r6, #72	; 0x48
 8010374:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010378:	3b01      	subs	r3, #1
 801037a:	d503      	bpl.n	8010384 <__sfp+0x28>
 801037c:	6833      	ldr	r3, [r6, #0]
 801037e:	b30b      	cbz	r3, 80103c4 <__sfp+0x68>
 8010380:	6836      	ldr	r6, [r6, #0]
 8010382:	e7f7      	b.n	8010374 <__sfp+0x18>
 8010384:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010388:	b9d5      	cbnz	r5, 80103c0 <__sfp+0x64>
 801038a:	4b16      	ldr	r3, [pc, #88]	; (80103e4 <__sfp+0x88>)
 801038c:	60e3      	str	r3, [r4, #12]
 801038e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010392:	6665      	str	r5, [r4, #100]	; 0x64
 8010394:	f000 f847 	bl	8010426 <__retarget_lock_init_recursive>
 8010398:	f7ff ff96 	bl	80102c8 <__sfp_lock_release>
 801039c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80103a0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80103a4:	6025      	str	r5, [r4, #0]
 80103a6:	61a5      	str	r5, [r4, #24]
 80103a8:	2208      	movs	r2, #8
 80103aa:	4629      	mov	r1, r5
 80103ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80103b0:	f7fb fcee 	bl	800bd90 <memset>
 80103b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80103b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80103bc:	4620      	mov	r0, r4
 80103be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103c0:	3468      	adds	r4, #104	; 0x68
 80103c2:	e7d9      	b.n	8010378 <__sfp+0x1c>
 80103c4:	2104      	movs	r1, #4
 80103c6:	4638      	mov	r0, r7
 80103c8:	f7ff ff62 	bl	8010290 <__sfmoreglue>
 80103cc:	4604      	mov	r4, r0
 80103ce:	6030      	str	r0, [r6, #0]
 80103d0:	2800      	cmp	r0, #0
 80103d2:	d1d5      	bne.n	8010380 <__sfp+0x24>
 80103d4:	f7ff ff78 	bl	80102c8 <__sfp_lock_release>
 80103d8:	230c      	movs	r3, #12
 80103da:	603b      	str	r3, [r7, #0]
 80103dc:	e7ee      	b.n	80103bc <__sfp+0x60>
 80103de:	bf00      	nop
 80103e0:	08011934 	.word	0x08011934
 80103e4:	ffff0001 	.word	0xffff0001

080103e8 <_fwalk_reent>:
 80103e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103ec:	4606      	mov	r6, r0
 80103ee:	4688      	mov	r8, r1
 80103f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80103f4:	2700      	movs	r7, #0
 80103f6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80103fa:	f1b9 0901 	subs.w	r9, r9, #1
 80103fe:	d505      	bpl.n	801040c <_fwalk_reent+0x24>
 8010400:	6824      	ldr	r4, [r4, #0]
 8010402:	2c00      	cmp	r4, #0
 8010404:	d1f7      	bne.n	80103f6 <_fwalk_reent+0xe>
 8010406:	4638      	mov	r0, r7
 8010408:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801040c:	89ab      	ldrh	r3, [r5, #12]
 801040e:	2b01      	cmp	r3, #1
 8010410:	d907      	bls.n	8010422 <_fwalk_reent+0x3a>
 8010412:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010416:	3301      	adds	r3, #1
 8010418:	d003      	beq.n	8010422 <_fwalk_reent+0x3a>
 801041a:	4629      	mov	r1, r5
 801041c:	4630      	mov	r0, r6
 801041e:	47c0      	blx	r8
 8010420:	4307      	orrs	r7, r0
 8010422:	3568      	adds	r5, #104	; 0x68
 8010424:	e7e9      	b.n	80103fa <_fwalk_reent+0x12>

08010426 <__retarget_lock_init_recursive>:
 8010426:	4770      	bx	lr

08010428 <__retarget_lock_acquire_recursive>:
 8010428:	4770      	bx	lr

0801042a <__retarget_lock_release_recursive>:
 801042a:	4770      	bx	lr

0801042c <__swhatbuf_r>:
 801042c:	b570      	push	{r4, r5, r6, lr}
 801042e:	460e      	mov	r6, r1
 8010430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010434:	2900      	cmp	r1, #0
 8010436:	b096      	sub	sp, #88	; 0x58
 8010438:	4614      	mov	r4, r2
 801043a:	461d      	mov	r5, r3
 801043c:	da08      	bge.n	8010450 <__swhatbuf_r+0x24>
 801043e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8010442:	2200      	movs	r2, #0
 8010444:	602a      	str	r2, [r5, #0]
 8010446:	061a      	lsls	r2, r3, #24
 8010448:	d410      	bmi.n	801046c <__swhatbuf_r+0x40>
 801044a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801044e:	e00e      	b.n	801046e <__swhatbuf_r+0x42>
 8010450:	466a      	mov	r2, sp
 8010452:	f000 f903 	bl	801065c <_fstat_r>
 8010456:	2800      	cmp	r0, #0
 8010458:	dbf1      	blt.n	801043e <__swhatbuf_r+0x12>
 801045a:	9a01      	ldr	r2, [sp, #4]
 801045c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010460:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010464:	425a      	negs	r2, r3
 8010466:	415a      	adcs	r2, r3
 8010468:	602a      	str	r2, [r5, #0]
 801046a:	e7ee      	b.n	801044a <__swhatbuf_r+0x1e>
 801046c:	2340      	movs	r3, #64	; 0x40
 801046e:	2000      	movs	r0, #0
 8010470:	6023      	str	r3, [r4, #0]
 8010472:	b016      	add	sp, #88	; 0x58
 8010474:	bd70      	pop	{r4, r5, r6, pc}
	...

08010478 <__smakebuf_r>:
 8010478:	898b      	ldrh	r3, [r1, #12]
 801047a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801047c:	079d      	lsls	r5, r3, #30
 801047e:	4606      	mov	r6, r0
 8010480:	460c      	mov	r4, r1
 8010482:	d507      	bpl.n	8010494 <__smakebuf_r+0x1c>
 8010484:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010488:	6023      	str	r3, [r4, #0]
 801048a:	6123      	str	r3, [r4, #16]
 801048c:	2301      	movs	r3, #1
 801048e:	6163      	str	r3, [r4, #20]
 8010490:	b002      	add	sp, #8
 8010492:	bd70      	pop	{r4, r5, r6, pc}
 8010494:	ab01      	add	r3, sp, #4
 8010496:	466a      	mov	r2, sp
 8010498:	f7ff ffc8 	bl	801042c <__swhatbuf_r>
 801049c:	9900      	ldr	r1, [sp, #0]
 801049e:	4605      	mov	r5, r0
 80104a0:	4630      	mov	r0, r6
 80104a2:	f7ff f959 	bl	800f758 <_malloc_r>
 80104a6:	b948      	cbnz	r0, 80104bc <__smakebuf_r+0x44>
 80104a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104ac:	059a      	lsls	r2, r3, #22
 80104ae:	d4ef      	bmi.n	8010490 <__smakebuf_r+0x18>
 80104b0:	f023 0303 	bic.w	r3, r3, #3
 80104b4:	f043 0302 	orr.w	r3, r3, #2
 80104b8:	81a3      	strh	r3, [r4, #12]
 80104ba:	e7e3      	b.n	8010484 <__smakebuf_r+0xc>
 80104bc:	4b0d      	ldr	r3, [pc, #52]	; (80104f4 <__smakebuf_r+0x7c>)
 80104be:	62b3      	str	r3, [r6, #40]	; 0x28
 80104c0:	89a3      	ldrh	r3, [r4, #12]
 80104c2:	6020      	str	r0, [r4, #0]
 80104c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80104c8:	81a3      	strh	r3, [r4, #12]
 80104ca:	9b00      	ldr	r3, [sp, #0]
 80104cc:	6163      	str	r3, [r4, #20]
 80104ce:	9b01      	ldr	r3, [sp, #4]
 80104d0:	6120      	str	r0, [r4, #16]
 80104d2:	b15b      	cbz	r3, 80104ec <__smakebuf_r+0x74>
 80104d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80104d8:	4630      	mov	r0, r6
 80104da:	f000 f8d1 	bl	8010680 <_isatty_r>
 80104de:	b128      	cbz	r0, 80104ec <__smakebuf_r+0x74>
 80104e0:	89a3      	ldrh	r3, [r4, #12]
 80104e2:	f023 0303 	bic.w	r3, r3, #3
 80104e6:	f043 0301 	orr.w	r3, r3, #1
 80104ea:	81a3      	strh	r3, [r4, #12]
 80104ec:	89a0      	ldrh	r0, [r4, #12]
 80104ee:	4305      	orrs	r5, r0
 80104f0:	81a5      	strh	r5, [r4, #12]
 80104f2:	e7cd      	b.n	8010490 <__smakebuf_r+0x18>
 80104f4:	08010285 	.word	0x08010285

080104f8 <_malloc_usable_size_r>:
 80104f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80104fc:	1f18      	subs	r0, r3, #4
 80104fe:	2b00      	cmp	r3, #0
 8010500:	bfbc      	itt	lt
 8010502:	580b      	ldrlt	r3, [r1, r0]
 8010504:	18c0      	addlt	r0, r0, r3
 8010506:	4770      	bx	lr

08010508 <_raise_r>:
 8010508:	291f      	cmp	r1, #31
 801050a:	b538      	push	{r3, r4, r5, lr}
 801050c:	4604      	mov	r4, r0
 801050e:	460d      	mov	r5, r1
 8010510:	d904      	bls.n	801051c <_raise_r+0x14>
 8010512:	2316      	movs	r3, #22
 8010514:	6003      	str	r3, [r0, #0]
 8010516:	f04f 30ff 	mov.w	r0, #4294967295
 801051a:	bd38      	pop	{r3, r4, r5, pc}
 801051c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801051e:	b112      	cbz	r2, 8010526 <_raise_r+0x1e>
 8010520:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010524:	b94b      	cbnz	r3, 801053a <_raise_r+0x32>
 8010526:	4620      	mov	r0, r4
 8010528:	f000 f830 	bl	801058c <_getpid_r>
 801052c:	462a      	mov	r2, r5
 801052e:	4601      	mov	r1, r0
 8010530:	4620      	mov	r0, r4
 8010532:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010536:	f000 b817 	b.w	8010568 <_kill_r>
 801053a:	2b01      	cmp	r3, #1
 801053c:	d00a      	beq.n	8010554 <_raise_r+0x4c>
 801053e:	1c59      	adds	r1, r3, #1
 8010540:	d103      	bne.n	801054a <_raise_r+0x42>
 8010542:	2316      	movs	r3, #22
 8010544:	6003      	str	r3, [r0, #0]
 8010546:	2001      	movs	r0, #1
 8010548:	e7e7      	b.n	801051a <_raise_r+0x12>
 801054a:	2400      	movs	r4, #0
 801054c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010550:	4628      	mov	r0, r5
 8010552:	4798      	blx	r3
 8010554:	2000      	movs	r0, #0
 8010556:	e7e0      	b.n	801051a <_raise_r+0x12>

08010558 <raise>:
 8010558:	4b02      	ldr	r3, [pc, #8]	; (8010564 <raise+0xc>)
 801055a:	4601      	mov	r1, r0
 801055c:	6818      	ldr	r0, [r3, #0]
 801055e:	f7ff bfd3 	b.w	8010508 <_raise_r>
 8010562:	bf00      	nop
 8010564:	200002cc 	.word	0x200002cc

08010568 <_kill_r>:
 8010568:	b538      	push	{r3, r4, r5, lr}
 801056a:	4d07      	ldr	r5, [pc, #28]	; (8010588 <_kill_r+0x20>)
 801056c:	2300      	movs	r3, #0
 801056e:	4604      	mov	r4, r0
 8010570:	4608      	mov	r0, r1
 8010572:	4611      	mov	r1, r2
 8010574:	602b      	str	r3, [r5, #0]
 8010576:	f7f2 f967 	bl	8002848 <_kill>
 801057a:	1c43      	adds	r3, r0, #1
 801057c:	d102      	bne.n	8010584 <_kill_r+0x1c>
 801057e:	682b      	ldr	r3, [r5, #0]
 8010580:	b103      	cbz	r3, 8010584 <_kill_r+0x1c>
 8010582:	6023      	str	r3, [r4, #0]
 8010584:	bd38      	pop	{r3, r4, r5, pc}
 8010586:	bf00      	nop
 8010588:	20000f20 	.word	0x20000f20

0801058c <_getpid_r>:
 801058c:	f7f2 b954 	b.w	8002838 <_getpid>

08010590 <__sread>:
 8010590:	b510      	push	{r4, lr}
 8010592:	460c      	mov	r4, r1
 8010594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010598:	f000 f894 	bl	80106c4 <_read_r>
 801059c:	2800      	cmp	r0, #0
 801059e:	bfab      	itete	ge
 80105a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80105a2:	89a3      	ldrhlt	r3, [r4, #12]
 80105a4:	181b      	addge	r3, r3, r0
 80105a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80105aa:	bfac      	ite	ge
 80105ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80105ae:	81a3      	strhlt	r3, [r4, #12]
 80105b0:	bd10      	pop	{r4, pc}

080105b2 <__swrite>:
 80105b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105b6:	461f      	mov	r7, r3
 80105b8:	898b      	ldrh	r3, [r1, #12]
 80105ba:	05db      	lsls	r3, r3, #23
 80105bc:	4605      	mov	r5, r0
 80105be:	460c      	mov	r4, r1
 80105c0:	4616      	mov	r6, r2
 80105c2:	d505      	bpl.n	80105d0 <__swrite+0x1e>
 80105c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105c8:	2302      	movs	r3, #2
 80105ca:	2200      	movs	r2, #0
 80105cc:	f000 f868 	bl	80106a0 <_lseek_r>
 80105d0:	89a3      	ldrh	r3, [r4, #12]
 80105d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80105d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80105da:	81a3      	strh	r3, [r4, #12]
 80105dc:	4632      	mov	r2, r6
 80105de:	463b      	mov	r3, r7
 80105e0:	4628      	mov	r0, r5
 80105e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80105e6:	f000 b817 	b.w	8010618 <_write_r>

080105ea <__sseek>:
 80105ea:	b510      	push	{r4, lr}
 80105ec:	460c      	mov	r4, r1
 80105ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105f2:	f000 f855 	bl	80106a0 <_lseek_r>
 80105f6:	1c43      	adds	r3, r0, #1
 80105f8:	89a3      	ldrh	r3, [r4, #12]
 80105fa:	bf15      	itete	ne
 80105fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80105fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010602:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010606:	81a3      	strheq	r3, [r4, #12]
 8010608:	bf18      	it	ne
 801060a:	81a3      	strhne	r3, [r4, #12]
 801060c:	bd10      	pop	{r4, pc}

0801060e <__sclose>:
 801060e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010612:	f000 b813 	b.w	801063c <_close_r>
	...

08010618 <_write_r>:
 8010618:	b538      	push	{r3, r4, r5, lr}
 801061a:	4d07      	ldr	r5, [pc, #28]	; (8010638 <_write_r+0x20>)
 801061c:	4604      	mov	r4, r0
 801061e:	4608      	mov	r0, r1
 8010620:	4611      	mov	r1, r2
 8010622:	2200      	movs	r2, #0
 8010624:	602a      	str	r2, [r5, #0]
 8010626:	461a      	mov	r2, r3
 8010628:	f7f2 f945 	bl	80028b6 <_write>
 801062c:	1c43      	adds	r3, r0, #1
 801062e:	d102      	bne.n	8010636 <_write_r+0x1e>
 8010630:	682b      	ldr	r3, [r5, #0]
 8010632:	b103      	cbz	r3, 8010636 <_write_r+0x1e>
 8010634:	6023      	str	r3, [r4, #0]
 8010636:	bd38      	pop	{r3, r4, r5, pc}
 8010638:	20000f20 	.word	0x20000f20

0801063c <_close_r>:
 801063c:	b538      	push	{r3, r4, r5, lr}
 801063e:	4d06      	ldr	r5, [pc, #24]	; (8010658 <_close_r+0x1c>)
 8010640:	2300      	movs	r3, #0
 8010642:	4604      	mov	r4, r0
 8010644:	4608      	mov	r0, r1
 8010646:	602b      	str	r3, [r5, #0]
 8010648:	f7f2 f951 	bl	80028ee <_close>
 801064c:	1c43      	adds	r3, r0, #1
 801064e:	d102      	bne.n	8010656 <_close_r+0x1a>
 8010650:	682b      	ldr	r3, [r5, #0]
 8010652:	b103      	cbz	r3, 8010656 <_close_r+0x1a>
 8010654:	6023      	str	r3, [r4, #0]
 8010656:	bd38      	pop	{r3, r4, r5, pc}
 8010658:	20000f20 	.word	0x20000f20

0801065c <_fstat_r>:
 801065c:	b538      	push	{r3, r4, r5, lr}
 801065e:	4d07      	ldr	r5, [pc, #28]	; (801067c <_fstat_r+0x20>)
 8010660:	2300      	movs	r3, #0
 8010662:	4604      	mov	r4, r0
 8010664:	4608      	mov	r0, r1
 8010666:	4611      	mov	r1, r2
 8010668:	602b      	str	r3, [r5, #0]
 801066a:	f7f2 f94c 	bl	8002906 <_fstat>
 801066e:	1c43      	adds	r3, r0, #1
 8010670:	d102      	bne.n	8010678 <_fstat_r+0x1c>
 8010672:	682b      	ldr	r3, [r5, #0]
 8010674:	b103      	cbz	r3, 8010678 <_fstat_r+0x1c>
 8010676:	6023      	str	r3, [r4, #0]
 8010678:	bd38      	pop	{r3, r4, r5, pc}
 801067a:	bf00      	nop
 801067c:	20000f20 	.word	0x20000f20

08010680 <_isatty_r>:
 8010680:	b538      	push	{r3, r4, r5, lr}
 8010682:	4d06      	ldr	r5, [pc, #24]	; (801069c <_isatty_r+0x1c>)
 8010684:	2300      	movs	r3, #0
 8010686:	4604      	mov	r4, r0
 8010688:	4608      	mov	r0, r1
 801068a:	602b      	str	r3, [r5, #0]
 801068c:	f7f2 f94b 	bl	8002926 <_isatty>
 8010690:	1c43      	adds	r3, r0, #1
 8010692:	d102      	bne.n	801069a <_isatty_r+0x1a>
 8010694:	682b      	ldr	r3, [r5, #0]
 8010696:	b103      	cbz	r3, 801069a <_isatty_r+0x1a>
 8010698:	6023      	str	r3, [r4, #0]
 801069a:	bd38      	pop	{r3, r4, r5, pc}
 801069c:	20000f20 	.word	0x20000f20

080106a0 <_lseek_r>:
 80106a0:	b538      	push	{r3, r4, r5, lr}
 80106a2:	4d07      	ldr	r5, [pc, #28]	; (80106c0 <_lseek_r+0x20>)
 80106a4:	4604      	mov	r4, r0
 80106a6:	4608      	mov	r0, r1
 80106a8:	4611      	mov	r1, r2
 80106aa:	2200      	movs	r2, #0
 80106ac:	602a      	str	r2, [r5, #0]
 80106ae:	461a      	mov	r2, r3
 80106b0:	f7f2 f944 	bl	800293c <_lseek>
 80106b4:	1c43      	adds	r3, r0, #1
 80106b6:	d102      	bne.n	80106be <_lseek_r+0x1e>
 80106b8:	682b      	ldr	r3, [r5, #0]
 80106ba:	b103      	cbz	r3, 80106be <_lseek_r+0x1e>
 80106bc:	6023      	str	r3, [r4, #0]
 80106be:	bd38      	pop	{r3, r4, r5, pc}
 80106c0:	20000f20 	.word	0x20000f20

080106c4 <_read_r>:
 80106c4:	b538      	push	{r3, r4, r5, lr}
 80106c6:	4d07      	ldr	r5, [pc, #28]	; (80106e4 <_read_r+0x20>)
 80106c8:	4604      	mov	r4, r0
 80106ca:	4608      	mov	r0, r1
 80106cc:	4611      	mov	r1, r2
 80106ce:	2200      	movs	r2, #0
 80106d0:	602a      	str	r2, [r5, #0]
 80106d2:	461a      	mov	r2, r3
 80106d4:	f7f2 f8d2 	bl	800287c <_read>
 80106d8:	1c43      	adds	r3, r0, #1
 80106da:	d102      	bne.n	80106e2 <_read_r+0x1e>
 80106dc:	682b      	ldr	r3, [r5, #0]
 80106de:	b103      	cbz	r3, 80106e2 <_read_r+0x1e>
 80106e0:	6023      	str	r3, [r4, #0]
 80106e2:	bd38      	pop	{r3, r4, r5, pc}
 80106e4:	20000f20 	.word	0x20000f20

080106e8 <ceilf>:
 80106e8:	ee10 3a10 	vmov	r3, s0
 80106ec:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80106f0:	3a7f      	subs	r2, #127	; 0x7f
 80106f2:	2a16      	cmp	r2, #22
 80106f4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80106f8:	dc2a      	bgt.n	8010750 <ceilf+0x68>
 80106fa:	2a00      	cmp	r2, #0
 80106fc:	da11      	bge.n	8010722 <ceilf+0x3a>
 80106fe:	eddf 7a19 	vldr	s15, [pc, #100]	; 8010764 <ceilf+0x7c>
 8010702:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010706:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801070a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801070e:	dd05      	ble.n	801071c <ceilf+0x34>
 8010710:	2b00      	cmp	r3, #0
 8010712:	db23      	blt.n	801075c <ceilf+0x74>
 8010714:	2900      	cmp	r1, #0
 8010716:	bf18      	it	ne
 8010718:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 801071c:	ee00 3a10 	vmov	s0, r3
 8010720:	4770      	bx	lr
 8010722:	4911      	ldr	r1, [pc, #68]	; (8010768 <ceilf+0x80>)
 8010724:	4111      	asrs	r1, r2
 8010726:	420b      	tst	r3, r1
 8010728:	d0fa      	beq.n	8010720 <ceilf+0x38>
 801072a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8010764 <ceilf+0x7c>
 801072e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010732:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801073a:	ddef      	ble.n	801071c <ceilf+0x34>
 801073c:	2b00      	cmp	r3, #0
 801073e:	bfc2      	ittt	gt
 8010740:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 8010744:	fa40 f202 	asrgt.w	r2, r0, r2
 8010748:	189b      	addgt	r3, r3, r2
 801074a:	ea23 0301 	bic.w	r3, r3, r1
 801074e:	e7e5      	b.n	801071c <ceilf+0x34>
 8010750:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8010754:	d3e4      	bcc.n	8010720 <ceilf+0x38>
 8010756:	ee30 0a00 	vadd.f32	s0, s0, s0
 801075a:	4770      	bx	lr
 801075c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010760:	e7dc      	b.n	801071c <ceilf+0x34>
 8010762:	bf00      	nop
 8010764:	7149f2ca 	.word	0x7149f2ca
 8010768:	007fffff 	.word	0x007fffff

0801076c <_init>:
 801076c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801076e:	bf00      	nop
 8010770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010772:	bc08      	pop	{r3}
 8010774:	469e      	mov	lr, r3
 8010776:	4770      	bx	lr

08010778 <_fini>:
 8010778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801077a:	bf00      	nop
 801077c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801077e:	bc08      	pop	{r3}
 8010780:	469e      	mov	lr, r3
 8010782:	4770      	bx	lr
