// Seed: 2316063156
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_1;
  id_2(
      .id_0(), .id_1(id_1), .id_2()
  );
  assign id_2 = id_2;
  wire id_3;
  integer id_4;
  module_0(
      id_4, id_3, id_3
  );
  supply1 id_5 = 1;
  assign id_4 = 1;
  always @(posedge ~id_5 === id_1 or posedge 1) begin
    wait (id_1);
    $display;
  end
endmodule
