lanenet_model/vgg_frontend/vgg16_encode_module/conv1_1/conv/Conv2D OpenCL 17108 335 17443
lanenet_model/vgg_frontend/vgg16_encode_module/conv1_2/conv/Conv2D OpenCL 68644 17535 86179
lanenet_model/vgg_frontend/vgg16_encode_module/pool1 OpenCL 2032 86269 88301
lanenet_model/vgg_frontend/vgg16_encode_module/conv2_1/conv/Conv2D OpenCL 24341 88373 112714
lanenet_model/vgg_frontend/vgg16_encode_module/conv2_2/conv/Conv2D OpenCL 43208 112789 155997
lanenet_model/vgg_frontend/vgg16_encode_module/pool2 OpenCL 1310 156162 157472
lanenet_model/vgg_frontend/vgg16_encode_module/conv3_1/conv/Conv2D OpenCL 19176 157507 176683
lanenet_model/vgg_frontend/vgg16_encode_module/conv3_2/conv/Conv2D OpenCL 36284 176756 213040
lanenet_model/vgg_frontend/vgg16_encode_module/conv3_3/conv/Conv2D OpenCL 36252 213127 249379
lanenet_model/vgg_frontend/vgg16_encode_module/pool3 OpenCL 809 249505 250314
lanenet_model/vgg_frontend/vgg16_encode_module/conv4_1/conv/Conv2D OpenCL 17535 250373 267908
lanenet_model/vgg_frontend/vgg16_encode_module/conv4_2/conv/Conv2D OpenCL 63760 267990 331750
lanenet_model/vgg_frontend/vgg16_encode_module/conv4_3/conv/Conv2D OpenCL 66327 331916 398243
lanenet_model/vgg_frontend/vgg16_encode_module/pool4 OpenCL 758 398330 399088
lanenet_model/vgg_frontend/vgg16_encode_module/conv5_1_binary/conv/Conv2D OpenCL 9039 399175 408214
lanenet_model/vgg_frontend/vgg16_encode_module/conv5_1_instance/conv/Conv2D OpenCL 9011 408283 417294
lanenet_model/vgg_frontend/vgg16_encode_module/conv5_2_binary/conv/Conv2D OpenCL 8968 417502 426470
lanenet_model/vgg_frontend/vgg16_encode_module/conv5_3_binary/conv/Conv2D OpenCL 8970 426568 435538
lanenet_model/vgg_frontend/vgg16_encode_module/conv5_2_instance/conv/Conv2D OpenCL 9868 435598 445466
lanenet_model/vgg_frontend/vgg16_encode_module/conv5_3_instance/conv/Conv2D OpenCL 11911 445502 457413
lanenet_model/vgg_frontend/vgg16_encode_module/conv4_3/relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_4_fuse/fuse_feats OpenCL 593 457444 458037
lanenet_model/vgg_frontend/vgg16_encode_module/conv4_3/relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_4_fuse/fuse_feats OpenCL 4381 458060 462441
lanenet_model/vgg_frontend/vgg16_encode_module/conv3_3/relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_3_fuse/fuse_feats OpenCL 903 462518 463421
lanenet_model/vgg_frontend/vgg16_encode_module/conv3_3/relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_3_fuse/fuse_feats OpenCL 792 463459 464251
lanenet_model/vgg_frontend/vgg16_encode_module/conv2_2/relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_2_fuse/fuse_feats OpenCL 1678 464283 465961
lanenet_model/vgg_frontend/vgg16_encode_module/conv2_2/relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_2_fuse/fuse_feats OpenCL 1723 465996 467719
lanenet_model/vgg_frontend/vgg16_encode_module/conv1_2/relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_1_fuse/fuse_feats OpenCL 2250 467757 470007
lanenet_model/vgg_frontend/vgg16_encode_module/conv1_2/relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_1_fuse/fuse_feats OpenCL 2213 470049 472262
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_4_fuse/deconv/deconv/conv2d_transpose CPU 363318 435599 798917
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_4_fuse/deconv_relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_4_fuse/fuse_feats OpenCL 19875 799268 819143
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_4_fuse/fuse_feats OpenCL 877 819174 820051
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_4_fuse/fuse_feats___tr4lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_4_fuse/fuse_gn/FusedBatchNorm OpenCL 580 820073 820653
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_4_fuse/fuse_gn/FusedBatchNorm OpenCL 904 820671 821575
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_4_fuse/fuse_relu OpenCL 561 821616 822177
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_4_fuse/deconv/deconv/conv2d_transpose CPU 233018 799002 1032020
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_4_fuse/deconv_relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_4_fuse/fuse_feats OpenCL 9838 1032956 1042794
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_4_fuse/fuse_feats OpenCL 850 1042823 1043673
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_4_fuse/fuse_feats___tr4lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_4_fuse/fuse_gn/FusedBatchNorm OpenCL 623 1043765 1044388
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_4_fuse/fuse_gn/FusedBatchNorm OpenCL 545 1044401 1044946
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_4_fuse/fuse_relu OpenCL 520 1044957 1045477
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_3_fuse/deconv/deconv/conv2d_transpose CPU 363436 1032081 1395517
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_3_fuse/deconv_relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_3_fuse/fuse_feats OpenCL 34028 1396507 1430535
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_3_fuse/fuse_feats OpenCL 1278 1430563 1431841
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_3_fuse/fuse_feats___tr4lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_3_fuse/fuse_gn/FusedBatchNorm OpenCL 766 1431860 1432626
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_3_fuse/fuse_gn/FusedBatchNorm OpenCL 807 1432646 1433453
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_3_fuse/fuse_relu OpenCL 787 1433472 1434259
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_3_fuse/deconv/deconv/conv2d_transpose CPU 418581 1395571 1814152
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_3_fuse/deconv_relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_3_fuse/fuse_feats CPU 17570 1814194 1831764
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_2_fuse/deconv/deconv/conv2d_transpose OpenCL 782882 1434275 2217157
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_2_fuse/deconv_relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_2_fuse/fuse_feats OpenCL 23252 2217216 2240468
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_2_fuse/fuse_feats OpenCL 2779 2240500 2243279
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_2_fuse/fuse_feats___tr4lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_2_fuse/fuse_gn/FusedBatchNorm OpenCL 2087 2243313 2245400
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_2_fuse/fuse_gn/FusedBatchNorm OpenCL 2048 2245436 2247484
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_2_fuse/fuse_relu OpenCL 1804 2247508 2249312
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_3_fuse/fuse_feats CPU 431004 1831808 2262812
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_3_fuse/fuse_feats___tr4lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_3_fuse/fuse_gn/FusedBatchNorm CPU 33784 2262858 2296642
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_3_fuse/fuse_gn/FusedBatchNorm CPU 2646 2296679 2299325
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_3_fuse/fuse_relu CPU 2207 2299428 2301635
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_1_fuse/deconv/deconv/conv2d_transpose OpenCL 203222 2249332 2452554
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_2_fuse/deconv/deconv/conv2d_transpose CPU 393906 2301680 2695586
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_2_fuse/deconv_relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_2_fuse/fuse_feats CPU 21867 2695710 2717577
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_2_fuse/fuse_feats CPU 40727 2717624 2758351
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_2_fuse/fuse_feats___tr4lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_2_fuse/fuse_gn/FusedBatchNorm CPU 22323 2758400 2780723
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_2_fuse/fuse_gn/FusedBatchNorm CPU 2031 2780782 2782813
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_2_fuse/fuse_relu CPU 2235 2782851 2785086
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_1_fuse/deconv/deconv/conv2d_transpose OpenCL 225426 2785134 3010560
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_1_fuse/deconv_relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_1_fuse/fuse_feats OpenCL 2525 3010589 3013114
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_1_fuse/fuse_feats OpenCL 5928 3013149 3019077
lanenet_model/vgg_frontend/vgg16_decode_module/instance_seg_decode/decode_stage_1_fuse/fuse_feats___tr4lanenet_model/vgg_backend/instance_seg/pix_bn/FusedBatchNorm OpenCL 2476 3019115 3021591
lanenet_model/vgg_backend/instance_seg/pix_bn/FusedBatchNorm OpenCL 2590 3021606 3024196
lanenet_model/vgg_backend/instance_seg/pix_relu OpenCL 2454 3024210 3026664
lanenet_model/vgg_backend/instance_seg/pix_embedding_conv/Conv2D OpenCL 1409 3026677 3028086
lanenet_model/vgg_backend/instance_seg/pix_embedding_conv/Conv2D___tr4lanenet/final_pixel_embedding_output OpenCL 278 3028097 3028375
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_1_fuse/deconv_relu___tr4lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_1_fuse/fuse_feats CPU 277601 2785149 3062750
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_1_fuse/fuse_feats CPU 62190 3062773 3124963
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_1_fuse/fuse_feats___tr4lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_1_fuse/fuse_gn/FusedBatchNorm CPU 41762 3124990 3166752
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_1_fuse/fuse_gn/FusedBatchNorm CPU 9434 3166777 3176211
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/decode_stage_1_fuse/fuse_relu CPU 9003 3176234 3185237    
lanenet_model/vgg_frontend/vgg16_decode_module/binary_seg_decode/binary_final_logits/Conv2D___tr4lanenet_model/vgg_backend/binary_seg/Softmax CPU 983 2956962 2957945
