

================================================================
== Vitis HLS Report for 'divide_Pipeline_NORMALIZE'
================================================================
* Date:           Thu Dec 19 08:56:05 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.352 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       34|  25.500 ns|  0.289 us|    3|   34|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- NORMALIZE  |        1|       32|         1|          1|          1|  1 ~ 32|       yes|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     93|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     94|    -|
|Register         |        -|    -|      83|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      83|    187|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |d_1_fu_170_p2            |         +|   0|  0|  14|           7|           3|
    |magic_3_fu_176_p2        |         +|   0|  0|  14|           7|           2|
    |ap_condition_213         |       and|   0|  0|   2|           1|           1|
    |ap_condition_71          |       and|   0|  0|   2|           1|           1|
    |ap_condition_78          |       and|   0|  0|   2|           1|           1|
    |icmp_ln1064_1_fu_147_p2  |      icmp|   0|  0|  28|          63|           1|
    |icmp_ln1064_fu_128_p2    |      icmp|   0|  0|  29|          64|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  93|         145|          12|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_88_p6  |  20|          4|    2|          8|
    |ap_return                              |   9|          2|    2|          4|
    |d_fu_68                                |   9|          2|    7|         14|
    |d_out                                  |  20|          4|    7|         28|
    |magic_fu_64                            |   9|          2|    7|         14|
    |vn_V_1_fu_60                           |   9|          2|   64|        128|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  94|         20|   91|        200|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_return_preg           |   2|   0|    2|          0|
    |d_fu_68                  |   7|   0|    7|          0|
    |magic_fu_64              |   7|   0|    7|          0|
    |vn_V_1_fu_60             |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  83|   0|   83|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------+-----+-----+------------+---------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|ap_return     |  out|    2|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|vn_V          |   in|   64|     ap_none|                       vn_V|        scalar|
|d_out         |  out|    7|      ap_vld|                      d_out|       pointer|
|d_out_ap_vld  |  out|    1|      ap_vld|                      d_out|       pointer|
+--------------+-----+-----+------------+---------------------------+--------------+

