   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f4xx_tim.c"
  23              	.Ltext0:
  24              		.file 1 "../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c"
 24581              		.align	2
 24582              		.global	TIM_DeInit
 24583              		.thumb
 24584              		.thumb_func
 24586              	TIM_DeInit:
 24587              	.LFB110:
   1:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
   2:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   ******************************************************************************
   3:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @file    stm32f4xx_tim.c
   4:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @author  MCD Application Team
   5:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @version V1.0.2
   6:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @date    05-March-2012
   7:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          functionalities of the TIM peripheral:
   9:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - TimeBase management
  10:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Output Compare management
  11:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Input Capture management
  12:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Advanced-control timers (TIM1 and TIM8) specific features  
  13:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Interrupts, DMA and flags management
  14:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Clocks management
  15:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Synchronization management
  16:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Specific interface management
  17:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Specific remapping management      
  18:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *              
  19:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *  @verbatim
  20:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *  
  21:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          ===================================================================
  22:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                                 How to use this driver
  23:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          ===================================================================
  24:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This driver provides functions to configure and program the TIM 
  25:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          of all STM32F4xx devices.
  26:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          These functions are split in 9 groups: 
  27:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *   
  28:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          1. TIM TimeBase management: this group includes all needed functions 
  29:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             to configure the TM Timebase unit:
  30:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Set/Get Prescaler
  31:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Set/Get Autoreload  
  32:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Counter modes configuration
  33:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Set Clock division  
  34:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the One Pulse mode
  35:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Update Request Configuration
  36:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Update Disable Configuration
  37:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Auto-Preload Configuration 
  38:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Enable/Disable the counter     
  39:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                 
  40:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          2. TIM Output Compare management: this group includes all needed 
  41:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             functions to configure the Capture/Compare unit used in Output 
  42:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             compare mode: 
  43:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Configure each channel, independently, in Output Compare mode
  44:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the output compare modes
  45:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the Polarities of each channel
  46:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Set/Get the Capture/Compare register values
  47:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the Output Compare Fast mode 
  48:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the Output Compare Forced mode  
  49:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Output Compare-Preload Configuration 
  50:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Clear Output Compare Reference
  51:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the OCREF Clear signal
  52:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Enable/Disable the Capture/Compare Channels    
  53:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   
  54:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          3. TIM Input Capture management: this group includes all needed 
  55:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             functions to configure the Capture/Compare unit used in 
  56:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             Input Capture mode:
  57:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Configure each channel in input capture mode
  58:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Configure Channel1/2 in PWM Input mode
  59:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Set the Input Capture Prescaler
  60:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Get the Capture/Compare values      
  61:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   
  62:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          4. Advanced-control timers (TIM1 and TIM8) specific features
  63:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Configures the Break input, dead time, Lock level, the OSSI,
  64:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                      the OSSR State and the AOE(automatic output enable)
  65:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Enable/Disable the TIM peripheral Main Outputs
  66:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the Commutation event
  67:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Set/Reset the Capture Compare Preload Control bit
  68:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                              
  69:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          5. TIM interrupts, DMA and flags management
  70:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Enable/Disable interrupt sources
  71:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Get flags status
  72:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Clear flags/ Pending bits
  73:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Enable/Disable DMA requests 
  74:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Configure DMA burst mode
  75:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select CaptureCompare DMA request  
  76:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *              
  77:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          6. TIM clocks management: this group includes all needed functions 
  78:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             to configure the clock controller unit:
  79:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select internal/External clock
  80:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the external clock mode: ETR(Mode1/Mode2), TIx or ITRx
  81:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         
  82:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          7. TIM synchronization management: this group includes all needed 
  83:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             functions to configure the Synchronization unit:
  84:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select Input Trigger  
  85:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select Output Trigger  
  86:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select Master Slave Mode 
  87:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - ETR Configuration when used as external trigger   
  88:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *     
  89:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          8. TIM specific interface management, this group includes all 
  90:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             needed functions to use the specific TIM interface:
  91:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Encoder Interface Configuration
  92:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select Hall Sensor   
  93:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         
  94:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          9. TIM specific remapping management includes the Remapping 
  95:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             configuration of specific timers               
  96:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *   
  97:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *  @endverbatim
  98:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *    
  99:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   ******************************************************************************
 100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @attention
 101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
 102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
 103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
 104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
 105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * You may not use this file except in compliance with the License.
 106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * You may obtain a copy of the License at:
 107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
 108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
 109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
 110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * Unless required by applicable law or agreed to in writing, software 
 111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
 112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * See the License for the specific language governing permissions and
 114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * limitations under the License.
 115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
 116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   ******************************************************************************
 117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Includes ------------------------------------------------------------------*/
 120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #include "stm32f4xx_tim.h"
 121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #include "stm32f4xx_rcc.h"
 122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
 125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM 
 128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief TIM driver modules
 129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
 130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Private typedef -----------------------------------------------------------*/
 133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Private define ------------------------------------------------------------*/
 134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
 136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #define SMCR_ETR_MASK      ((uint16_t)0x00FF) 
 137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #define CCMR_OFFSET        ((uint16_t)0x0018)
 138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #define CCER_CCE_SET       ((uint16_t)0x0001)  
 139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #define	CCER_CCNE_SET      ((uint16_t)0x0004) 
 140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #define CCMR_OC13M_MASK    ((uint16_t)0xFF8F)
 141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #define CCMR_OC24M_MASK    ((uint16_t)0x8FFF) 
 142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Private macro -------------------------------------------------------------*/
 144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Private variables ---------------------------------------------------------*/
 145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Private function prototypes -----------------------------------------------*/
 146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Private functions ---------------------------------------------------------*/
 156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Private_Functions
 158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
 159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group1 TimeBase management functions
 162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief   TimeBase management functions 
 163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
 164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
 165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
 166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        TimeBase management functions
 167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
 168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        ===================================================================      
 170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               TIM Driver: how to use it in Timing(Time base) Mode
 171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        =================================================================== 
 172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        To use the Timer in Timing(Time base) mode, the following steps are mandatory:
 173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        1. Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
 175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                     
 176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Fill the TIM_TimeBaseInitStruct with the desired parameters.
 177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        3. Call TIM_TimeBaseInit(TIMx, &TIM_TimeBaseInitStruct) to configure the Time Base unit
 179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           with the corresponding configuration
 180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
 181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        4. Enable the NVIC if you need to generate the update interrupt. 
 182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
 183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        5. Enable the corresponding interrupt using the function TIM_ITConfig(TIMx, TIM_IT_Update) 
 184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        6. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****              
 187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Note1: All other functions can be used separately to modify, if needed,
 188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           a specific feature of the Timer. 
 189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
 191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
 192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 24588              		.loc 1 201 0
 24589              		.cfi_startproc
 24590              		@ args = 0, pretend = 0, frame = 8
 24591              		@ frame_needed = 1, uses_anonymous_args = 0
 24592 0000 80B5     		push	{r7, lr}
 24593              	.LCFI0:
 24594              		.cfi_def_cfa_offset 8
 24595 0002 82B0     		sub	sp, sp, #8
 24596              	.LCFI1:
 24597              		.cfi_def_cfa_offset 16
 24598 0004 00AF     		add	r7, sp, #0
 24599              		.cfi_offset 14, -4
 24600              		.cfi_offset 7, -8
 24601              	.LCFI2:
 24602              		.cfi_def_cfa_register 7
 24603 0006 7860     		str	r0, [r7, #4]
 202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  
 205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIMx == TIM1)
 24604              		.loc 1 205 0
 24605 0008 7A68     		ldr	r2, [r7, #4]
 24606 000a 784B     		ldr	r3, .L16
 24607 000c 9A42     		cmp	r2, r3
 24608 000e 0CD1     		bne	.L2
 206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 24609              		.loc 1 207 0
 24610 0010 4FF00100 		mov	r0, #1
 24611 0014 4FF00101 		mov	r1, #1
 24612 0018 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 24613              		.loc 1 208 0
 24614 001c 4FF00100 		mov	r0, #1
 24615 0020 4FF00001 		mov	r1, #0
 24616 0024 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 24617 0028 DBE0     		b	.L1
 24618              	.L2:
 209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   } 
 210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM2) 
 24619              		.loc 1 210 0
 24620 002a 7B68     		ldr	r3, [r7, #4]
 24621 002c B3F1804F 		cmp	r3, #1073741824
 24622 0030 0CD1     		bne	.L4
 211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {     
 212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 24623              		.loc 1 212 0
 24624 0032 4FF00100 		mov	r0, #1
 24625 0036 4FF00101 		mov	r1, #1
 24626 003a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 24627              		.loc 1 213 0
 24628 003e 4FF00100 		mov	r0, #1
 24629 0042 4FF00001 		mov	r1, #0
 24630 0046 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 24631 004a CAE0     		b	.L1
 24632              	.L4:
 214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM3)
 24633              		.loc 1 215 0
 24634 004c 7A68     		ldr	r2, [r7, #4]
 24635 004e 684B     		ldr	r3, .L16+4
 24636 0050 9A42     		cmp	r2, r3
 24637 0052 0CD1     		bne	.L5
 216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   { 
 217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 24638              		.loc 1 217 0
 24639 0054 4FF00200 		mov	r0, #2
 24640 0058 4FF00101 		mov	r1, #1
 24641 005c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 24642              		.loc 1 218 0
 24643 0060 4FF00200 		mov	r0, #2
 24644 0064 4FF00001 		mov	r1, #0
 24645 0068 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 24646 006c B9E0     		b	.L1
 24647              	.L5:
 219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM4)
 24648              		.loc 1 220 0
 24649 006e 7A68     		ldr	r2, [r7, #4]
 24650 0070 604B     		ldr	r3, .L16+8
 24651 0072 9A42     		cmp	r2, r3
 24652 0074 0CD1     		bne	.L6
 221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   { 
 222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 24653              		.loc 1 222 0
 24654 0076 4FF00400 		mov	r0, #4
 24655 007a 4FF00101 		mov	r1, #1
 24656 007e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 24657              		.loc 1 223 0
 24658 0082 4FF00400 		mov	r0, #4
 24659 0086 4FF00001 		mov	r1, #0
 24660 008a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 24661 008e A8E0     		b	.L1
 24662              	.L6:
 224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM5)
 24663              		.loc 1 225 0
 24664 0090 7A68     		ldr	r2, [r7, #4]
 24665 0092 594B     		ldr	r3, .L16+12
 24666 0094 9A42     		cmp	r2, r3
 24667 0096 0CD1     		bne	.L7
 226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {      
 227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 24668              		.loc 1 227 0
 24669 0098 4FF00800 		mov	r0, #8
 24670 009c 4FF00101 		mov	r1, #1
 24671 00a0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 24672              		.loc 1 228 0
 24673 00a4 4FF00800 		mov	r0, #8
 24674 00a8 4FF00001 		mov	r1, #0
 24675 00ac FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 24676 00b0 97E0     		b	.L1
 24677              	.L7:
 229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM6)  
 24678              		.loc 1 230 0
 24679 00b2 7A68     		ldr	r2, [r7, #4]
 24680 00b4 514B     		ldr	r3, .L16+16
 24681 00b6 9A42     		cmp	r2, r3
 24682 00b8 0CD1     		bne	.L8
 231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {    
 232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 24683              		.loc 1 232 0
 24684 00ba 4FF01000 		mov	r0, #16
 24685 00be 4FF00101 		mov	r1, #1
 24686 00c2 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 24687              		.loc 1 233 0
 24688 00c6 4FF01000 		mov	r0, #16
 24689 00ca 4FF00001 		mov	r1, #0
 24690 00ce FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 24691 00d2 86E0     		b	.L1
 24692              	.L8:
 234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM7)
 24693              		.loc 1 235 0
 24694 00d4 7A68     		ldr	r2, [r7, #4]
 24695 00d6 4A4B     		ldr	r3, .L16+20
 24696 00d8 9A42     		cmp	r2, r3
 24697 00da 0CD1     		bne	.L9
 236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {      
 237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 24698              		.loc 1 237 0
 24699 00dc 4FF02000 		mov	r0, #32
 24700 00e0 4FF00101 		mov	r1, #1
 24701 00e4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 24702              		.loc 1 238 0
 24703 00e8 4FF02000 		mov	r0, #32
 24704 00ec 4FF00001 		mov	r1, #0
 24705 00f0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 24706 00f4 75E0     		b	.L1
 24707              	.L9:
 239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM8)
 24708              		.loc 1 240 0
 24709 00f6 7A68     		ldr	r2, [r7, #4]
 24710 00f8 424B     		ldr	r3, .L16+24
 24711 00fa 9A42     		cmp	r2, r3
 24712 00fc 0CD1     		bne	.L10
 241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {      
 242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 24713              		.loc 1 242 0
 24714 00fe 4FF00200 		mov	r0, #2
 24715 0102 4FF00101 		mov	r1, #1
 24716 0106 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 24717              		.loc 1 243 0
 24718 010a 4FF00200 		mov	r0, #2
 24719 010e 4FF00001 		mov	r1, #0
 24720 0112 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 24721 0116 64E0     		b	.L1
 24722              	.L10:
 244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM9)
 24723              		.loc 1 245 0
 24724 0118 7A68     		ldr	r2, [r7, #4]
 24725 011a 3B4B     		ldr	r3, .L16+28
 24726 011c 9A42     		cmp	r2, r3
 24727 011e 0CD1     		bne	.L11
 246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {      
 247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 24728              		.loc 1 247 0
 24729 0120 4FF48030 		mov	r0, #65536
 24730 0124 4FF00101 		mov	r1, #1
 24731 0128 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 24732              		.loc 1 248 0
 24733 012c 4FF48030 		mov	r0, #65536
 24734 0130 4FF00001 		mov	r1, #0
 24735 0134 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 24736 0138 53E0     		b	.L1
 24737              	.L11:
 249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    }  
 250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM10)
 24738              		.loc 1 250 0
 24739 013a 7A68     		ldr	r2, [r7, #4]
 24740 013c 334B     		ldr	r3, .L16+32
 24741 013e 9A42     		cmp	r2, r3
 24742 0140 0CD1     		bne	.L12
 251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {      
 252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 24743              		.loc 1 252 0
 24744 0142 4FF40030 		mov	r0, #131072
 24745 0146 4FF00101 		mov	r1, #1
 24746 014a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 24747              		.loc 1 253 0
 24748 014e 4FF40030 		mov	r0, #131072
 24749 0152 4FF00001 		mov	r1, #0
 24750 0156 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 24751 015a 42E0     		b	.L1
 24752              	.L12:
 254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM11) 
 24753              		.loc 1 255 0
 24754 015c 7A68     		ldr	r2, [r7, #4]
 24755 015e 2C4B     		ldr	r3, .L16+36
 24756 0160 9A42     		cmp	r2, r3
 24757 0162 0CD1     		bne	.L13
 256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {     
 257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 24758              		.loc 1 257 0
 24759 0164 4FF48020 		mov	r0, #262144
 24760 0168 4FF00101 		mov	r1, #1
 24761 016c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 24762              		.loc 1 258 0
 24763 0170 4FF48020 		mov	r0, #262144
 24764 0174 4FF00001 		mov	r1, #0
 24765 0178 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 24766 017c 31E0     		b	.L1
 24767              	.L13:
 259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM12)
 24768              		.loc 1 260 0
 24769 017e 7A68     		ldr	r2, [r7, #4]
 24770 0180 244B     		ldr	r3, .L16+40
 24771 0182 9A42     		cmp	r2, r3
 24772 0184 0CD1     		bne	.L14
 261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {      
 262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 24773              		.loc 1 262 0
 24774 0186 4FF04000 		mov	r0, #64
 24775 018a 4FF00101 		mov	r1, #1
 24776 018e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 24777              		.loc 1 263 0
 24778 0192 4FF04000 		mov	r0, #64
 24779 0196 4FF00001 		mov	r1, #0
 24780 019a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 24781 019e 20E0     		b	.L1
 24782              	.L14:
 264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM13) 
 24783              		.loc 1 265 0
 24784 01a0 7A68     		ldr	r2, [r7, #4]
 24785 01a2 1D4B     		ldr	r3, .L16+44
 24786 01a4 9A42     		cmp	r2, r3
 24787 01a6 0CD1     		bne	.L15
 266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {       
 267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 24788              		.loc 1 267 0
 24789 01a8 4FF08000 		mov	r0, #128
 24790 01ac 4FF00101 		mov	r1, #1
 24791 01b0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 24792              		.loc 1 268 0
 24793 01b4 4FF08000 		mov	r0, #128
 24794 01b8 4FF00001 		mov	r1, #0
 24795 01bc FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 24796 01c0 0FE0     		b	.L1
 24797              	.L15:
 269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
 271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   { 
 272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     if (TIMx == TIM14) 
 24798              		.loc 1 272 0
 24799 01c2 7A68     		ldr	r2, [r7, #4]
 24800 01c4 154B     		ldr	r3, .L16+48
 24801 01c6 9A42     		cmp	r2, r3
 24802 01c8 0BD1     		bne	.L1
 273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     {     
 274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 24803              		.loc 1 274 0
 24804 01ca 4FF48070 		mov	r0, #256
 24805 01ce 4FF00101 		mov	r1, #1
 24806 01d2 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 24807              		.loc 1 275 0
 24808 01d6 4FF48070 		mov	r0, #256
 24809 01da 4FF00001 		mov	r1, #0
 24810 01de FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 24811              	.L1:
 276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     }   
 277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 24812              		.loc 1 278 0
 24813 01e2 07F10807 		add	r7, r7, #8
 24814 01e6 BD46     		mov	sp, r7
 24815 01e8 80BD     		pop	{r7, pc}
 24816              	.L17:
 24817 01ea 00BF     		.align	2
 24818              	.L16:
 24819 01ec 00000140 		.word	1073807360
 24820 01f0 00040040 		.word	1073742848
 24821 01f4 00080040 		.word	1073743872
 24822 01f8 000C0040 		.word	1073744896
 24823 01fc 00100040 		.word	1073745920
 24824 0200 00140040 		.word	1073746944
 24825 0204 00040140 		.word	1073808384
 24826 0208 00400140 		.word	1073823744
 24827 020c 00440140 		.word	1073824768
 24828 0210 00480140 		.word	1073825792
 24829 0214 00180040 		.word	1073747968
 24830 0218 001C0040 		.word	1073748992
 24831 021c 00200040 		.word	1073750016
 24832              		.cfi_endproc
 24833              	.LFE110:
 24835              		.align	2
 24836              		.global	TIM_TimeBaseInit
 24837              		.thumb
 24838              		.thumb_func
 24840              	TIM_TimeBaseInit:
 24841              	.LFB111:
 279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.
 284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
 285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 24842              		.loc 1 289 0
 24843              		.cfi_startproc
 24844              		@ args = 0, pretend = 0, frame = 16
 24845              		@ frame_needed = 1, uses_anonymous_args = 0
 24846              		@ link register save eliminated.
 24847 0220 80B4     		push	{r7}
 24848              	.LCFI3:
 24849              		.cfi_def_cfa_offset 4
 24850 0222 85B0     		sub	sp, sp, #20
 24851              	.LCFI4:
 24852              		.cfi_def_cfa_offset 24
 24853 0224 00AF     		add	r7, sp, #0
 24854              		.cfi_offset 7, -4
 24855              	.LCFI5:
 24856              		.cfi_def_cfa_register 7
 24857 0226 7860     		str	r0, [r7, #4]
 24858 0228 3960     		str	r1, [r7, #0]
 290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 24859              		.loc 1 290 0
 24860 022a 4FF00003 		mov	r3, #0
 24861 022e FB81     		strh	r3, [r7, #14]	@ movhi
 291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr1 = TIMx->CR1;  
 24862              		.loc 1 297 0
 24863 0230 7B68     		ldr	r3, [r7, #4]
 24864 0232 1B88     		ldrh	r3, [r3, #0]	@ movhi
 24865 0234 FB81     		strh	r3, [r7, #14]	@ movhi
 298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)||
 24866              		.loc 1 299 0
 24867 0236 7A68     		ldr	r2, [r7, #4]
 24868 0238 294B     		ldr	r3, .L24
 24869 023a 9A42     		cmp	r2, r3
 24870 023c 13D0     		beq	.L19
 24871              		.loc 1 299 0 is_stmt 0 discriminator 1
 24872 023e 7A68     		ldr	r2, [r7, #4]
 24873 0240 284B     		ldr	r3, .L24+4
 24874 0242 9A42     		cmp	r2, r3
 24875 0244 0FD0     		beq	.L19
 24876 0246 7B68     		ldr	r3, [r7, #4]
 24877 0248 B3F1804F 		cmp	r3, #1073741824
 24878 024c 0BD0     		beq	.L19
 300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 24879              		.loc 1 300 0 is_stmt 1
 24880 024e 7A68     		ldr	r2, [r7, #4]
 24881 0250 254B     		ldr	r3, .L24+8
 24882 0252 9A42     		cmp	r2, r3
 24883 0254 07D0     		beq	.L19
 24884              		.loc 1 300 0 is_stmt 0 discriminator 1
 24885 0256 7A68     		ldr	r2, [r7, #4]
 24886 0258 244B     		ldr	r3, .L24+12
 24887 025a 9A42     		cmp	r2, r3
 24888 025c 03D0     		beq	.L19
 301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 24889              		.loc 1 301 0 is_stmt 1
 24890 025e 7A68     		ldr	r2, [r7, #4]
 24891 0260 234B     		ldr	r3, .L24+16
 24892 0262 9A42     		cmp	r2, r3
 24893 0264 09D1     		bne	.L20
 24894              	.L19:
 302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Select the Counter Mode */
 304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 24895              		.loc 1 304 0
 24896 0266 FB89     		ldrh	r3, [r7, #14]	@ movhi
 24897 0268 23F07003 		bic	r3, r3, #112
 24898 026c FB81     		strh	r3, [r7, #14]	@ movhi
 305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 24899              		.loc 1 305 0
 24900 026e 3B68     		ldr	r3, [r7, #0]
 24901 0270 5A88     		ldrh	r2, [r3, #2]
 24902 0272 FB89     		ldrh	r3, [r7, #14]	@ movhi
 24903 0274 42EA0303 		orr	r3, r2, r3
 24904 0278 FB81     		strh	r3, [r7, #14]	@ movhi
 24905              	.L20:
 306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  
 308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 24906              		.loc 1 308 0
 24907 027a 7A68     		ldr	r2, [r7, #4]
 24908 027c 1D4B     		ldr	r3, .L24+20
 24909 027e 9A42     		cmp	r2, r3
 24910 0280 0DD0     		beq	.L21
 24911              		.loc 1 308 0 is_stmt 0 discriminator 1
 24912 0282 7A68     		ldr	r2, [r7, #4]
 24913 0284 1C4B     		ldr	r3, .L24+24
 24914 0286 9A42     		cmp	r2, r3
 24915 0288 09D0     		beq	.L21
 309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the clock division */
 311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 24916              		.loc 1 311 0 is_stmt 1
 24917 028a FB89     		ldrh	r3, [r7, #14]	@ movhi
 24918 028c 23F44073 		bic	r3, r3, #768
 24919 0290 FB81     		strh	r3, [r7, #14]	@ movhi
 312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 24920              		.loc 1 312 0
 24921 0292 3B68     		ldr	r3, [r7, #0]
 24922 0294 1A89     		ldrh	r2, [r3, #8]
 24923 0296 FB89     		ldrh	r3, [r7, #14]	@ movhi
 24924 0298 42EA0303 		orr	r3, r2, r3
 24925 029c FB81     		strh	r3, [r7, #14]	@ movhi
 24926              	.L21:
 313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR1 = tmpcr1;
 24927              		.loc 1 315 0
 24928 029e 7B68     		ldr	r3, [r7, #4]
 24929 02a0 FA89     		ldrh	r2, [r7, #14]	@ movhi
 24930 02a2 1A80     		strh	r2, [r3, #0]	@ movhi
 316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Autoreload value */
 318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 24931              		.loc 1 318 0
 24932 02a4 3B68     		ldr	r3, [r7, #0]
 24933 02a6 5A68     		ldr	r2, [r3, #4]
 24934 02a8 7B68     		ldr	r3, [r7, #4]
 24935 02aa DA62     		str	r2, [r3, #44]
 319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  
 320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 24936              		.loc 1 321 0
 24937 02ac 3B68     		ldr	r3, [r7, #0]
 24938 02ae 1A88     		ldrh	r2, [r3, #0]
 24939 02b0 7B68     		ldr	r3, [r7, #4]
 24940 02b2 1A85     		strh	r2, [r3, #40]	@ movhi
 322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8))  
 24941              		.loc 1 323 0
 24942 02b4 7A68     		ldr	r2, [r7, #4]
 24943 02b6 0A4B     		ldr	r3, .L24
 24944 02b8 9A42     		cmp	r2, r3
 24945 02ba 03D0     		beq	.L22
 24946              		.loc 1 323 0 is_stmt 0 discriminator 1
 24947 02bc 7A68     		ldr	r2, [r7, #4]
 24948 02be 094B     		ldr	r3, .L24+4
 24949 02c0 9A42     		cmp	r2, r3
 24950 02c2 04D1     		bne	.L23
 24951              	.L22:
 324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Repetition Counter value */
 326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 24952              		.loc 1 326 0 is_stmt 1
 24953 02c4 3B68     		ldr	r3, [r7, #0]
 24954 02c6 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 24955 02c8 1A46     		mov	r2, r3
 24956 02ca 7B68     		ldr	r3, [r7, #4]
 24957 02cc 1A86     		strh	r2, [r3, #48]	@ movhi
 24958              	.L23:
 327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Generate an update event to reload the Prescaler 
 330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****      and the repetition counter(only for TIM1 and TIM8) value immediatly */
 331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 24959              		.loc 1 331 0
 24960 02ce 7B68     		ldr	r3, [r7, #4]
 24961 02d0 4FF00102 		mov	r2, #1
 24962 02d4 9A82     		strh	r2, [r3, #20]	@ movhi
 332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 24963              		.loc 1 332 0
 24964 02d6 07F11407 		add	r7, r7, #20
 24965 02da BD46     		mov	sp, r7
 24966 02dc 80BC     		pop	{r7}
 24967 02de 7047     		bx	lr
 24968              	.L25:
 24969              		.align	2
 24970              	.L24:
 24971 02e0 00000140 		.word	1073807360
 24972 02e4 00040140 		.word	1073808384
 24973 02e8 00040040 		.word	1073742848
 24974 02ec 00080040 		.word	1073743872
 24975 02f0 000C0040 		.word	1073744896
 24976 02f4 00100040 		.word	1073745920
 24977 02f8 00140040 		.word	1073746944
 24978              		.cfi_endproc
 24979              	.LFE111:
 24981              		.align	2
 24982              		.global	TIM_TimeBaseStructInit
 24983              		.thumb
 24984              		.thumb_func
 24986              	TIM_TimeBaseStructInit:
 24987              	.LFB112:
 333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         structure which will be initialized.
 338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 24988              		.loc 1 341 0
 24989              		.cfi_startproc
 24990              		@ args = 0, pretend = 0, frame = 8
 24991              		@ frame_needed = 1, uses_anonymous_args = 0
 24992              		@ link register save eliminated.
 24993 02fc 80B4     		push	{r7}
 24994              	.LCFI6:
 24995              		.cfi_def_cfa_offset 4
 24996 02fe 83B0     		sub	sp, sp, #12
 24997              	.LCFI7:
 24998              		.cfi_def_cfa_offset 16
 24999 0300 00AF     		add	r7, sp, #0
 25000              		.cfi_offset 7, -4
 25001              	.LCFI8:
 25002              		.cfi_def_cfa_register 7
 25003 0302 7860     		str	r0, [r7, #4]
 342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the default configuration */
 343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 25004              		.loc 1 343 0
 25005 0304 7B68     		ldr	r3, [r7, #4]
 25006 0306 4FF0FF32 		mov	r2, #-1
 25007 030a 5A60     		str	r2, [r3, #4]
 344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 25008              		.loc 1 344 0
 25009 030c 7B68     		ldr	r3, [r7, #4]
 25010 030e 4FF00002 		mov	r2, #0
 25011 0312 1A80     		strh	r2, [r3, #0]	@ movhi
 345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 25012              		.loc 1 345 0
 25013 0314 7B68     		ldr	r3, [r7, #4]
 25014 0316 4FF00002 		mov	r2, #0
 25015 031a 1A81     		strh	r2, [r3, #8]	@ movhi
 346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 25016              		.loc 1 346 0
 25017 031c 7B68     		ldr	r3, [r7, #4]
 25018 031e 4FF00002 		mov	r2, #0
 25019 0322 5A80     		strh	r2, [r3, #2]	@ movhi
 347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 25020              		.loc 1 347 0
 25021 0324 7B68     		ldr	r3, [r7, #4]
 25022 0326 4FF00002 		mov	r2, #0
 25023 032a 9A72     		strb	r2, [r3, #10]
 348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25024              		.loc 1 348 0
 25025 032c 07F10C07 		add	r7, r7, #12
 25026 0330 BD46     		mov	sp, r7
 25027 0332 80BC     		pop	{r7}
 25028 0334 7047     		bx	lr
 25029              		.cfi_endproc
 25030              	.LFE112:
 25032 0336 00BF     		.align	2
 25033              		.global	TIM_PrescalerConfig
 25034              		.thumb
 25035              		.thumb_func
 25037              	TIM_PrescalerConfig:
 25038              	.LFB113:
 349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Prescaler.
 352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.
 353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
 354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
 355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
 357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.
 358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
 361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25039              		.loc 1 361 0
 25040              		.cfi_startproc
 25041              		@ args = 0, pretend = 0, frame = 8
 25042              		@ frame_needed = 1, uses_anonymous_args = 0
 25043              		@ link register save eliminated.
 25044 0338 80B4     		push	{r7}
 25045              	.LCFI9:
 25046              		.cfi_def_cfa_offset 4
 25047 033a 83B0     		sub	sp, sp, #12
 25048              	.LCFI10:
 25049              		.cfi_def_cfa_offset 16
 25050 033c 00AF     		add	r7, sp, #0
 25051              		.cfi_offset 7, -4
 25052              	.LCFI11:
 25053              		.cfi_def_cfa_register 7
 25054 033e 7860     		str	r0, [r7, #4]
 25055 0340 1346     		mov	r3, r2
 25056 0342 0A46     		mov	r2, r1	@ movhi
 25057 0344 7A80     		strh	r2, [r7, #2]	@ movhi
 25058 0346 3B80     		strh	r3, [r7, #0]	@ movhi
 362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->PSC = Prescaler;
 25059              		.loc 1 366 0
 25060 0348 7B68     		ldr	r3, [r7, #4]
 25061 034a 7A88     		ldrh	r2, [r7, #2]	@ movhi
 25062 034c 1A85     		strh	r2, [r3, #40]	@ movhi
 367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or reset the UG Bit */
 368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 25063              		.loc 1 368 0
 25064 034e 7B68     		ldr	r3, [r7, #4]
 25065 0350 3A88     		ldrh	r2, [r7, #0]	@ movhi
 25066 0352 9A82     		strh	r2, [r3, #20]	@ movhi
 369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25067              		.loc 1 369 0
 25068 0354 07F10C07 		add	r7, r7, #12
 25069 0358 BD46     		mov	sp, r7
 25070 035a 80BC     		pop	{r7}
 25071 035c 7047     		bx	lr
 25072              		.cfi_endproc
 25073              	.LFE113:
 25075 035e 00BF     		.align	2
 25076              		.global	TIM_CounterModeConfig
 25077              		.thumb
 25078              		.thumb_func
 25080              	TIM_CounterModeConfig:
 25081              	.LFB114:
 370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
 373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
 375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_Up: TIM Up Counting Mode
 377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_Down: TIM Down Counting Mode
 378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
 379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
 380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
 381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
 384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25082              		.loc 1 384 0
 25083              		.cfi_startproc
 25084              		@ args = 0, pretend = 0, frame = 16
 25085              		@ frame_needed = 1, uses_anonymous_args = 0
 25086              		@ link register save eliminated.
 25087 0360 80B4     		push	{r7}
 25088              	.LCFI12:
 25089              		.cfi_def_cfa_offset 4
 25090 0362 85B0     		sub	sp, sp, #20
 25091              	.LCFI13:
 25092              		.cfi_def_cfa_offset 24
 25093 0364 00AF     		add	r7, sp, #0
 25094              		.cfi_offset 7, -4
 25095              	.LCFI14:
 25096              		.cfi_def_cfa_register 7
 25097 0366 7860     		str	r0, [r7, #4]
 25098 0368 0B46     		mov	r3, r1
 25099 036a 7B80     		strh	r3, [r7, #2]	@ movhi
 385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 25100              		.loc 1 385 0
 25101 036c 4FF00003 		mov	r3, #0
 25102 0370 FB81     		strh	r3, [r7, #14]	@ movhi
 386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr1 = TIMx->CR1;
 25103              		.loc 1 391 0
 25104 0372 7B68     		ldr	r3, [r7, #4]
 25105 0374 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25106 0376 FB81     		strh	r3, [r7, #14]	@ movhi
 392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the CMS and DIR Bits */
 394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 25107              		.loc 1 394 0
 25108 0378 FB89     		ldrh	r3, [r7, #14]	@ movhi
 25109 037a 23F07003 		bic	r3, r3, #112
 25110 037e FB81     		strh	r3, [r7, #14]	@ movhi
 395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Counter Mode */
 397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr1 |= TIM_CounterMode;
 25111              		.loc 1 397 0
 25112 0380 FA89     		ldrh	r2, [r7, #14]	@ movhi
 25113 0382 7B88     		ldrh	r3, [r7, #2]	@ movhi
 25114 0384 42EA0303 		orr	r3, r2, r3
 25115 0388 FB81     		strh	r3, [r7, #14]	@ movhi
 398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CR1 register */
 400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR1 = tmpcr1;
 25116              		.loc 1 400 0
 25117 038a 7B68     		ldr	r3, [r7, #4]
 25118 038c FA89     		ldrh	r2, [r7, #14]	@ movhi
 25119 038e 1A80     		strh	r2, [r3, #0]	@ movhi
 401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25120              		.loc 1 401 0
 25121 0390 07F11407 		add	r7, r7, #20
 25122 0394 BD46     		mov	sp, r7
 25123 0396 80BC     		pop	{r7}
 25124 0398 7047     		bx	lr
 25125              		.cfi_endproc
 25126              	.LFE114:
 25128 039a 00BF     		.align	2
 25129              		.global	TIM_SetCounter
 25130              		.thumb
 25131              		.thumb_func
 25133              	TIM_SetCounter:
 25134              	.LFB115:
 402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Counter Register value
 405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Counter: specifies the Counter register new value.
 407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
 410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25135              		.loc 1 410 0
 25136              		.cfi_startproc
 25137              		@ args = 0, pretend = 0, frame = 8
 25138              		@ frame_needed = 1, uses_anonymous_args = 0
 25139              		@ link register save eliminated.
 25140 039c 80B4     		push	{r7}
 25141              	.LCFI15:
 25142              		.cfi_def_cfa_offset 4
 25143 039e 83B0     		sub	sp, sp, #12
 25144              	.LCFI16:
 25145              		.cfi_def_cfa_offset 16
 25146 03a0 00AF     		add	r7, sp, #0
 25147              		.cfi_offset 7, -4
 25148              	.LCFI17:
 25149              		.cfi_def_cfa_register 7
 25150 03a2 7860     		str	r0, [r7, #4]
 25151 03a4 3960     		str	r1, [r7, #0]
 411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    assert_param(IS_TIM_ALL_PERIPH(TIMx));
 413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Counter Register value */
 415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CNT = Counter;
 25152              		.loc 1 415 0
 25153 03a6 7B68     		ldr	r3, [r7, #4]
 25154 03a8 3A68     		ldr	r2, [r7, #0]
 25155 03aa 5A62     		str	r2, [r3, #36]
 416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25156              		.loc 1 416 0
 25157 03ac 07F10C07 		add	r7, r7, #12
 25158 03b0 BD46     		mov	sp, r7
 25159 03b2 80BC     		pop	{r7}
 25160 03b4 7047     		bx	lr
 25161              		.cfi_endproc
 25162              	.LFE115:
 25164 03b6 00BF     		.align	2
 25165              		.global	TIM_SetAutoreload
 25166              		.thumb
 25167              		.thumb_func
 25169              	TIM_SetAutoreload:
 25170              	.LFB116:
 417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
 420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
 422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
 425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25171              		.loc 1 425 0
 25172              		.cfi_startproc
 25173              		@ args = 0, pretend = 0, frame = 8
 25174              		@ frame_needed = 1, uses_anonymous_args = 0
 25175              		@ link register save eliminated.
 25176 03b8 80B4     		push	{r7}
 25177              	.LCFI18:
 25178              		.cfi_def_cfa_offset 4
 25179 03ba 83B0     		sub	sp, sp, #12
 25180              	.LCFI19:
 25181              		.cfi_def_cfa_offset 16
 25182 03bc 00AF     		add	r7, sp, #0
 25183              		.cfi_offset 7, -4
 25184              	.LCFI20:
 25185              		.cfi_def_cfa_register 7
 25186 03be 7860     		str	r0, [r7, #4]
 25187 03c0 3960     		str	r1, [r7, #0]
 426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Autoreload Register value */
 430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->ARR = Autoreload;
 25188              		.loc 1 430 0
 25189 03c2 7B68     		ldr	r3, [r7, #4]
 25190 03c4 3A68     		ldr	r2, [r7, #0]
 25191 03c6 DA62     		str	r2, [r3, #44]
 431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25192              		.loc 1 431 0
 25193 03c8 07F10C07 		add	r7, r7, #12
 25194 03cc BD46     		mov	sp, r7
 25195 03ce 80BC     		pop	{r7}
 25196 03d0 7047     		bx	lr
 25197              		.cfi_endproc
 25198              	.LFE116:
 25200 03d2 00BF     		.align	2
 25201              		.global	TIM_GetCounter
 25202              		.thumb
 25203              		.thumb_func
 25205              	TIM_GetCounter:
 25206              	.LFB117:
 432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Counter value.
 435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval Counter Register value
 437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
 439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25207              		.loc 1 439 0
 25208              		.cfi_startproc
 25209              		@ args = 0, pretend = 0, frame = 8
 25210              		@ frame_needed = 1, uses_anonymous_args = 0
 25211              		@ link register save eliminated.
 25212 03d4 80B4     		push	{r7}
 25213              	.LCFI21:
 25214              		.cfi_def_cfa_offset 4
 25215 03d6 83B0     		sub	sp, sp, #12
 25216              	.LCFI22:
 25217              		.cfi_def_cfa_offset 16
 25218 03d8 00AF     		add	r7, sp, #0
 25219              		.cfi_offset 7, -4
 25220              	.LCFI23:
 25221              		.cfi_def_cfa_register 7
 25222 03da 7860     		str	r0, [r7, #4]
 440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the Counter Register value */
 444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return TIMx->CNT;
 25223              		.loc 1 444 0
 25224 03dc 7B68     		ldr	r3, [r7, #4]
 25225 03de 5B6A     		ldr	r3, [r3, #36]
 445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25226              		.loc 1 445 0
 25227 03e0 1846     		mov	r0, r3
 25228 03e2 07F10C07 		add	r7, r7, #12
 25229 03e6 BD46     		mov	sp, r7
 25230 03e8 80BC     		pop	{r7}
 25231 03ea 7047     		bx	lr
 25232              		.cfi_endproc
 25233              	.LFE117:
 25235              		.align	2
 25236              		.global	TIM_GetPrescaler
 25237              		.thumb
 25238              		.thumb_func
 25240              	TIM_GetPrescaler:
 25241              	.LFB118:
 446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Prescaler value.
 449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval Prescaler Register value.
 451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
 453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25242              		.loc 1 453 0
 25243              		.cfi_startproc
 25244              		@ args = 0, pretend = 0, frame = 8
 25245              		@ frame_needed = 1, uses_anonymous_args = 0
 25246              		@ link register save eliminated.
 25247 03ec 80B4     		push	{r7}
 25248              	.LCFI24:
 25249              		.cfi_def_cfa_offset 4
 25250 03ee 83B0     		sub	sp, sp, #12
 25251              	.LCFI25:
 25252              		.cfi_def_cfa_offset 16
 25253 03f0 00AF     		add	r7, sp, #0
 25254              		.cfi_offset 7, -4
 25255              	.LCFI26:
 25256              		.cfi_def_cfa_register 7
 25257 03f2 7860     		str	r0, [r7, #4]
 454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the Prescaler Register value */
 458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return TIMx->PSC;
 25258              		.loc 1 458 0
 25259 03f4 7B68     		ldr	r3, [r7, #4]
 25260 03f6 1B8D     		ldrh	r3, [r3, #40]	@ movhi
 25261 03f8 9BB2     		uxth	r3, r3
 459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25262              		.loc 1 459 0
 25263 03fa 1846     		mov	r0, r3
 25264 03fc 07F10C07 		add	r7, r7, #12
 25265 0400 BD46     		mov	sp, r7
 25266 0402 80BC     		pop	{r7}
 25267 0404 7047     		bx	lr
 25268              		.cfi_endproc
 25269              	.LFE118:
 25271 0406 00BF     		.align	2
 25272              		.global	TIM_UpdateDisableConfig
 25273              		.thumb
 25274              		.thumb_func
 25276              	TIM_UpdateDisableConfig:
 25277              	.LFB119:
 460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
 463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
 465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25278              		.loc 1 469 0
 25279              		.cfi_startproc
 25280              		@ args = 0, pretend = 0, frame = 8
 25281              		@ frame_needed = 1, uses_anonymous_args = 0
 25282              		@ link register save eliminated.
 25283 0408 80B4     		push	{r7}
 25284              	.LCFI27:
 25285              		.cfi_def_cfa_offset 4
 25286 040a 83B0     		sub	sp, sp, #12
 25287              	.LCFI28:
 25288              		.cfi_def_cfa_offset 16
 25289 040c 00AF     		add	r7, sp, #0
 25290              		.cfi_offset 7, -4
 25291              	.LCFI29:
 25292              		.cfi_def_cfa_register 7
 25293 040e 7860     		str	r0, [r7, #4]
 25294 0410 0B46     		mov	r3, r1
 25295 0412 FB70     		strb	r3, [r7, #3]
 470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 25296              		.loc 1 474 0
 25297 0414 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 25298 0416 002B     		cmp	r3, #0
 25299 0418 08D0     		beq	.L34
 475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Update Disable Bit */
 477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
 25300              		.loc 1 477 0
 25301 041a 7B68     		ldr	r3, [r7, #4]
 25302 041c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25303 041e 9BB2     		uxth	r3, r3
 25304 0420 43F00203 		orr	r3, r3, #2
 25305 0424 9AB2     		uxth	r2, r3
 25306 0426 7B68     		ldr	r3, [r7, #4]
 25307 0428 1A80     		strh	r2, [r3, #0]	@ movhi
 25308 042a 07E0     		b	.L33
 25309              	.L34:
 478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
 480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Update Disable Bit */
 482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 25310              		.loc 1 482 0
 25311 042c 7B68     		ldr	r3, [r7, #4]
 25312 042e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25313 0430 9BB2     		uxth	r3, r3
 25314 0432 23F00203 		bic	r3, r3, #2
 25315 0436 9AB2     		uxth	r2, r3
 25316 0438 7B68     		ldr	r3, [r7, #4]
 25317 043a 1A80     		strh	r2, [r3, #0]	@ movhi
 25318              	.L33:
 483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25319              		.loc 1 484 0
 25320 043c 07F10C07 		add	r7, r7, #12
 25321 0440 BD46     		mov	sp, r7
 25322 0442 80BC     		pop	{r7}
 25323 0444 7047     		bx	lr
 25324              		.cfi_endproc
 25325              	.LFE119:
 25327 0446 00BF     		.align	2
 25328              		.global	TIM_UpdateRequestConfig
 25329              		.thumb
 25330              		.thumb_func
 25332              	TIM_UpdateRequestConfig:
 25333              	.LFB120:
 485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
 488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
 490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_UpdateSource_Global: Source of update is the counter
 492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                 overflow/underflow or the setting of UG bit, or an update
 493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                 generation through the slave mode controller.
 494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
 495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
 498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25334              		.loc 1 498 0
 25335              		.cfi_startproc
 25336              		@ args = 0, pretend = 0, frame = 8
 25337              		@ frame_needed = 1, uses_anonymous_args = 0
 25338              		@ link register save eliminated.
 25339 0448 80B4     		push	{r7}
 25340              	.LCFI30:
 25341              		.cfi_def_cfa_offset 4
 25342 044a 83B0     		sub	sp, sp, #12
 25343              	.LCFI31:
 25344              		.cfi_def_cfa_offset 16
 25345 044c 00AF     		add	r7, sp, #0
 25346              		.cfi_offset 7, -4
 25347              	.LCFI32:
 25348              		.cfi_def_cfa_register 7
 25349 044e 7860     		str	r0, [r7, #4]
 25350 0450 0B46     		mov	r3, r1
 25351 0452 7B80     		strh	r3, [r7, #2]	@ movhi
 499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 25352              		.loc 1 503 0
 25353 0454 7B88     		ldrh	r3, [r7, #2]
 25354 0456 002B     		cmp	r3, #0
 25355 0458 08D0     		beq	.L37
 504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the URS Bit */
 506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
 25356              		.loc 1 506 0
 25357 045a 7B68     		ldr	r3, [r7, #4]
 25358 045c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25359 045e 9BB2     		uxth	r3, r3
 25360 0460 43F00403 		orr	r3, r3, #4
 25361 0464 9AB2     		uxth	r2, r3
 25362 0466 7B68     		ldr	r3, [r7, #4]
 25363 0468 1A80     		strh	r2, [r3, #0]	@ movhi
 25364 046a 07E0     		b	.L36
 25365              	.L37:
 507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
 509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the URS Bit */
 511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 25366              		.loc 1 511 0
 25367 046c 7B68     		ldr	r3, [r7, #4]
 25368 046e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25369 0470 9BB2     		uxth	r3, r3
 25370 0472 23F00403 		bic	r3, r3, #4
 25371 0476 9AB2     		uxth	r2, r3
 25372 0478 7B68     		ldr	r3, [r7, #4]
 25373 047a 1A80     		strh	r2, [r3, #0]	@ movhi
 25374              	.L36:
 512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25375              		.loc 1 513 0
 25376 047c 07F10C07 		add	r7, r7, #12
 25377 0480 BD46     		mov	sp, r7
 25378 0482 80BC     		pop	{r7}
 25379 0484 7047     		bx	lr
 25380              		.cfi_endproc
 25381              	.LFE120:
 25383 0486 00BF     		.align	2
 25384              		.global	TIM_ARRPreloadConfig
 25385              		.thumb
 25386              		.thumb_func
 25388              	TIM_ARRPreloadConfig:
 25389              	.LFB121:
 514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
 517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
 519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25390              		.loc 1 523 0
 25391              		.cfi_startproc
 25392              		@ args = 0, pretend = 0, frame = 8
 25393              		@ frame_needed = 1, uses_anonymous_args = 0
 25394              		@ link register save eliminated.
 25395 0488 80B4     		push	{r7}
 25396              	.LCFI33:
 25397              		.cfi_def_cfa_offset 4
 25398 048a 83B0     		sub	sp, sp, #12
 25399              	.LCFI34:
 25400              		.cfi_def_cfa_offset 16
 25401 048c 00AF     		add	r7, sp, #0
 25402              		.cfi_offset 7, -4
 25403              	.LCFI35:
 25404              		.cfi_def_cfa_register 7
 25405 048e 7860     		str	r0, [r7, #4]
 25406 0490 0B46     		mov	r3, r1
 25407 0492 FB70     		strb	r3, [r7, #3]
 524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 25408              		.loc 1 528 0
 25409 0494 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 25410 0496 002B     		cmp	r3, #0
 25411 0498 08D0     		beq	.L40
 529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the ARR Preload Bit */
 531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
 25412              		.loc 1 531 0
 25413 049a 7B68     		ldr	r3, [r7, #4]
 25414 049c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25415 049e 9BB2     		uxth	r3, r3
 25416 04a0 43F08003 		orr	r3, r3, #128
 25417 04a4 9AB2     		uxth	r2, r3
 25418 04a6 7B68     		ldr	r3, [r7, #4]
 25419 04a8 1A80     		strh	r2, [r3, #0]	@ movhi
 25420 04aa 07E0     		b	.L39
 25421              	.L40:
 532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
 534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the ARR Preload Bit */
 536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 25422              		.loc 1 536 0
 25423 04ac 7B68     		ldr	r3, [r7, #4]
 25424 04ae 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25425 04b0 9BB2     		uxth	r3, r3
 25426 04b2 23F08003 		bic	r3, r3, #128
 25427 04b6 9AB2     		uxth	r2, r3
 25428 04b8 7B68     		ldr	r3, [r7, #4]
 25429 04ba 1A80     		strh	r2, [r3, #0]	@ movhi
 25430              	.L39:
 537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25431              		.loc 1 538 0
 25432 04bc 07F10C07 		add	r7, r7, #12
 25433 04c0 BD46     		mov	sp, r7
 25434 04c2 80BC     		pop	{r7}
 25435 04c4 7047     		bx	lr
 25436              		.cfi_endproc
 25437              	.LFE121:
 25439 04c6 00BF     		.align	2
 25440              		.global	TIM_SelectOnePulseMode
 25441              		.thumb
 25442              		.thumb_func
 25444              	TIM_SelectOnePulseMode:
 25445              	.LFB122:
 539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
 542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
 544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OPMode_Single
 546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OPMode_Repetitive
 547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
 550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25446              		.loc 1 550 0
 25447              		.cfi_startproc
 25448              		@ args = 0, pretend = 0, frame = 8
 25449              		@ frame_needed = 1, uses_anonymous_args = 0
 25450              		@ link register save eliminated.
 25451 04c8 80B4     		push	{r7}
 25452              	.LCFI36:
 25453              		.cfi_def_cfa_offset 4
 25454 04ca 83B0     		sub	sp, sp, #12
 25455              	.LCFI37:
 25456              		.cfi_def_cfa_offset 16
 25457 04cc 00AF     		add	r7, sp, #0
 25458              		.cfi_offset 7, -4
 25459              	.LCFI38:
 25460              		.cfi_def_cfa_register 7
 25461 04ce 7860     		str	r0, [r7, #4]
 25462 04d0 0B46     		mov	r3, r1
 25463 04d2 7B80     		strh	r3, [r7, #2]	@ movhi
 551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OPM Bit */
 556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 25464              		.loc 1 556 0
 25465 04d4 7B68     		ldr	r3, [r7, #4]
 25466 04d6 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25467 04d8 9BB2     		uxth	r3, r3
 25468 04da 23F00803 		bic	r3, r3, #8
 25469 04de 9AB2     		uxth	r2, r3
 25470 04e0 7B68     		ldr	r3, [r7, #4]
 25471 04e2 1A80     		strh	r2, [r3, #0]	@ movhi
 557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure the OPM Mode */
 559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 25472              		.loc 1 559 0
 25473 04e4 7B68     		ldr	r3, [r7, #4]
 25474 04e6 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25475 04e8 9AB2     		uxth	r2, r3
 25476 04ea 7B88     		ldrh	r3, [r7, #2]	@ movhi
 25477 04ec 42EA0303 		orr	r3, r2, r3
 25478 04f0 9AB2     		uxth	r2, r3
 25479 04f2 7B68     		ldr	r3, [r7, #4]
 25480 04f4 1A80     		strh	r2, [r3, #0]	@ movhi
 560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25481              		.loc 1 560 0
 25482 04f6 07F10C07 		add	r7, r7, #12
 25483 04fa BD46     		mov	sp, r7
 25484 04fc 80BC     		pop	{r7}
 25485 04fe 7047     		bx	lr
 25486              		.cfi_endproc
 25487              	.LFE122:
 25489              		.align	2
 25490              		.global	TIM_SetClockDivision
 25491              		.thumb
 25492              		.thumb_func
 25494              	TIM_SetClockDivision:
 25495              	.LFB123:
 561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Clock Division value.
 564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
 566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following value:
 567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV1: TDTS = Tck_tim
 568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
 569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
 570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
 573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25496              		.loc 1 573 0
 25497              		.cfi_startproc
 25498              		@ args = 0, pretend = 0, frame = 8
 25499              		@ frame_needed = 1, uses_anonymous_args = 0
 25500              		@ link register save eliminated.
 25501 0500 80B4     		push	{r7}
 25502              	.LCFI39:
 25503              		.cfi_def_cfa_offset 4
 25504 0502 83B0     		sub	sp, sp, #12
 25505              	.LCFI40:
 25506              		.cfi_def_cfa_offset 16
 25507 0504 00AF     		add	r7, sp, #0
 25508              		.cfi_offset 7, -4
 25509              	.LCFI41:
 25510              		.cfi_def_cfa_register 7
 25511 0506 7860     		str	r0, [r7, #4]
 25512 0508 0B46     		mov	r3, r1
 25513 050a 7B80     		strh	r3, [r7, #2]	@ movhi
 574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
 576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the CKD Bits */
 579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 25514              		.loc 1 579 0
 25515 050c 7B68     		ldr	r3, [r7, #4]
 25516 050e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25517 0510 9BB2     		uxth	r3, r3
 25518 0512 23F44073 		bic	r3, r3, #768
 25519 0516 9AB2     		uxth	r2, r3
 25520 0518 7B68     		ldr	r3, [r7, #4]
 25521 051a 1A80     		strh	r2, [r3, #0]	@ movhi
 580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the CKD value */
 582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR1 |= TIM_CKD;
 25522              		.loc 1 582 0
 25523 051c 7B68     		ldr	r3, [r7, #4]
 25524 051e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25525 0520 9AB2     		uxth	r2, r3
 25526 0522 7B88     		ldrh	r3, [r7, #2]	@ movhi
 25527 0524 42EA0303 		orr	r3, r2, r3
 25528 0528 9AB2     		uxth	r2, r3
 25529 052a 7B68     		ldr	r3, [r7, #4]
 25530 052c 1A80     		strh	r2, [r3, #0]	@ movhi
 583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25531              		.loc 1 583 0
 25532 052e 07F10C07 		add	r7, r7, #12
 25533 0532 BD46     		mov	sp, r7
 25534 0534 80BC     		pop	{r7}
 25535 0536 7047     		bx	lr
 25536              		.cfi_endproc
 25537              	.LFE123:
 25539              		.align	2
 25540              		.global	TIM_Cmd
 25541              		.thumb
 25542              		.thumb_func
 25544              	TIM_Cmd:
 25545              	.LFB124:
 584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.
 588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25546              		.loc 1 593 0
 25547              		.cfi_startproc
 25548              		@ args = 0, pretend = 0, frame = 8
 25549              		@ frame_needed = 1, uses_anonymous_args = 0
 25550              		@ link register save eliminated.
 25551 0538 80B4     		push	{r7}
 25552              	.LCFI42:
 25553              		.cfi_def_cfa_offset 4
 25554 053a 83B0     		sub	sp, sp, #12
 25555              	.LCFI43:
 25556              		.cfi_def_cfa_offset 16
 25557 053c 00AF     		add	r7, sp, #0
 25558              		.cfi_offset 7, -4
 25559              	.LCFI44:
 25560              		.cfi_def_cfa_register 7
 25561 053e 7860     		str	r0, [r7, #4]
 25562 0540 0B46     		mov	r3, r1
 25563 0542 FB70     		strb	r3, [r7, #3]
 594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 25564              		.loc 1 598 0
 25565 0544 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 25566 0546 002B     		cmp	r3, #0
 25567 0548 08D0     		beq	.L45
 599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Enable the TIM Counter */
 601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 25568              		.loc 1 601 0
 25569 054a 7B68     		ldr	r3, [r7, #4]
 25570 054c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25571 054e 9BB2     		uxth	r3, r3
 25572 0550 43F00103 		orr	r3, r3, #1
 25573 0554 9AB2     		uxth	r2, r3
 25574 0556 7B68     		ldr	r3, [r7, #4]
 25575 0558 1A80     		strh	r2, [r3, #0]	@ movhi
 25576 055a 07E0     		b	.L44
 25577              	.L45:
 602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
 604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Disable the TIM Counter */
 606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 25578              		.loc 1 606 0
 25579 055c 7B68     		ldr	r3, [r7, #4]
 25580 055e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25581 0560 9BB2     		uxth	r3, r3
 25582 0562 23F00103 		bic	r3, r3, #1
 25583 0566 9AB2     		uxth	r2, r3
 25584 0568 7B68     		ldr	r3, [r7, #4]
 25585 056a 1A80     		strh	r2, [r3, #0]	@ movhi
 25586              	.L44:
 607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25587              		.loc 1 608 0
 25588 056c 07F10C07 		add	r7, r7, #12
 25589 0570 BD46     		mov	sp, r7
 25590 0572 80BC     		pop	{r7}
 25591 0574 7047     		bx	lr
 25592              		.cfi_endproc
 25593              	.LFE124:
 25595 0576 00BF     		.align	2
 25596              		.global	TIM_OC1Init
 25597              		.thumb
 25598              		.thumb_func
 25600              	TIM_OC1Init:
 25601              	.LFB125:
 609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
 611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group2 Output Compare management functions
 614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief    Output Compare management functions 
 615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
 616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
 617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
 618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                         Output Compare management functions
 619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
 620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
 621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        ===================================================================      
 622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               TIM Driver: how to use it in Output Compare Mode
 623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        =================================================================== 
 624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        To use the Timer in Output Compare mode, the following steps are mandatory:
 625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        1. Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
 627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Configure the TIM pins by configuring the corresponding GPIO pins
 629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Configure the Time base unit as described in the first part of this driver, 
 631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           if needed, else the Timer will run with the default configuration:
 632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Autoreload value = 0xFFFF
 633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Prescaler value = 0x0000
 634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Counter mode = Up counting
 635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Clock Division = TIM_CKD_DIV1
 636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
 637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        3. Fill the TIM_OCInitStruct with the desired parameters including:
 638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - The TIM Output Compare mode: TIM_OCMode
 639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Output State: TIM_OutputState
 640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Pulse value: TIM_Pulse
 641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Output Compare Polarity : TIM_OCPolarity
 642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        4. Call TIM_OCxInit(TIMx, &TIM_OCInitStruct) to configure the desired channel with the 
 644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           corresponding configuration
 645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        5. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Note1: All other functions can be used separately to modify, if needed,
 649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               a specific feature of the Timer. 
 650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
 651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Note2: In case of PWM mode, this function is mandatory:
 652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE); 
 653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               
 654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Note3: If the corresponding interrupt or DMA request are needed, the user should:
 655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                 1. Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests). 
 656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                 2. Enable the corresponding interrupt (or DMA request) using the function 
 657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                    TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))   
 658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
 660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
 661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified parameters in
 665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the TIM_OCInitStruct.
 666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25602              		.loc 1 672 0
 25603              		.cfi_startproc
 25604              		@ args = 0, pretend = 0, frame = 16
 25605              		@ frame_needed = 1, uses_anonymous_args = 0
 25606              		@ link register save eliminated.
 25607 0578 80B4     		push	{r7}
 25608              	.LCFI45:
 25609              		.cfi_def_cfa_offset 4
 25610 057a 85B0     		sub	sp, sp, #20
 25611              	.LCFI46:
 25612              		.cfi_def_cfa_offset 24
 25613 057c 00AF     		add	r7, sp, #0
 25614              		.cfi_offset 7, -4
 25615              	.LCFI47:
 25616              		.cfi_def_cfa_register 7
 25617 057e 7860     		str	r0, [r7, #4]
 25618 0580 3960     		str	r1, [r7, #0]
 673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 25619              		.loc 1 673 0
 25620 0582 4FF00003 		mov	r3, #0
 25621 0586 7B81     		strh	r3, [r7, #10]	@ movhi
 25622 0588 4FF00003 		mov	r3, #0
 25623 058c FB81     		strh	r3, [r7, #14]	@ movhi
 25624 058e 4FF00003 		mov	r3, #0
 25625 0592 BB81     		strh	r3, [r7, #12]	@ movhi
 674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
 675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
 677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 25626              		.loc 1 682 0
 25627 0594 7B68     		ldr	r3, [r7, #4]
 25628 0596 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 25629 0598 9BB2     		uxth	r3, r3
 25630 059a 23F00103 		bic	r3, r3, #1
 25631 059e 9AB2     		uxth	r2, r3
 25632 05a0 7B68     		ldr	r3, [r7, #4]
 25633 05a2 1A84     		strh	r2, [r3, #32]	@ movhi
 683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 25634              		.loc 1 685 0
 25635 05a4 7B68     		ldr	r3, [r7, #4]
 25636 05a6 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 25637 05a8 FB81     		strh	r3, [r7, #14]	@ movhi
 686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 25638              		.loc 1 687 0
 25639 05aa 7B68     		ldr	r3, [r7, #4]
 25640 05ac 9B88     		ldrh	r3, [r3, #4]	@ movhi
 25641 05ae BB81     		strh	r3, [r7, #12]	@ movhi
 688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
 690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR1;
 25642              		.loc 1 690 0
 25643 05b0 7B68     		ldr	r3, [r7, #4]
 25644 05b2 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 25645 05b4 7B81     		strh	r3, [r7, #10]	@ movhi
 691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Compare Mode Bits */
 693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 25646              		.loc 1 693 0
 25647 05b6 7B89     		ldrh	r3, [r7, #10]	@ movhi
 25648 05b8 23F07003 		bic	r3, r3, #112
 25649 05bc 7B81     		strh	r3, [r7, #10]	@ movhi
 694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 25650              		.loc 1 694 0
 25651 05be 7B89     		ldrh	r3, [r7, #10]	@ movhi
 25652 05c0 23F00303 		bic	r3, r3, #3
 25653 05c4 7B81     		strh	r3, [r7, #10]	@ movhi
 695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 25654              		.loc 1 696 0
 25655 05c6 3B68     		ldr	r3, [r7, #0]
 25656 05c8 1A88     		ldrh	r2, [r3, #0]
 25657 05ca 7B89     		ldrh	r3, [r7, #10]	@ movhi
 25658 05cc 42EA0303 		orr	r3, r2, r3
 25659 05d0 7B81     		strh	r3, [r7, #10]	@ movhi
 697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 25660              		.loc 1 699 0
 25661 05d2 FB89     		ldrh	r3, [r7, #14]	@ movhi
 25662 05d4 23F00203 		bic	r3, r3, #2
 25663 05d8 FB81     		strh	r3, [r7, #14]	@ movhi
 700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 25664              		.loc 1 701 0
 25665 05da 3B68     		ldr	r3, [r7, #0]
 25666 05dc 9A89     		ldrh	r2, [r3, #12]
 25667 05de FB89     		ldrh	r3, [r7, #14]	@ movhi
 25668 05e0 42EA0303 		orr	r3, r2, r3
 25669 05e4 FB81     		strh	r3, [r7, #14]	@ movhi
 702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output State */
 704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 25670              		.loc 1 704 0
 25671 05e6 3B68     		ldr	r3, [r7, #0]
 25672 05e8 5A88     		ldrh	r2, [r3, #2]
 25673 05ea FB89     		ldrh	r3, [r7, #14]	@ movhi
 25674 05ec 42EA0303 		orr	r3, r2, r3
 25675 05f0 FB81     		strh	r3, [r7, #14]	@ movhi
 705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 25676              		.loc 1 706 0
 25677 05f2 7A68     		ldr	r2, [r7, #4]
 25678 05f4 204B     		ldr	r3, .L50
 25679 05f6 9A42     		cmp	r2, r3
 25680 05f8 03D0     		beq	.L48
 25681              		.loc 1 706 0 is_stmt 0 discriminator 1
 25682 05fa 7A68     		ldr	r2, [r7, #4]
 25683 05fc 1F4B     		ldr	r3, .L50+4
 25684 05fe 9A42     		cmp	r2, r3
 25685 0600 27D1     		bne	.L49
 25686              	.L48:
 707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 25687              		.loc 1 714 0 is_stmt 1
 25688 0602 FB89     		ldrh	r3, [r7, #14]	@ movhi
 25689 0604 23F00803 		bic	r3, r3, #8
 25690 0608 FB81     		strh	r3, [r7, #14]	@ movhi
 715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 25691              		.loc 1 716 0
 25692 060a 3B68     		ldr	r3, [r7, #0]
 25693 060c DA89     		ldrh	r2, [r3, #14]
 25694 060e FB89     		ldrh	r3, [r7, #14]	@ movhi
 25695 0610 42EA0303 		orr	r3, r2, r3
 25696 0614 FB81     		strh	r3, [r7, #14]	@ movhi
 717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 25697              		.loc 1 718 0
 25698 0616 FB89     		ldrh	r3, [r7, #14]	@ movhi
 25699 0618 23F00403 		bic	r3, r3, #4
 25700 061c FB81     		strh	r3, [r7, #14]	@ movhi
 719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N State */
 721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 25701              		.loc 1 721 0
 25702 061e 3B68     		ldr	r3, [r7, #0]
 25703 0620 9A88     		ldrh	r2, [r3, #4]
 25704 0622 FB89     		ldrh	r3, [r7, #14]	@ movhi
 25705 0624 42EA0303 		orr	r3, r2, r3
 25706 0628 FB81     		strh	r3, [r7, #14]	@ movhi
 722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 25707              		.loc 1 723 0
 25708 062a BB89     		ldrh	r3, [r7, #12]	@ movhi
 25709 062c 23F48073 		bic	r3, r3, #256
 25710 0630 BB81     		strh	r3, [r7, #12]	@ movhi
 724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 25711              		.loc 1 724 0
 25712 0632 BB89     		ldrh	r3, [r7, #12]	@ movhi
 25713 0634 23F40073 		bic	r3, r3, #512
 25714 0638 BB81     		strh	r3, [r7, #12]	@ movhi
 725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 25715              		.loc 1 726 0
 25716 063a 3B68     		ldr	r3, [r7, #0]
 25717 063c 1A8A     		ldrh	r2, [r3, #16]
 25718 063e BB89     		ldrh	r3, [r7, #12]	@ movhi
 25719 0640 42EA0303 		orr	r3, r2, r3
 25720 0644 BB81     		strh	r3, [r7, #12]	@ movhi
 727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 25721              		.loc 1 728 0
 25722 0646 3B68     		ldr	r3, [r7, #0]
 25723 0648 5A8A     		ldrh	r2, [r3, #18]
 25724 064a BB89     		ldrh	r3, [r7, #12]	@ movhi
 25725 064c 42EA0303 		orr	r3, r2, r3
 25726 0650 BB81     		strh	r3, [r7, #12]	@ movhi
 25727              	.L49:
 729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 25728              		.loc 1 731 0
 25729 0652 7B68     		ldr	r3, [r7, #4]
 25730 0654 BA89     		ldrh	r2, [r7, #12]	@ movhi
 25731 0656 9A80     		strh	r2, [r3, #4]	@ movhi
 732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
 734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 25732              		.loc 1 734 0
 25733 0658 7B68     		ldr	r3, [r7, #4]
 25734 065a 7A89     		ldrh	r2, [r7, #10]	@ movhi
 25735 065c 1A83     		strh	r2, [r3, #24]	@ movhi
 735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 25736              		.loc 1 737 0
 25737 065e 3B68     		ldr	r3, [r7, #0]
 25738 0660 9A68     		ldr	r2, [r3, #8]
 25739 0662 7B68     		ldr	r3, [r7, #4]
 25740 0664 5A63     		str	r2, [r3, #52]
 738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 25741              		.loc 1 740 0
 25742 0666 7B68     		ldr	r3, [r7, #4]
 25743 0668 FA89     		ldrh	r2, [r7, #14]	@ movhi
 25744 066a 1A84     		strh	r2, [r3, #32]	@ movhi
 741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25745              		.loc 1 741 0
 25746 066c 07F11407 		add	r7, r7, #20
 25747 0670 BD46     		mov	sp, r7
 25748 0672 80BC     		pop	{r7}
 25749 0674 7047     		bx	lr
 25750              	.L51:
 25751 0676 00BF     		.align	2
 25752              	.L50:
 25753 0678 00000140 		.word	1073807360
 25754 067c 00040140 		.word	1073808384
 25755              		.cfi_endproc
 25756              	.LFE125:
 25758              		.align	2
 25759              		.global	TIM_OC2Init
 25760              		.thumb
 25761              		.thumb_func
 25763              	TIM_OC2Init:
 25764              	.LFB126:
 742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified parameters 
 745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
 747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
 748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25765              		.loc 1 753 0
 25766              		.cfi_startproc
 25767              		@ args = 0, pretend = 0, frame = 16
 25768              		@ frame_needed = 1, uses_anonymous_args = 0
 25769              		@ link register save eliminated.
 25770 0680 80B4     		push	{r7}
 25771              	.LCFI48:
 25772              		.cfi_def_cfa_offset 4
 25773 0682 85B0     		sub	sp, sp, #20
 25774              	.LCFI49:
 25775              		.cfi_def_cfa_offset 24
 25776 0684 00AF     		add	r7, sp, #0
 25777              		.cfi_offset 7, -4
 25778              	.LCFI50:
 25779              		.cfi_def_cfa_register 7
 25780 0686 7860     		str	r0, [r7, #4]
 25781 0688 3960     		str	r1, [r7, #0]
 754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 25782              		.loc 1 754 0
 25783 068a 4FF00003 		mov	r3, #0
 25784 068e 7B81     		strh	r3, [r7, #10]	@ movhi
 25785 0690 4FF00003 		mov	r3, #0
 25786 0694 FB81     		strh	r3, [r7, #14]	@ movhi
 25787 0696 4FF00003 		mov	r3, #0
 25788 069a BB81     		strh	r3, [r7, #12]	@ movhi
 755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
 756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
 758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 25789              		.loc 1 763 0
 25790 069c 7B68     		ldr	r3, [r7, #4]
 25791 069e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 25792 06a0 9BB2     		uxth	r3, r3
 25793 06a2 23F01003 		bic	r3, r3, #16
 25794 06a6 9AB2     		uxth	r2, r3
 25795 06a8 7B68     		ldr	r3, [r7, #4]
 25796 06aa 1A84     		strh	r2, [r3, #32]	@ movhi
 764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */  
 766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 25797              		.loc 1 766 0
 25798 06ac 7B68     		ldr	r3, [r7, #4]
 25799 06ae 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 25800 06b0 FB81     		strh	r3, [r7, #14]	@ movhi
 767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 25801              		.loc 1 768 0
 25802 06b2 7B68     		ldr	r3, [r7, #4]
 25803 06b4 9B88     		ldrh	r3, [r3, #4]	@ movhi
 25804 06b6 BB81     		strh	r3, [r7, #12]	@ movhi
 769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
 771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR1;
 25805              		.loc 1 771 0
 25806 06b8 7B68     		ldr	r3, [r7, #4]
 25807 06ba 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 25808 06bc 7B81     		strh	r3, [r7, #10]	@ movhi
 772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 25809              		.loc 1 774 0
 25810 06be 7B89     		ldrh	r3, [r7, #10]	@ movhi
 25811 06c0 23F4E043 		bic	r3, r3, #28672
 25812 06c4 7B81     		strh	r3, [r7, #10]	@ movhi
 775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 25813              		.loc 1 775 0
 25814 06c6 7B89     		ldrh	r3, [r7, #10]	@ movhi
 25815 06c8 23F44073 		bic	r3, r3, #768
 25816 06cc 7B81     		strh	r3, [r7, #10]	@ movhi
 776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 25817              		.loc 1 778 0
 25818 06ce 3B68     		ldr	r3, [r7, #0]
 25819 06d0 1B88     		ldrh	r3, [r3, #0]
 25820 06d2 4FEA0323 		lsl	r3, r3, #8
 25821 06d6 9AB2     		uxth	r2, r3
 25822 06d8 7B89     		ldrh	r3, [r7, #10]	@ movhi
 25823 06da 42EA0303 		orr	r3, r2, r3
 25824 06de 7B81     		strh	r3, [r7, #10]	@ movhi
 779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 25825              		.loc 1 781 0
 25826 06e0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 25827 06e2 23F02003 		bic	r3, r3, #32
 25828 06e6 FB81     		strh	r3, [r7, #14]	@ movhi
 782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 25829              		.loc 1 783 0
 25830 06e8 3B68     		ldr	r3, [r7, #0]
 25831 06ea 9B89     		ldrh	r3, [r3, #12]
 25832 06ec 4FEA0313 		lsl	r3, r3, #4
 25833 06f0 9AB2     		uxth	r2, r3
 25834 06f2 FB89     		ldrh	r3, [r7, #14]	@ movhi
 25835 06f4 42EA0303 		orr	r3, r2, r3
 25836 06f8 FB81     		strh	r3, [r7, #14]	@ movhi
 784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output State */
 786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 25837              		.loc 1 786 0
 25838 06fa 3B68     		ldr	r3, [r7, #0]
 25839 06fc 5B88     		ldrh	r3, [r3, #2]
 25840 06fe 4FEA0313 		lsl	r3, r3, #4
 25841 0702 9AB2     		uxth	r2, r3
 25842 0704 FB89     		ldrh	r3, [r7, #14]	@ movhi
 25843 0706 42EA0303 		orr	r3, r2, r3
 25844 070a FB81     		strh	r3, [r7, #14]	@ movhi
 787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 25845              		.loc 1 788 0
 25846 070c 7A68     		ldr	r2, [r7, #4]
 25847 070e 264B     		ldr	r3, .L55
 25848 0710 9A42     		cmp	r2, r3
 25849 0712 03D0     		beq	.L53
 25850              		.loc 1 788 0 is_stmt 0 discriminator 1
 25851 0714 7A68     		ldr	r2, [r7, #4]
 25852 0716 254B     		ldr	r3, .L55+4
 25853 0718 9A42     		cmp	r2, r3
 25854 071a 33D1     		bne	.L54
 25855              	.L53:
 789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 25856              		.loc 1 796 0 is_stmt 1
 25857 071c FB89     		ldrh	r3, [r7, #14]	@ movhi
 25858 071e 23F08003 		bic	r3, r3, #128
 25859 0722 FB81     		strh	r3, [r7, #14]	@ movhi
 797:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 798:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 25860              		.loc 1 798 0
 25861 0724 3B68     		ldr	r3, [r7, #0]
 25862 0726 DB89     		ldrh	r3, [r3, #14]
 25863 0728 4FEA0313 		lsl	r3, r3, #4
 25864 072c 9AB2     		uxth	r2, r3
 25865 072e FB89     		ldrh	r3, [r7, #14]	@ movhi
 25866 0730 42EA0303 		orr	r3, r2, r3
 25867 0734 FB81     		strh	r3, [r7, #14]	@ movhi
 799:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 800:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 25868              		.loc 1 800 0
 25869 0736 FB89     		ldrh	r3, [r7, #14]	@ movhi
 25870 0738 23F04003 		bic	r3, r3, #64
 25871 073c FB81     		strh	r3, [r7, #14]	@ movhi
 801:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 802:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N State */
 803:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 25872              		.loc 1 803 0
 25873 073e 3B68     		ldr	r3, [r7, #0]
 25874 0740 9B88     		ldrh	r3, [r3, #4]
 25875 0742 4FEA0313 		lsl	r3, r3, #4
 25876 0746 9AB2     		uxth	r2, r3
 25877 0748 FB89     		ldrh	r3, [r7, #14]	@ movhi
 25878 074a 42EA0303 		orr	r3, r2, r3
 25879 074e FB81     		strh	r3, [r7, #14]	@ movhi
 804:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 805:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 25880              		.loc 1 805 0
 25881 0750 BB89     		ldrh	r3, [r7, #12]	@ movhi
 25882 0752 23F48063 		bic	r3, r3, #1024
 25883 0756 BB81     		strh	r3, [r7, #12]	@ movhi
 806:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 25884              		.loc 1 806 0
 25885 0758 BB89     		ldrh	r3, [r7, #12]	@ movhi
 25886 075a 23F40063 		bic	r3, r3, #2048
 25887 075e BB81     		strh	r3, [r7, #12]	@ movhi
 807:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 808:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 25888              		.loc 1 808 0
 25889 0760 3B68     		ldr	r3, [r7, #0]
 25890 0762 1B8A     		ldrh	r3, [r3, #16]
 25891 0764 4FEA8303 		lsl	r3, r3, #2
 25892 0768 9AB2     		uxth	r2, r3
 25893 076a BB89     		ldrh	r3, [r7, #12]	@ movhi
 25894 076c 42EA0303 		orr	r3, r2, r3
 25895 0770 BB81     		strh	r3, [r7, #12]	@ movhi
 809:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 810:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 25896              		.loc 1 810 0
 25897 0772 3B68     		ldr	r3, [r7, #0]
 25898 0774 5B8A     		ldrh	r3, [r3, #18]
 25899 0776 4FEA8303 		lsl	r3, r3, #2
 25900 077a 9AB2     		uxth	r2, r3
 25901 077c BB89     		ldrh	r3, [r7, #12]	@ movhi
 25902 077e 42EA0303 		orr	r3, r2, r3
 25903 0782 BB81     		strh	r3, [r7, #12]	@ movhi
 25904              	.L54:
 811:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 812:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 813:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 25905              		.loc 1 813 0
 25906 0784 7B68     		ldr	r3, [r7, #4]
 25907 0786 BA89     		ldrh	r2, [r7, #12]	@ movhi
 25908 0788 9A80     		strh	r2, [r3, #4]	@ movhi
 814:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 815:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
 816:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 25909              		.loc 1 816 0
 25910 078a 7B68     		ldr	r3, [r7, #4]
 25911 078c 7A89     		ldrh	r2, [r7, #10]	@ movhi
 25912 078e 1A83     		strh	r2, [r3, #24]	@ movhi
 817:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 818:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 819:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 25913              		.loc 1 819 0
 25914 0790 3B68     		ldr	r3, [r7, #0]
 25915 0792 9A68     		ldr	r2, [r3, #8]
 25916 0794 7B68     		ldr	r3, [r7, #4]
 25917 0796 9A63     		str	r2, [r3, #56]
 820:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 821:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 822:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 25918              		.loc 1 822 0
 25919 0798 7B68     		ldr	r3, [r7, #4]
 25920 079a FA89     		ldrh	r2, [r7, #14]	@ movhi
 25921 079c 1A84     		strh	r2, [r3, #32]	@ movhi
 823:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 25922              		.loc 1 823 0
 25923 079e 07F11407 		add	r7, r7, #20
 25924 07a2 BD46     		mov	sp, r7
 25925 07a4 80BC     		pop	{r7}
 25926 07a6 7047     		bx	lr
 25927              	.L56:
 25928              		.align	2
 25929              	.L55:
 25930 07a8 00000140 		.word	1073807360
 25931 07ac 00040140 		.word	1073808384
 25932              		.cfi_endproc
 25933              	.LFE126:
 25935              		.align	2
 25936              		.global	TIM_OC3Init
 25937              		.thumb
 25938              		.thumb_func
 25940              	TIM_OC3Init:
 25941              	.LFB127:
 824:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 825:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 826:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified parameters
 827:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 828:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 829:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 830:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 831:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 832:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 833:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 834:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 25942              		.loc 1 834 0
 25943              		.cfi_startproc
 25944              		@ args = 0, pretend = 0, frame = 16
 25945              		@ frame_needed = 1, uses_anonymous_args = 0
 25946              		@ link register save eliminated.
 25947 07b0 80B4     		push	{r7}
 25948              	.LCFI51:
 25949              		.cfi_def_cfa_offset 4
 25950 07b2 85B0     		sub	sp, sp, #20
 25951              	.LCFI52:
 25952              		.cfi_def_cfa_offset 24
 25953 07b4 00AF     		add	r7, sp, #0
 25954              		.cfi_offset 7, -4
 25955              	.LCFI53:
 25956              		.cfi_def_cfa_register 7
 25957 07b6 7860     		str	r0, [r7, #4]
 25958 07b8 3960     		str	r1, [r7, #0]
 835:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 25959              		.loc 1 835 0
 25960 07ba 4FF00003 		mov	r3, #0
 25961 07be 7B81     		strh	r3, [r7, #10]	@ movhi
 25962 07c0 4FF00003 		mov	r3, #0
 25963 07c4 FB81     		strh	r3, [r7, #14]	@ movhi
 25964 07c6 4FF00003 		mov	r3, #0
 25965 07ca BB81     		strh	r3, [r7, #12]	@ movhi
 836:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
 837:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 838:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 839:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 840:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 841:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 842:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 843:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC2E Bit */
 844:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 25966              		.loc 1 844 0
 25967 07cc 7B68     		ldr	r3, [r7, #4]
 25968 07ce 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 25969 07d0 9BB2     		uxth	r3, r3
 25970 07d2 23F48073 		bic	r3, r3, #256
 25971 07d6 9AB2     		uxth	r2, r3
 25972 07d8 7B68     		ldr	r3, [r7, #4]
 25973 07da 1A84     		strh	r2, [r3, #32]	@ movhi
 845:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 846:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 847:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 25974              		.loc 1 847 0
 25975 07dc 7B68     		ldr	r3, [r7, #4]
 25976 07de 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 25977 07e0 FB81     		strh	r3, [r7, #14]	@ movhi
 848:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 849:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 25978              		.loc 1 849 0
 25979 07e2 7B68     		ldr	r3, [r7, #4]
 25980 07e4 9B88     		ldrh	r3, [r3, #4]	@ movhi
 25981 07e6 BB81     		strh	r3, [r7, #12]	@ movhi
 850:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 851:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
 852:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR2;
 25982              		.loc 1 852 0
 25983 07e8 7B68     		ldr	r3, [r7, #4]
 25984 07ea 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 25985 07ec 7B81     		strh	r3, [r7, #10]	@ movhi
 853:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 854:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 855:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 25986              		.loc 1 855 0
 25987 07ee 7B89     		ldrh	r3, [r7, #10]	@ movhi
 25988 07f0 23F07003 		bic	r3, r3, #112
 25989 07f4 7B81     		strh	r3, [r7, #10]	@ movhi
 856:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 25990              		.loc 1 856 0
 25991 07f6 7B89     		ldrh	r3, [r7, #10]	@ movhi
 25992 07f8 23F00303 		bic	r3, r3, #3
 25993 07fc 7B81     		strh	r3, [r7, #10]	@ movhi
 857:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 858:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 25994              		.loc 1 858 0
 25995 07fe 3B68     		ldr	r3, [r7, #0]
 25996 0800 1A88     		ldrh	r2, [r3, #0]
 25997 0802 7B89     		ldrh	r3, [r7, #10]	@ movhi
 25998 0804 42EA0303 		orr	r3, r2, r3
 25999 0808 7B81     		strh	r3, [r7, #10]	@ movhi
 859:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 860:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 861:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 26000              		.loc 1 861 0
 26001 080a FB89     		ldrh	r3, [r7, #14]	@ movhi
 26002 080c 23F40073 		bic	r3, r3, #512
 26003 0810 FB81     		strh	r3, [r7, #14]	@ movhi
 862:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 863:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 26004              		.loc 1 863 0
 26005 0812 3B68     		ldr	r3, [r7, #0]
 26006 0814 9B89     		ldrh	r3, [r3, #12]
 26007 0816 4FEA0323 		lsl	r3, r3, #8
 26008 081a 9AB2     		uxth	r2, r3
 26009 081c FB89     		ldrh	r3, [r7, #14]	@ movhi
 26010 081e 42EA0303 		orr	r3, r2, r3
 26011 0822 FB81     		strh	r3, [r7, #14]	@ movhi
 864:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 865:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output State */
 866:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 26012              		.loc 1 866 0
 26013 0824 3B68     		ldr	r3, [r7, #0]
 26014 0826 5B88     		ldrh	r3, [r3, #2]
 26015 0828 4FEA0323 		lsl	r3, r3, #8
 26016 082c 9AB2     		uxth	r2, r3
 26017 082e FB89     		ldrh	r3, [r7, #14]	@ movhi
 26018 0830 42EA0303 		orr	r3, r2, r3
 26019 0834 FB81     		strh	r3, [r7, #14]	@ movhi
 867:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 868:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 26020              		.loc 1 868 0
 26021 0836 7A68     		ldr	r2, [r7, #4]
 26022 0838 264B     		ldr	r3, .L60
 26023 083a 9A42     		cmp	r2, r3
 26024 083c 03D0     		beq	.L58
 26025              		.loc 1 868 0 is_stmt 0 discriminator 1
 26026 083e 7A68     		ldr	r2, [r7, #4]
 26027 0840 254B     		ldr	r3, .L60+4
 26028 0842 9A42     		cmp	r2, r3
 26029 0844 33D1     		bne	.L59
 26030              	.L58:
 869:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 870:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 871:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 872:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 873:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 874:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 875:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 876:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 26031              		.loc 1 876 0 is_stmt 1
 26032 0846 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26033 0848 23F40063 		bic	r3, r3, #2048
 26034 084c FB81     		strh	r3, [r7, #14]	@ movhi
 877:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 878:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 26035              		.loc 1 878 0
 26036 084e 3B68     		ldr	r3, [r7, #0]
 26037 0850 DB89     		ldrh	r3, [r3, #14]
 26038 0852 4FEA0323 		lsl	r3, r3, #8
 26039 0856 9AB2     		uxth	r2, r3
 26040 0858 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26041 085a 42EA0303 		orr	r3, r2, r3
 26042 085e FB81     		strh	r3, [r7, #14]	@ movhi
 879:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 880:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 26043              		.loc 1 880 0
 26044 0860 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26045 0862 23F48063 		bic	r3, r3, #1024
 26046 0866 FB81     		strh	r3, [r7, #14]	@ movhi
 881:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 882:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N State */
 883:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 26047              		.loc 1 883 0
 26048 0868 3B68     		ldr	r3, [r7, #0]
 26049 086a 9B88     		ldrh	r3, [r3, #4]
 26050 086c 4FEA0323 		lsl	r3, r3, #8
 26051 0870 9AB2     		uxth	r2, r3
 26052 0872 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26053 0874 42EA0303 		orr	r3, r2, r3
 26054 0878 FB81     		strh	r3, [r7, #14]	@ movhi
 884:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 885:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 26055              		.loc 1 885 0
 26056 087a BB89     		ldrh	r3, [r7, #12]	@ movhi
 26057 087c 23F48053 		bic	r3, r3, #4096
 26058 0880 BB81     		strh	r3, [r7, #12]	@ movhi
 886:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 26059              		.loc 1 886 0
 26060 0882 BB89     		ldrh	r3, [r7, #12]	@ movhi
 26061 0884 23F40053 		bic	r3, r3, #8192
 26062 0888 BB81     		strh	r3, [r7, #12]	@ movhi
 887:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 888:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 26063              		.loc 1 888 0
 26064 088a 3B68     		ldr	r3, [r7, #0]
 26065 088c 1B8A     		ldrh	r3, [r3, #16]
 26066 088e 4FEA0313 		lsl	r3, r3, #4
 26067 0892 9AB2     		uxth	r2, r3
 26068 0894 BB89     		ldrh	r3, [r7, #12]	@ movhi
 26069 0896 42EA0303 		orr	r3, r2, r3
 26070 089a BB81     		strh	r3, [r7, #12]	@ movhi
 889:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 890:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 26071              		.loc 1 890 0
 26072 089c 3B68     		ldr	r3, [r7, #0]
 26073 089e 5B8A     		ldrh	r3, [r3, #18]
 26074 08a0 4FEA0313 		lsl	r3, r3, #4
 26075 08a4 9AB2     		uxth	r2, r3
 26076 08a6 BB89     		ldrh	r3, [r7, #12]	@ movhi
 26077 08a8 42EA0303 		orr	r3, r2, r3
 26078 08ac BB81     		strh	r3, [r7, #12]	@ movhi
 26079              	.L59:
 891:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 892:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 893:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 26080              		.loc 1 893 0
 26081 08ae 7B68     		ldr	r3, [r7, #4]
 26082 08b0 BA89     		ldrh	r2, [r7, #12]	@ movhi
 26083 08b2 9A80     		strh	r2, [r3, #4]	@ movhi
 894:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 895:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
 896:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 26084              		.loc 1 896 0
 26085 08b4 7B68     		ldr	r3, [r7, #4]
 26086 08b6 7A89     		ldrh	r2, [r7, #10]	@ movhi
 26087 08b8 9A83     		strh	r2, [r3, #28]	@ movhi
 897:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 898:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 899:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 26088              		.loc 1 899 0
 26089 08ba 3B68     		ldr	r3, [r7, #0]
 26090 08bc 9A68     		ldr	r2, [r3, #8]
 26091 08be 7B68     		ldr	r3, [r7, #4]
 26092 08c0 DA63     		str	r2, [r3, #60]
 900:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 901:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 902:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 26093              		.loc 1 902 0
 26094 08c2 7B68     		ldr	r3, [r7, #4]
 26095 08c4 FA89     		ldrh	r2, [r7, #14]	@ movhi
 26096 08c6 1A84     		strh	r2, [r3, #32]	@ movhi
 903:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26097              		.loc 1 903 0
 26098 08c8 07F11407 		add	r7, r7, #20
 26099 08cc BD46     		mov	sp, r7
 26100 08ce 80BC     		pop	{r7}
 26101 08d0 7047     		bx	lr
 26102              	.L61:
 26103 08d2 00BF     		.align	2
 26104              	.L60:
 26105 08d4 00000140 		.word	1073807360
 26106 08d8 00040140 		.word	1073808384
 26107              		.cfi_endproc
 26108              	.LFE127:
 26110              		.align	2
 26111              		.global	TIM_OC4Init
 26112              		.thumb
 26113              		.thumb_func
 26115              	TIM_OC4Init:
 26116              	.LFB128:
 904:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 905:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 906:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified parameters
 907:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 909:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 910:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 911:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 912:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 913:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 914:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26117              		.loc 1 914 0
 26118              		.cfi_startproc
 26119              		@ args = 0, pretend = 0, frame = 16
 26120              		@ frame_needed = 1, uses_anonymous_args = 0
 26121              		@ link register save eliminated.
 26122 08dc 80B4     		push	{r7}
 26123              	.LCFI54:
 26124              		.cfi_def_cfa_offset 4
 26125 08de 85B0     		sub	sp, sp, #20
 26126              	.LCFI55:
 26127              		.cfi_def_cfa_offset 24
 26128 08e0 00AF     		add	r7, sp, #0
 26129              		.cfi_offset 7, -4
 26130              	.LCFI56:
 26131              		.cfi_def_cfa_register 7
 26132 08e2 7860     		str	r0, [r7, #4]
 26133 08e4 3960     		str	r1, [r7, #0]
 915:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 26134              		.loc 1 915 0
 26135 08e6 4FF00003 		mov	r3, #0
 26136 08ea BB81     		strh	r3, [r7, #12]	@ movhi
 26137 08ec 4FF00003 		mov	r3, #0
 26138 08f0 7B81     		strh	r3, [r7, #10]	@ movhi
 26139 08f2 4FF00003 		mov	r3, #0
 26140 08f6 FB81     		strh	r3, [r7, #14]	@ movhi
 916:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
 917:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 919:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 920:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 921:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 922:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 923:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
 924:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 26141              		.loc 1 924 0
 26142 08f8 7B68     		ldr	r3, [r7, #4]
 26143 08fa 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 26144 08fc 9BB2     		uxth	r3, r3
 26145 08fe 23F48053 		bic	r3, r3, #4096
 26146 0902 9AB2     		uxth	r2, r3
 26147 0904 7B68     		ldr	r3, [r7, #4]
 26148 0906 1A84     		strh	r2, [r3, #32]	@ movhi
 925:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 926:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 927:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 26149              		.loc 1 927 0
 26150 0908 7B68     		ldr	r3, [r7, #4]
 26151 090a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 26152 090c 7B81     		strh	r3, [r7, #10]	@ movhi
 928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 929:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 26153              		.loc 1 929 0
 26154 090e 7B68     		ldr	r3, [r7, #4]
 26155 0910 9B88     		ldrh	r3, [r3, #4]	@ movhi
 26156 0912 FB81     		strh	r3, [r7, #14]	@ movhi
 930:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 931:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
 932:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR2;
 26157              		.loc 1 932 0
 26158 0914 7B68     		ldr	r3, [r7, #4]
 26159 0916 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 26160 0918 BB81     		strh	r3, [r7, #12]	@ movhi
 933:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 934:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 935:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 26161              		.loc 1 935 0
 26162 091a BB89     		ldrh	r3, [r7, #12]	@ movhi
 26163 091c 23F4E043 		bic	r3, r3, #28672
 26164 0920 BB81     		strh	r3, [r7, #12]	@ movhi
 936:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 26165              		.loc 1 936 0
 26166 0922 BB89     		ldrh	r3, [r7, #12]	@ movhi
 26167 0924 23F44073 		bic	r3, r3, #768
 26168 0928 BB81     		strh	r3, [r7, #12]	@ movhi
 937:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 939:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 26169              		.loc 1 939 0
 26170 092a 3B68     		ldr	r3, [r7, #0]
 26171 092c 1B88     		ldrh	r3, [r3, #0]
 26172 092e 4FEA0323 		lsl	r3, r3, #8
 26173 0932 9AB2     		uxth	r2, r3
 26174 0934 BB89     		ldrh	r3, [r7, #12]	@ movhi
 26175 0936 42EA0303 		orr	r3, r2, r3
 26176 093a BB81     		strh	r3, [r7, #12]	@ movhi
 940:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 941:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 942:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 26177              		.loc 1 942 0
 26178 093c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 26179 093e 23F40053 		bic	r3, r3, #8192
 26180 0942 7B81     		strh	r3, [r7, #10]	@ movhi
 943:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 944:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 26181              		.loc 1 944 0
 26182 0944 3B68     		ldr	r3, [r7, #0]
 26183 0946 9B89     		ldrh	r3, [r3, #12]
 26184 0948 4FEA0333 		lsl	r3, r3, #12
 26185 094c 9AB2     		uxth	r2, r3
 26186 094e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 26187 0950 42EA0303 		orr	r3, r2, r3
 26188 0954 7B81     		strh	r3, [r7, #10]	@ movhi
 945:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 946:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output State */
 947:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 26189              		.loc 1 947 0
 26190 0956 3B68     		ldr	r3, [r7, #0]
 26191 0958 5B88     		ldrh	r3, [r3, #2]
 26192 095a 4FEA0333 		lsl	r3, r3, #12
 26193 095e 9AB2     		uxth	r2, r3
 26194 0960 7B89     		ldrh	r3, [r7, #10]	@ movhi
 26195 0962 42EA0303 		orr	r3, r2, r3
 26196 0966 7B81     		strh	r3, [r7, #10]	@ movhi
 948:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 949:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 26197              		.loc 1 949 0
 26198 0968 7A68     		ldr	r2, [r7, #4]
 26199 096a 134B     		ldr	r3, .L65
 26200 096c 9A42     		cmp	r2, r3
 26201 096e 03D0     		beq	.L63
 26202              		.loc 1 949 0 is_stmt 0 discriminator 1
 26203 0970 7A68     		ldr	r2, [r7, #4]
 26204 0972 124B     		ldr	r3, .L65+4
 26205 0974 9A42     		cmp	r2, r3
 26206 0976 0CD1     		bne	.L64
 26207              	.L63:
 950:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 951:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 952:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output Compare IDLE State */
 953:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 26208              		.loc 1 953 0 is_stmt 1
 26209 0978 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26210 097a 23F48043 		bic	r3, r3, #16384
 26211 097e FB81     		strh	r3, [r7, #14]	@ movhi
 954:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 955:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 26212              		.loc 1 955 0
 26213 0980 3B68     		ldr	r3, [r7, #0]
 26214 0982 1B8A     		ldrh	r3, [r3, #16]
 26215 0984 4FEA8313 		lsl	r3, r3, #6
 26216 0988 9AB2     		uxth	r2, r3
 26217 098a FB89     		ldrh	r3, [r7, #14]	@ movhi
 26218 098c 42EA0303 		orr	r3, r2, r3
 26219 0990 FB81     		strh	r3, [r7, #14]	@ movhi
 26220              	.L64:
 956:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 957:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 958:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 26221              		.loc 1 958 0
 26222 0992 7B68     		ldr	r3, [r7, #4]
 26223 0994 FA89     		ldrh	r2, [r7, #14]	@ movhi
 26224 0996 9A80     		strh	r2, [r3, #4]	@ movhi
 959:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 960:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */  
 961:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 26225              		.loc 1 961 0
 26226 0998 7B68     		ldr	r3, [r7, #4]
 26227 099a BA89     		ldrh	r2, [r7, #12]	@ movhi
 26228 099c 9A83     		strh	r2, [r3, #28]	@ movhi
 962:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 963:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 964:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 26229              		.loc 1 964 0
 26230 099e 3B68     		ldr	r3, [r7, #0]
 26231 09a0 9A68     		ldr	r2, [r3, #8]
 26232 09a2 7B68     		ldr	r3, [r7, #4]
 26233 09a4 1A64     		str	r2, [r3, #64]
 965:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 966:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 967:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 26234              		.loc 1 967 0
 26235 09a6 7B68     		ldr	r3, [r7, #4]
 26236 09a8 7A89     		ldrh	r2, [r7, #10]	@ movhi
 26237 09aa 1A84     		strh	r2, [r3, #32]	@ movhi
 968:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26238              		.loc 1 968 0
 26239 09ac 07F11407 		add	r7, r7, #20
 26240 09b0 BD46     		mov	sp, r7
 26241 09b2 80BC     		pop	{r7}
 26242 09b4 7047     		bx	lr
 26243              	.L66:
 26244 09b6 00BF     		.align	2
 26245              	.L65:
 26246 09b8 00000140 		.word	1073807360
 26247 09bc 00040140 		.word	1073808384
 26248              		.cfi_endproc
 26249              	.LFE128:
 26251              		.align	2
 26252              		.global	TIM_OCStructInit
 26253              		.thumb
 26254              		.thumb_func
 26256              	TIM_OCStructInit:
 26257              	.LFB129:
 969:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 970:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 971:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 972:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
 973:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         be initialized.
 974:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 975:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 976:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 977:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26258              		.loc 1 977 0
 26259              		.cfi_startproc
 26260              		@ args = 0, pretend = 0, frame = 8
 26261              		@ frame_needed = 1, uses_anonymous_args = 0
 26262              		@ link register save eliminated.
 26263 09c0 80B4     		push	{r7}
 26264              	.LCFI57:
 26265              		.cfi_def_cfa_offset 4
 26266 09c2 83B0     		sub	sp, sp, #12
 26267              	.LCFI58:
 26268              		.cfi_def_cfa_offset 16
 26269 09c4 00AF     		add	r7, sp, #0
 26270              		.cfi_offset 7, -4
 26271              	.LCFI59:
 26272              		.cfi_def_cfa_register 7
 26273 09c6 7860     		str	r0, [r7, #4]
 978:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the default configuration */
 979:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 26274              		.loc 1 979 0
 26275 09c8 7B68     		ldr	r3, [r7, #4]
 26276 09ca 4FF00002 		mov	r2, #0
 26277 09ce 1A80     		strh	r2, [r3, #0]	@ movhi
 980:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 26278              		.loc 1 980 0
 26279 09d0 7B68     		ldr	r3, [r7, #4]
 26280 09d2 4FF00002 		mov	r2, #0
 26281 09d6 5A80     		strh	r2, [r3, #2]	@ movhi
 981:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 26282              		.loc 1 981 0
 26283 09d8 7B68     		ldr	r3, [r7, #4]
 26284 09da 4FF00002 		mov	r2, #0
 26285 09de 9A80     		strh	r2, [r3, #4]	@ movhi
 982:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 26286              		.loc 1 982 0
 26287 09e0 7B68     		ldr	r3, [r7, #4]
 26288 09e2 4FF00002 		mov	r2, #0
 26289 09e6 9A60     		str	r2, [r3, #8]
 983:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 26290              		.loc 1 983 0
 26291 09e8 7B68     		ldr	r3, [r7, #4]
 26292 09ea 4FF00002 		mov	r2, #0
 26293 09ee 9A81     		strh	r2, [r3, #12]	@ movhi
 984:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 26294              		.loc 1 984 0
 26295 09f0 7B68     		ldr	r3, [r7, #4]
 26296 09f2 4FF00002 		mov	r2, #0
 26297 09f6 DA81     		strh	r2, [r3, #14]	@ movhi
 985:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 26298              		.loc 1 985 0
 26299 09f8 7B68     		ldr	r3, [r7, #4]
 26300 09fa 4FF00002 		mov	r2, #0
 26301 09fe 1A82     		strh	r2, [r3, #16]	@ movhi
 986:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 26302              		.loc 1 986 0
 26303 0a00 7B68     		ldr	r3, [r7, #4]
 26304 0a02 4FF00002 		mov	r2, #0
 26305 0a06 5A82     		strh	r2, [r3, #18]	@ movhi
 987:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26306              		.loc 1 987 0
 26307 0a08 07F10C07 		add	r7, r7, #12
 26308 0a0c BD46     		mov	sp, r7
 26309 0a0e 80BC     		pop	{r7}
 26310 0a10 7047     		bx	lr
 26311              		.cfi_endproc
 26312              	.LFE129:
 26314 0a12 00BF     		.align	2
 26315              		.global	TIM_SelectOCxM
 26316              		.thumb
 26317              		.thumb_func
 26319              	TIM_SelectOCxM:
 26320              	.LFB130:
 988:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 989:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 990:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
 991:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   This function disables the selected channel before changing the Output
 992:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         Compare Mode. If needed, user has to enable this channel using
 993:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         TIM_CCxCmd() and TIM_CCxNCmd() functions.
 994:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 995:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
 996:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 997:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
 998:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
 999:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1000:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
1001:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
1002:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *           This parameter can be one of the following values:
1003:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Timing
1004:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Active
1005:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Toggle
1006:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_PWM1
1007:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_PWM2
1008:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active
1009:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive
1010:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1011:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1012:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
1013:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26321              		.loc 1 1013 0
 26322              		.cfi_startproc
 26323              		@ args = 0, pretend = 0, frame = 16
 26324              		@ frame_needed = 1, uses_anonymous_args = 0
 26325              		@ link register save eliminated.
 26326 0a14 80B4     		push	{r7}
 26327              	.LCFI60:
 26328              		.cfi_def_cfa_offset 4
 26329 0a16 85B0     		sub	sp, sp, #20
 26330              	.LCFI61:
 26331              		.cfi_def_cfa_offset 24
 26332 0a18 00AF     		add	r7, sp, #0
 26333              		.cfi_offset 7, -4
 26334              	.LCFI62:
 26335              		.cfi_def_cfa_register 7
 26336 0a1a 7860     		str	r0, [r7, #4]
 26337 0a1c 1346     		mov	r3, r2
 26338 0a1e 0A46     		mov	r2, r1	@ movhi
 26339 0a20 7A80     		strh	r2, [r7, #2]	@ movhi
 26340 0a22 3B80     		strh	r3, [r7, #0]	@ movhi
1014:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint32_t tmp = 0;
 26341              		.loc 1 1014 0
 26342 0a24 4FF00003 		mov	r3, #0
 26343 0a28 FB60     		str	r3, [r7, #12]
1015:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmp1 = 0;
 26344              		.loc 1 1015 0
 26345 0a2a 4FF00003 		mov	r3, #0
 26346 0a2e 7B81     		strh	r3, [r7, #10]	@ movhi
1016:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1017:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1018:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1019:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1020:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
1021:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1022:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp = (uint32_t) TIMx;
 26347              		.loc 1 1022 0
 26348 0a30 7B68     		ldr	r3, [r7, #4]
 26349 0a32 FB60     		str	r3, [r7, #12]
1023:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp += CCMR_OFFSET;
 26350              		.loc 1 1023 0
 26351 0a34 FB68     		ldr	r3, [r7, #12]
 26352 0a36 03F11803 		add	r3, r3, #24
 26353 0a3a FB60     		str	r3, [r7, #12]
1024:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1025:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 26354              		.loc 1 1025 0
 26355 0a3c 7B88     		ldrh	r3, [r7, #2]
 26356 0a3e 4FF00102 		mov	r2, #1
 26357 0a42 02FA03F3 		lsl	r3, r2, r3
 26358 0a46 7B81     		strh	r3, [r7, #10]	@ movhi
1026:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1027:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
1028:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
 26359              		.loc 1 1028 0
 26360 0a48 7B68     		ldr	r3, [r7, #4]
 26361 0a4a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 26362 0a4c 9AB2     		uxth	r2, r3
 26363 0a4e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 26364 0a50 6FEA0303 		mvn	r3, r3
 26365 0a54 9BB2     		uxth	r3, r3
 26366 0a56 02EA0303 		and	r3, r2, r3
 26367 0a5a 9AB2     		uxth	r2, r3
 26368 0a5c 7B68     		ldr	r3, [r7, #4]
 26369 0a5e 1A84     		strh	r2, [r3, #32]	@ movhi
1029:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1030:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 26370              		.loc 1 1030 0
 26371 0a60 7B88     		ldrh	r3, [r7, #2]
 26372 0a62 002B     		cmp	r3, #0
 26373 0a64 02D0     		beq	.L69
 26374              		.loc 1 1030 0 is_stmt 0 discriminator 1
 26375 0a66 7B88     		ldrh	r3, [r7, #2]
 26376 0a68 082B     		cmp	r3, #8
 26377 0a6a 16D1     		bne	.L70
 26378              	.L69:
1031:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1032:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmp += (TIM_Channel>>1);
 26379              		.loc 1 1032 0 is_stmt 1
 26380 0a6c 7B88     		ldrh	r3, [r7, #2]
 26381 0a6e 4FEA5303 		lsr	r3, r3, #1
 26382 0a72 9BB2     		uxth	r3, r3
 26383 0a74 FA68     		ldr	r2, [r7, #12]
 26384 0a76 D318     		adds	r3, r2, r3
 26385 0a78 FB60     		str	r3, [r7, #12]
1033:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1034:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1035:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 26386              		.loc 1 1035 0
 26387 0a7a FA68     		ldr	r2, [r7, #12]
 26388 0a7c FB68     		ldr	r3, [r7, #12]
 26389 0a7e 1968     		ldr	r1, [r3, #0]
 26390 0a80 4FF68F73 		movw	r3, #65423
 26391 0a84 01EA0303 		and	r3, r1, r3
 26392 0a88 1360     		str	r3, [r2, #0]
1036:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
1037:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1038:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
 26393              		.loc 1 1038 0
 26394 0a8a FB68     		ldr	r3, [r7, #12]
 26395 0a8c FA68     		ldr	r2, [r7, #12]
 26396 0a8e 1168     		ldr	r1, [r2, #0]
 26397 0a90 3A88     		ldrh	r2, [r7, #0]
 26398 0a92 41EA0202 		orr	r2, r1, r2
 26399 0a96 1A60     		str	r2, [r3, #0]
 26400 0a98 1BE0     		b	.L68
 26401              	.L70:
1039:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1040:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
1041:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1042:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 26402              		.loc 1 1042 0
 26403 0a9a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 26404 0a9c A3F10403 		sub	r3, r3, #4
 26405 0aa0 9BB2     		uxth	r3, r3
 26406 0aa2 4FEA5303 		lsr	r3, r3, #1
 26407 0aa6 9BB2     		uxth	r3, r3
 26408 0aa8 FA68     		ldr	r2, [r7, #12]
 26409 0aaa D318     		adds	r3, r2, r3
 26410 0aac FB60     		str	r3, [r7, #12]
1043:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1044:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1045:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 26411              		.loc 1 1045 0
 26412 0aae FA68     		ldr	r2, [r7, #12]
 26413 0ab0 FB68     		ldr	r3, [r7, #12]
 26414 0ab2 1968     		ldr	r1, [r3, #0]
 26415 0ab4 48F6FF73 		movw	r3, #36863
 26416 0ab8 01EA0303 		and	r3, r1, r3
 26417 0abc 1360     		str	r3, [r2, #0]
1046:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
1047:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1048:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 26418              		.loc 1 1048 0
 26419 0abe FB68     		ldr	r3, [r7, #12]
 26420 0ac0 FA68     		ldr	r2, [r7, #12]
 26421 0ac2 1168     		ldr	r1, [r2, #0]
 26422 0ac4 3A88     		ldrh	r2, [r7, #0]	@ movhi
 26423 0ac6 4FEA0222 		lsl	r2, r2, #8
 26424 0aca 92B2     		uxth	r2, r2
 26425 0acc 41EA0202 		orr	r2, r1, r2
 26426 0ad0 1A60     		str	r2, [r3, #0]
 26427              	.L68:
1049:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1050:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26428              		.loc 1 1050 0
 26429 0ad2 07F11407 		add	r7, r7, #20
 26430 0ad6 BD46     		mov	sp, r7
 26431 0ad8 80BC     		pop	{r7}
 26432 0ada 7047     		bx	lr
 26433              		.cfi_endproc
 26434              	.LFE130:
 26436              		.align	2
 26437              		.global	TIM_SetCompare1
 26438              		.thumb
 26439              		.thumb_func
 26441              	TIM_SetCompare1:
 26442              	.LFB131:
1051:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1052:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1053:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
1054:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1055:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
1056:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1057:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1058:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
1059:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26443              		.loc 1 1059 0
 26444              		.cfi_startproc
 26445              		@ args = 0, pretend = 0, frame = 8
 26446              		@ frame_needed = 1, uses_anonymous_args = 0
 26447              		@ link register save eliminated.
 26448 0adc 80B4     		push	{r7}
 26449              	.LCFI63:
 26450              		.cfi_def_cfa_offset 4
 26451 0ade 83B0     		sub	sp, sp, #12
 26452              	.LCFI64:
 26453              		.cfi_def_cfa_offset 16
 26454 0ae0 00AF     		add	r7, sp, #0
 26455              		.cfi_offset 7, -4
 26456              	.LCFI65:
 26457              		.cfi_def_cfa_register 7
 26458 0ae2 7860     		str	r0, [r7, #4]
 26459 0ae4 3960     		str	r1, [r7, #0]
1060:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1061:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1062:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1063:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare1 Register value */
1064:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR1 = Compare1;
 26460              		.loc 1 1064 0
 26461 0ae6 7B68     		ldr	r3, [r7, #4]
 26462 0ae8 3A68     		ldr	r2, [r7, #0]
 26463 0aea 5A63     		str	r2, [r3, #52]
1065:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26464              		.loc 1 1065 0
 26465 0aec 07F10C07 		add	r7, r7, #12
 26466 0af0 BD46     		mov	sp, r7
 26467 0af2 80BC     		pop	{r7}
 26468 0af4 7047     		bx	lr
 26469              		.cfi_endproc
 26470              	.LFE131:
 26472 0af6 00BF     		.align	2
 26473              		.global	TIM_SetCompare2
 26474              		.thumb
 26475              		.thumb_func
 26477              	TIM_SetCompare2:
 26478              	.LFB132:
1066:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1067:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1068:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
1069:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1070:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1071:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
1072:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1073:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1074:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
1075:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26479              		.loc 1 1075 0
 26480              		.cfi_startproc
 26481              		@ args = 0, pretend = 0, frame = 8
 26482              		@ frame_needed = 1, uses_anonymous_args = 0
 26483              		@ link register save eliminated.
 26484 0af8 80B4     		push	{r7}
 26485              	.LCFI66:
 26486              		.cfi_def_cfa_offset 4
 26487 0afa 83B0     		sub	sp, sp, #12
 26488              	.LCFI67:
 26489              		.cfi_def_cfa_offset 16
 26490 0afc 00AF     		add	r7, sp, #0
 26491              		.cfi_offset 7, -4
 26492              	.LCFI68:
 26493              		.cfi_def_cfa_register 7
 26494 0afe 7860     		str	r0, [r7, #4]
 26495 0b00 3960     		str	r1, [r7, #0]
1076:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1077:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1078:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1079:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare2 Register value */
1080:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR2 = Compare2;
 26496              		.loc 1 1080 0
 26497 0b02 7B68     		ldr	r3, [r7, #4]
 26498 0b04 3A68     		ldr	r2, [r7, #0]
 26499 0b06 9A63     		str	r2, [r3, #56]
1081:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26500              		.loc 1 1081 0
 26501 0b08 07F10C07 		add	r7, r7, #12
 26502 0b0c BD46     		mov	sp, r7
 26503 0b0e 80BC     		pop	{r7}
 26504 0b10 7047     		bx	lr
 26505              		.cfi_endproc
 26506              	.LFE132:
 26508 0b12 00BF     		.align	2
 26509              		.global	TIM_SetCompare3
 26510              		.thumb
 26511              		.thumb_func
 26513              	TIM_SetCompare3:
 26514              	.LFB133:
1082:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1083:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1084:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
1085:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1086:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
1087:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1088:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1089:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
1090:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26515              		.loc 1 1090 0
 26516              		.cfi_startproc
 26517              		@ args = 0, pretend = 0, frame = 8
 26518              		@ frame_needed = 1, uses_anonymous_args = 0
 26519              		@ link register save eliminated.
 26520 0b14 80B4     		push	{r7}
 26521              	.LCFI69:
 26522              		.cfi_def_cfa_offset 4
 26523 0b16 83B0     		sub	sp, sp, #12
 26524              	.LCFI70:
 26525              		.cfi_def_cfa_offset 16
 26526 0b18 00AF     		add	r7, sp, #0
 26527              		.cfi_offset 7, -4
 26528              	.LCFI71:
 26529              		.cfi_def_cfa_register 7
 26530 0b1a 7860     		str	r0, [r7, #4]
 26531 0b1c 3960     		str	r1, [r7, #0]
1091:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1092:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1093:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1094:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare3 Register value */
1095:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR3 = Compare3;
 26532              		.loc 1 1095 0
 26533 0b1e 7B68     		ldr	r3, [r7, #4]
 26534 0b20 3A68     		ldr	r2, [r7, #0]
 26535 0b22 DA63     		str	r2, [r3, #60]
1096:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26536              		.loc 1 1096 0
 26537 0b24 07F10C07 		add	r7, r7, #12
 26538 0b28 BD46     		mov	sp, r7
 26539 0b2a 80BC     		pop	{r7}
 26540 0b2c 7047     		bx	lr
 26541              		.cfi_endproc
 26542              	.LFE133:
 26544 0b2e 00BF     		.align	2
 26545              		.global	TIM_SetCompare4
 26546              		.thumb
 26547              		.thumb_func
 26549              	TIM_SetCompare4:
 26550              	.LFB134:
1097:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1098:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1099:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
1100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
1102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
1105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26551              		.loc 1 1105 0
 26552              		.cfi_startproc
 26553              		@ args = 0, pretend = 0, frame = 8
 26554              		@ frame_needed = 1, uses_anonymous_args = 0
 26555              		@ link register save eliminated.
 26556 0b30 80B4     		push	{r7}
 26557              	.LCFI72:
 26558              		.cfi_def_cfa_offset 4
 26559 0b32 83B0     		sub	sp, sp, #12
 26560              	.LCFI73:
 26561              		.cfi_def_cfa_offset 16
 26562 0b34 00AF     		add	r7, sp, #0
 26563              		.cfi_offset 7, -4
 26564              	.LCFI74:
 26565              		.cfi_def_cfa_register 7
 26566 0b36 7860     		str	r0, [r7, #4]
 26567 0b38 3960     		str	r1, [r7, #0]
1106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare4 Register value */
1110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR4 = Compare4;
 26568              		.loc 1 1110 0
 26569 0b3a 7B68     		ldr	r3, [r7, #4]
 26570 0b3c 3A68     		ldr	r2, [r7, #0]
 26571 0b3e 1A64     		str	r2, [r3, #64]
1111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26572              		.loc 1 1111 0
 26573 0b40 07F10C07 		add	r7, r7, #12
 26574 0b44 BD46     		mov	sp, r7
 26575 0b46 80BC     		pop	{r7}
 26576 0b48 7047     		bx	lr
 26577              		.cfi_endproc
 26578              	.LFE134:
 26580 0b4a 00BF     		.align	2
 26581              		.global	TIM_ForcedOC1Config
 26582              		.thumb
 26583              		.thumb_func
 26585              	TIM_ForcedOC1Config:
 26586              	.LFB135:
1112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
1119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26587              		.loc 1 1123 0
 26588              		.cfi_startproc
 26589              		@ args = 0, pretend = 0, frame = 16
 26590              		@ frame_needed = 1, uses_anonymous_args = 0
 26591              		@ link register save eliminated.
 26592 0b4c 80B4     		push	{r7}
 26593              	.LCFI75:
 26594              		.cfi_def_cfa_offset 4
 26595 0b4e 85B0     		sub	sp, sp, #20
 26596              	.LCFI76:
 26597              		.cfi_def_cfa_offset 24
 26598 0b50 00AF     		add	r7, sp, #0
 26599              		.cfi_offset 7, -4
 26600              	.LCFI77:
 26601              		.cfi_def_cfa_register 7
 26602 0b52 7860     		str	r0, [r7, #4]
 26603 0b54 0B46     		mov	r3, r1
 26604 0b56 7B80     		strh	r3, [r7, #2]	@ movhi
1124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 26605              		.loc 1 1124 0
 26606 0b58 4FF00003 		mov	r3, #0
 26607 0b5c FB81     		strh	r3, [r7, #14]	@ movhi
1125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 26608              		.loc 1 1129 0
 26609 0b5e 7B68     		ldr	r3, [r7, #4]
 26610 0b60 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 26611 0b62 FB81     		strh	r3, [r7, #14]	@ movhi
1130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC1M Bits */
1132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 26612              		.loc 1 1132 0
 26613 0b64 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26614 0b66 23F07003 		bic	r3, r3, #112
 26615 0b6a FB81     		strh	r3, [r7, #14]	@ movhi
1133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
 26616              		.loc 1 1135 0
 26617 0b6c FA89     		ldrh	r2, [r7, #14]	@ movhi
 26618 0b6e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 26619 0b70 42EA0303 		orr	r3, r2, r3
 26620 0b74 FB81     		strh	r3, [r7, #14]	@ movhi
1136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 26621              		.loc 1 1138 0
 26622 0b76 7B68     		ldr	r3, [r7, #4]
 26623 0b78 FA89     		ldrh	r2, [r7, #14]	@ movhi
 26624 0b7a 1A83     		strh	r2, [r3, #24]	@ movhi
1139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26625              		.loc 1 1139 0
 26626 0b7c 07F11407 		add	r7, r7, #20
 26627 0b80 BD46     		mov	sp, r7
 26628 0b82 80BC     		pop	{r7}
 26629 0b84 7047     		bx	lr
 26630              		.cfi_endproc
 26631              	.LFE135:
 26633 0b86 00BF     		.align	2
 26634              		.global	TIM_ForcedOC2Config
 26635              		.thumb
 26636              		.thumb_func
 26638              	TIM_ForcedOC2Config:
 26639              	.LFB136:
1140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
1148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26640              		.loc 1 1152 0
 26641              		.cfi_startproc
 26642              		@ args = 0, pretend = 0, frame = 16
 26643              		@ frame_needed = 1, uses_anonymous_args = 0
 26644              		@ link register save eliminated.
 26645 0b88 80B4     		push	{r7}
 26646              	.LCFI78:
 26647              		.cfi_def_cfa_offset 4
 26648 0b8a 85B0     		sub	sp, sp, #20
 26649              	.LCFI79:
 26650              		.cfi_def_cfa_offset 24
 26651 0b8c 00AF     		add	r7, sp, #0
 26652              		.cfi_offset 7, -4
 26653              	.LCFI80:
 26654              		.cfi_def_cfa_register 7
 26655 0b8e 7860     		str	r0, [r7, #4]
 26656 0b90 0B46     		mov	r3, r1
 26657 0b92 7B80     		strh	r3, [r7, #2]	@ movhi
1153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 26658              		.loc 1 1153 0
 26659 0b94 4FF00003 		mov	r3, #0
 26660 0b98 FB81     		strh	r3, [r7, #14]	@ movhi
1154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 26661              		.loc 1 1158 0
 26662 0b9a 7B68     		ldr	r3, [r7, #4]
 26663 0b9c 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 26664 0b9e FB81     		strh	r3, [r7, #14]	@ movhi
1159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC2M Bits */
1161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 26665              		.loc 1 1161 0
 26666 0ba0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26667 0ba2 23F4E043 		bic	r3, r3, #28672
 26668 0ba6 FB81     		strh	r3, [r7, #14]	@ movhi
1162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 26669              		.loc 1 1164 0
 26670 0ba8 7B88     		ldrh	r3, [r7, #2]	@ movhi
 26671 0baa 4FEA0323 		lsl	r3, r3, #8
 26672 0bae 9AB2     		uxth	r2, r3
 26673 0bb0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26674 0bb2 42EA0303 		orr	r3, r2, r3
 26675 0bb6 FB81     		strh	r3, [r7, #14]	@ movhi
1165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 26676              		.loc 1 1167 0
 26677 0bb8 7B68     		ldr	r3, [r7, #4]
 26678 0bba FA89     		ldrh	r2, [r7, #14]	@ movhi
 26679 0bbc 1A83     		strh	r2, [r3, #24]	@ movhi
1168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26680              		.loc 1 1168 0
 26681 0bbe 07F11407 		add	r7, r7, #20
 26682 0bc2 BD46     		mov	sp, r7
 26683 0bc4 80BC     		pop	{r7}
 26684 0bc6 7047     		bx	lr
 26685              		.cfi_endproc
 26686              	.LFE136:
 26688              		.align	2
 26689              		.global	TIM_ForcedOC3Config
 26690              		.thumb
 26691              		.thumb_func
 26693              	TIM_ForcedOC3Config:
 26694              	.LFB137:
1169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
1176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26695              		.loc 1 1180 0
 26696              		.cfi_startproc
 26697              		@ args = 0, pretend = 0, frame = 16
 26698              		@ frame_needed = 1, uses_anonymous_args = 0
 26699              		@ link register save eliminated.
 26700 0bc8 80B4     		push	{r7}
 26701              	.LCFI81:
 26702              		.cfi_def_cfa_offset 4
 26703 0bca 85B0     		sub	sp, sp, #20
 26704              	.LCFI82:
 26705              		.cfi_def_cfa_offset 24
 26706 0bcc 00AF     		add	r7, sp, #0
 26707              		.cfi_offset 7, -4
 26708              	.LCFI83:
 26709              		.cfi_def_cfa_register 7
 26710 0bce 7860     		str	r0, [r7, #4]
 26711 0bd0 0B46     		mov	r3, r1
 26712 0bd2 7B80     		strh	r3, [r7, #2]	@ movhi
1181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 26713              		.loc 1 1181 0
 26714 0bd4 4FF00003 		mov	r3, #0
 26715 0bd8 FB81     		strh	r3, [r7, #14]	@ movhi
1182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 26716              		.loc 1 1187 0
 26717 0bda 7B68     		ldr	r3, [r7, #4]
 26718 0bdc 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 26719 0bde FB81     		strh	r3, [r7, #14]	@ movhi
1188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC1M Bits */
1190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 26720              		.loc 1 1190 0
 26721 0be0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26722 0be2 23F07003 		bic	r3, r3, #112
 26723 0be6 FB81     		strh	r3, [r7, #14]	@ movhi
1191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
 26724              		.loc 1 1193 0
 26725 0be8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 26726 0bea 7B88     		ldrh	r3, [r7, #2]	@ movhi
 26727 0bec 42EA0303 		orr	r3, r2, r3
 26728 0bf0 FB81     		strh	r3, [r7, #14]	@ movhi
1194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 26729              		.loc 1 1196 0
 26730 0bf2 7B68     		ldr	r3, [r7, #4]
 26731 0bf4 FA89     		ldrh	r2, [r7, #14]	@ movhi
 26732 0bf6 9A83     		strh	r2, [r3, #28]	@ movhi
1197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26733              		.loc 1 1197 0
 26734 0bf8 07F11407 		add	r7, r7, #20
 26735 0bfc BD46     		mov	sp, r7
 26736 0bfe 80BC     		pop	{r7}
 26737 0c00 7047     		bx	lr
 26738              		.cfi_endproc
 26739              	.LFE137:
 26741 0c02 00BF     		.align	2
 26742              		.global	TIM_ForcedOC4Config
 26743              		.thumb
 26744              		.thumb_func
 26746              	TIM_ForcedOC4Config:
 26747              	.LFB138:
1198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
1205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26748              		.loc 1 1209 0
 26749              		.cfi_startproc
 26750              		@ args = 0, pretend = 0, frame = 16
 26751              		@ frame_needed = 1, uses_anonymous_args = 0
 26752              		@ link register save eliminated.
 26753 0c04 80B4     		push	{r7}
 26754              	.LCFI84:
 26755              		.cfi_def_cfa_offset 4
 26756 0c06 85B0     		sub	sp, sp, #20
 26757              	.LCFI85:
 26758              		.cfi_def_cfa_offset 24
 26759 0c08 00AF     		add	r7, sp, #0
 26760              		.cfi_offset 7, -4
 26761              	.LCFI86:
 26762              		.cfi_def_cfa_register 7
 26763 0c0a 7860     		str	r0, [r7, #4]
 26764 0c0c 0B46     		mov	r3, r1
 26765 0c0e 7B80     		strh	r3, [r7, #2]	@ movhi
1210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 26766              		.loc 1 1210 0
 26767 0c10 4FF00003 		mov	r3, #0
 26768 0c14 FB81     		strh	r3, [r7, #14]	@ movhi
1211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 26769              		.loc 1 1215 0
 26770 0c16 7B68     		ldr	r3, [r7, #4]
 26771 0c18 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 26772 0c1a FB81     		strh	r3, [r7, #14]	@ movhi
1216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC2M Bits */
1218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 26773              		.loc 1 1218 0
 26774 0c1c FB89     		ldrh	r3, [r7, #14]	@ movhi
 26775 0c1e 23F4E043 		bic	r3, r3, #28672
 26776 0c22 FB81     		strh	r3, [r7, #14]	@ movhi
1219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 26777              		.loc 1 1221 0
 26778 0c24 7B88     		ldrh	r3, [r7, #2]	@ movhi
 26779 0c26 4FEA0323 		lsl	r3, r3, #8
 26780 0c2a 9AB2     		uxth	r2, r3
 26781 0c2c FB89     		ldrh	r3, [r7, #14]	@ movhi
 26782 0c2e 42EA0303 		orr	r3, r2, r3
 26783 0c32 FB81     		strh	r3, [r7, #14]	@ movhi
1222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 26784              		.loc 1 1224 0
 26785 0c34 7B68     		ldr	r3, [r7, #4]
 26786 0c36 FA89     		ldrh	r2, [r7, #14]	@ movhi
 26787 0c38 9A83     		strh	r2, [r3, #28]	@ movhi
1225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26788              		.loc 1 1225 0
 26789 0c3a 07F11407 		add	r7, r7, #20
 26790 0c3e BD46     		mov	sp, r7
 26791 0c40 80BC     		pop	{r7}
 26792 0c42 7047     		bx	lr
 26793              		.cfi_endproc
 26794              	.LFE138:
 26796              		.align	2
 26797              		.global	TIM_OC1PreloadConfig
 26798              		.thumb
 26799              		.thumb_func
 26801              	TIM_OC1PreloadConfig:
 26802              	.LFB139:
1226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26803              		.loc 1 1237 0
 26804              		.cfi_startproc
 26805              		@ args = 0, pretend = 0, frame = 16
 26806              		@ frame_needed = 1, uses_anonymous_args = 0
 26807              		@ link register save eliminated.
 26808 0c44 80B4     		push	{r7}
 26809              	.LCFI87:
 26810              		.cfi_def_cfa_offset 4
 26811 0c46 85B0     		sub	sp, sp, #20
 26812              	.LCFI88:
 26813              		.cfi_def_cfa_offset 24
 26814 0c48 00AF     		add	r7, sp, #0
 26815              		.cfi_offset 7, -4
 26816              	.LCFI89:
 26817              		.cfi_def_cfa_register 7
 26818 0c4a 7860     		str	r0, [r7, #4]
 26819 0c4c 0B46     		mov	r3, r1
 26820 0c4e 7B80     		strh	r3, [r7, #2]	@ movhi
1238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 26821              		.loc 1 1238 0
 26822 0c50 4FF00003 		mov	r3, #0
 26823 0c54 FB81     		strh	r3, [r7, #14]	@ movhi
1239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 26824              		.loc 1 1244 0
 26825 0c56 7B68     		ldr	r3, [r7, #4]
 26826 0c58 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 26827 0c5a FB81     		strh	r3, [r7, #14]	@ movhi
1245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC1PE Bit */
1247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 26828              		.loc 1 1247 0
 26829 0c5c FB89     		ldrh	r3, [r7, #14]	@ movhi
 26830 0c5e 23F00803 		bic	r3, r3, #8
 26831 0c62 FB81     		strh	r3, [r7, #14]	@ movhi
1248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCPreload;
 26832              		.loc 1 1250 0
 26833 0c64 FA89     		ldrh	r2, [r7, #14]	@ movhi
 26834 0c66 7B88     		ldrh	r3, [r7, #2]	@ movhi
 26835 0c68 42EA0303 		orr	r3, r2, r3
 26836 0c6c FB81     		strh	r3, [r7, #14]	@ movhi
1251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 26837              		.loc 1 1253 0
 26838 0c6e 7B68     		ldr	r3, [r7, #4]
 26839 0c70 FA89     		ldrh	r2, [r7, #14]	@ movhi
 26840 0c72 1A83     		strh	r2, [r3, #24]	@ movhi
1254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26841              		.loc 1 1254 0
 26842 0c74 07F11407 		add	r7, r7, #20
 26843 0c78 BD46     		mov	sp, r7
 26844 0c7a 80BC     		pop	{r7}
 26845 0c7c 7047     		bx	lr
 26846              		.cfi_endproc
 26847              	.LFE139:
 26849 0c7e 00BF     		.align	2
 26850              		.global	TIM_OC2PreloadConfig
 26851              		.thumb
 26852              		.thumb_func
 26854              	TIM_OC2PreloadConfig:
 26855              	.LFB140:
1255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26856              		.loc 1 1267 0
 26857              		.cfi_startproc
 26858              		@ args = 0, pretend = 0, frame = 16
 26859              		@ frame_needed = 1, uses_anonymous_args = 0
 26860              		@ link register save eliminated.
 26861 0c80 80B4     		push	{r7}
 26862              	.LCFI90:
 26863              		.cfi_def_cfa_offset 4
 26864 0c82 85B0     		sub	sp, sp, #20
 26865              	.LCFI91:
 26866              		.cfi_def_cfa_offset 24
 26867 0c84 00AF     		add	r7, sp, #0
 26868              		.cfi_offset 7, -4
 26869              	.LCFI92:
 26870              		.cfi_def_cfa_register 7
 26871 0c86 7860     		str	r0, [r7, #4]
 26872 0c88 0B46     		mov	r3, r1
 26873 0c8a 7B80     		strh	r3, [r7, #2]	@ movhi
1268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 26874              		.loc 1 1268 0
 26875 0c8c 4FF00003 		mov	r3, #0
 26876 0c90 FB81     		strh	r3, [r7, #14]	@ movhi
1269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 26877              		.loc 1 1274 0
 26878 0c92 7B68     		ldr	r3, [r7, #4]
 26879 0c94 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 26880 0c96 FB81     		strh	r3, [r7, #14]	@ movhi
1275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC2PE Bit */
1277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 26881              		.loc 1 1277 0
 26882 0c98 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26883 0c9a 23F40063 		bic	r3, r3, #2048
 26884 0c9e FB81     		strh	r3, [r7, #14]	@ movhi
1278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 26885              		.loc 1 1280 0
 26886 0ca0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 26887 0ca2 4FEA0323 		lsl	r3, r3, #8
 26888 0ca6 9AB2     		uxth	r2, r3
 26889 0ca8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26890 0caa 42EA0303 		orr	r3, r2, r3
 26891 0cae FB81     		strh	r3, [r7, #14]	@ movhi
1281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 26892              		.loc 1 1283 0
 26893 0cb0 7B68     		ldr	r3, [r7, #4]
 26894 0cb2 FA89     		ldrh	r2, [r7, #14]	@ movhi
 26895 0cb4 1A83     		strh	r2, [r3, #24]	@ movhi
1284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26896              		.loc 1 1284 0
 26897 0cb6 07F11407 		add	r7, r7, #20
 26898 0cba BD46     		mov	sp, r7
 26899 0cbc 80BC     		pop	{r7}
 26900 0cbe 7047     		bx	lr
 26901              		.cfi_endproc
 26902              	.LFE140:
 26904              		.align	2
 26905              		.global	TIM_OC3PreloadConfig
 26906              		.thumb
 26907              		.thumb_func
 26909              	TIM_OC3PreloadConfig:
 26910              	.LFB141:
1285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26911              		.loc 1 1296 0
 26912              		.cfi_startproc
 26913              		@ args = 0, pretend = 0, frame = 16
 26914              		@ frame_needed = 1, uses_anonymous_args = 0
 26915              		@ link register save eliminated.
 26916 0cc0 80B4     		push	{r7}
 26917              	.LCFI93:
 26918              		.cfi_def_cfa_offset 4
 26919 0cc2 85B0     		sub	sp, sp, #20
 26920              	.LCFI94:
 26921              		.cfi_def_cfa_offset 24
 26922 0cc4 00AF     		add	r7, sp, #0
 26923              		.cfi_offset 7, -4
 26924              	.LCFI95:
 26925              		.cfi_def_cfa_register 7
 26926 0cc6 7860     		str	r0, [r7, #4]
 26927 0cc8 0B46     		mov	r3, r1
 26928 0cca 7B80     		strh	r3, [r7, #2]	@ movhi
1297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 26929              		.loc 1 1297 0
 26930 0ccc 4FF00003 		mov	r3, #0
 26931 0cd0 FB81     		strh	r3, [r7, #14]	@ movhi
1298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 26932              		.loc 1 1303 0
 26933 0cd2 7B68     		ldr	r3, [r7, #4]
 26934 0cd4 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 26935 0cd6 FB81     		strh	r3, [r7, #14]	@ movhi
1304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC3PE Bit */
1306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 26936              		.loc 1 1306 0
 26937 0cd8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26938 0cda 23F00803 		bic	r3, r3, #8
 26939 0cde FB81     		strh	r3, [r7, #14]	@ movhi
1307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCPreload;
 26940              		.loc 1 1309 0
 26941 0ce0 FA89     		ldrh	r2, [r7, #14]	@ movhi
 26942 0ce2 7B88     		ldrh	r3, [r7, #2]	@ movhi
 26943 0ce4 42EA0303 		orr	r3, r2, r3
 26944 0ce8 FB81     		strh	r3, [r7, #14]	@ movhi
1310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 26945              		.loc 1 1312 0
 26946 0cea 7B68     		ldr	r3, [r7, #4]
 26947 0cec FA89     		ldrh	r2, [r7, #14]	@ movhi
 26948 0cee 9A83     		strh	r2, [r3, #28]	@ movhi
1313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 26949              		.loc 1 1313 0
 26950 0cf0 07F11407 		add	r7, r7, #20
 26951 0cf4 BD46     		mov	sp, r7
 26952 0cf6 80BC     		pop	{r7}
 26953 0cf8 7047     		bx	lr
 26954              		.cfi_endproc
 26955              	.LFE141:
 26957 0cfa 00BF     		.align	2
 26958              		.global	TIM_OC4PreloadConfig
 26959              		.thumb
 26960              		.thumb_func
 26962              	TIM_OC4PreloadConfig:
 26963              	.LFB142:
1314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 26964              		.loc 1 1325 0
 26965              		.cfi_startproc
 26966              		@ args = 0, pretend = 0, frame = 16
 26967              		@ frame_needed = 1, uses_anonymous_args = 0
 26968              		@ link register save eliminated.
 26969 0cfc 80B4     		push	{r7}
 26970              	.LCFI96:
 26971              		.cfi_def_cfa_offset 4
 26972 0cfe 85B0     		sub	sp, sp, #20
 26973              	.LCFI97:
 26974              		.cfi_def_cfa_offset 24
 26975 0d00 00AF     		add	r7, sp, #0
 26976              		.cfi_offset 7, -4
 26977              	.LCFI98:
 26978              		.cfi_def_cfa_register 7
 26979 0d02 7860     		str	r0, [r7, #4]
 26980 0d04 0B46     		mov	r3, r1
 26981 0d06 7B80     		strh	r3, [r7, #2]	@ movhi
1326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 26982              		.loc 1 1326 0
 26983 0d08 4FF00003 		mov	r3, #0
 26984 0d0c FB81     		strh	r3, [r7, #14]	@ movhi
1327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 26985              		.loc 1 1332 0
 26986 0d0e 7B68     		ldr	r3, [r7, #4]
 26987 0d10 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 26988 0d12 FB81     		strh	r3, [r7, #14]	@ movhi
1333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC4PE Bit */
1335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 26989              		.loc 1 1335 0
 26990 0d14 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26991 0d16 23F40063 		bic	r3, r3, #2048
 26992 0d1a FB81     		strh	r3, [r7, #14]	@ movhi
1336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 26993              		.loc 1 1338 0
 26994 0d1c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 26995 0d1e 4FEA0323 		lsl	r3, r3, #8
 26996 0d22 9AB2     		uxth	r2, r3
 26997 0d24 FB89     		ldrh	r3, [r7, #14]	@ movhi
 26998 0d26 42EA0303 		orr	r3, r2, r3
 26999 0d2a FB81     		strh	r3, [r7, #14]	@ movhi
1339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 27000              		.loc 1 1341 0
 27001 0d2c 7B68     		ldr	r3, [r7, #4]
 27002 0d2e FA89     		ldrh	r2, [r7, #14]	@ movhi
 27003 0d30 9A83     		strh	r2, [r3, #28]	@ movhi
1342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27004              		.loc 1 1342 0
 27005 0d32 07F11407 		add	r7, r7, #20
 27006 0d36 BD46     		mov	sp, r7
 27007 0d38 80BC     		pop	{r7}
 27008 0d3a 7047     		bx	lr
 27009              		.cfi_endproc
 27010              	.LFE142:
 27012              		.align	2
 27013              		.global	TIM_OC1FastConfig
 27014              		.thumb
 27015              		.thumb_func
 27017              	TIM_OC1FastConfig:
 27018              	.LFB143:
1343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27019              		.loc 1 1354 0
 27020              		.cfi_startproc
 27021              		@ args = 0, pretend = 0, frame = 16
 27022              		@ frame_needed = 1, uses_anonymous_args = 0
 27023              		@ link register save eliminated.
 27024 0d3c 80B4     		push	{r7}
 27025              	.LCFI99:
 27026              		.cfi_def_cfa_offset 4
 27027 0d3e 85B0     		sub	sp, sp, #20
 27028              	.LCFI100:
 27029              		.cfi_def_cfa_offset 24
 27030 0d40 00AF     		add	r7, sp, #0
 27031              		.cfi_offset 7, -4
 27032              	.LCFI101:
 27033              		.cfi_def_cfa_register 7
 27034 0d42 7860     		str	r0, [r7, #4]
 27035 0d44 0B46     		mov	r3, r1
 27036 0d46 7B80     		strh	r3, [r7, #2]	@ movhi
1355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 27037              		.loc 1 1355 0
 27038 0d48 4FF00003 		mov	r3, #0
 27039 0d4c FB81     		strh	r3, [r7, #14]	@ movhi
1356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
1362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 27040              		.loc 1 1362 0
 27041 0d4e 7B68     		ldr	r3, [r7, #4]
 27042 0d50 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 27043 0d52 FB81     		strh	r3, [r7, #14]	@ movhi
1363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC1FE Bit */
1365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 27044              		.loc 1 1365 0
 27045 0d54 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27046 0d56 23F00403 		bic	r3, r3, #4
 27047 0d5a FB81     		strh	r3, [r7, #14]	@ movhi
1366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCFast;
 27048              		.loc 1 1368 0
 27049 0d5c FA89     		ldrh	r2, [r7, #14]	@ movhi
 27050 0d5e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27051 0d60 42EA0303 		orr	r3, r2, r3
 27052 0d64 FB81     		strh	r3, [r7, #14]	@ movhi
1369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
1371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 27053              		.loc 1 1371 0
 27054 0d66 7B68     		ldr	r3, [r7, #4]
 27055 0d68 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27056 0d6a 1A83     		strh	r2, [r3, #24]	@ movhi
1372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27057              		.loc 1 1372 0
 27058 0d6c 07F11407 		add	r7, r7, #20
 27059 0d70 BD46     		mov	sp, r7
 27060 0d72 80BC     		pop	{r7}
 27061 0d74 7047     		bx	lr
 27062              		.cfi_endproc
 27063              	.LFE143:
 27065 0d76 00BF     		.align	2
 27066              		.global	TIM_OC2FastConfig
 27067              		.thumb
 27068              		.thumb_func
 27070              	TIM_OC2FastConfig:
 27071              	.LFB144:
1373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27072              		.loc 1 1385 0
 27073              		.cfi_startproc
 27074              		@ args = 0, pretend = 0, frame = 16
 27075              		@ frame_needed = 1, uses_anonymous_args = 0
 27076              		@ link register save eliminated.
 27077 0d78 80B4     		push	{r7}
 27078              	.LCFI102:
 27079              		.cfi_def_cfa_offset 4
 27080 0d7a 85B0     		sub	sp, sp, #20
 27081              	.LCFI103:
 27082              		.cfi_def_cfa_offset 24
 27083 0d7c 00AF     		add	r7, sp, #0
 27084              		.cfi_offset 7, -4
 27085              	.LCFI104:
 27086              		.cfi_def_cfa_register 7
 27087 0d7e 7860     		str	r0, [r7, #4]
 27088 0d80 0B46     		mov	r3, r1
 27089 0d82 7B80     		strh	r3, [r7, #2]	@ movhi
1386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 27090              		.loc 1 1386 0
 27091 0d84 4FF00003 		mov	r3, #0
 27092 0d88 FB81     		strh	r3, [r7, #14]	@ movhi
1387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
1393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 27093              		.loc 1 1393 0
 27094 0d8a 7B68     		ldr	r3, [r7, #4]
 27095 0d8c 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 27096 0d8e FB81     		strh	r3, [r7, #14]	@ movhi
1394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC2FE Bit */
1396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 27097              		.loc 1 1396 0
 27098 0d90 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27099 0d92 23F48063 		bic	r3, r3, #1024
 27100 0d96 FB81     		strh	r3, [r7, #14]	@ movhi
1397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 27101              		.loc 1 1399 0
 27102 0d98 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27103 0d9a 4FEA0323 		lsl	r3, r3, #8
 27104 0d9e 9AB2     		uxth	r2, r3
 27105 0da0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27106 0da2 42EA0303 		orr	r3, r2, r3
 27107 0da6 FB81     		strh	r3, [r7, #14]	@ movhi
1400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
1402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 27108              		.loc 1 1402 0
 27109 0da8 7B68     		ldr	r3, [r7, #4]
 27110 0daa FA89     		ldrh	r2, [r7, #14]	@ movhi
 27111 0dac 1A83     		strh	r2, [r3, #24]	@ movhi
1403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27112              		.loc 1 1403 0
 27113 0dae 07F11407 		add	r7, r7, #20
 27114 0db2 BD46     		mov	sp, r7
 27115 0db4 80BC     		pop	{r7}
 27116 0db6 7047     		bx	lr
 27117              		.cfi_endproc
 27118              	.LFE144:
 27120              		.align	2
 27121              		.global	TIM_OC3FastConfig
 27122              		.thumb
 27123              		.thumb_func
 27125              	TIM_OC3FastConfig:
 27126              	.LFB145:
1404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27127              		.loc 1 1415 0
 27128              		.cfi_startproc
 27129              		@ args = 0, pretend = 0, frame = 16
 27130              		@ frame_needed = 1, uses_anonymous_args = 0
 27131              		@ link register save eliminated.
 27132 0db8 80B4     		push	{r7}
 27133              	.LCFI105:
 27134              		.cfi_def_cfa_offset 4
 27135 0dba 85B0     		sub	sp, sp, #20
 27136              	.LCFI106:
 27137              		.cfi_def_cfa_offset 24
 27138 0dbc 00AF     		add	r7, sp, #0
 27139              		.cfi_offset 7, -4
 27140              	.LCFI107:
 27141              		.cfi_def_cfa_register 7
 27142 0dbe 7860     		str	r0, [r7, #4]
 27143 0dc0 0B46     		mov	r3, r1
 27144 0dc2 7B80     		strh	r3, [r7, #2]	@ movhi
1416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 27145              		.loc 1 1416 0
 27146 0dc4 4FF00003 		mov	r3, #0
 27147 0dc8 FB81     		strh	r3, [r7, #14]	@ movhi
1417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
1418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
1423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 27148              		.loc 1 1423 0
 27149 0dca 7B68     		ldr	r3, [r7, #4]
 27150 0dcc 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 27151 0dce FB81     		strh	r3, [r7, #14]	@ movhi
1424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC3FE Bit */
1426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 27152              		.loc 1 1426 0
 27153 0dd0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27154 0dd2 23F00403 		bic	r3, r3, #4
 27155 0dd6 FB81     		strh	r3, [r7, #14]	@ movhi
1427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCFast;
 27156              		.loc 1 1429 0
 27157 0dd8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27158 0dda 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27159 0ddc 42EA0303 		orr	r3, r2, r3
 27160 0de0 FB81     		strh	r3, [r7, #14]	@ movhi
1430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
1432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 27161              		.loc 1 1432 0
 27162 0de2 7B68     		ldr	r3, [r7, #4]
 27163 0de4 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27164 0de6 9A83     		strh	r2, [r3, #28]	@ movhi
1433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27165              		.loc 1 1433 0
 27166 0de8 07F11407 		add	r7, r7, #20
 27167 0dec BD46     		mov	sp, r7
 27168 0dee 80BC     		pop	{r7}
 27169 0df0 7047     		bx	lr
 27170              		.cfi_endproc
 27171              	.LFE145:
 27173 0df2 00BF     		.align	2
 27174              		.global	TIM_OC4FastConfig
 27175              		.thumb
 27176              		.thumb_func
 27178              	TIM_OC4FastConfig:
 27179              	.LFB146:
1434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27180              		.loc 1 1445 0
 27181              		.cfi_startproc
 27182              		@ args = 0, pretend = 0, frame = 16
 27183              		@ frame_needed = 1, uses_anonymous_args = 0
 27184              		@ link register save eliminated.
 27185 0df4 80B4     		push	{r7}
 27186              	.LCFI108:
 27187              		.cfi_def_cfa_offset 4
 27188 0df6 85B0     		sub	sp, sp, #20
 27189              	.LCFI109:
 27190              		.cfi_def_cfa_offset 24
 27191 0df8 00AF     		add	r7, sp, #0
 27192              		.cfi_offset 7, -4
 27193              	.LCFI110:
 27194              		.cfi_def_cfa_register 7
 27195 0dfa 7860     		str	r0, [r7, #4]
 27196 0dfc 0B46     		mov	r3, r1
 27197 0dfe 7B80     		strh	r3, [r7, #2]	@ movhi
1446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 27198              		.loc 1 1446 0
 27199 0e00 4FF00003 		mov	r3, #0
 27200 0e04 FB81     		strh	r3, [r7, #14]	@ movhi
1447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
1453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 27201              		.loc 1 1453 0
 27202 0e06 7B68     		ldr	r3, [r7, #4]
 27203 0e08 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 27204 0e0a FB81     		strh	r3, [r7, #14]	@ movhi
1454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC4FE Bit */
1456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 27205              		.loc 1 1456 0
 27206 0e0c FB89     		ldrh	r3, [r7, #14]	@ movhi
 27207 0e0e 23F48063 		bic	r3, r3, #1024
 27208 0e12 FB81     		strh	r3, [r7, #14]	@ movhi
1457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 27209              		.loc 1 1459 0
 27210 0e14 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27211 0e16 4FEA0323 		lsl	r3, r3, #8
 27212 0e1a 9AB2     		uxth	r2, r3
 27213 0e1c FB89     		ldrh	r3, [r7, #14]	@ movhi
 27214 0e1e 42EA0303 		orr	r3, r2, r3
 27215 0e22 FB81     		strh	r3, [r7, #14]	@ movhi
1460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
1462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 27216              		.loc 1 1462 0
 27217 0e24 7B68     		ldr	r3, [r7, #4]
 27218 0e26 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27219 0e28 9A83     		strh	r2, [r3, #28]	@ movhi
1463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27220              		.loc 1 1463 0
 27221 0e2a 07F11407 		add	r7, r7, #20
 27222 0e2e BD46     		mov	sp, r7
 27223 0e30 80BC     		pop	{r7}
 27224 0e32 7047     		bx	lr
 27225              		.cfi_endproc
 27226              	.LFE146:
 27228              		.align	2
 27229              		.global	TIM_ClearOC1Ref
 27230              		.thumb
 27231              		.thumb_func
 27233              	TIM_ClearOC1Ref:
 27234              	.LFB147:
1464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27235              		.loc 1 1475 0
 27236              		.cfi_startproc
 27237              		@ args = 0, pretend = 0, frame = 16
 27238              		@ frame_needed = 1, uses_anonymous_args = 0
 27239              		@ link register save eliminated.
 27240 0e34 80B4     		push	{r7}
 27241              	.LCFI111:
 27242              		.cfi_def_cfa_offset 4
 27243 0e36 85B0     		sub	sp, sp, #20
 27244              	.LCFI112:
 27245              		.cfi_def_cfa_offset 24
 27246 0e38 00AF     		add	r7, sp, #0
 27247              		.cfi_offset 7, -4
 27248              	.LCFI113:
 27249              		.cfi_def_cfa_register 7
 27250 0e3a 7860     		str	r0, [r7, #4]
 27251 0e3c 0B46     		mov	r3, r1
 27252 0e3e 7B80     		strh	r3, [r7, #2]	@ movhi
1476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 27253              		.loc 1 1476 0
 27254 0e40 4FF00003 		mov	r3, #0
 27255 0e44 FB81     		strh	r3, [r7, #14]	@ movhi
1477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 27256              		.loc 1 1482 0
 27257 0e46 7B68     		ldr	r3, [r7, #4]
 27258 0e48 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 27259 0e4a FB81     		strh	r3, [r7, #14]	@ movhi
1483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC1CE Bit */
1485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 27260              		.loc 1 1485 0
 27261 0e4c FB89     		ldrh	r3, [r7, #14]	@ movhi
 27262 0e4e 23F08003 		bic	r3, r3, #128
 27263 0e52 FB81     		strh	r3, [r7, #14]	@ movhi
1486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCClear;
 27264              		.loc 1 1488 0
 27265 0e54 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27266 0e56 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27267 0e58 42EA0303 		orr	r3, r2, r3
 27268 0e5c FB81     		strh	r3, [r7, #14]	@ movhi
1489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 27269              		.loc 1 1491 0
 27270 0e5e 7B68     		ldr	r3, [r7, #4]
 27271 0e60 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27272 0e62 1A83     		strh	r2, [r3, #24]	@ movhi
1492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27273              		.loc 1 1492 0
 27274 0e64 07F11407 		add	r7, r7, #20
 27275 0e68 BD46     		mov	sp, r7
 27276 0e6a 80BC     		pop	{r7}
 27277 0e6c 7047     		bx	lr
 27278              		.cfi_endproc
 27279              	.LFE147:
 27281 0e6e 00BF     		.align	2
 27282              		.global	TIM_ClearOC2Ref
 27283              		.thumb
 27284              		.thumb_func
 27286              	TIM_ClearOC2Ref:
 27287              	.LFB148:
1493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27288              		.loc 1 1505 0
 27289              		.cfi_startproc
 27290              		@ args = 0, pretend = 0, frame = 16
 27291              		@ frame_needed = 1, uses_anonymous_args = 0
 27292              		@ link register save eliminated.
 27293 0e70 80B4     		push	{r7}
 27294              	.LCFI114:
 27295              		.cfi_def_cfa_offset 4
 27296 0e72 85B0     		sub	sp, sp, #20
 27297              	.LCFI115:
 27298              		.cfi_def_cfa_offset 24
 27299 0e74 00AF     		add	r7, sp, #0
 27300              		.cfi_offset 7, -4
 27301              	.LCFI116:
 27302              		.cfi_def_cfa_register 7
 27303 0e76 7860     		str	r0, [r7, #4]
 27304 0e78 0B46     		mov	r3, r1
 27305 0e7a 7B80     		strh	r3, [r7, #2]	@ movhi
1506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 27306              		.loc 1 1506 0
 27307 0e7c 4FF00003 		mov	r3, #0
 27308 0e80 FB81     		strh	r3, [r7, #14]	@ movhi
1507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 27309              		.loc 1 1512 0
 27310 0e82 7B68     		ldr	r3, [r7, #4]
 27311 0e84 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 27312 0e86 FB81     		strh	r3, [r7, #14]	@ movhi
1513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC2CE Bit */
1515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 27313              		.loc 1 1515 0
 27314 0e88 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27315 0e8a 4FEA4343 		lsl	r3, r3, #17
 27316 0e8e 4FEA5343 		lsr	r3, r3, #17
 27317 0e92 FB81     		strh	r3, [r7, #14]	@ movhi
1516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 27318              		.loc 1 1518 0
 27319 0e94 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27320 0e96 4FEA0323 		lsl	r3, r3, #8
 27321 0e9a 9AB2     		uxth	r2, r3
 27322 0e9c FB89     		ldrh	r3, [r7, #14]	@ movhi
 27323 0e9e 42EA0303 		orr	r3, r2, r3
 27324 0ea2 FB81     		strh	r3, [r7, #14]	@ movhi
1519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 27325              		.loc 1 1521 0
 27326 0ea4 7B68     		ldr	r3, [r7, #4]
 27327 0ea6 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27328 0ea8 1A83     		strh	r2, [r3, #24]	@ movhi
1522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27329              		.loc 1 1522 0
 27330 0eaa 07F11407 		add	r7, r7, #20
 27331 0eae BD46     		mov	sp, r7
 27332 0eb0 80BC     		pop	{r7}
 27333 0eb2 7047     		bx	lr
 27334              		.cfi_endproc
 27335              	.LFE148:
 27337              		.align	2
 27338              		.global	TIM_ClearOC3Ref
 27339              		.thumb
 27340              		.thumb_func
 27342              	TIM_ClearOC3Ref:
 27343              	.LFB149:
1523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27344              		.loc 1 1534 0
 27345              		.cfi_startproc
 27346              		@ args = 0, pretend = 0, frame = 16
 27347              		@ frame_needed = 1, uses_anonymous_args = 0
 27348              		@ link register save eliminated.
 27349 0eb4 80B4     		push	{r7}
 27350              	.LCFI117:
 27351              		.cfi_def_cfa_offset 4
 27352 0eb6 85B0     		sub	sp, sp, #20
 27353              	.LCFI118:
 27354              		.cfi_def_cfa_offset 24
 27355 0eb8 00AF     		add	r7, sp, #0
 27356              		.cfi_offset 7, -4
 27357              	.LCFI119:
 27358              		.cfi_def_cfa_register 7
 27359 0eba 7860     		str	r0, [r7, #4]
 27360 0ebc 0B46     		mov	r3, r1
 27361 0ebe 7B80     		strh	r3, [r7, #2]	@ movhi
1535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 27362              		.loc 1 1535 0
 27363 0ec0 4FF00003 		mov	r3, #0
 27364 0ec4 FB81     		strh	r3, [r7, #14]	@ movhi
1536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 27365              		.loc 1 1541 0
 27366 0ec6 7B68     		ldr	r3, [r7, #4]
 27367 0ec8 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 27368 0eca FB81     		strh	r3, [r7, #14]	@ movhi
1542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC3CE Bit */
1544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 27369              		.loc 1 1544 0
 27370 0ecc FB89     		ldrh	r3, [r7, #14]	@ movhi
 27371 0ece 23F08003 		bic	r3, r3, #128
 27372 0ed2 FB81     		strh	r3, [r7, #14]	@ movhi
1545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCClear;
 27373              		.loc 1 1547 0
 27374 0ed4 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27375 0ed6 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27376 0ed8 42EA0303 		orr	r3, r2, r3
 27377 0edc FB81     		strh	r3, [r7, #14]	@ movhi
1548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 27378              		.loc 1 1550 0
 27379 0ede 7B68     		ldr	r3, [r7, #4]
 27380 0ee0 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27381 0ee2 9A83     		strh	r2, [r3, #28]	@ movhi
1551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27382              		.loc 1 1551 0
 27383 0ee4 07F11407 		add	r7, r7, #20
 27384 0ee8 BD46     		mov	sp, r7
 27385 0eea 80BC     		pop	{r7}
 27386 0eec 7047     		bx	lr
 27387              		.cfi_endproc
 27388              	.LFE149:
 27390 0eee 00BF     		.align	2
 27391              		.global	TIM_ClearOC4Ref
 27392              		.thumb
 27393              		.thumb_func
 27395              	TIM_ClearOC4Ref:
 27396              	.LFB150:
1552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27397              		.loc 1 1563 0
 27398              		.cfi_startproc
 27399              		@ args = 0, pretend = 0, frame = 16
 27400              		@ frame_needed = 1, uses_anonymous_args = 0
 27401              		@ link register save eliminated.
 27402 0ef0 80B4     		push	{r7}
 27403              	.LCFI120:
 27404              		.cfi_def_cfa_offset 4
 27405 0ef2 85B0     		sub	sp, sp, #20
 27406              	.LCFI121:
 27407              		.cfi_def_cfa_offset 24
 27408 0ef4 00AF     		add	r7, sp, #0
 27409              		.cfi_offset 7, -4
 27410              	.LCFI122:
 27411              		.cfi_def_cfa_register 7
 27412 0ef6 7860     		str	r0, [r7, #4]
 27413 0ef8 0B46     		mov	r3, r1
 27414 0efa 7B80     		strh	r3, [r7, #2]	@ movhi
1564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 27415              		.loc 1 1564 0
 27416 0efc 4FF00003 		mov	r3, #0
 27417 0f00 FB81     		strh	r3, [r7, #14]	@ movhi
1565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 27418              		.loc 1 1570 0
 27419 0f02 7B68     		ldr	r3, [r7, #4]
 27420 0f04 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 27421 0f06 FB81     		strh	r3, [r7, #14]	@ movhi
1571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC4CE Bit */
1573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 27422              		.loc 1 1573 0
 27423 0f08 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27424 0f0a 4FEA4343 		lsl	r3, r3, #17
 27425 0f0e 4FEA5343 		lsr	r3, r3, #17
 27426 0f12 FB81     		strh	r3, [r7, #14]	@ movhi
1574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 27427              		.loc 1 1576 0
 27428 0f14 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27429 0f16 4FEA0323 		lsl	r3, r3, #8
 27430 0f1a 9AB2     		uxth	r2, r3
 27431 0f1c FB89     		ldrh	r3, [r7, #14]	@ movhi
 27432 0f1e 42EA0303 		orr	r3, r2, r3
 27433 0f22 FB81     		strh	r3, [r7, #14]	@ movhi
1577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 27434              		.loc 1 1579 0
 27435 0f24 7B68     		ldr	r3, [r7, #4]
 27436 0f26 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27437 0f28 9A83     		strh	r2, [r3, #28]	@ movhi
1580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27438              		.loc 1 1580 0
 27439 0f2a 07F11407 		add	r7, r7, #20
 27440 0f2e BD46     		mov	sp, r7
 27441 0f30 80BC     		pop	{r7}
 27442 0f32 7047     		bx	lr
 27443              		.cfi_endproc
 27444              	.LFE150:
 27446              		.align	2
 27447              		.global	TIM_OC1PolarityConfig
 27448              		.thumb
 27449              		.thumb_func
 27451              	TIM_OC1PolarityConfig:
 27452              	.LFB151:
1581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27453              		.loc 1 1592 0
 27454              		.cfi_startproc
 27455              		@ args = 0, pretend = 0, frame = 16
 27456              		@ frame_needed = 1, uses_anonymous_args = 0
 27457              		@ link register save eliminated.
 27458 0f34 80B4     		push	{r7}
 27459              	.LCFI123:
 27460              		.cfi_def_cfa_offset 4
 27461 0f36 85B0     		sub	sp, sp, #20
 27462              	.LCFI124:
 27463              		.cfi_def_cfa_offset 24
 27464 0f38 00AF     		add	r7, sp, #0
 27465              		.cfi_offset 7, -4
 27466              	.LCFI125:
 27467              		.cfi_def_cfa_register 7
 27468 0f3a 7860     		str	r0, [r7, #4]
 27469 0f3c 0B46     		mov	r3, r1
 27470 0f3e 7B80     		strh	r3, [r7, #2]	@ movhi
1593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 27471              		.loc 1 1593 0
 27472 0f40 4FF00003 		mov	r3, #0
 27473 0f44 FB81     		strh	r3, [r7, #14]	@ movhi
1594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 27474              		.loc 1 1599 0
 27475 0f46 7B68     		ldr	r3, [r7, #4]
 27476 0f48 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 27477 0f4a FB81     		strh	r3, [r7, #14]	@ movhi
1600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC1P Bit */
1602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 27478              		.loc 1 1602 0
 27479 0f4c FB89     		ldrh	r3, [r7, #14]	@ movhi
 27480 0f4e 23F00203 		bic	r3, r3, #2
 27481 0f52 FB81     		strh	r3, [r7, #14]	@ movhi
1603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCPolarity;
 27482              		.loc 1 1603 0
 27483 0f54 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27484 0f56 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27485 0f58 42EA0303 		orr	r3, r2, r3
 27486 0f5c FB81     		strh	r3, [r7, #14]	@ movhi
1604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 27487              		.loc 1 1606 0
 27488 0f5e 7B68     		ldr	r3, [r7, #4]
 27489 0f60 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27490 0f62 1A84     		strh	r2, [r3, #32]	@ movhi
1607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27491              		.loc 1 1607 0
 27492 0f64 07F11407 		add	r7, r7, #20
 27493 0f68 BD46     		mov	sp, r7
 27494 0f6a 80BC     		pop	{r7}
 27495 0f6c 7047     		bx	lr
 27496              		.cfi_endproc
 27497              	.LFE151:
 27499 0f6e 00BF     		.align	2
 27500              		.global	TIM_OC1NPolarityConfig
 27501              		.thumb
 27502              		.thumb_func
 27504              	TIM_OC1NPolarityConfig:
 27505              	.LFB152:
1608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27506              		.loc 1 1619 0
 27507              		.cfi_startproc
 27508              		@ args = 0, pretend = 0, frame = 16
 27509              		@ frame_needed = 1, uses_anonymous_args = 0
 27510              		@ link register save eliminated.
 27511 0f70 80B4     		push	{r7}
 27512              	.LCFI126:
 27513              		.cfi_def_cfa_offset 4
 27514 0f72 85B0     		sub	sp, sp, #20
 27515              	.LCFI127:
 27516              		.cfi_def_cfa_offset 24
 27517 0f74 00AF     		add	r7, sp, #0
 27518              		.cfi_offset 7, -4
 27519              	.LCFI128:
 27520              		.cfi_def_cfa_register 7
 27521 0f76 7860     		str	r0, [r7, #4]
 27522 0f78 0B46     		mov	r3, r1
 27523 0f7a 7B80     		strh	r3, [r7, #2]	@ movhi
1620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 27524              		.loc 1 1620 0
 27525 0f7c 4FF00003 		mov	r3, #0
 27526 0f80 FB81     		strh	r3, [r7, #14]	@ movhi
1621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
1625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 27527              		.loc 1 1625 0
 27528 0f82 7B68     		ldr	r3, [r7, #4]
 27529 0f84 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 27530 0f86 FB81     		strh	r3, [r7, #14]	@ movhi
1626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC1NP Bit */
1628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 27531              		.loc 1 1628 0
 27532 0f88 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27533 0f8a 23F00803 		bic	r3, r3, #8
 27534 0f8e FB81     		strh	r3, [r7, #14]	@ movhi
1629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCNPolarity;
 27535              		.loc 1 1629 0
 27536 0f90 FA89     		ldrh	r2, [r7, #14]	@ movhi
 27537 0f92 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27538 0f94 42EA0303 		orr	r3, r2, r3
 27539 0f98 FB81     		strh	r3, [r7, #14]	@ movhi
1630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 27540              		.loc 1 1632 0
 27541 0f9a 7B68     		ldr	r3, [r7, #4]
 27542 0f9c FA89     		ldrh	r2, [r7, #14]	@ movhi
 27543 0f9e 1A84     		strh	r2, [r3, #32]	@ movhi
1633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27544              		.loc 1 1633 0
 27545 0fa0 07F11407 		add	r7, r7, #20
 27546 0fa4 BD46     		mov	sp, r7
 27547 0fa6 80BC     		pop	{r7}
 27548 0fa8 7047     		bx	lr
 27549              		.cfi_endproc
 27550              	.LFE152:
 27552 0faa 00BF     		.align	2
 27553              		.global	TIM_OC2PolarityConfig
 27554              		.thumb
 27555              		.thumb_func
 27557              	TIM_OC2PolarityConfig:
 27558              	.LFB153:
1634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27559              		.loc 1 1646 0
 27560              		.cfi_startproc
 27561              		@ args = 0, pretend = 0, frame = 16
 27562              		@ frame_needed = 1, uses_anonymous_args = 0
 27563              		@ link register save eliminated.
 27564 0fac 80B4     		push	{r7}
 27565              	.LCFI129:
 27566              		.cfi_def_cfa_offset 4
 27567 0fae 85B0     		sub	sp, sp, #20
 27568              	.LCFI130:
 27569              		.cfi_def_cfa_offset 24
 27570 0fb0 00AF     		add	r7, sp, #0
 27571              		.cfi_offset 7, -4
 27572              	.LCFI131:
 27573              		.cfi_def_cfa_register 7
 27574 0fb2 7860     		str	r0, [r7, #4]
 27575 0fb4 0B46     		mov	r3, r1
 27576 0fb6 7B80     		strh	r3, [r7, #2]	@ movhi
1647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 27577              		.loc 1 1647 0
 27578 0fb8 4FF00003 		mov	r3, #0
 27579 0fbc FB81     		strh	r3, [r7, #14]	@ movhi
1648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 27580              		.loc 1 1653 0
 27581 0fbe 7B68     		ldr	r3, [r7, #4]
 27582 0fc0 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 27583 0fc2 FB81     		strh	r3, [r7, #14]	@ movhi
1654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC2P Bit */
1656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 27584              		.loc 1 1656 0
 27585 0fc4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27586 0fc6 23F02003 		bic	r3, r3, #32
 27587 0fca FB81     		strh	r3, [r7, #14]	@ movhi
1657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 27588              		.loc 1 1657 0
 27589 0fcc 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27590 0fce 4FEA0313 		lsl	r3, r3, #4
 27591 0fd2 9AB2     		uxth	r2, r3
 27592 0fd4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27593 0fd6 42EA0303 		orr	r3, r2, r3
 27594 0fda FB81     		strh	r3, [r7, #14]	@ movhi
1658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 27595              		.loc 1 1660 0
 27596 0fdc 7B68     		ldr	r3, [r7, #4]
 27597 0fde FA89     		ldrh	r2, [r7, #14]	@ movhi
 27598 0fe0 1A84     		strh	r2, [r3, #32]	@ movhi
1661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27599              		.loc 1 1661 0
 27600 0fe2 07F11407 		add	r7, r7, #20
 27601 0fe6 BD46     		mov	sp, r7
 27602 0fe8 80BC     		pop	{r7}
 27603 0fea 7047     		bx	lr
 27604              		.cfi_endproc
 27605              	.LFE153:
 27607              		.align	2
 27608              		.global	TIM_OC2NPolarityConfig
 27609              		.thumb
 27610              		.thumb_func
 27612              	TIM_OC2NPolarityConfig:
 27613              	.LFB154:
1662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27614              		.loc 1 1673 0
 27615              		.cfi_startproc
 27616              		@ args = 0, pretend = 0, frame = 16
 27617              		@ frame_needed = 1, uses_anonymous_args = 0
 27618              		@ link register save eliminated.
 27619 0fec 80B4     		push	{r7}
 27620              	.LCFI132:
 27621              		.cfi_def_cfa_offset 4
 27622 0fee 85B0     		sub	sp, sp, #20
 27623              	.LCFI133:
 27624              		.cfi_def_cfa_offset 24
 27625 0ff0 00AF     		add	r7, sp, #0
 27626              		.cfi_offset 7, -4
 27627              	.LCFI134:
 27628              		.cfi_def_cfa_register 7
 27629 0ff2 7860     		str	r0, [r7, #4]
 27630 0ff4 0B46     		mov	r3, r1
 27631 0ff6 7B80     		strh	r3, [r7, #2]	@ movhi
1674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 27632              		.loc 1 1674 0
 27633 0ff8 4FF00003 		mov	r3, #0
 27634 0ffc FB81     		strh	r3, [r7, #14]	@ movhi
1675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
1680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 27635              		.loc 1 1680 0
 27636 0ffe 7B68     		ldr	r3, [r7, #4]
 27637 1000 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 27638 1002 FB81     		strh	r3, [r7, #14]	@ movhi
1681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC2NP Bit */
1683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 27639              		.loc 1 1683 0
 27640 1004 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27641 1006 23F08003 		bic	r3, r3, #128
 27642 100a FB81     		strh	r3, [r7, #14]	@ movhi
1684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 27643              		.loc 1 1684 0
 27644 100c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27645 100e 4FEA0313 		lsl	r3, r3, #4
 27646 1012 9AB2     		uxth	r2, r3
 27647 1014 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27648 1016 42EA0303 		orr	r3, r2, r3
 27649 101a FB81     		strh	r3, [r7, #14]	@ movhi
1685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 27650              		.loc 1 1687 0
 27651 101c 7B68     		ldr	r3, [r7, #4]
 27652 101e FA89     		ldrh	r2, [r7, #14]	@ movhi
 27653 1020 1A84     		strh	r2, [r3, #32]	@ movhi
1688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27654              		.loc 1 1688 0
 27655 1022 07F11407 		add	r7, r7, #20
 27656 1026 BD46     		mov	sp, r7
 27657 1028 80BC     		pop	{r7}
 27658 102a 7047     		bx	lr
 27659              		.cfi_endproc
 27660              	.LFE154:
 27662              		.align	2
 27663              		.global	TIM_OC3PolarityConfig
 27664              		.thumb
 27665              		.thumb_func
 27667              	TIM_OC3PolarityConfig:
 27668              	.LFB155:
1689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27669              		.loc 1 1700 0
 27670              		.cfi_startproc
 27671              		@ args = 0, pretend = 0, frame = 16
 27672              		@ frame_needed = 1, uses_anonymous_args = 0
 27673              		@ link register save eliminated.
 27674 102c 80B4     		push	{r7}
 27675              	.LCFI135:
 27676              		.cfi_def_cfa_offset 4
 27677 102e 85B0     		sub	sp, sp, #20
 27678              	.LCFI136:
 27679              		.cfi_def_cfa_offset 24
 27680 1030 00AF     		add	r7, sp, #0
 27681              		.cfi_offset 7, -4
 27682              	.LCFI137:
 27683              		.cfi_def_cfa_register 7
 27684 1032 7860     		str	r0, [r7, #4]
 27685 1034 0B46     		mov	r3, r1
 27686 1036 7B80     		strh	r3, [r7, #2]	@ movhi
1701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 27687              		.loc 1 1701 0
 27688 1038 4FF00003 		mov	r3, #0
 27689 103c FB81     		strh	r3, [r7, #14]	@ movhi
1702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 27690              		.loc 1 1707 0
 27691 103e 7B68     		ldr	r3, [r7, #4]
 27692 1040 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 27693 1042 FB81     		strh	r3, [r7, #14]	@ movhi
1708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC3P Bit */
1710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 27694              		.loc 1 1710 0
 27695 1044 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27696 1046 23F40073 		bic	r3, r3, #512
 27697 104a FB81     		strh	r3, [r7, #14]	@ movhi
1711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 27698              		.loc 1 1711 0
 27699 104c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27700 104e 4FEA0323 		lsl	r3, r3, #8
 27701 1052 9AB2     		uxth	r2, r3
 27702 1054 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27703 1056 42EA0303 		orr	r3, r2, r3
 27704 105a FB81     		strh	r3, [r7, #14]	@ movhi
1712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 27705              		.loc 1 1714 0
 27706 105c 7B68     		ldr	r3, [r7, #4]
 27707 105e FA89     		ldrh	r2, [r7, #14]	@ movhi
 27708 1060 1A84     		strh	r2, [r3, #32]	@ movhi
1715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27709              		.loc 1 1715 0
 27710 1062 07F11407 		add	r7, r7, #20
 27711 1066 BD46     		mov	sp, r7
 27712 1068 80BC     		pop	{r7}
 27713 106a 7047     		bx	lr
 27714              		.cfi_endproc
 27715              	.LFE155:
 27717              		.align	2
 27718              		.global	TIM_OC3NPolarityConfig
 27719              		.thumb
 27720              		.thumb_func
 27722              	TIM_OC3NPolarityConfig:
 27723              	.LFB156:
1716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27724              		.loc 1 1727 0
 27725              		.cfi_startproc
 27726              		@ args = 0, pretend = 0, frame = 16
 27727              		@ frame_needed = 1, uses_anonymous_args = 0
 27728              		@ link register save eliminated.
 27729 106c 80B4     		push	{r7}
 27730              	.LCFI138:
 27731              		.cfi_def_cfa_offset 4
 27732 106e 85B0     		sub	sp, sp, #20
 27733              	.LCFI139:
 27734              		.cfi_def_cfa_offset 24
 27735 1070 00AF     		add	r7, sp, #0
 27736              		.cfi_offset 7, -4
 27737              	.LCFI140:
 27738              		.cfi_def_cfa_register 7
 27739 1072 7860     		str	r0, [r7, #4]
 27740 1074 0B46     		mov	r3, r1
 27741 1076 7B80     		strh	r3, [r7, #2]	@ movhi
1728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 27742              		.loc 1 1728 0
 27743 1078 4FF00003 		mov	r3, #0
 27744 107c FB81     		strh	r3, [r7, #14]	@ movhi
1729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  
1730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
1734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 27745              		.loc 1 1734 0
 27746 107e 7B68     		ldr	r3, [r7, #4]
 27747 1080 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 27748 1082 FB81     		strh	r3, [r7, #14]	@ movhi
1735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC3NP Bit */
1737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 27749              		.loc 1 1737 0
 27750 1084 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27751 1086 23F40063 		bic	r3, r3, #2048
 27752 108a FB81     		strh	r3, [r7, #14]	@ movhi
1738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 27753              		.loc 1 1738 0
 27754 108c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27755 108e 4FEA0323 		lsl	r3, r3, #8
 27756 1092 9AB2     		uxth	r2, r3
 27757 1094 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27758 1096 42EA0303 		orr	r3, r2, r3
 27759 109a FB81     		strh	r3, [r7, #14]	@ movhi
1739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 27760              		.loc 1 1741 0
 27761 109c 7B68     		ldr	r3, [r7, #4]
 27762 109e FA89     		ldrh	r2, [r7, #14]	@ movhi
 27763 10a0 1A84     		strh	r2, [r3, #32]	@ movhi
1742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27764              		.loc 1 1742 0
 27765 10a2 07F11407 		add	r7, r7, #20
 27766 10a6 BD46     		mov	sp, r7
 27767 10a8 80BC     		pop	{r7}
 27768 10aa 7047     		bx	lr
 27769              		.cfi_endproc
 27770              	.LFE156:
 27772              		.align	2
 27773              		.global	TIM_OC4PolarityConfig
 27774              		.thumb
 27775              		.thumb_func
 27777              	TIM_OC4PolarityConfig:
 27778              	.LFB157:
1743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
1746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27779              		.loc 1 1754 0
 27780              		.cfi_startproc
 27781              		@ args = 0, pretend = 0, frame = 16
 27782              		@ frame_needed = 1, uses_anonymous_args = 0
 27783              		@ link register save eliminated.
 27784 10ac 80B4     		push	{r7}
 27785              	.LCFI141:
 27786              		.cfi_def_cfa_offset 4
 27787 10ae 85B0     		sub	sp, sp, #20
 27788              	.LCFI142:
 27789              		.cfi_def_cfa_offset 24
 27790 10b0 00AF     		add	r7, sp, #0
 27791              		.cfi_offset 7, -4
 27792              	.LCFI143:
 27793              		.cfi_def_cfa_register 7
 27794 10b2 7860     		str	r0, [r7, #4]
 27795 10b4 0B46     		mov	r3, r1
 27796 10b6 7B80     		strh	r3, [r7, #2]	@ movhi
1755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 27797              		.loc 1 1755 0
 27798 10b8 4FF00003 		mov	r3, #0
 27799 10bc FB81     		strh	r3, [r7, #14]	@ movhi
1756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 27800              		.loc 1 1761 0
 27801 10be 7B68     		ldr	r3, [r7, #4]
 27802 10c0 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 27803 10c2 FB81     		strh	r3, [r7, #14]	@ movhi
1762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC4P Bit */
1764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 27804              		.loc 1 1764 0
 27805 10c4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27806 10c6 23F40053 		bic	r3, r3, #8192
 27807 10ca FB81     		strh	r3, [r7, #14]	@ movhi
1765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 27808              		.loc 1 1765 0
 27809 10cc 7B88     		ldrh	r3, [r7, #2]	@ movhi
 27810 10ce 4FEA0333 		lsl	r3, r3, #12
 27811 10d2 9AB2     		uxth	r2, r3
 27812 10d4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27813 10d6 42EA0303 		orr	r3, r2, r3
 27814 10da FB81     		strh	r3, [r7, #14]	@ movhi
1766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 27815              		.loc 1 1768 0
 27816 10dc 7B68     		ldr	r3, [r7, #4]
 27817 10de FA89     		ldrh	r2, [r7, #14]	@ movhi
 27818 10e0 1A84     		strh	r2, [r3, #32]	@ movhi
1769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27819              		.loc 1 1769 0
 27820 10e2 07F11407 		add	r7, r7, #20
 27821 10e6 BD46     		mov	sp, r7
 27822 10e8 80BC     		pop	{r7}
 27823 10ea 7047     		bx	lr
 27824              		.cfi_endproc
 27825              	.LFE157:
 27827              		.align	2
 27828              		.global	TIM_CCxCmd
 27829              		.thumb
 27830              		.thumb_func
 27832              	TIM_CCxCmd:
 27833              	.LFB158:
1770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
1780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27834              		.loc 1 1785 0
 27835              		.cfi_startproc
 27836              		@ args = 0, pretend = 0, frame = 16
 27837              		@ frame_needed = 1, uses_anonymous_args = 0
 27838              		@ link register save eliminated.
 27839 10ec 80B4     		push	{r7}
 27840              	.LCFI144:
 27841              		.cfi_def_cfa_offset 4
 27842 10ee 85B0     		sub	sp, sp, #20
 27843              	.LCFI145:
 27844              		.cfi_def_cfa_offset 24
 27845 10f0 00AF     		add	r7, sp, #0
 27846              		.cfi_offset 7, -4
 27847              	.LCFI146:
 27848              		.cfi_def_cfa_register 7
 27849 10f2 7860     		str	r0, [r7, #4]
 27850 10f4 1346     		mov	r3, r2
 27851 10f6 0A46     		mov	r2, r1	@ movhi
 27852 10f8 7A80     		strh	r2, [r7, #2]	@ movhi
 27853 10fa 3B80     		strh	r3, [r7, #0]	@ movhi
1786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 27854              		.loc 1 1786 0
 27855 10fc 4FF00003 		mov	r3, #0
 27856 1100 FB81     		strh	r3, [r7, #14]	@ movhi
1787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
1790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp = CCER_CCE_SET << TIM_Channel;
 27857              		.loc 1 1793 0
 27858 1102 7B88     		ldrh	r3, [r7, #2]
 27859 1104 4FF00102 		mov	r2, #1
 27860 1108 02FA03F3 		lsl	r3, r2, r3
 27861 110c FB81     		strh	r3, [r7, #14]	@ movhi
1794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the CCxE Bit */
1796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
 27862              		.loc 1 1796 0
 27863 110e 7B68     		ldr	r3, [r7, #4]
 27864 1110 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 27865 1112 9AB2     		uxth	r2, r3
 27866 1114 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27867 1116 6FEA0303 		mvn	r3, r3
 27868 111a 9BB2     		uxth	r3, r3
 27869 111c 02EA0303 		and	r3, r2, r3
 27870 1120 9AB2     		uxth	r2, r3
 27871 1122 7B68     		ldr	r3, [r7, #4]
 27872 1124 1A84     		strh	r2, [r3, #32]	@ movhi
1797:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1798:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or reset the CCxE Bit */ 
1799:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 27873              		.loc 1 1799 0
 27874 1126 7B68     		ldr	r3, [r7, #4]
 27875 1128 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 27876 112a 9AB2     		uxth	r2, r3
 27877 112c 3988     		ldrh	r1, [r7, #0]
 27878 112e 7B88     		ldrh	r3, [r7, #2]
 27879 1130 01FA03F3 		lsl	r3, r1, r3
 27880 1134 9BB2     		uxth	r3, r3
 27881 1136 42EA0303 		orr	r3, r2, r3
 27882 113a 9AB2     		uxth	r2, r3
 27883 113c 7B68     		ldr	r3, [r7, #4]
 27884 113e 1A84     		strh	r2, [r3, #32]	@ movhi
1800:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27885              		.loc 1 1800 0
 27886 1140 07F11407 		add	r7, r7, #20
 27887 1144 BD46     		mov	sp, r7
 27888 1146 80BC     		pop	{r7}
 27889 1148 7047     		bx	lr
 27890              		.cfi_endproc
 27891              	.LFE158:
 27893 114a 00BF     		.align	2
 27894              		.global	TIM_CCxNCmd
 27895              		.thumb
 27896              		.thumb_func
 27898              	TIM_CCxNCmd:
 27899              	.LFB159:
1801:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1802:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1803:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1804:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1805:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1806:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1807:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1808:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1809:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1810:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
1811:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
1812:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1813:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1814:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
1815:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27900              		.loc 1 1815 0
 27901              		.cfi_startproc
 27902              		@ args = 0, pretend = 0, frame = 16
 27903              		@ frame_needed = 1, uses_anonymous_args = 0
 27904              		@ link register save eliminated.
 27905 114c 80B4     		push	{r7}
 27906              	.LCFI147:
 27907              		.cfi_def_cfa_offset 4
 27908 114e 85B0     		sub	sp, sp, #20
 27909              	.LCFI148:
 27910              		.cfi_def_cfa_offset 24
 27911 1150 00AF     		add	r7, sp, #0
 27912              		.cfi_offset 7, -4
 27913              	.LCFI149:
 27914              		.cfi_def_cfa_register 7
 27915 1152 7860     		str	r0, [r7, #4]
 27916 1154 1346     		mov	r3, r2
 27917 1156 0A46     		mov	r2, r1	@ movhi
 27918 1158 7A80     		strh	r2, [r7, #2]	@ movhi
 27919 115a 3B80     		strh	r3, [r7, #0]	@ movhi
1816:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 27920              		.loc 1 1816 0
 27921 115c 4FF00003 		mov	r3, #0
 27922 1160 FB81     		strh	r3, [r7, #14]	@ movhi
1817:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1818:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1819:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1820:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
1821:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
1822:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1823:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp = CCER_CCNE_SET << TIM_Channel;
 27923              		.loc 1 1823 0
 27924 1162 7B88     		ldrh	r3, [r7, #2]
 27925 1164 4FF00402 		mov	r2, #4
 27926 1168 02FA03F3 		lsl	r3, r2, r3
 27927 116c FB81     		strh	r3, [r7, #14]	@ movhi
1824:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1825:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the CCxNE Bit */
1826:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
 27928              		.loc 1 1826 0
 27929 116e 7B68     		ldr	r3, [r7, #4]
 27930 1170 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 27931 1172 9AB2     		uxth	r2, r3
 27932 1174 FB89     		ldrh	r3, [r7, #14]	@ movhi
 27933 1176 6FEA0303 		mvn	r3, r3
 27934 117a 9BB2     		uxth	r3, r3
 27935 117c 02EA0303 		and	r3, r2, r3
 27936 1180 9AB2     		uxth	r2, r3
 27937 1182 7B68     		ldr	r3, [r7, #4]
 27938 1184 1A84     		strh	r2, [r3, #32]	@ movhi
1827:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1828:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or reset the CCxNE Bit */ 
1829:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 27939              		.loc 1 1829 0
 27940 1186 7B68     		ldr	r3, [r7, #4]
 27941 1188 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 27942 118a 9AB2     		uxth	r2, r3
 27943 118c 3988     		ldrh	r1, [r7, #0]
 27944 118e 7B88     		ldrh	r3, [r7, #2]
 27945 1190 01FA03F3 		lsl	r3, r1, r3
 27946 1194 9BB2     		uxth	r3, r3
 27947 1196 42EA0303 		orr	r3, r2, r3
 27948 119a 9AB2     		uxth	r2, r3
 27949 119c 7B68     		ldr	r3, [r7, #4]
 27950 119e 1A84     		strh	r2, [r3, #32]	@ movhi
1830:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 27951              		.loc 1 1830 0
 27952 11a0 07F11407 		add	r7, r7, #20
 27953 11a4 BD46     		mov	sp, r7
 27954 11a6 80BC     		pop	{r7}
 27955 11a8 7047     		bx	lr
 27956              		.cfi_endproc
 27957              	.LFE159:
 27959 11aa 00BF     		.align	2
 27960              		.global	TIM_ICInit
 27961              		.thumb
 27962              		.thumb_func
 27964              	TIM_ICInit:
 27965              	.LFB160:
1831:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1832:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
1833:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1834:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1835:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group3 Input Capture management functions
1836:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief    Input Capture management functions 
1837:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
1838:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
1839:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
1840:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                       Input Capture management functions
1841:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
1842:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
1843:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        ===================================================================      
1844:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               TIM Driver: how to use it in Input Capture Mode
1845:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        =================================================================== 
1846:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        To use the Timer in Input Capture mode, the following steps are mandatory:
1847:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1848:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        1. Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
1849:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1850:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Configure the TIM pins by configuring the corresponding GPIO pins
1851:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1852:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Configure the Time base unit as described in the first part of this driver,
1853:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           if needed, else the Timer will run with the default configuration:
1854:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Autoreload value = 0xFFFF
1855:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Prescaler value = 0x0000
1856:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Counter mode = Up counting
1857:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Clock Division = TIM_CKD_DIV1
1858:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
1859:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        3. Fill the TIM_ICInitStruct with the desired parameters including:
1860:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Channel: TIM_Channel
1861:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Input Capture polarity: TIM_ICPolarity
1862:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Input Capture selection: TIM_ICSelection
1863:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Input Capture Prescaler: TIM_ICPrescaler
1864:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Input CApture filter value: TIM_ICFilter
1865:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1866:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        4. Call TIM_ICInit(TIMx, &TIM_ICInitStruct) to configure the desired channel with the 
1867:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           corresponding configuration and to measure only frequency or duty cycle of the input sign
1868:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           or,
1869:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           Call TIM_PWMIConfig(TIMx, &TIM_ICInitStruct) to configure the desired channels with the 
1870:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           corresponding configuration and to measure the frequency and the duty cycle of the input 
1871:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
1872:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        5. Enable the NVIC or the DMA to read the measured frequency. 
1873:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
1874:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        6. Enable the corresponding interrupt (or DMA request) to read the Captured value,
1875:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           using the function TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx)) 
1876:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1877:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        7. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
1878:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1879:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        8. Use TIM_GetCapturex(TIMx); to read the captured value.
1880:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1881:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Note1: All other functions can be used separately to modify, if needed,
1882:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               a specific feature of the Timer. 
1883:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1884:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
1885:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
1886:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1887:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1888:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1889:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified parameters
1890:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         in the TIM_ICInitStruct.
1891:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1892:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
1893:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
1894:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1895:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1896:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
1897:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 27966              		.loc 1 1897 0
 27967              		.cfi_startproc
 27968              		@ args = 0, pretend = 0, frame = 8
 27969              		@ frame_needed = 1, uses_anonymous_args = 0
 27970 11ac 80B5     		push	{r7, lr}
 27971              	.LCFI150:
 27972              		.cfi_def_cfa_offset 8
 27973 11ae 82B0     		sub	sp, sp, #8
 27974              	.LCFI151:
 27975              		.cfi_def_cfa_offset 16
 27976 11b0 00AF     		add	r7, sp, #0
 27977              		.cfi_offset 14, -4
 27978              		.cfi_offset 7, -8
 27979              	.LCFI152:
 27980              		.cfi_def_cfa_register 7
 27981 11b2 7860     		str	r0, [r7, #4]
 27982 11b4 3960     		str	r1, [r7, #0]
1898:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1899:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1900:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
1901:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
1902:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
1903:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
1904:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
1905:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 27983              		.loc 1 1905 0
 27984 11b6 3B68     		ldr	r3, [r7, #0]
 27985 11b8 1B88     		ldrh	r3, [r3, #0]
 27986 11ba 002B     		cmp	r3, #0
 27987 11bc 0FD1     		bne	.L102
1906:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1907:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI1 Configuration */
1908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 27988              		.loc 1 1908 0
 27989 11be 3B68     		ldr	r3, [r7, #0]
 27990 11c0 5988     		ldrh	r1, [r3, #2]
1909:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 27991              		.loc 1 1909 0
 27992 11c2 3B68     		ldr	r3, [r7, #0]
1908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 27993              		.loc 1 1908 0
 27994 11c4 9A88     		ldrh	r2, [r3, #4]
1910:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 27995              		.loc 1 1910 0
 27996 11c6 3B68     		ldr	r3, [r7, #0]
1908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 27997              		.loc 1 1908 0
 27998 11c8 1B89     		ldrh	r3, [r3, #8]
 27999 11ca 7868     		ldr	r0, [r7, #4]
 28000 11cc 00F0DEFC 		bl	TI1_Config
1911:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1912:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 28001              		.loc 1 1912 0
 28002 11d0 3B68     		ldr	r3, [r7, #0]
 28003 11d2 DB88     		ldrh	r3, [r3, #6]
 28004 11d4 7868     		ldr	r0, [r7, #4]
 28005 11d6 1946     		mov	r1, r3
 28006 11d8 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 28007 11dc 36E0     		b	.L101
 28008              	.L102:
1913:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1914:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 28009              		.loc 1 1914 0
 28010 11de 3B68     		ldr	r3, [r7, #0]
 28011 11e0 1B88     		ldrh	r3, [r3, #0]
 28012 11e2 042B     		cmp	r3, #4
 28013 11e4 0FD1     		bne	.L104
1915:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1916:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI2 Configuration */
1917:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 28014              		.loc 1 1918 0
 28015 11e6 3B68     		ldr	r3, [r7, #0]
 28016 11e8 5988     		ldrh	r1, [r3, #2]
1919:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 28017              		.loc 1 1919 0
 28018 11ea 3B68     		ldr	r3, [r7, #0]
1918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 28019              		.loc 1 1918 0
 28020 11ec 9A88     		ldrh	r2, [r3, #4]
1920:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 28021              		.loc 1 1920 0
 28022 11ee 3B68     		ldr	r3, [r7, #0]
1918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 28023              		.loc 1 1918 0
 28024 11f0 1B89     		ldrh	r3, [r3, #8]
 28025 11f2 7868     		ldr	r0, [r7, #4]
 28026 11f4 00F00CFD 		bl	TI2_Config
1921:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1922:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 28027              		.loc 1 1922 0
 28028 11f8 3B68     		ldr	r3, [r7, #0]
 28029 11fa DB88     		ldrh	r3, [r3, #6]
 28030 11fc 7868     		ldr	r0, [r7, #4]
 28031 11fe 1946     		mov	r1, r3
 28032 1200 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 28033 1204 22E0     		b	.L101
 28034              	.L104:
1923:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1924:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 28035              		.loc 1 1924 0
 28036 1206 3B68     		ldr	r3, [r7, #0]
 28037 1208 1B88     		ldrh	r3, [r3, #0]
 28038 120a 082B     		cmp	r3, #8
 28039 120c 0FD1     		bne	.L105
1925:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1926:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI3 Configuration */
1927:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 28040              		.loc 1 1928 0
 28041 120e 3B68     		ldr	r3, [r7, #0]
 28042 1210 5988     		ldrh	r1, [r3, #2]
1929:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 28043              		.loc 1 1929 0
 28044 1212 3B68     		ldr	r3, [r7, #0]
1928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 28045              		.loc 1 1928 0
 28046 1214 9A88     		ldrh	r2, [r3, #4]
1930:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 28047              		.loc 1 1930 0
 28048 1216 3B68     		ldr	r3, [r7, #0]
1928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 28049              		.loc 1 1928 0
 28050 1218 1B89     		ldrh	r3, [r3, #8]
 28051 121a 7868     		ldr	r0, [r7, #4]
 28052 121c 00F04AFD 		bl	TI3_Config
1931:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1932:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 28053              		.loc 1 1932 0
 28054 1220 3B68     		ldr	r3, [r7, #0]
 28055 1222 DB88     		ldrh	r3, [r3, #6]
 28056 1224 7868     		ldr	r0, [r7, #4]
 28057 1226 1946     		mov	r1, r3
 28058 1228 FFF7FEFF 		bl	TIM_SetIC3Prescaler
 28059 122c 0EE0     		b	.L101
 28060              	.L105:
1933:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1934:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
1935:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1936:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI4 Configuration */
1937:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 28061              		.loc 1 1938 0
 28062 122e 3B68     		ldr	r3, [r7, #0]
 28063 1230 5988     		ldrh	r1, [r3, #2]
1939:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 28064              		.loc 1 1939 0
 28065 1232 3B68     		ldr	r3, [r7, #0]
1938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 28066              		.loc 1 1938 0
 28067 1234 9A88     		ldrh	r2, [r3, #4]
1940:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 28068              		.loc 1 1940 0
 28069 1236 3B68     		ldr	r3, [r7, #0]
1938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 28070              		.loc 1 1938 0
 28071 1238 1B89     		ldrh	r3, [r3, #8]
 28072 123a 7868     		ldr	r0, [r7, #4]
 28073 123c 00F084FD 		bl	TI4_Config
1941:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1942:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 28074              		.loc 1 1942 0
 28075 1240 3B68     		ldr	r3, [r7, #0]
 28076 1242 DB88     		ldrh	r3, [r3, #6]
 28077 1244 7868     		ldr	r0, [r7, #4]
 28078 1246 1946     		mov	r1, r3
 28079 1248 FFF7FEFF 		bl	TIM_SetIC4Prescaler
 28080              	.L101:
1943:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1944:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28081              		.loc 1 1944 0
 28082 124c 07F10807 		add	r7, r7, #8
 28083 1250 BD46     		mov	sp, r7
 28084 1252 80BD     		pop	{r7, pc}
 28085              		.cfi_endproc
 28086              	.LFE160:
 28088              		.align	2
 28089              		.global	TIM_ICStructInit
 28090              		.thumb
 28091              		.thumb_func
 28093              	TIM_ICStructInit:
 28094              	.LFB161:
1945:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1946:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1947:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
1948:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
1949:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         be initialized.
1950:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1951:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1952:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
1953:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28095              		.loc 1 1953 0
 28096              		.cfi_startproc
 28097              		@ args = 0, pretend = 0, frame = 8
 28098              		@ frame_needed = 1, uses_anonymous_args = 0
 28099              		@ link register save eliminated.
 28100 1254 80B4     		push	{r7}
 28101              	.LCFI153:
 28102              		.cfi_def_cfa_offset 4
 28103 1256 83B0     		sub	sp, sp, #12
 28104              	.LCFI154:
 28105              		.cfi_def_cfa_offset 16
 28106 1258 00AF     		add	r7, sp, #0
 28107              		.cfi_offset 7, -4
 28108              	.LCFI155:
 28109              		.cfi_def_cfa_register 7
 28110 125a 7860     		str	r0, [r7, #4]
1954:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the default configuration */
1955:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 28111              		.loc 1 1955 0
 28112 125c 7B68     		ldr	r3, [r7, #4]
 28113 125e 4FF00002 		mov	r2, #0
 28114 1262 1A80     		strh	r2, [r3, #0]	@ movhi
1956:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 28115              		.loc 1 1956 0
 28116 1264 7B68     		ldr	r3, [r7, #4]
 28117 1266 4FF00002 		mov	r2, #0
 28118 126a 5A80     		strh	r2, [r3, #2]	@ movhi
1957:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 28119              		.loc 1 1957 0
 28120 126c 7B68     		ldr	r3, [r7, #4]
 28121 126e 4FF00102 		mov	r2, #1
 28122 1272 9A80     		strh	r2, [r3, #4]	@ movhi
1958:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 28123              		.loc 1 1958 0
 28124 1274 7B68     		ldr	r3, [r7, #4]
 28125 1276 4FF00002 		mov	r2, #0
 28126 127a DA80     		strh	r2, [r3, #6]	@ movhi
1959:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 28127              		.loc 1 1959 0
 28128 127c 7B68     		ldr	r3, [r7, #4]
 28129 127e 4FF00002 		mov	r2, #0
 28130 1282 1A81     		strh	r2, [r3, #8]	@ movhi
1960:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28131              		.loc 1 1960 0
 28132 1284 07F10C07 		add	r7, r7, #12
 28133 1288 BD46     		mov	sp, r7
 28134 128a 80BC     		pop	{r7}
 28135 128c 7047     		bx	lr
 28136              		.cfi_endproc
 28137              	.LFE161:
 28139 128e 00BF     		.align	2
 28140              		.global	TIM_PWMIConfig
 28141              		.thumb
 28142              		.thumb_func
 28144              	TIM_PWMIConfig:
 28145              	.LFB162:
1961:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1962:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1963:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIM peripheral according to the specified parameters
1964:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         in the TIM_ICInitStruct to measure an external PWM signal.
1965:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5,8, 9 or 12 to select the TIM 
1966:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1967:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
1968:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
1969:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1970:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1971:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
1972:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28146              		.loc 1 1972 0
 28147              		.cfi_startproc
 28148              		@ args = 0, pretend = 0, frame = 16
 28149              		@ frame_needed = 1, uses_anonymous_args = 0
 28150 1290 80B5     		push	{r7, lr}
 28151              	.LCFI156:
 28152              		.cfi_def_cfa_offset 8
 28153 1292 84B0     		sub	sp, sp, #16
 28154              	.LCFI157:
 28155              		.cfi_def_cfa_offset 24
 28156 1294 00AF     		add	r7, sp, #0
 28157              		.cfi_offset 14, -4
 28158              		.cfi_offset 7, -8
 28159              	.LCFI158:
 28160              		.cfi_def_cfa_register 7
 28161 1296 7860     		str	r0, [r7, #4]
 28162 1298 3960     		str	r1, [r7, #0]
1973:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 28163              		.loc 1 1973 0
 28164 129a 4FF00003 		mov	r3, #0
 28165 129e FB81     		strh	r3, [r7, #14]	@ movhi
1974:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 28166              		.loc 1 1974 0
 28167 12a0 4FF00103 		mov	r3, #1
 28168 12a4 BB81     		strh	r3, [r7, #12]	@ movhi
1975:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1976:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1977:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1978:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1979:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Opposite Input Polarity */
1980:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 28169              		.loc 1 1980 0
 28170 12a6 3B68     		ldr	r3, [r7, #0]
 28171 12a8 5B88     		ldrh	r3, [r3, #2]
 28172 12aa 002B     		cmp	r3, #0
 28173 12ac 03D1     		bne	.L108
1981:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1982:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 28174              		.loc 1 1982 0
 28175 12ae 4FF00203 		mov	r3, #2
 28176 12b2 FB81     		strh	r3, [r7, #14]	@ movhi
 28177 12b4 02E0     		b	.L109
 28178              	.L108:
1983:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1984:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
1985:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1986:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 28179              		.loc 1 1986 0
 28180 12b6 4FF00003 		mov	r3, #0
 28181 12ba FB81     		strh	r3, [r7, #14]	@ movhi
 28182              	.L109:
1987:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1988:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Opposite Input */
1989:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 28183              		.loc 1 1989 0
 28184 12bc 3B68     		ldr	r3, [r7, #0]
 28185 12be 9B88     		ldrh	r3, [r3, #4]
 28186 12c0 012B     		cmp	r3, #1
 28187 12c2 03D1     		bne	.L110
1990:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1991:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 28188              		.loc 1 1991 0
 28189 12c4 4FF00203 		mov	r3, #2
 28190 12c8 BB81     		strh	r3, [r7, #12]	@ movhi
 28191 12ca 02E0     		b	.L111
 28192              	.L110:
1992:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1993:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
1994:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1995:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 28193              		.loc 1 1995 0
 28194 12cc 4FF00103 		mov	r3, #1
 28195 12d0 BB81     		strh	r3, [r7, #12]	@ movhi
 28196              	.L111:
1996:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1997:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 28197              		.loc 1 1997 0
 28198 12d2 3B68     		ldr	r3, [r7, #0]
 28199 12d4 1B88     		ldrh	r3, [r3, #0]
 28200 12d6 002B     		cmp	r3, #0
 28201 12d8 1CD1     		bne	.L112
1998:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1999:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI1 Configuration */
2000:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 28202              		.loc 1 2000 0
 28203 12da 3B68     		ldr	r3, [r7, #0]
 28204 12dc 5988     		ldrh	r1, [r3, #2]
 28205 12de 3B68     		ldr	r3, [r7, #0]
 28206 12e0 9A88     		ldrh	r2, [r3, #4]
2001:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 28207              		.loc 1 2001 0
 28208 12e2 3B68     		ldr	r3, [r7, #0]
2000:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 28209              		.loc 1 2000 0
 28210 12e4 1B89     		ldrh	r3, [r3, #8]
 28211 12e6 7868     		ldr	r0, [r7, #4]
 28212 12e8 00F050FC 		bl	TI1_Config
2002:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2003:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 28213              		.loc 1 2003 0
 28214 12ec 3B68     		ldr	r3, [r7, #0]
 28215 12ee DB88     		ldrh	r3, [r3, #6]
 28216 12f0 7868     		ldr	r0, [r7, #4]
 28217 12f2 1946     		mov	r1, r3
 28218 12f4 FFF7FEFF 		bl	TIM_SetIC1Prescaler
2004:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI2 Configuration */
2005:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 28219              		.loc 1 2005 0
 28220 12f8 3B68     		ldr	r3, [r7, #0]
 28221 12fa 1B89     		ldrh	r3, [r3, #8]
 28222 12fc F989     		ldrh	r1, [r7, #14]
 28223 12fe BA89     		ldrh	r2, [r7, #12]
 28224 1300 7868     		ldr	r0, [r7, #4]
 28225 1302 00F085FC 		bl	TI2_Config
2006:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2007:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 28226              		.loc 1 2007 0
 28227 1306 3B68     		ldr	r3, [r7, #0]
 28228 1308 DB88     		ldrh	r3, [r3, #6]
 28229 130a 7868     		ldr	r0, [r7, #4]
 28230 130c 1946     		mov	r1, r3
 28231 130e FFF7FEFF 		bl	TIM_SetIC2Prescaler
 28232 1312 1BE0     		b	.L107
 28233              	.L112:
2008:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2009:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2010:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   { 
2011:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI2 Configuration */
2012:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 28234              		.loc 1 2012 0
 28235 1314 3B68     		ldr	r3, [r7, #0]
 28236 1316 5988     		ldrh	r1, [r3, #2]
 28237 1318 3B68     		ldr	r3, [r7, #0]
 28238 131a 9A88     		ldrh	r2, [r3, #4]
2013:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 28239              		.loc 1 2013 0
 28240 131c 3B68     		ldr	r3, [r7, #0]
2012:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 28241              		.loc 1 2012 0
 28242 131e 1B89     		ldrh	r3, [r3, #8]
 28243 1320 7868     		ldr	r0, [r7, #4]
 28244 1322 00F075FC 		bl	TI2_Config
2014:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2015:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 28245              		.loc 1 2015 0
 28246 1326 3B68     		ldr	r3, [r7, #0]
 28247 1328 DB88     		ldrh	r3, [r3, #6]
 28248 132a 7868     		ldr	r0, [r7, #4]
 28249 132c 1946     		mov	r1, r3
 28250 132e FFF7FEFF 		bl	TIM_SetIC2Prescaler
2016:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI1 Configuration */
2017:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 28251              		.loc 1 2017 0
 28252 1332 3B68     		ldr	r3, [r7, #0]
 28253 1334 1B89     		ldrh	r3, [r3, #8]
 28254 1336 F989     		ldrh	r1, [r7, #14]
 28255 1338 BA89     		ldrh	r2, [r7, #12]
 28256 133a 7868     		ldr	r0, [r7, #4]
 28257 133c 00F026FC 		bl	TI1_Config
2018:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2019:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 28258              		.loc 1 2019 0
 28259 1340 3B68     		ldr	r3, [r7, #0]
 28260 1342 DB88     		ldrh	r3, [r3, #6]
 28261 1344 7868     		ldr	r0, [r7, #4]
 28262 1346 1946     		mov	r1, r3
 28263 1348 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 28264              	.L107:
2020:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2021:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28265              		.loc 1 2021 0
 28266 134c 07F11007 		add	r7, r7, #16
 28267 1350 BD46     		mov	sp, r7
 28268 1352 80BD     		pop	{r7, pc}
 28269              		.cfi_endproc
 28270              	.LFE162:
 28272              		.align	2
 28273              		.global	TIM_GetCapture1
 28274              		.thumb
 28275              		.thumb_func
 28277              	TIM_GetCapture1:
 28278              	.LFB163:
2022:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2023:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2024:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2025:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
2026:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval Capture Compare 1 Register value.
2027:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2028:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
2029:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28279              		.loc 1 2029 0
 28280              		.cfi_startproc
 28281              		@ args = 0, pretend = 0, frame = 8
 28282              		@ frame_needed = 1, uses_anonymous_args = 0
 28283              		@ link register save eliminated.
 28284 1354 80B4     		push	{r7}
 28285              	.LCFI159:
 28286              		.cfi_def_cfa_offset 4
 28287 1356 83B0     		sub	sp, sp, #12
 28288              	.LCFI160:
 28289              		.cfi_def_cfa_offset 16
 28290 1358 00AF     		add	r7, sp, #0
 28291              		.cfi_offset 7, -4
 28292              	.LCFI161:
 28293              		.cfi_def_cfa_register 7
 28294 135a 7860     		str	r0, [r7, #4]
2030:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2031:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2032:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2033:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the Capture 1 Register value */
2034:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return TIMx->CCR1;
 28295              		.loc 1 2034 0
 28296 135c 7B68     		ldr	r3, [r7, #4]
 28297 135e 5B6B     		ldr	r3, [r3, #52]
2035:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28298              		.loc 1 2035 0
 28299 1360 1846     		mov	r0, r3
 28300 1362 07F10C07 		add	r7, r7, #12
 28301 1366 BD46     		mov	sp, r7
 28302 1368 80BC     		pop	{r7}
 28303 136a 7047     		bx	lr
 28304              		.cfi_endproc
 28305              	.LFE163:
 28307              		.align	2
 28308              		.global	TIM_GetCapture2
 28309              		.thumb
 28310              		.thumb_func
 28312              	TIM_GetCapture2:
 28313              	.LFB164:
2036:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2037:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2038:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2039:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2040:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
2041:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval Capture Compare 2 Register value.
2042:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2043:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2044:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28314              		.loc 1 2044 0
 28315              		.cfi_startproc
 28316              		@ args = 0, pretend = 0, frame = 8
 28317              		@ frame_needed = 1, uses_anonymous_args = 0
 28318              		@ link register save eliminated.
 28319 136c 80B4     		push	{r7}
 28320              	.LCFI162:
 28321              		.cfi_def_cfa_offset 4
 28322 136e 83B0     		sub	sp, sp, #12
 28323              	.LCFI163:
 28324              		.cfi_def_cfa_offset 16
 28325 1370 00AF     		add	r7, sp, #0
 28326              		.cfi_offset 7, -4
 28327              	.LCFI164:
 28328              		.cfi_def_cfa_register 7
 28329 1372 7860     		str	r0, [r7, #4]
2045:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2046:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2047:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2048:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the Capture 2 Register value */
2049:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return TIMx->CCR2;
 28330              		.loc 1 2049 0
 28331 1374 7B68     		ldr	r3, [r7, #4]
 28332 1376 9B6B     		ldr	r3, [r3, #56]
2050:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28333              		.loc 1 2050 0
 28334 1378 1846     		mov	r0, r3
 28335 137a 07F10C07 		add	r7, r7, #12
 28336 137e BD46     		mov	sp, r7
 28337 1380 80BC     		pop	{r7}
 28338 1382 7047     		bx	lr
 28339              		.cfi_endproc
 28340              	.LFE164:
 28342              		.align	2
 28343              		.global	TIM_GetCapture3
 28344              		.thumb
 28345              		.thumb_func
 28347              	TIM_GetCapture3:
 28348              	.LFB165:
2051:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2052:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2053:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2054:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2055:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval Capture Compare 3 Register value.
2056:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2057:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2058:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28349              		.loc 1 2058 0
 28350              		.cfi_startproc
 28351              		@ args = 0, pretend = 0, frame = 8
 28352              		@ frame_needed = 1, uses_anonymous_args = 0
 28353              		@ link register save eliminated.
 28354 1384 80B4     		push	{r7}
 28355              	.LCFI165:
 28356              		.cfi_def_cfa_offset 4
 28357 1386 83B0     		sub	sp, sp, #12
 28358              	.LCFI166:
 28359              		.cfi_def_cfa_offset 16
 28360 1388 00AF     		add	r7, sp, #0
 28361              		.cfi_offset 7, -4
 28362              	.LCFI167:
 28363              		.cfi_def_cfa_register 7
 28364 138a 7860     		str	r0, [r7, #4]
2059:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2060:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2061:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2062:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the Capture 3 Register value */
2063:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return TIMx->CCR3;
 28365              		.loc 1 2063 0
 28366 138c 7B68     		ldr	r3, [r7, #4]
 28367 138e DB6B     		ldr	r3, [r3, #60]
2064:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28368              		.loc 1 2064 0
 28369 1390 1846     		mov	r0, r3
 28370 1392 07F10C07 		add	r7, r7, #12
 28371 1396 BD46     		mov	sp, r7
 28372 1398 80BC     		pop	{r7}
 28373 139a 7047     		bx	lr
 28374              		.cfi_endproc
 28375              	.LFE165:
 28377              		.align	2
 28378              		.global	TIM_GetCapture4
 28379              		.thumb
 28380              		.thumb_func
 28382              	TIM_GetCapture4:
 28383              	.LFB166:
2065:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2066:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2067:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2068:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2069:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval Capture Compare 4 Register value.
2070:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2071:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2072:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28384              		.loc 1 2072 0
 28385              		.cfi_startproc
 28386              		@ args = 0, pretend = 0, frame = 8
 28387              		@ frame_needed = 1, uses_anonymous_args = 0
 28388              		@ link register save eliminated.
 28389 139c 80B4     		push	{r7}
 28390              	.LCFI168:
 28391              		.cfi_def_cfa_offset 4
 28392 139e 83B0     		sub	sp, sp, #12
 28393              	.LCFI169:
 28394              		.cfi_def_cfa_offset 16
 28395 13a0 00AF     		add	r7, sp, #0
 28396              		.cfi_offset 7, -4
 28397              	.LCFI170:
 28398              		.cfi_def_cfa_register 7
 28399 13a2 7860     		str	r0, [r7, #4]
2073:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2074:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2075:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2076:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the Capture 4 Register value */
2077:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return TIMx->CCR4;
 28400              		.loc 1 2077 0
 28401 13a4 7B68     		ldr	r3, [r7, #4]
 28402 13a6 1B6C     		ldr	r3, [r3, #64]
2078:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28403              		.loc 1 2078 0
 28404 13a8 1846     		mov	r0, r3
 28405 13aa 07F10C07 		add	r7, r7, #12
 28406 13ae BD46     		mov	sp, r7
 28407 13b0 80BC     		pop	{r7}
 28408 13b2 7047     		bx	lr
 28409              		.cfi_endproc
 28410              	.LFE166:
 28412              		.align	2
 28413              		.global	TIM_SetIC1Prescaler
 28414              		.thumb
 28415              		.thumb_func
 28417              	TIM_SetIC1Prescaler:
 28418              	.LFB167:
2079:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2080:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2081:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2082:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
2083:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2084:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2085:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2086:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2087:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2088:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2089:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2090:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2091:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2092:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28419              		.loc 1 2092 0
 28420              		.cfi_startproc
 28421              		@ args = 0, pretend = 0, frame = 8
 28422              		@ frame_needed = 1, uses_anonymous_args = 0
 28423              		@ link register save eliminated.
 28424 13b4 80B4     		push	{r7}
 28425              	.LCFI171:
 28426              		.cfi_def_cfa_offset 4
 28427 13b6 83B0     		sub	sp, sp, #12
 28428              	.LCFI172:
 28429              		.cfi_def_cfa_offset 16
 28430 13b8 00AF     		add	r7, sp, #0
 28431              		.cfi_offset 7, -4
 28432              	.LCFI173:
 28433              		.cfi_def_cfa_register 7
 28434 13ba 7860     		str	r0, [r7, #4]
 28435 13bc 0B46     		mov	r3, r1
 28436 13be 7B80     		strh	r3, [r7, #2]	@ movhi
2093:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2094:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2095:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2096:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2097:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the IC1PSC Bits */
2098:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 28437              		.loc 1 2098 0
 28438 13c0 7B68     		ldr	r3, [r7, #4]
 28439 13c2 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 28440 13c4 9BB2     		uxth	r3, r3
 28441 13c6 23F00C03 		bic	r3, r3, #12
 28442 13ca 9AB2     		uxth	r2, r3
 28443 13cc 7B68     		ldr	r3, [r7, #4]
 28444 13ce 1A83     		strh	r2, [r3, #24]	@ movhi
2099:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the IC1PSC value */
2101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 28445              		.loc 1 2101 0
 28446 13d0 7B68     		ldr	r3, [r7, #4]
 28447 13d2 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 28448 13d4 9AB2     		uxth	r2, r3
 28449 13d6 7B88     		ldrh	r3, [r7, #2]	@ movhi
 28450 13d8 42EA0303 		orr	r3, r2, r3
 28451 13dc 9AB2     		uxth	r2, r3
 28452 13de 7B68     		ldr	r3, [r7, #4]
 28453 13e0 1A83     		strh	r2, [r3, #24]	@ movhi
2102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28454              		.loc 1 2102 0
 28455 13e2 07F10C07 		add	r7, r7, #12
 28456 13e6 BD46     		mov	sp, r7
 28457 13e8 80BC     		pop	{r7}
 28458 13ea 7047     		bx	lr
 28459              		.cfi_endproc
 28460              	.LFE167:
 28462              		.align	2
 28463              		.global	TIM_SetIC2Prescaler
 28464              		.thumb
 28465              		.thumb_func
 28467              	TIM_SetIC2Prescaler:
 28468              	.LFB168:
2103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
2108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28469              		.loc 1 2117 0
 28470              		.cfi_startproc
 28471              		@ args = 0, pretend = 0, frame = 8
 28472              		@ frame_needed = 1, uses_anonymous_args = 0
 28473              		@ link register save eliminated.
 28474 13ec 80B4     		push	{r7}
 28475              	.LCFI174:
 28476              		.cfi_def_cfa_offset 4
 28477 13ee 83B0     		sub	sp, sp, #12
 28478              	.LCFI175:
 28479              		.cfi_def_cfa_offset 16
 28480 13f0 00AF     		add	r7, sp, #0
 28481              		.cfi_offset 7, -4
 28482              	.LCFI176:
 28483              		.cfi_def_cfa_register 7
 28484 13f2 7860     		str	r0, [r7, #4]
 28485 13f4 0B46     		mov	r3, r1
 28486 13f6 7B80     		strh	r3, [r7, #2]	@ movhi
2118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the IC2PSC Bits */
2123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 28487              		.loc 1 2123 0
 28488 13f8 7B68     		ldr	r3, [r7, #4]
 28489 13fa 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 28490 13fc 9BB2     		uxth	r3, r3
 28491 13fe 23F44063 		bic	r3, r3, #3072
 28492 1402 9AB2     		uxth	r2, r3
 28493 1404 7B68     		ldr	r3, [r7, #4]
 28494 1406 1A83     		strh	r2, [r3, #24]	@ movhi
2124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the IC2PSC value */
2126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 28495              		.loc 1 2126 0
 28496 1408 7B68     		ldr	r3, [r7, #4]
 28497 140a 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 28498 140c 9AB2     		uxth	r2, r3
 28499 140e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 28500 1410 4FEA0323 		lsl	r3, r3, #8
 28501 1414 9BB2     		uxth	r3, r3
 28502 1416 42EA0303 		orr	r3, r2, r3
 28503 141a 9AB2     		uxth	r2, r3
 28504 141c 7B68     		ldr	r3, [r7, #4]
 28505 141e 1A83     		strh	r2, [r3, #24]	@ movhi
2127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28506              		.loc 1 2127 0
 28507 1420 07F10C07 		add	r7, r7, #12
 28508 1424 BD46     		mov	sp, r7
 28509 1426 80BC     		pop	{r7}
 28510 1428 7047     		bx	lr
 28511              		.cfi_endproc
 28512              	.LFE168:
 28514 142a 00BF     		.align	2
 28515              		.global	TIM_SetIC3Prescaler
 28516              		.thumb
 28517              		.thumb_func
 28519              	TIM_SetIC3Prescaler:
 28520              	.LFB169:
2128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28521              		.loc 1 2141 0
 28522              		.cfi_startproc
 28523              		@ args = 0, pretend = 0, frame = 8
 28524              		@ frame_needed = 1, uses_anonymous_args = 0
 28525              		@ link register save eliminated.
 28526 142c 80B4     		push	{r7}
 28527              	.LCFI177:
 28528              		.cfi_def_cfa_offset 4
 28529 142e 83B0     		sub	sp, sp, #12
 28530              	.LCFI178:
 28531              		.cfi_def_cfa_offset 16
 28532 1430 00AF     		add	r7, sp, #0
 28533              		.cfi_offset 7, -4
 28534              	.LCFI179:
 28535              		.cfi_def_cfa_register 7
 28536 1432 7860     		str	r0, [r7, #4]
 28537 1434 0B46     		mov	r3, r1
 28538 1436 7B80     		strh	r3, [r7, #2]	@ movhi
2142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the IC3PSC Bits */
2147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 28539              		.loc 1 2147 0
 28540 1438 7B68     		ldr	r3, [r7, #4]
 28541 143a 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 28542 143c 9BB2     		uxth	r3, r3
 28543 143e 23F00C03 		bic	r3, r3, #12
 28544 1442 9AB2     		uxth	r2, r3
 28545 1444 7B68     		ldr	r3, [r7, #4]
 28546 1446 9A83     		strh	r2, [r3, #28]	@ movhi
2148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the IC3PSC value */
2150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
 28547              		.loc 1 2150 0
 28548 1448 7B68     		ldr	r3, [r7, #4]
 28549 144a 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 28550 144c 9AB2     		uxth	r2, r3
 28551 144e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 28552 1450 42EA0303 		orr	r3, r2, r3
 28553 1454 9AB2     		uxth	r2, r3
 28554 1456 7B68     		ldr	r3, [r7, #4]
 28555 1458 9A83     		strh	r2, [r3, #28]	@ movhi
2151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28556              		.loc 1 2151 0
 28557 145a 07F10C07 		add	r7, r7, #12
 28558 145e BD46     		mov	sp, r7
 28559 1460 80BC     		pop	{r7}
 28560 1462 7047     		bx	lr
 28561              		.cfi_endproc
 28562              	.LFE169:
 28564              		.align	2
 28565              		.global	TIM_SetIC4Prescaler
 28566              		.thumb
 28567              		.thumb_func
 28569              	TIM_SetIC4Prescaler:
 28570              	.LFB170:
2152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {  
 28571              		.loc 1 2165 0
 28572              		.cfi_startproc
 28573              		@ args = 0, pretend = 0, frame = 8
 28574              		@ frame_needed = 1, uses_anonymous_args = 0
 28575              		@ link register save eliminated.
 28576 1464 80B4     		push	{r7}
 28577              	.LCFI180:
 28578              		.cfi_def_cfa_offset 4
 28579 1466 83B0     		sub	sp, sp, #12
 28580              	.LCFI181:
 28581              		.cfi_def_cfa_offset 16
 28582 1468 00AF     		add	r7, sp, #0
 28583              		.cfi_offset 7, -4
 28584              	.LCFI182:
 28585              		.cfi_def_cfa_register 7
 28586 146a 7860     		str	r0, [r7, #4]
 28587 146c 0B46     		mov	r3, r1
 28588 146e 7B80     		strh	r3, [r7, #2]	@ movhi
2166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the IC4PSC Bits */
2171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 28589              		.loc 1 2171 0
 28590 1470 7B68     		ldr	r3, [r7, #4]
 28591 1472 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 28592 1474 9BB2     		uxth	r3, r3
 28593 1476 23F44063 		bic	r3, r3, #3072
 28594 147a 9AB2     		uxth	r2, r3
 28595 147c 7B68     		ldr	r3, [r7, #4]
 28596 147e 9A83     		strh	r2, [r3, #28]	@ movhi
2172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the IC4PSC value */
2174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 28597              		.loc 1 2174 0
 28598 1480 7B68     		ldr	r3, [r7, #4]
 28599 1482 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 28600 1484 9AB2     		uxth	r2, r3
 28601 1486 7B88     		ldrh	r3, [r7, #2]	@ movhi
 28602 1488 4FEA0323 		lsl	r3, r3, #8
 28603 148c 9BB2     		uxth	r3, r3
 28604 148e 42EA0303 		orr	r3, r2, r3
 28605 1492 9AB2     		uxth	r2, r3
 28606 1494 7B68     		ldr	r3, [r7, #4]
 28607 1496 9A83     		strh	r2, [r3, #28]	@ movhi
2175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28608              		.loc 1 2175 0
 28609 1498 07F10C07 		add	r7, r7, #12
 28610 149c BD46     		mov	sp, r7
 28611 149e 80BC     		pop	{r7}
 28612 14a0 7047     		bx	lr
 28613              		.cfi_endproc
 28614              	.LFE170:
 28616 14a2 00BF     		.align	2
 28617              		.global	TIM_BDTRConfig
 28618              		.thumb
 28619              		.thumb_func
 28621              	TIM_BDTRConfig:
 28622              	.LFB171:
2176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
2178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group4 Advanced-control timers (TIM1 and TIM8) specific features
2181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief   Advanced-control timers (TIM1 and TIM8) specific features
2182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
2183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
2184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
2185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           Advanced-control timers (TIM1 and TIM8) specific features
2186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
2187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        ===================================================================      
2189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               TIM Driver: how to use the Break feature
2190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        =================================================================== 
2191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        After configuring the Timer channel(s) in the appropriate Output Compare mode: 
2192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                          
2193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        1. Fill the TIM_BDTRInitStruct with the desired parameters for the Timer
2194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           Break Polarity, dead time, Lock level, the OSSI/OSSR State and the 
2195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           AOE(automatic output enable).
2196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                
2197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Call TIM_BDTRConfig(TIMx, &TIM_BDTRInitStruct) to configure the Timer
2198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
2199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        3. Enable the Main Output using TIM_CtrlPWMOutputs(TIM1, ENABLE) 
2200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
2201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        4. Once the break even occurs, the Timer's output signals are put in reset
2202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           state or in a known state (according to the configuration made in
2203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           TIM_BDTRConfig() function).
2204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
2206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
2207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the Break feature, dead time, Lock level, OSSI/OSSR State
2211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         and the AOE(automatic output enable).
2212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
2213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
2214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
2215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
2218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28623              		.loc 1 2218 0
 28624              		.cfi_startproc
 28625              		@ args = 0, pretend = 0, frame = 8
 28626              		@ frame_needed = 1, uses_anonymous_args = 0
 28627              		@ link register save eliminated.
 28628 14a4 80B4     		push	{r7}
 28629              	.LCFI183:
 28630              		.cfi_def_cfa_offset 4
 28631 14a6 83B0     		sub	sp, sp, #12
 28632              	.LCFI184:
 28633              		.cfi_def_cfa_offset 16
 28634 14a8 00AF     		add	r7, sp, #0
 28635              		.cfi_offset 7, -4
 28636              	.LCFI185:
 28637              		.cfi_def_cfa_register 7
 28638 14aa 7860     		str	r0, [r7, #4]
 28639 14ac 3960     		str	r1, [r7, #0]
2219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
2222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
2223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
2224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
2225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
2226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
2227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
2229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
2230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 28640              		.loc 1 2230 0
 28641 14ae 3B68     		ldr	r3, [r7, #0]
 28642 14b0 1A88     		ldrh	r2, [r3, #0]
 28643 14b2 3B68     		ldr	r3, [r7, #0]
 28644 14b4 5B88     		ldrh	r3, [r3, #2]
 28645 14b6 42EA0303 		orr	r3, r2, r3
 28646 14ba 9AB2     		uxth	r2, r3
2231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 28647              		.loc 1 2231 0
 28648 14bc 3B68     		ldr	r3, [r7, #0]
 28649 14be 9B88     		ldrh	r3, [r3, #4]
2230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 28650              		.loc 1 2230 0
 28651 14c0 42EA0303 		orr	r3, r2, r3
 28652 14c4 9AB2     		uxth	r2, r3
 28653              		.loc 1 2231 0
 28654 14c6 3B68     		ldr	r3, [r7, #0]
 28655 14c8 DB88     		ldrh	r3, [r3, #6]
2230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 28656              		.loc 1 2230 0
 28657 14ca 42EA0303 		orr	r3, r2, r3
 28658 14ce 9AB2     		uxth	r2, r3
2232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 28659              		.loc 1 2232 0
 28660 14d0 3B68     		ldr	r3, [r7, #0]
 28661 14d2 1B89     		ldrh	r3, [r3, #8]
2230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 28662              		.loc 1 2230 0
 28663 14d4 42EA0303 		orr	r3, r2, r3
 28664 14d8 9AB2     		uxth	r2, r3
 28665              		.loc 1 2232 0
 28666 14da 3B68     		ldr	r3, [r7, #0]
 28667 14dc 5B89     		ldrh	r3, [r3, #10]
2230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 28668              		.loc 1 2230 0
 28669 14de 42EA0303 		orr	r3, r2, r3
 28670 14e2 9AB2     		uxth	r2, r3
2233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 28671              		.loc 1 2233 0
 28672 14e4 3B68     		ldr	r3, [r7, #0]
 28673 14e6 9B89     		ldrh	r3, [r3, #12]
2230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 28674              		.loc 1 2230 0
 28675 14e8 42EA0303 		orr	r3, r2, r3
 28676 14ec 9AB2     		uxth	r2, r3
 28677 14ee 7B68     		ldr	r3, [r7, #4]
 28678 14f0 A3F84420 		strh	r2, [r3, #68]	@ movhi
2234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28679              		.loc 1 2234 0
 28680 14f4 07F10C07 		add	r7, r7, #12
 28681 14f8 BD46     		mov	sp, r7
 28682 14fa 80BC     		pop	{r7}
 28683 14fc 7047     		bx	lr
 28684              		.cfi_endproc
 28685              	.LFE171:
 28687 14fe 00BF     		.align	2
 28688              		.global	TIM_BDTRStructInit
 28689              		.thumb
 28690              		.thumb_func
 28692              	TIM_BDTRStructInit:
 28693              	.LFB172:
2235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
2238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
2239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         will be initialized.
2240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
2243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28694              		.loc 1 2243 0
 28695              		.cfi_startproc
 28696              		@ args = 0, pretend = 0, frame = 8
 28697              		@ frame_needed = 1, uses_anonymous_args = 0
 28698              		@ link register save eliminated.
 28699 1500 80B4     		push	{r7}
 28700              	.LCFI186:
 28701              		.cfi_def_cfa_offset 4
 28702 1502 83B0     		sub	sp, sp, #12
 28703              	.LCFI187:
 28704              		.cfi_def_cfa_offset 16
 28705 1504 00AF     		add	r7, sp, #0
 28706              		.cfi_offset 7, -4
 28707              	.LCFI188:
 28708              		.cfi_def_cfa_register 7
 28709 1506 7860     		str	r0, [r7, #4]
2244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the default configuration */
2245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 28710              		.loc 1 2245 0
 28711 1508 7B68     		ldr	r3, [r7, #4]
 28712 150a 4FF00002 		mov	r2, #0
 28713 150e 1A80     		strh	r2, [r3, #0]	@ movhi
2246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 28714              		.loc 1 2246 0
 28715 1510 7B68     		ldr	r3, [r7, #4]
 28716 1512 4FF00002 		mov	r2, #0
 28717 1516 5A80     		strh	r2, [r3, #2]	@ movhi
2247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 28718              		.loc 1 2247 0
 28719 1518 7B68     		ldr	r3, [r7, #4]
 28720 151a 4FF00002 		mov	r2, #0
 28721 151e 9A80     		strh	r2, [r3, #4]	@ movhi
2248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 28722              		.loc 1 2248 0
 28723 1520 7B68     		ldr	r3, [r7, #4]
 28724 1522 4FF00002 		mov	r2, #0
 28725 1526 DA80     		strh	r2, [r3, #6]	@ movhi
2249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 28726              		.loc 1 2249 0
 28727 1528 7B68     		ldr	r3, [r7, #4]
 28728 152a 4FF00002 		mov	r2, #0
 28729 152e 1A81     		strh	r2, [r3, #8]	@ movhi
2250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 28730              		.loc 1 2250 0
 28731 1530 7B68     		ldr	r3, [r7, #4]
 28732 1532 4FF00002 		mov	r2, #0
 28733 1536 5A81     		strh	r2, [r3, #10]	@ movhi
2251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 28734              		.loc 1 2251 0
 28735 1538 7B68     		ldr	r3, [r7, #4]
 28736 153a 4FF00002 		mov	r2, #0
 28737 153e 9A81     		strh	r2, [r3, #12]	@ movhi
2252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28738              		.loc 1 2252 0
 28739 1540 07F10C07 		add	r7, r7, #12
 28740 1544 BD46     		mov	sp, r7
 28741 1546 80BC     		pop	{r7}
 28742 1548 7047     		bx	lr
 28743              		.cfi_endproc
 28744              	.LFE172:
 28746 154a 00BF     		.align	2
 28747              		.global	TIM_CtrlPWMOutputs
 28748              		.thumb
 28749              		.thumb_func
 28751              	TIM_CtrlPWMOutputs:
 28752              	.LFB173:
2253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
2256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIMx peripheral.
2257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
2258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
2262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28753              		.loc 1 2262 0
 28754              		.cfi_startproc
 28755              		@ args = 0, pretend = 0, frame = 8
 28756              		@ frame_needed = 1, uses_anonymous_args = 0
 28757              		@ link register save eliminated.
 28758 154c 80B4     		push	{r7}
 28759              	.LCFI189:
 28760              		.cfi_def_cfa_offset 4
 28761 154e 83B0     		sub	sp, sp, #12
 28762              	.LCFI190:
 28763              		.cfi_def_cfa_offset 16
 28764 1550 00AF     		add	r7, sp, #0
 28765              		.cfi_offset 7, -4
 28766              	.LCFI191:
 28767              		.cfi_def_cfa_register 7
 28768 1552 7860     		str	r0, [r7, #4]
 28769 1554 0B46     		mov	r3, r1
 28770 1556 FB70     		strb	r3, [r7, #3]
2263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 28771              		.loc 1 2267 0
 28772 1558 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 28773 155a 002B     		cmp	r3, #0
 28774 155c 0CD0     		beq	.L125
2268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Enable the TIM Main Output */
2270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
 28775              		.loc 1 2270 0
 28776 155e 7B68     		ldr	r3, [r7, #4]
 28777 1560 B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 28778 1564 9BB2     		uxth	r3, r3
 28779 1566 6FEA4343 		mvn	r3, r3, lsl #17
 28780 156a 6FEA5343 		mvn	r3, r3, lsr #17
 28781 156e 9AB2     		uxth	r2, r3
 28782 1570 7B68     		ldr	r3, [r7, #4]
 28783 1572 A3F84420 		strh	r2, [r3, #68]	@ movhi
 28784 1576 0BE0     		b	.L124
 28785              	.L125:
2271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Disable the TIM Main Output */
2275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 28786              		.loc 1 2275 0
 28787 1578 7B68     		ldr	r3, [r7, #4]
 28788 157a B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 28789 157e 9BB2     		uxth	r3, r3
 28790 1580 4FEA4343 		lsl	r3, r3, #17
 28791 1584 4FEA5343 		lsr	r3, r3, #17
 28792 1588 9AB2     		uxth	r2, r3
 28793 158a 7B68     		ldr	r3, [r7, #4]
 28794 158c A3F84420 		strh	r2, [r3, #68]	@ movhi
 28795              	.L124:
2276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
2277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28796              		.loc 1 2277 0
 28797 1590 07F10C07 		add	r7, r7, #12
 28798 1594 BD46     		mov	sp, r7
 28799 1596 80BC     		pop	{r7}
 28800 1598 7047     		bx	lr
 28801              		.cfi_endproc
 28802              	.LFE173:
 28804 159a 00BF     		.align	2
 28805              		.global	TIM_SelectCOM
 28806              		.thumb
 28807              		.thumb_func
 28809              	TIM_SelectCOM:
 28810              	.LFB174:
2278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
2281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
2282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the Commutation event.
2283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
2287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 28811              		.loc 1 2287 0
 28812              		.cfi_startproc
 28813              		@ args = 0, pretend = 0, frame = 8
 28814              		@ frame_needed = 1, uses_anonymous_args = 0
 28815              		@ link register save eliminated.
 28816 159c 80B4     		push	{r7}
 28817              	.LCFI192:
 28818              		.cfi_def_cfa_offset 4
 28819 159e 83B0     		sub	sp, sp, #12
 28820              	.LCFI193:
 28821              		.cfi_def_cfa_offset 16
 28822 15a0 00AF     		add	r7, sp, #0
 28823              		.cfi_offset 7, -4
 28824              	.LCFI194:
 28825              		.cfi_def_cfa_register 7
 28826 15a2 7860     		str	r0, [r7, #4]
 28827 15a4 0B46     		mov	r3, r1
 28828 15a6 FB70     		strb	r3, [r7, #3]
2288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 28829              		.loc 1 2292 0
 28830 15a8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 28831 15aa 002B     		cmp	r3, #0
 28832 15ac 08D0     		beq	.L128
2293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the COM Bit */
2295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
 28833              		.loc 1 2295 0
 28834 15ae 7B68     		ldr	r3, [r7, #4]
 28835 15b0 9B88     		ldrh	r3, [r3, #4]	@ movhi
 28836 15b2 9BB2     		uxth	r3, r3
 28837 15b4 43F00403 		orr	r3, r3, #4
 28838 15b8 9AB2     		uxth	r2, r3
 28839 15ba 7B68     		ldr	r3, [r7, #4]
 28840 15bc 9A80     		strh	r2, [r3, #4]	@ movhi
 28841 15be 07E0     		b	.L127
 28842              	.L128:
2296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the COM Bit */
2300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 28843              		.loc 1 2300 0
 28844 15c0 7B68     		ldr	r3, [r7, #4]
 28845 15c2 9B88     		ldrh	r3, [r3, #4]	@ movhi
 28846 15c4 9BB2     		uxth	r3, r3
 28847 15c6 23F00403 		bic	r3, r3, #4
 28848 15ca 9AB2     		uxth	r2, r3
 28849 15cc 7B68     		ldr	r3, [r7, #4]
 28850 15ce 9A80     		strh	r2, [r3, #4]	@ movhi
 28851              	.L127:
2301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28852              		.loc 1 2302 0
 28853 15d0 07F10C07 		add	r7, r7, #12
 28854 15d4 BD46     		mov	sp, r7
 28855 15d6 80BC     		pop	{r7}
 28856 15d8 7047     		bx	lr
 28857              		.cfi_endproc
 28858              	.LFE174:
 28860 15da 00BF     		.align	2
 28861              		.global	TIM_CCPreloadControl
 28862              		.thumb
 28863              		.thumb_func
 28865              	TIM_CCPreloadControl:
 28866              	.LFB175:
2303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
2306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
2307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
2308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
2312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** { 
 28867              		.loc 1 2312 0
 28868              		.cfi_startproc
 28869              		@ args = 0, pretend = 0, frame = 8
 28870              		@ frame_needed = 1, uses_anonymous_args = 0
 28871              		@ link register save eliminated.
 28872 15dc 80B4     		push	{r7}
 28873              	.LCFI195:
 28874              		.cfi_def_cfa_offset 4
 28875 15de 83B0     		sub	sp, sp, #12
 28876              	.LCFI196:
 28877              		.cfi_def_cfa_offset 16
 28878 15e0 00AF     		add	r7, sp, #0
 28879              		.cfi_offset 7, -4
 28880              	.LCFI197:
 28881              		.cfi_def_cfa_register 7
 28882 15e2 7860     		str	r0, [r7, #4]
 28883 15e4 0B46     		mov	r3, r1
 28884 15e6 FB70     		strb	r3, [r7, #3]
2313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 28885              		.loc 1 2316 0
 28886 15e8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 28887 15ea 002B     		cmp	r3, #0
 28888 15ec 08D0     		beq	.L131
2317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the CCPC Bit */
2319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
 28889              		.loc 1 2319 0
 28890 15ee 7B68     		ldr	r3, [r7, #4]
 28891 15f0 9B88     		ldrh	r3, [r3, #4]	@ movhi
 28892 15f2 9BB2     		uxth	r3, r3
 28893 15f4 43F00103 		orr	r3, r3, #1
 28894 15f8 9AB2     		uxth	r2, r3
 28895 15fa 7B68     		ldr	r3, [r7, #4]
 28896 15fc 9A80     		strh	r2, [r3, #4]	@ movhi
 28897 15fe 07E0     		b	.L130
 28898              	.L131:
2320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the CCPC Bit */
2324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 28899              		.loc 1 2324 0
 28900 1600 7B68     		ldr	r3, [r7, #4]
 28901 1602 9B88     		ldrh	r3, [r3, #4]	@ movhi
 28902 1604 9BB2     		uxth	r3, r3
 28903 1606 23F00103 		bic	r3, r3, #1
 28904 160a 9AB2     		uxth	r2, r3
 28905 160c 7B68     		ldr	r3, [r7, #4]
 28906 160e 9A80     		strh	r2, [r3, #4]	@ movhi
 28907              	.L130:
2325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28908              		.loc 1 2326 0
 28909 1610 07F10C07 		add	r7, r7, #12
 28910 1614 BD46     		mov	sp, r7
 28911 1616 80BC     		pop	{r7}
 28912 1618 7047     		bx	lr
 28913              		.cfi_endproc
 28914              	.LFE175:
 28916 161a 00BF     		.align	2
 28917              		.global	TIM_ITConfig
 28918              		.thumb
 28919              		.thumb_func
 28921              	TIM_ITConfig:
 28922              	.LFB176:
2327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
2329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group5 Interrupts DMA and flags management functions
2332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief    Interrupts, DMA and flags management functions 
2333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
2334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
2335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
2336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                  Interrupts, DMA and flags management functions
2337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
2338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
2340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
2341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
2345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.
2346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
2347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *  
2357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   For TIM6 and TIM7 only the parameter TIM_IT_Update can be used
2358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   For TIM9 and TIM12 only one of the following parameters can be used: TIM_IT_Update,
2359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger. 
2360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   For TIM10, TIM11, TIM13 and TIM14 only one of the following parameters can
2361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          be used: TIM_IT_Update or TIM_IT_CC1   
2362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break can be used only with TIM1 and TIM8 
2363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *        
2364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIM interrupts.
2365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
2369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {  
 28923              		.loc 1 2369 0
 28924              		.cfi_startproc
 28925              		@ args = 0, pretend = 0, frame = 8
 28926              		@ frame_needed = 1, uses_anonymous_args = 0
 28927              		@ link register save eliminated.
 28928 161c 80B4     		push	{r7}
 28929              	.LCFI198:
 28930              		.cfi_def_cfa_offset 4
 28931 161e 83B0     		sub	sp, sp, #12
 28932              	.LCFI199:
 28933              		.cfi_def_cfa_offset 16
 28934 1620 00AF     		add	r7, sp, #0
 28935              		.cfi_offset 7, -4
 28936              	.LCFI200:
 28937              		.cfi_def_cfa_register 7
 28938 1622 7860     		str	r0, [r7, #4]
 28939 1624 1346     		mov	r3, r2
 28940 1626 0A46     		mov	r2, r1	@ movhi
 28941 1628 7A80     		strh	r2, [r7, #2]	@ movhi
 28942 162a 7B70     		strb	r3, [r7, #1]
2370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 28943              		.loc 1 2375 0
 28944 162c 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 28945 162e 002B     		cmp	r3, #0
 28946 1630 09D0     		beq	.L134
2376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Enable the Interrupt sources */
2378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->DIER |= TIM_IT;
 28947              		.loc 1 2378 0
 28948 1632 7B68     		ldr	r3, [r7, #4]
 28949 1634 9B89     		ldrh	r3, [r3, #12]	@ movhi
 28950 1636 9AB2     		uxth	r2, r3
 28951 1638 7B88     		ldrh	r3, [r7, #2]	@ movhi
 28952 163a 42EA0303 		orr	r3, r2, r3
 28953 163e 9AB2     		uxth	r2, r3
 28954 1640 7B68     		ldr	r3, [r7, #4]
 28955 1642 9A81     		strh	r2, [r3, #12]	@ movhi
 28956 1644 0BE0     		b	.L133
 28957              	.L134:
2379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Disable the Interrupt sources */
2383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
 28958              		.loc 1 2383 0
 28959 1646 7B68     		ldr	r3, [r7, #4]
 28960 1648 9B89     		ldrh	r3, [r3, #12]	@ movhi
 28961 164a 9AB2     		uxth	r2, r3
 28962 164c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 28963 164e 6FEA0303 		mvn	r3, r3
 28964 1652 9BB2     		uxth	r3, r3
 28965 1654 02EA0303 		and	r3, r2, r3
 28966 1658 9AB2     		uxth	r2, r3
 28967 165a 7B68     		ldr	r3, [r7, #4]
 28968 165c 9A81     		strh	r2, [r3, #12]	@ movhi
 28969              	.L133:
2384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 28970              		.loc 1 2385 0
 28971 165e 07F10C07 		add	r7, r7, #12
 28972 1662 BD46     		mov	sp, r7
 28973 1664 80BC     		pop	{r7}
 28974 1666 7047     		bx	lr
 28975              		.cfi_endproc
 28976              	.LFE176:
 28978              		.align	2
 28979              		.global	TIM_GenerateEvent
 28980              		.thumb
 28981              		.thumb_func
 28983              	TIM_GenerateEvent:
 28984              	.LFB177:
2386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
2389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_EventSource: specifies the event source.
2391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one or more of the following values:	   
2392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Update: Timer update Event source
2393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
2394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
2395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
2396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
2397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_COM: Timer COM event source  
2398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Trigger: Timer Trigger Event source
2399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Break: Timer Break event source
2400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * 
2401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can only generate an update event. 
2402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
2403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *        
2404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
2407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** { 
 28985              		.loc 1 2407 0
 28986              		.cfi_startproc
 28987              		@ args = 0, pretend = 0, frame = 8
 28988              		@ frame_needed = 1, uses_anonymous_args = 0
 28989              		@ link register save eliminated.
 28990 1668 80B4     		push	{r7}
 28991              	.LCFI201:
 28992              		.cfi_def_cfa_offset 4
 28993 166a 83B0     		sub	sp, sp, #12
 28994              	.LCFI202:
 28995              		.cfi_def_cfa_offset 16
 28996 166c 00AF     		add	r7, sp, #0
 28997              		.cfi_offset 7, -4
 28998              	.LCFI203:
 28999              		.cfi_def_cfa_register 7
 29000 166e 7860     		str	r0, [r7, #4]
 29001 1670 0B46     		mov	r3, r1
 29002 1672 7B80     		strh	r3, [r7, #2]	@ movhi
2408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
2411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  
2412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the event sources */
2413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->EGR = TIM_EventSource;
 29003              		.loc 1 2413 0
 29004 1674 7B68     		ldr	r3, [r7, #4]
 29005 1676 7A88     		ldrh	r2, [r7, #2]	@ movhi
 29006 1678 9A82     		strh	r2, [r3, #20]	@ movhi
2414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29007              		.loc 1 2414 0
 29008 167a 07F10C07 		add	r7, r7, #12
 29009 167e BD46     		mov	sp, r7
 29010 1680 80BC     		pop	{r7}
 29011 1682 7047     		bx	lr
 29012              		.cfi_endproc
 29013              	.LFE177:
 29015              		.align	2
 29016              		.global	TIM_GetFlagStatus
 29017              		.thumb
 29018              		.thumb_func
 29020              	TIM_GetFlagStatus:
 29021              	.LFB178:
2415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
2428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
2430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
2431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
2432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
2433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
2435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
2436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** { 
 29022              		.loc 1 2440 0
 29023              		.cfi_startproc
 29024              		@ args = 0, pretend = 0, frame = 16
 29025              		@ frame_needed = 1, uses_anonymous_args = 0
 29026              		@ link register save eliminated.
 29027 1684 80B4     		push	{r7}
 29028              	.LCFI204:
 29029              		.cfi_def_cfa_offset 4
 29030 1686 85B0     		sub	sp, sp, #20
 29031              	.LCFI205:
 29032              		.cfi_def_cfa_offset 24
 29033 1688 00AF     		add	r7, sp, #0
 29034              		.cfi_offset 7, -4
 29035              	.LCFI206:
 29036              		.cfi_def_cfa_register 7
 29037 168a 7860     		str	r0, [r7, #4]
 29038 168c 0B46     		mov	r3, r1
 29039 168e 7B80     		strh	r3, [r7, #2]	@ movhi
2441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
 29040              		.loc 1 2441 0
 29041 1690 4FF00003 		mov	r3, #0
 29042 1694 FB73     		strb	r3, [r7, #15]
2442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 29043              		.loc 1 2447 0
 29044 1696 7B68     		ldr	r3, [r7, #4]
 29045 1698 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 29046 169a 9AB2     		uxth	r2, r3
 29047 169c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 29048 169e 02EA0303 		and	r3, r2, r3
 29049 16a2 9BB2     		uxth	r3, r3
 29050 16a4 002B     		cmp	r3, #0
 29051 16a6 03D0     		beq	.L138
2448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     bitstatus = SET;
 29052              		.loc 1 2449 0
 29053 16a8 4FF00103 		mov	r3, #1
 29054 16ac FB73     		strb	r3, [r7, #15]
 29055 16ae 02E0     		b	.L139
 29056              	.L138:
2450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     bitstatus = RESET;
 29057              		.loc 1 2453 0
 29058 16b0 4FF00003 		mov	r3, #0
 29059 16b4 FB73     		strb	r3, [r7, #15]
 29060              	.L139:
2454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return bitstatus;
 29061              		.loc 1 2455 0
 29062 16b6 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29063              		.loc 1 2456 0
 29064 16b8 1846     		mov	r0, r3
 29065 16ba 07F11407 		add	r7, r7, #20
 29066 16be BD46     		mov	sp, r7
 29067 16c0 80BC     		pop	{r7}
 29068 16c2 7047     		bx	lr
 29069              		.cfi_endproc
 29070              	.LFE178:
 29072              		.align	2
 29073              		.global	TIM_ClearFlag
 29074              		.thumb
 29075              		.thumb_func
 29077              	TIM_ClearFlag:
 29078              	.LFB179:
2457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Clears the TIMx's pending flags.
2460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
2470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
2472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
2473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
2474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
2475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
2477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
2478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *    
2479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {  
 29079              		.loc 1 2482 0
 29080              		.cfi_startproc
 29081              		@ args = 0, pretend = 0, frame = 8
 29082              		@ frame_needed = 1, uses_anonymous_args = 0
 29083              		@ link register save eliminated.
 29084 16c4 80B4     		push	{r7}
 29085              	.LCFI207:
 29086              		.cfi_def_cfa_offset 4
 29087 16c6 83B0     		sub	sp, sp, #12
 29088              	.LCFI208:
 29089              		.cfi_def_cfa_offset 16
 29090 16c8 00AF     		add	r7, sp, #0
 29091              		.cfi_offset 7, -4
 29092              	.LCFI209:
 29093              		.cfi_def_cfa_register 7
 29094 16ca 7860     		str	r0, [r7, #4]
 29095 16cc 0B46     		mov	r3, r1
 29096 16ce 7B80     		strh	r3, [r7, #2]	@ movhi
2483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
2486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Clear the flags */
2487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
 29097              		.loc 1 2487 0
 29098 16d0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 29099 16d2 6FEA0303 		mvn	r3, r3
 29100 16d6 9AB2     		uxth	r2, r3
 29101 16d8 7B68     		ldr	r3, [r7, #4]
 29102 16da 1A82     		strh	r2, [r3, #16]	@ movhi
2488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29103              		.loc 1 2488 0
 29104 16dc 07F10C07 		add	r7, r7, #12
 29105 16e0 BD46     		mov	sp, r7
 29106 16e2 80BC     		pop	{r7}
 29107 16e4 7047     		bx	lr
 29108              		.cfi_endproc
 29109              	.LFE179:
 29111 16e6 00BF     		.align	2
 29112              		.global	TIM_GetITStatus
 29113              		.thumb
 29114              		.thumb_func
 29116              	TIM_GetITStatus:
 29117              	.LFB180:
2489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
2505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
2506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *     
2507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29118              		.loc 1 2510 0
 29119              		.cfi_startproc
 29120              		@ args = 0, pretend = 0, frame = 16
 29121              		@ frame_needed = 1, uses_anonymous_args = 0
 29122              		@ link register save eliminated.
 29123 16e8 80B4     		push	{r7}
 29124              	.LCFI210:
 29125              		.cfi_def_cfa_offset 4
 29126 16ea 85B0     		sub	sp, sp, #20
 29127              	.LCFI211:
 29128              		.cfi_def_cfa_offset 24
 29129 16ec 00AF     		add	r7, sp, #0
 29130              		.cfi_offset 7, -4
 29131              	.LCFI212:
 29132              		.cfi_def_cfa_register 7
 29133 16ee 7860     		str	r0, [r7, #4]
 29134 16f0 0B46     		mov	r3, r1
 29135 16f2 7B80     		strh	r3, [r7, #2]	@ movhi
2511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
 29136              		.loc 1 2511 0
 29137 16f4 4FF00003 		mov	r3, #0
 29138 16f8 FB73     		strb	r3, [r7, #15]
2512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 29139              		.loc 1 2512 0
 29140 16fa 4FF00003 		mov	r3, #0
 29141 16fe BB81     		strh	r3, [r7, #12]	@ movhi
 29142 1700 4FF00003 		mov	r3, #0
 29143 1704 7B81     		strh	r3, [r7, #10]	@ movhi
2513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
2517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   itstatus = TIMx->SR & TIM_IT;
 29144              		.loc 1 2517 0
 29145 1706 7B68     		ldr	r3, [r7, #4]
 29146 1708 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 29147 170a 9AB2     		uxth	r2, r3
 29148 170c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 29149 170e 02EA0303 		and	r3, r2, r3
 29150 1712 BB81     		strh	r3, [r7, #12]	@ movhi
2518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   itenable = TIMx->DIER & TIM_IT;
 29151              		.loc 1 2519 0
 29152 1714 7B68     		ldr	r3, [r7, #4]
 29153 1716 9B89     		ldrh	r3, [r3, #12]	@ movhi
 29154 1718 9AB2     		uxth	r2, r3
 29155 171a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 29156 171c 02EA0303 		and	r3, r2, r3
 29157 1720 7B81     		strh	r3, [r7, #10]	@ movhi
2520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 29158              		.loc 1 2520 0
 29159 1722 BB89     		ldrh	r3, [r7, #12]
 29160 1724 002B     		cmp	r3, #0
 29161 1726 06D0     		beq	.L142
 29162              		.loc 1 2520 0 is_stmt 0 discriminator 1
 29163 1728 7B89     		ldrh	r3, [r7, #10]
 29164 172a 002B     		cmp	r3, #0
 29165 172c 03D0     		beq	.L142
2521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     bitstatus = SET;
 29166              		.loc 1 2522 0 is_stmt 1
 29167 172e 4FF00103 		mov	r3, #1
 29168 1732 FB73     		strb	r3, [r7, #15]
 29169 1734 02E0     		b	.L143
 29170              	.L142:
2523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     bitstatus = RESET;
 29171              		.loc 1 2526 0
 29172 1736 4FF00003 		mov	r3, #0
 29173 173a FB73     		strb	r3, [r7, #15]
 29174              	.L143:
2527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return bitstatus;
 29175              		.loc 1 2528 0
 29176 173c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29177              		.loc 1 2529 0
 29178 173e 1846     		mov	r0, r3
 29179 1740 07F11407 		add	r7, r7, #20
 29180 1744 BD46     		mov	sp, r7
 29181 1746 80BC     		pop	{r7}
 29182 1748 7047     		bx	lr
 29183              		.cfi_endproc
 29184              	.LFE180:
 29186 174a 00BF     		.align	2
 29187              		.global	TIM_ClearITPendingBit
 29188              		.thumb
 29189              		.thumb_func
 29191              	TIM_ClearITPendingBit:
 29192              	.LFB181:
2530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM1 update Interrupt source
2537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
2546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
2547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *      
2548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29193              		.loc 1 2551 0
 29194              		.cfi_startproc
 29195              		@ args = 0, pretend = 0, frame = 8
 29196              		@ frame_needed = 1, uses_anonymous_args = 0
 29197              		@ link register save eliminated.
 29198 174c 80B4     		push	{r7}
 29199              	.LCFI213:
 29200              		.cfi_def_cfa_offset 4
 29201 174e 83B0     		sub	sp, sp, #12
 29202              	.LCFI214:
 29203              		.cfi_def_cfa_offset 16
 29204 1750 00AF     		add	r7, sp, #0
 29205              		.cfi_offset 7, -4
 29206              	.LCFI215:
 29207              		.cfi_def_cfa_register 7
 29208 1752 7860     		str	r0, [r7, #4]
 29209 1754 0B46     		mov	r3, r1
 29210 1756 7B80     		strh	r3, [r7, #2]	@ movhi
2552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Clear the IT pending Bit */
2556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
 29211              		.loc 1 2556 0
 29212 1758 7B88     		ldrh	r3, [r7, #2]	@ movhi
 29213 175a 6FEA0303 		mvn	r3, r3
 29214 175e 9AB2     		uxth	r2, r3
 29215 1760 7B68     		ldr	r3, [r7, #4]
 29216 1762 1A82     		strh	r2, [r3, #16]	@ movhi
2557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29217              		.loc 1 2557 0
 29218 1764 07F10C07 		add	r7, r7, #12
 29219 1768 BD46     		mov	sp, r7
 29220 176a 80BC     		pop	{r7}
 29221 176c 7047     		bx	lr
 29222              		.cfi_endproc
 29223              	.LFE181:
 29225 176e 00BF     		.align	2
 29226              		.global	TIM_DMAConfig
 29227              		.thumb
 29228              		.thumb_func
 29230              	TIM_DMAConfig:
 29231              	.LFB182:
2558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx's DMA interface.
2561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_DMABase: DMA Base address.
2563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CR1  
2565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CR2
2566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_SMCR
2567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_DIER
2568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM1_DMABase_SR
2569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_EGR
2570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCMR1
2571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCMR2
2572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCER
2573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CNT   
2574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_PSC   
2575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_ARR
2576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_RCR
2577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR1
2578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR2
2579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR3  
2580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR4
2581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_BDTR
2582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_DCR
2583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
2584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
2585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
2588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29232              		.loc 1 2588 0
 29233              		.cfi_startproc
 29234              		@ args = 0, pretend = 0, frame = 8
 29235              		@ frame_needed = 1, uses_anonymous_args = 0
 29236              		@ link register save eliminated.
 29237 1770 80B4     		push	{r7}
 29238              	.LCFI216:
 29239              		.cfi_def_cfa_offset 4
 29240 1772 83B0     		sub	sp, sp, #12
 29241              	.LCFI217:
 29242              		.cfi_def_cfa_offset 16
 29243 1774 00AF     		add	r7, sp, #0
 29244              		.cfi_offset 7, -4
 29245              	.LCFI218:
 29246              		.cfi_def_cfa_register 7
 29247 1776 7860     		str	r0, [r7, #4]
 29248 1778 1346     		mov	r3, r2
 29249 177a 0A46     		mov	r2, r1	@ movhi
 29250 177c 7A80     		strh	r2, [r7, #2]	@ movhi
 29251 177e 3B80     		strh	r3, [r7, #0]	@ movhi
2589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
2592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
2593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
2595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 29252              		.loc 1 2595 0
 29253 1780 7A88     		ldrh	r2, [r7, #2]	@ movhi
 29254 1782 3B88     		ldrh	r3, [r7, #0]	@ movhi
 29255 1784 42EA0303 		orr	r3, r2, r3
 29256 1788 9AB2     		uxth	r2, r3
 29257 178a 7B68     		ldr	r3, [r7, #4]
 29258 178c A3F84820 		strh	r2, [r3, #72]	@ movhi
2596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29259              		.loc 1 2596 0
 29260 1790 07F10C07 		add	r7, r7, #12
 29261 1794 BD46     		mov	sp, r7
 29262 1796 80BC     		pop	{r7}
 29263 1798 7047     		bx	lr
 29264              		.cfi_endproc
 29265              	.LFE182:
 29267 179a 00BF     		.align	2
 29268              		.global	TIM_DMACmd
 29269              		.thumb
 29270              		.thumb_func
 29272              	TIM_DMACmd:
 29273              	.LFB183:
2597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
2600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
2601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
2602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_Update: TIM update Interrupt source
2604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
2605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
2606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
2607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
2608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
2609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_Trigger: TIM Trigger DMA source
2610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the DMA Request sources.
2611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
2615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** { 
 29274              		.loc 1 2615 0
 29275              		.cfi_startproc
 29276              		@ args = 0, pretend = 0, frame = 8
 29277              		@ frame_needed = 1, uses_anonymous_args = 0
 29278              		@ link register save eliminated.
 29279 179c 80B4     		push	{r7}
 29280              	.LCFI219:
 29281              		.cfi_def_cfa_offset 4
 29282 179e 83B0     		sub	sp, sp, #12
 29283              	.LCFI220:
 29284              		.cfi_def_cfa_offset 16
 29285 17a0 00AF     		add	r7, sp, #0
 29286              		.cfi_offset 7, -4
 29287              	.LCFI221:
 29288              		.cfi_def_cfa_register 7
 29289 17a2 7860     		str	r0, [r7, #4]
 29290 17a4 1346     		mov	r3, r2
 29291 17a6 0A46     		mov	r2, r1	@ movhi
 29292 17a8 7A80     		strh	r2, [r7, #2]	@ movhi
 29293 17aa 7B70     		strb	r3, [r7, #1]
2616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
2618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
2619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 29294              		.loc 1 2621 0
 29295 17ac 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 29296 17ae 002B     		cmp	r3, #0
 29297 17b0 09D0     		beq	.L147
2622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Enable the DMA sources */
2624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 29298              		.loc 1 2624 0
 29299 17b2 7B68     		ldr	r3, [r7, #4]
 29300 17b4 9B89     		ldrh	r3, [r3, #12]	@ movhi
 29301 17b6 9AB2     		uxth	r2, r3
 29302 17b8 7B88     		ldrh	r3, [r7, #2]	@ movhi
 29303 17ba 42EA0303 		orr	r3, r2, r3
 29304 17be 9AB2     		uxth	r2, r3
 29305 17c0 7B68     		ldr	r3, [r7, #4]
 29306 17c2 9A81     		strh	r2, [r3, #12]	@ movhi
 29307 17c4 0BE0     		b	.L146
 29308              	.L147:
2625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Disable the DMA sources */
2629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
 29309              		.loc 1 2629 0
 29310 17c6 7B68     		ldr	r3, [r7, #4]
 29311 17c8 9B89     		ldrh	r3, [r3, #12]	@ movhi
 29312 17ca 9AB2     		uxth	r2, r3
 29313 17cc 7B88     		ldrh	r3, [r7, #2]	@ movhi
 29314 17ce 6FEA0303 		mvn	r3, r3
 29315 17d2 9BB2     		uxth	r3, r3
 29316 17d4 02EA0303 		and	r3, r2, r3
 29317 17d8 9AB2     		uxth	r2, r3
 29318 17da 7B68     		ldr	r3, [r7, #4]
 29319 17dc 9A81     		strh	r2, [r3, #12]	@ movhi
 29320              	.L146:
2630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29321              		.loc 1 2631 0
 29322 17de 07F10C07 		add	r7, r7, #12
 29323 17e2 BD46     		mov	sp, r7
 29324 17e4 80BC     		pop	{r7}
 29325 17e6 7047     		bx	lr
 29326              		.cfi_endproc
 29327              	.LFE183:
 29329              		.align	2
 29330              		.global	TIM_SelectCCDMA
 29331              		.thumb
 29332              		.thumb_func
 29334              	TIM_SelectCCDMA:
 29335              	.LFB184:
2632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
2635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
2637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
2641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29336              		.loc 1 2641 0
 29337              		.cfi_startproc
 29338              		@ args = 0, pretend = 0, frame = 8
 29339              		@ frame_needed = 1, uses_anonymous_args = 0
 29340              		@ link register save eliminated.
 29341 17e8 80B4     		push	{r7}
 29342              	.LCFI222:
 29343              		.cfi_def_cfa_offset 4
 29344 17ea 83B0     		sub	sp, sp, #12
 29345              	.LCFI223:
 29346              		.cfi_def_cfa_offset 16
 29347 17ec 00AF     		add	r7, sp, #0
 29348              		.cfi_offset 7, -4
 29349              	.LCFI224:
 29350              		.cfi_def_cfa_register 7
 29351 17ee 7860     		str	r0, [r7, #4]
 29352 17f0 0B46     		mov	r3, r1
 29353 17f2 FB70     		strb	r3, [r7, #3]
2642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 29354              		.loc 1 2646 0
 29355 17f4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 29356 17f6 002B     		cmp	r3, #0
 29357 17f8 08D0     		beq	.L150
2647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the CCDS Bit */
2649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
 29358              		.loc 1 2649 0
 29359 17fa 7B68     		ldr	r3, [r7, #4]
 29360 17fc 9B88     		ldrh	r3, [r3, #4]	@ movhi
 29361 17fe 9BB2     		uxth	r3, r3
 29362 1800 43F00803 		orr	r3, r3, #8
 29363 1804 9AB2     		uxth	r2, r3
 29364 1806 7B68     		ldr	r3, [r7, #4]
 29365 1808 9A80     		strh	r2, [r3, #4]	@ movhi
 29366 180a 07E0     		b	.L149
 29367              	.L150:
2650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the CCDS Bit */
2654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 29368              		.loc 1 2654 0
 29369 180c 7B68     		ldr	r3, [r7, #4]
 29370 180e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 29371 1810 9BB2     		uxth	r3, r3
 29372 1812 23F00803 		bic	r3, r3, #8
 29373 1816 9AB2     		uxth	r2, r3
 29374 1818 7B68     		ldr	r3, [r7, #4]
 29375 181a 9A80     		strh	r2, [r3, #4]	@ movhi
 29376              	.L149:
2655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29377              		.loc 1 2656 0
 29378 181c 07F10C07 		add	r7, r7, #12
 29379 1820 BD46     		mov	sp, r7
 29380 1822 80BC     		pop	{r7}
 29381 1824 7047     		bx	lr
 29382              		.cfi_endproc
 29383              	.LFE184:
 29385 1826 00BF     		.align	2
 29386              		.global	TIM_InternalClockConfig
 29387              		.thumb
 29388              		.thumb_func
 29390              	TIM_InternalClockConfig:
 29391              	.LFB185:
2657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
2659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group6 Clocks management functions
2662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief    Clocks management functions
2663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
2664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
2665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
2666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                          Clocks management functions
2667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
2668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
2670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
2671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx internal Clock
2675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
2677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
2680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29392              		.loc 1 2680 0
 29393              		.cfi_startproc
 29394              		@ args = 0, pretend = 0, frame = 8
 29395              		@ frame_needed = 1, uses_anonymous_args = 0
 29396              		@ link register save eliminated.
 29397 1828 80B4     		push	{r7}
 29398              	.LCFI225:
 29399              		.cfi_def_cfa_offset 4
 29400 182a 83B0     		sub	sp, sp, #12
 29401              	.LCFI226:
 29402              		.cfi_def_cfa_offset 16
 29403 182c 00AF     		add	r7, sp, #0
 29404              		.cfi_offset 7, -4
 29405              	.LCFI227:
 29406              		.cfi_def_cfa_register 7
 29407 182e 7860     		str	r0, [r7, #4]
2681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
2685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 29408              		.loc 1 2685 0
 29409 1830 7B68     		ldr	r3, [r7, #4]
 29410 1832 1B89     		ldrh	r3, [r3, #8]	@ movhi
 29411 1834 9BB2     		uxth	r3, r3
 29412 1836 23F00703 		bic	r3, r3, #7
 29413 183a 9AB2     		uxth	r2, r3
 29414 183c 7B68     		ldr	r3, [r7, #4]
 29415 183e 1A81     		strh	r2, [r3, #8]	@ movhi
2686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29416              		.loc 1 2686 0
 29417 1840 07F10C07 		add	r7, r7, #12
 29418 1844 BD46     		mov	sp, r7
 29419 1846 80BC     		pop	{r7}
 29420 1848 7047     		bx	lr
 29421              		.cfi_endproc
 29422              	.LFE185:
 29424 184a 00BF     		.align	2
 29425              		.global	TIM_ITRxExternalClockConfig
 29426              		.thumb
 29427              		.thumb_func
 29429              	TIM_ITRxExternalClockConfig:
 29430              	.LFB186:
2687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
2690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
2692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_InputTriggerSource: Trigger source.
2693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29431              		.loc 1 2701 0
 29432              		.cfi_startproc
 29433              		@ args = 0, pretend = 0, frame = 8
 29434              		@ frame_needed = 1, uses_anonymous_args = 0
 29435 184c 80B5     		push	{r7, lr}
 29436              	.LCFI228:
 29437              		.cfi_def_cfa_offset 8
 29438 184e 82B0     		sub	sp, sp, #8
 29439              	.LCFI229:
 29440              		.cfi_def_cfa_offset 16
 29441 1850 00AF     		add	r7, sp, #0
 29442              		.cfi_offset 14, -4
 29443              		.cfi_offset 7, -8
 29444              	.LCFI230:
 29445              		.cfi_def_cfa_register 7
 29446 1852 7860     		str	r0, [r7, #4]
 29447 1854 0B46     		mov	r3, r1
 29448 1856 7B80     		strh	r3, [r7, #2]	@ movhi
2702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
2705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Internal Trigger */
2707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 29449              		.loc 1 2707 0
 29450 1858 7B88     		ldrh	r3, [r7, #2]
 29451 185a 7868     		ldr	r0, [r7, #4]
 29452 185c 1946     		mov	r1, r3
 29453 185e FFF7FEFF 		bl	TIM_SelectInputTrigger
2708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 29454              		.loc 1 2710 0
 29455 1862 7B68     		ldr	r3, [r7, #4]
 29456 1864 1B89     		ldrh	r3, [r3, #8]	@ movhi
 29457 1866 9BB2     		uxth	r3, r3
 29458 1868 43F00703 		orr	r3, r3, #7
 29459 186c 9AB2     		uxth	r2, r3
 29460 186e 7B68     		ldr	r3, [r7, #4]
 29461 1870 1A81     		strh	r2, [r3, #8]	@ movhi
2711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29462              		.loc 1 2711 0
 29463 1872 07F10807 		add	r7, r7, #8
 29464 1876 BD46     		mov	sp, r7
 29465 1878 80BD     		pop	{r7, pc}
 29466              		.cfi_endproc
 29467              	.LFE186:
 29469 187a 00BF     		.align	2
 29470              		.global	TIM_TIxExternalClockConfig
 29471              		.thumb
 29472              		.thumb_func
 29474              	TIM_TIxExternalClockConfig:
 29475              	.LFB187:
2712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
2715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  
2716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
2717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
2718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
2720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
2721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
2722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
2723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
2725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
2726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  ICFilter: specifies the filter value.
2727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x0 and 0xF.
2728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
2731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
2732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29476              		.loc 1 2732 0
 29477              		.cfi_startproc
 29478              		@ args = 0, pretend = 0, frame = 16
 29479              		@ frame_needed = 1, uses_anonymous_args = 0
 29480 187c 80B5     		push	{r7, lr}
 29481              	.LCFI231:
 29482              		.cfi_def_cfa_offset 8
 29483 187e 84B0     		sub	sp, sp, #16
 29484              	.LCFI232:
 29485              		.cfi_def_cfa_offset 24
 29486 1880 00AF     		add	r7, sp, #0
 29487              		.cfi_offset 14, -4
 29488              		.cfi_offset 7, -8
 29489              	.LCFI233:
 29490              		.cfi_def_cfa_register 7
 29491 1882 F860     		str	r0, [r7, #12]
 29492 1884 7981     		strh	r1, [r7, #10]	@ movhi
 29493 1886 3A81     		strh	r2, [r7, #8]	@ movhi
 29494 1888 FB80     		strh	r3, [r7, #6]	@ movhi
2733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
2736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
2737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure the Timer Input Clock Source */
2739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 29495              		.loc 1 2739 0
 29496 188a 7B89     		ldrh	r3, [r7, #10]
 29497 188c 602B     		cmp	r3, #96
 29498 188e 08D1     		bne	.L155
2740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 29499              		.loc 1 2741 0
 29500 1890 3A89     		ldrh	r2, [r7, #8]
 29501 1892 FB88     		ldrh	r3, [r7, #6]
 29502 1894 F868     		ldr	r0, [r7, #12]
 29503 1896 1146     		mov	r1, r2
 29504 1898 4FF00102 		mov	r2, #1
 29505 189c 00F0B8F9 		bl	TI2_Config
 29506 18a0 07E0     		b	.L156
 29507              	.L155:
2742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 29508              		.loc 1 2745 0
 29509 18a2 3A89     		ldrh	r2, [r7, #8]
 29510 18a4 FB88     		ldrh	r3, [r7, #6]
 29511 18a6 F868     		ldr	r0, [r7, #12]
 29512 18a8 1146     		mov	r1, r2
 29513 18aa 4FF00102 		mov	r2, #1
 29514 18ae 00F06DF9 		bl	TI1_Config
 29515              	.L156:
2746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Trigger source */
2748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 29516              		.loc 1 2748 0
 29517 18b2 7B89     		ldrh	r3, [r7, #10]
 29518 18b4 F868     		ldr	r0, [r7, #12]
 29519 18b6 1946     		mov	r1, r3
 29520 18b8 FFF7FEFF 		bl	TIM_SelectInputTrigger
2749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 29521              		.loc 1 2750 0
 29522 18bc FB68     		ldr	r3, [r7, #12]
 29523 18be 1B89     		ldrh	r3, [r3, #8]	@ movhi
 29524 18c0 9BB2     		uxth	r3, r3
 29525 18c2 43F00703 		orr	r3, r3, #7
 29526 18c6 9AB2     		uxth	r2, r3
 29527 18c8 FB68     		ldr	r3, [r7, #12]
 29528 18ca 1A81     		strh	r2, [r3, #8]	@ movhi
2751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29529              		.loc 1 2751 0
 29530 18cc 07F11007 		add	r7, r7, #16
 29531 18d0 BD46     		mov	sp, r7
 29532 18d2 80BD     		pop	{r7, pc}
 29533              		.cfi_endproc
 29534              	.LFE187:
 29536              		.align	2
 29537              		.global	TIM_ETRClockMode1Config
 29538              		.thumb
 29539              		.thumb_func
 29541              	TIM_ETRClockMode1Config:
 29542              	.LFB188:
2752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the External clock Mode1
2755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
2771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29543              		.loc 1 2772 0
 29544              		.cfi_startproc
 29545              		@ args = 0, pretend = 0, frame = 24
 29546              		@ frame_needed = 1, uses_anonymous_args = 0
 29547 18d4 80B5     		push	{r7, lr}
 29548              	.LCFI234:
 29549              		.cfi_def_cfa_offset 8
 29550 18d6 86B0     		sub	sp, sp, #24
 29551              	.LCFI235:
 29552              		.cfi_def_cfa_offset 32
 29553 18d8 00AF     		add	r7, sp, #0
 29554              		.cfi_offset 14, -4
 29555              		.cfi_offset 7, -8
 29556              	.LCFI236:
 29557              		.cfi_def_cfa_register 7
 29558 18da F860     		str	r0, [r7, #12]
 29559 18dc 7981     		strh	r1, [r7, #10]	@ movhi
 29560 18de 3A81     		strh	r2, [r7, #8]	@ movhi
 29561 18e0 FB80     		strh	r3, [r7, #6]	@ movhi
2773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 29562              		.loc 1 2773 0
 29563 18e2 4FF00003 		mov	r3, #0
 29564 18e6 FB82     		strh	r3, [r7, #22]	@ movhi
2774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
2781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 29565              		.loc 1 2781 0
 29566 18e8 7989     		ldrh	r1, [r7, #10]
 29567 18ea 3A89     		ldrh	r2, [r7, #8]
 29568 18ec FB88     		ldrh	r3, [r7, #6]
 29569 18ee F868     		ldr	r0, [r7, #12]
 29570 18f0 FFF7FEFF 		bl	TIM_ETRConfig
2782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
2784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
 29571              		.loc 1 2784 0
 29572 18f4 FB68     		ldr	r3, [r7, #12]
 29573 18f6 1B89     		ldrh	r3, [r3, #8]	@ movhi
 29574 18f8 FB82     		strh	r3, [r7, #22]	@ movhi
2785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the SMS Bits */
2787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 29575              		.loc 1 2787 0
 29576 18fa FB8A     		ldrh	r3, [r7, #22]	@ movhi
 29577 18fc 23F00703 		bic	r3, r3, #7
 29578 1900 FB82     		strh	r3, [r7, #22]	@ movhi
2788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
 29579              		.loc 1 2790 0
 29580 1902 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 29581 1904 43F00703 		orr	r3, r3, #7
 29582 1908 FB82     		strh	r3, [r7, #22]	@ movhi
2791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Trigger selection : ETRF */
2793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 29583              		.loc 1 2793 0
 29584 190a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 29585 190c 23F07003 		bic	r3, r3, #112
 29586 1910 FB82     		strh	r3, [r7, #22]	@ movhi
2794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 29587              		.loc 1 2794 0
 29588 1912 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 29589 1914 43F07003 		orr	r3, r3, #112
 29590 1918 FB82     		strh	r3, [r7, #22]	@ movhi
2795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
2797:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
 29591              		.loc 1 2797 0
 29592 191a FB68     		ldr	r3, [r7, #12]
 29593 191c FA8A     		ldrh	r2, [r7, #22]	@ movhi
 29594 191e 1A81     		strh	r2, [r3, #8]	@ movhi
2798:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29595              		.loc 1 2798 0
 29596 1920 07F11807 		add	r7, r7, #24
 29597 1924 BD46     		mov	sp, r7
 29598 1926 80BD     		pop	{r7, pc}
 29599              		.cfi_endproc
 29600              	.LFE188:
 29602              		.align	2
 29603              		.global	TIM_ETRClockMode2Config
 29604              		.thumb
 29605              		.thumb_func
 29607              	TIM_ETRClockMode2Config:
 29608              	.LFB189:
2799:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2800:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2801:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the External clock Mode2
2802:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2803:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2804:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2805:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2806:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2807:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2808:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2809:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2810:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2811:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2812:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2813:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2814:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2815:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2816:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2817:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
2818:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2819:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29609              		.loc 1 2819 0
 29610              		.cfi_startproc
 29611              		@ args = 0, pretend = 0, frame = 16
 29612              		@ frame_needed = 1, uses_anonymous_args = 0
 29613 1928 80B5     		push	{r7, lr}
 29614              	.LCFI237:
 29615              		.cfi_def_cfa_offset 8
 29616 192a 84B0     		sub	sp, sp, #16
 29617              	.LCFI238:
 29618              		.cfi_def_cfa_offset 24
 29619 192c 00AF     		add	r7, sp, #0
 29620              		.cfi_offset 14, -4
 29621              		.cfi_offset 7, -8
 29622              	.LCFI239:
 29623              		.cfi_def_cfa_register 7
 29624 192e F860     		str	r0, [r7, #12]
 29625 1930 7981     		strh	r1, [r7, #10]	@ movhi
 29626 1932 3A81     		strh	r2, [r7, #8]	@ movhi
 29627 1934 FB80     		strh	r3, [r7, #6]	@ movhi
2820:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2821:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2822:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2823:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2824:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2825:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2826:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
2827:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 29628              		.loc 1 2827 0
 29629 1936 7989     		ldrh	r1, [r7, #10]
 29630 1938 3A89     		ldrh	r2, [r7, #8]
 29631 193a FB88     		ldrh	r3, [r7, #6]
 29632 193c F868     		ldr	r0, [r7, #12]
 29633 193e FFF7FEFF 		bl	TIM_ETRConfig
2828:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2829:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable the External clock mode2 */
2830:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
 29634              		.loc 1 2830 0
 29635 1942 FB68     		ldr	r3, [r7, #12]
 29636 1944 1B89     		ldrh	r3, [r3, #8]	@ movhi
 29637 1946 9BB2     		uxth	r3, r3
 29638 1948 43F48043 		orr	r3, r3, #16384
 29639 194c 9AB2     		uxth	r2, r3
 29640 194e FB68     		ldr	r3, [r7, #12]
 29641 1950 1A81     		strh	r2, [r3, #8]	@ movhi
2831:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29642              		.loc 1 2831 0
 29643 1952 07F11007 		add	r7, r7, #16
 29644 1956 BD46     		mov	sp, r7
 29645 1958 80BD     		pop	{r7, pc}
 29646              		.cfi_endproc
 29647              	.LFE189:
 29649 195a 00BF     		.align	2
 29650              		.global	TIM_SelectInputTrigger
 29651              		.thumb
 29652              		.thumb_func
 29654              	TIM_SelectInputTrigger:
 29655              	.LFB190:
2832:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2833:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
2834:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2835:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2836:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group7 Synchronization management functions
2837:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief    Synchronization management functions 
2838:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
2839:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
2840:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
2841:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        Synchronization management functions
2842:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
2843:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                    
2844:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        ===================================================================      
2845:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               TIM Driver: how to use it in synchronization Mode
2846:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        =================================================================== 
2847:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Case of two/several Timers
2848:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        **************************
2849:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        1. Configure the Master Timers using the following functions:
2850:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); 
2851:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode);  
2852:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Configure the Slave Timers using the following functions: 
2853:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
2854:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
2855:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
2856:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Case of Timers and external trigger(ETR pin)
2857:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        ********************************************       
2858:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        1. Configure the External trigger using this function:
2859:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRG
2860:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                                uint16_t ExtTRGFilter);
2861:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Configure the Slave Timers using the following functions: 
2862:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
2863:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
2864:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2865:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
2866:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
2867:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2868:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2869:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2870:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the Input Trigger source
2871:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  
2872:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
2873:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
2874:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2875:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2876:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2877:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2878:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2879:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
2880:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
2881:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
2882:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ETRF: External Trigger input
2883:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2884:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2885:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2886:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29656              		.loc 1 2886 0
 29657              		.cfi_startproc
 29658              		@ args = 0, pretend = 0, frame = 16
 29659              		@ frame_needed = 1, uses_anonymous_args = 0
 29660              		@ link register save eliminated.
 29661 195c 80B4     		push	{r7}
 29662              	.LCFI240:
 29663              		.cfi_def_cfa_offset 4
 29664 195e 85B0     		sub	sp, sp, #20
 29665              	.LCFI241:
 29666              		.cfi_def_cfa_offset 24
 29667 1960 00AF     		add	r7, sp, #0
 29668              		.cfi_offset 7, -4
 29669              	.LCFI242:
 29670              		.cfi_def_cfa_register 7
 29671 1962 7860     		str	r0, [r7, #4]
 29672 1964 0B46     		mov	r3, r1
 29673 1966 7B80     		strh	r3, [r7, #2]	@ movhi
2887:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 29674              		.loc 1 2887 0
 29675 1968 4FF00003 		mov	r3, #0
 29676 196c FB81     		strh	r3, [r7, #14]	@ movhi
2888:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2889:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2890:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
2891:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
2892:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2893:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
2894:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
 29677              		.loc 1 2894 0
 29678 196e 7B68     		ldr	r3, [r7, #4]
 29679 1970 1B89     		ldrh	r3, [r3, #8]	@ movhi
 29680 1972 FB81     		strh	r3, [r7, #14]	@ movhi
2895:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2896:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the TS Bits */
2897:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 29681              		.loc 1 2897 0
 29682 1974 FB89     		ldrh	r3, [r7, #14]	@ movhi
 29683 1976 23F07003 		bic	r3, r3, #112
 29684 197a FB81     		strh	r3, [r7, #14]	@ movhi
2898:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2899:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Input Trigger source */
2900:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
 29685              		.loc 1 2900 0
 29686 197c FA89     		ldrh	r2, [r7, #14]	@ movhi
 29687 197e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 29688 1980 42EA0303 		orr	r3, r2, r3
 29689 1984 FB81     		strh	r3, [r7, #14]	@ movhi
2901:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2902:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
2903:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
 29690              		.loc 1 2903 0
 29691 1986 7B68     		ldr	r3, [r7, #4]
 29692 1988 FA89     		ldrh	r2, [r7, #14]	@ movhi
 29693 198a 1A81     		strh	r2, [r3, #8]	@ movhi
2904:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29694              		.loc 1 2904 0
 29695 198c 07F11407 		add	r7, r7, #20
 29696 1990 BD46     		mov	sp, r7
 29697 1992 80BC     		pop	{r7}
 29698 1994 7047     		bx	lr
 29699              		.cfi_endproc
 29700              	.LFE190:
 29702 1996 00BF     		.align	2
 29703              		.global	TIM_SelectOutputTrigger
 29704              		.thumb
 29705              		.thumb_func
 29707              	TIM_SelectOutputTrigger:
 29708              	.LFB191:
2905:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2906:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2907:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
2909:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *     
2910:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2911:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *   This parameter can be one of the following values:
2912:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2913:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *  - For all TIMx
2914:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigge
2915:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output(TRG
2916:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Update: The update event is selected as the trigger output(TRGO)
2917:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2919:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF fl
2920:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                                     is to be set, as soon as a capture or compare match occurs(
2921:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output(TRGO)
2922:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output(TRGO)
2923:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output(TRGO)
2924:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
2925:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2926:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2927:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2929:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29709              		.loc 1 2929 0
 29710              		.cfi_startproc
 29711              		@ args = 0, pretend = 0, frame = 8
 29712              		@ frame_needed = 1, uses_anonymous_args = 0
 29713              		@ link register save eliminated.
 29714 1998 80B4     		push	{r7}
 29715              	.LCFI243:
 29716              		.cfi_def_cfa_offset 4
 29717 199a 83B0     		sub	sp, sp, #12
 29718              	.LCFI244:
 29719              		.cfi_def_cfa_offset 16
 29720 199c 00AF     		add	r7, sp, #0
 29721              		.cfi_offset 7, -4
 29722              	.LCFI245:
 29723              		.cfi_def_cfa_register 7
 29724 199e 7860     		str	r0, [r7, #4]
 29725 19a0 0B46     		mov	r3, r1
 29726 19a2 7B80     		strh	r3, [r7, #2]	@ movhi
2930:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2931:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
2932:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2933:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2934:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the MMS Bits */
2935:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 29727              		.loc 1 2935 0
 29728 19a4 7B68     		ldr	r3, [r7, #4]
 29729 19a6 9B88     		ldrh	r3, [r3, #4]	@ movhi
 29730 19a8 9BB2     		uxth	r3, r3
 29731 19aa 23F07003 		bic	r3, r3, #112
 29732 19ae 9AB2     		uxth	r2, r3
 29733 19b0 7B68     		ldr	r3, [r7, #4]
 29734 19b2 9A80     		strh	r2, [r3, #4]	@ movhi
2936:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the TRGO source */
2937:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
 29735              		.loc 1 2937 0
 29736 19b4 7B68     		ldr	r3, [r7, #4]
 29737 19b6 9B88     		ldrh	r3, [r3, #4]	@ movhi
 29738 19b8 9AB2     		uxth	r2, r3
 29739 19ba 7B88     		ldrh	r3, [r7, #2]	@ movhi
 29740 19bc 42EA0303 		orr	r3, r2, r3
 29741 19c0 9AB2     		uxth	r2, r3
 29742 19c2 7B68     		ldr	r3, [r7, #4]
 29743 19c4 9A80     		strh	r2, [r3, #4]	@ movhi
2938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29744              		.loc 1 2938 0
 29745 19c6 07F10C07 		add	r7, r7, #12
 29746 19ca BD46     		mov	sp, r7
 29747 19cc 80BC     		pop	{r7}
 29748 19ce 7047     		bx	lr
 29749              		.cfi_endproc
 29750              	.LFE191:
 29752              		.align	2
 29753              		.global	TIM_SelectSlaveMode
 29754              		.thumb
 29755              		.thumb_func
 29757              	TIM_SelectSlaveMode:
 29758              	.LFB192:
2939:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2940:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2941:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2942:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
2943:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2944:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2945:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal(TRGI) reinitial
2946:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                                      the counter and triggers an update of the registers
2947:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (
2948:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRG
2949:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the 
2950:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2951:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2952:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2953:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29759              		.loc 1 2953 0
 29760              		.cfi_startproc
 29761              		@ args = 0, pretend = 0, frame = 8
 29762              		@ frame_needed = 1, uses_anonymous_args = 0
 29763              		@ link register save eliminated.
 29764 19d0 80B4     		push	{r7}
 29765              	.LCFI246:
 29766              		.cfi_def_cfa_offset 4
 29767 19d2 83B0     		sub	sp, sp, #12
 29768              	.LCFI247:
 29769              		.cfi_def_cfa_offset 16
 29770 19d4 00AF     		add	r7, sp, #0
 29771              		.cfi_offset 7, -4
 29772              	.LCFI248:
 29773              		.cfi_def_cfa_register 7
 29774 19d6 7860     		str	r0, [r7, #4]
 29775 19d8 0B46     		mov	r3, r1
 29776 19da 7B80     		strh	r3, [r7, #2]	@ movhi
2954:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2955:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2956:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2957:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2958:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the SMS Bits */
2959:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 29777              		.loc 1 2959 0
 29778 19dc 7B68     		ldr	r3, [r7, #4]
 29779 19de 1B89     		ldrh	r3, [r3, #8]	@ movhi
 29780 19e0 9BB2     		uxth	r3, r3
 29781 19e2 23F00703 		bic	r3, r3, #7
 29782 19e6 9AB2     		uxth	r2, r3
 29783 19e8 7B68     		ldr	r3, [r7, #4]
 29784 19ea 1A81     		strh	r2, [r3, #8]	@ movhi
2960:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2961:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Slave Mode */
2962:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
 29785              		.loc 1 2962 0
 29786 19ec 7B68     		ldr	r3, [r7, #4]
 29787 19ee 1B89     		ldrh	r3, [r3, #8]	@ movhi
 29788 19f0 9AB2     		uxth	r2, r3
 29789 19f2 7B88     		ldrh	r3, [r7, #2]	@ movhi
 29790 19f4 42EA0303 		orr	r3, r2, r3
 29791 19f8 9AB2     		uxth	r2, r3
 29792 19fa 7B68     		ldr	r3, [r7, #4]
 29793 19fc 1A81     		strh	r2, [r3, #8]	@ movhi
2963:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29794              		.loc 1 2963 0
 29795 19fe 07F10C07 		add	r7, r7, #12
 29796 1a02 BD46     		mov	sp, r7
 29797 1a04 80BC     		pop	{r7}
 29798 1a06 7047     		bx	lr
 29799              		.cfi_endproc
 29800              	.LFE192:
 29802              		.align	2
 29803              		.global	TIM_SelectMasterSlaveMode
 29804              		.thumb
 29805              		.thumb_func
 29807              	TIM_SelectMasterSlaveMode:
 29808              	.LFB193:
2964:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2965:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2966:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2967:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
2968:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2969:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2970:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2971:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                                             and its slaves (through TRGO)
2972:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_MasterSlaveMode_Disable: No action
2973:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2974:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2975:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2976:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29809              		.loc 1 2976 0
 29810              		.cfi_startproc
 29811              		@ args = 0, pretend = 0, frame = 8
 29812              		@ frame_needed = 1, uses_anonymous_args = 0
 29813              		@ link register save eliminated.
 29814 1a08 80B4     		push	{r7}
 29815              	.LCFI249:
 29816              		.cfi_def_cfa_offset 4
 29817 1a0a 83B0     		sub	sp, sp, #12
 29818              	.LCFI250:
 29819              		.cfi_def_cfa_offset 16
 29820 1a0c 00AF     		add	r7, sp, #0
 29821              		.cfi_offset 7, -4
 29822              	.LCFI251:
 29823              		.cfi_def_cfa_register 7
 29824 1a0e 7860     		str	r0, [r7, #4]
 29825 1a10 0B46     		mov	r3, r1
 29826 1a12 7B80     		strh	r3, [r7, #2]	@ movhi
2977:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2978:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2979:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2980:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2981:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the MSM Bit */
2982:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 29827              		.loc 1 2982 0
 29828 1a14 7B68     		ldr	r3, [r7, #4]
 29829 1a16 1B89     		ldrh	r3, [r3, #8]	@ movhi
 29830 1a18 9BB2     		uxth	r3, r3
 29831 1a1a 23F08003 		bic	r3, r3, #128
 29832 1a1e 9AB2     		uxth	r2, r3
 29833 1a20 7B68     		ldr	r3, [r7, #4]
 29834 1a22 1A81     		strh	r2, [r3, #8]	@ movhi
2983:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2984:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the MSM Bit */
2985:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
 29835              		.loc 1 2985 0
 29836 1a24 7B68     		ldr	r3, [r7, #4]
 29837 1a26 1B89     		ldrh	r3, [r3, #8]	@ movhi
 29838 1a28 9AB2     		uxth	r2, r3
 29839 1a2a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 29840 1a2c 42EA0303 		orr	r3, r2, r3
 29841 1a30 9AB2     		uxth	r2, r3
 29842 1a32 7B68     		ldr	r3, [r7, #4]
 29843 1a34 1A81     		strh	r2, [r3, #8]	@ movhi
2986:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29844              		.loc 1 2986 0
 29845 1a36 07F10C07 		add	r7, r7, #12
 29846 1a3a BD46     		mov	sp, r7
 29847 1a3c 80BC     		pop	{r7}
 29848 1a3e 7047     		bx	lr
 29849              		.cfi_endproc
 29850              	.LFE193:
 29852              		.align	2
 29853              		.global	TIM_ETRConfig
 29854              		.thumb
 29855              		.thumb_func
 29857              	TIM_ETRConfig:
 29858              	.LFB194:
2987:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2988:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2989:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
2990:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2991:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2992:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2993:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2994:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2995:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2996:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2997:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2998:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2999:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
3000:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
3001:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
3002:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
3003:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3004:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3005:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
3006:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                    uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
3007:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29859              		.loc 1 3007 0
 29860              		.cfi_startproc
 29861              		@ args = 0, pretend = 0, frame = 24
 29862              		@ frame_needed = 1, uses_anonymous_args = 0
 29863              		@ link register save eliminated.
 29864 1a40 80B4     		push	{r7}
 29865              	.LCFI252:
 29866              		.cfi_def_cfa_offset 4
 29867 1a42 87B0     		sub	sp, sp, #28
 29868              	.LCFI253:
 29869              		.cfi_def_cfa_offset 32
 29870 1a44 00AF     		add	r7, sp, #0
 29871              		.cfi_offset 7, -4
 29872              	.LCFI254:
 29873              		.cfi_def_cfa_register 7
 29874 1a46 F860     		str	r0, [r7, #12]
 29875 1a48 7981     		strh	r1, [r7, #10]	@ movhi
 29876 1a4a 3A81     		strh	r2, [r7, #8]	@ movhi
 29877 1a4c FB80     		strh	r3, [r7, #6]	@ movhi
3008:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 29878              		.loc 1 3008 0
 29879 1a4e 4FF00003 		mov	r3, #0
 29880 1a52 FB82     		strh	r3, [r7, #22]	@ movhi
3009:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3010:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
3011:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
3012:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
3013:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
3014:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
3015:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3016:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
 29881              		.loc 1 3016 0
 29882 1a54 FB68     		ldr	r3, [r7, #12]
 29883 1a56 1B89     		ldrh	r3, [r3, #8]	@ movhi
 29884 1a58 FB82     		strh	r3, [r7, #22]	@ movhi
3017:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3018:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the ETR Bits */
3019:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr &= SMCR_ETR_MASK;
 29885              		.loc 1 3019 0
 29886 1a5a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 29887 1a5c 03F0FF03 		and	r3, r3, #255
 29888 1a60 FB82     		strh	r3, [r7, #22]	@ movhi
3020:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3021:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
3022:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
 29889              		.loc 1 3022 0
 29890 1a62 FB88     		ldrh	r3, [r7, #6]	@ movhi
 29891 1a64 4FEA0323 		lsl	r3, r3, #8
 29892 1a68 9AB2     		uxth	r2, r3
 29893 1a6a 3B89     		ldrh	r3, [r7, #8]	@ movhi
 29894 1a6c 42EA0303 		orr	r3, r2, r3
 29895 1a70 9AB2     		uxth	r2, r3
 29896 1a72 7B89     		ldrh	r3, [r7, #10]	@ movhi
 29897 1a74 42EA0303 		orr	r3, r2, r3
 29898 1a78 9AB2     		uxth	r2, r3
 29899 1a7a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 29900 1a7c 42EA0303 		orr	r3, r2, r3
 29901 1a80 FB82     		strh	r3, [r7, #22]	@ movhi
3023:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3024:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
3025:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
 29902              		.loc 1 3025 0
 29903 1a82 FB68     		ldr	r3, [r7, #12]
 29904 1a84 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 29905 1a86 1A81     		strh	r2, [r3, #8]	@ movhi
3026:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 29906              		.loc 1 3026 0
 29907 1a88 07F11C07 		add	r7, r7, #28
 29908 1a8c BD46     		mov	sp, r7
 29909 1a8e 80BC     		pop	{r7}
 29910 1a90 7047     		bx	lr
 29911              		.cfi_endproc
 29912              	.LFE194:
 29914 1a92 00BF     		.align	2
 29915              		.global	TIM_EncoderInterfaceConfig
 29916              		.thumb
 29917              		.thumb_func
 29919              	TIM_EncoderInterfaceConfig:
 29920              	.LFB195:
3027:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3028:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
3029:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3030:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3031:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group8 Specific interface management functions
3032:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief    Specific interface management functions 
3033:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
3034:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
3035:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
3036:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                     Specific interface management functions
3037:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
3038:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3039:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
3040:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
3041:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3042:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3043:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3044:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
3045:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3046:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
3047:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
3048:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3049:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
3050:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
3051:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
3052:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                                       on the level of the other input.
3053:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
3054:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3055:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3056:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3057:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
3058:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3059:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3060:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3061:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3062:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3063:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
3064:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
3065:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 29921              		.loc 1 3065 0
 29922              		.cfi_startproc
 29923              		@ args = 0, pretend = 0, frame = 24
 29924              		@ frame_needed = 1, uses_anonymous_args = 0
 29925              		@ link register save eliminated.
 29926 1a94 80B4     		push	{r7}
 29927              	.LCFI255:
 29928              		.cfi_def_cfa_offset 4
 29929 1a96 87B0     		sub	sp, sp, #28
 29930              	.LCFI256:
 29931              		.cfi_def_cfa_offset 32
 29932 1a98 00AF     		add	r7, sp, #0
 29933              		.cfi_offset 7, -4
 29934              	.LCFI257:
 29935              		.cfi_def_cfa_register 7
 29936 1a9a F860     		str	r0, [r7, #12]
 29937 1a9c 7981     		strh	r1, [r7, #10]	@ movhi
 29938 1a9e 3A81     		strh	r2, [r7, #8]	@ movhi
 29939 1aa0 FB80     		strh	r3, [r7, #6]	@ movhi
3066:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 29940              		.loc 1 3066 0
 29941 1aa2 4FF00003 		mov	r3, #0
 29942 1aa6 FB82     		strh	r3, [r7, #22]	@ movhi
3067:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 29943              		.loc 1 3067 0
 29944 1aa8 4FF00003 		mov	r3, #0
 29945 1aac BB82     		strh	r3, [r7, #20]	@ movhi
3068:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 29946              		.loc 1 3068 0
 29947 1aae 4FF00003 		mov	r3, #0
 29948 1ab2 7B82     		strh	r3, [r7, #18]	@ movhi
3069:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
3070:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
3071:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3072:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
3073:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
3074:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
3075:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3076:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
3077:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
 29949              		.loc 1 3077 0
 29950 1ab4 FB68     		ldr	r3, [r7, #12]
 29951 1ab6 1B89     		ldrh	r3, [r3, #8]	@ movhi
 29952 1ab8 FB82     		strh	r3, [r7, #22]	@ movhi
3078:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3079:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
3080:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 29953              		.loc 1 3080 0
 29954 1aba FB68     		ldr	r3, [r7, #12]
 29955 1abc 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 29956 1abe BB82     		strh	r3, [r7, #20]	@ movhi
3081:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3082:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
3083:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 29957              		.loc 1 3083 0
 29958 1ac0 FB68     		ldr	r3, [r7, #12]
 29959 1ac2 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 29960 1ac4 7B82     		strh	r3, [r7, #18]	@ movhi
3084:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3085:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the encoder Mode */
3086:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 29961              		.loc 1 3086 0
 29962 1ac6 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 29963 1ac8 23F00703 		bic	r3, r3, #7
 29964 1acc FB82     		strh	r3, [r7, #22]	@ movhi
3087:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 29965              		.loc 1 3087 0
 29966 1ace FA8A     		ldrh	r2, [r7, #22]	@ movhi
 29967 1ad0 7B89     		ldrh	r3, [r7, #10]	@ movhi
 29968 1ad2 42EA0303 		orr	r3, r2, r3
 29969 1ad6 FB82     		strh	r3, [r7, #22]	@ movhi
3088:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3089:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
3090:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 29970              		.loc 1 3090 0
 29971 1ad8 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 29972 1ada 23F44073 		bic	r3, r3, #768
 29973 1ade 23F00303 		bic	r3, r3, #3
 29974 1ae2 BB82     		strh	r3, [r7, #20]	@ movhi
3091:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 29975              		.loc 1 3091 0
 29976 1ae4 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 29977 1ae6 43F48073 		orr	r3, r3, #256
 29978 1aea 43F00103 		orr	r3, r3, #1
 29979 1aee BB82     		strh	r3, [r7, #20]	@ movhi
3092:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3093:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the TI1 and the TI2 Polarities */
3094:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 29980              		.loc 1 3094 0
 29981 1af0 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 29982 1af2 23F02203 		bic	r3, r3, #34
 29983 1af6 7B82     		strh	r3, [r7, #18]	@ movhi
3095:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 29984              		.loc 1 3095 0
 29985 1af8 FB88     		ldrh	r3, [r7, #6]	@ movhi
 29986 1afa 4FEA0313 		lsl	r3, r3, #4
 29987 1afe 9AB2     		uxth	r2, r3
 29988 1b00 3B89     		ldrh	r3, [r7, #8]	@ movhi
 29989 1b02 42EA0303 		orr	r3, r2, r3
 29990 1b06 9AB2     		uxth	r2, r3
 29991 1b08 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 29992 1b0a 42EA0303 		orr	r3, r2, r3
 29993 1b0e 7B82     		strh	r3, [r7, #18]	@ movhi
3096:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3097:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
3098:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
 29994              		.loc 1 3098 0
 29995 1b10 FB68     		ldr	r3, [r7, #12]
 29996 1b12 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 29997 1b14 1A81     		strh	r2, [r3, #8]	@ movhi
3099:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
3101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 29998              		.loc 1 3101 0
 29999 1b16 FB68     		ldr	r3, [r7, #12]
 30000 1b18 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 30001 1b1a 1A83     		strh	r2, [r3, #24]	@ movhi
3102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
3104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 30002              		.loc 1 3104 0
 30003 1b1c FB68     		ldr	r3, [r7, #12]
 30004 1b1e 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 30005 1b20 1A84     		strh	r2, [r3, #32]	@ movhi
3105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 30006              		.loc 1 3105 0
 30007 1b22 07F11C07 		add	r7, r7, #28
 30008 1b26 BD46     		mov	sp, r7
 30009 1b28 80BC     		pop	{r7}
 30010 1b2a 7047     		bx	lr
 30011              		.cfi_endproc
 30012              	.LFE195:
 30014              		.align	2
 30015              		.global	TIM_SelectHallSensor
 30016              		.thumb
 30017              		.thumb_func
 30019              	TIM_SelectHallSensor:
 30020              	.LFB196:
3106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
3109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
3111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
3112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
3113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
3116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 30021              		.loc 1 3116 0
 30022              		.cfi_startproc
 30023              		@ args = 0, pretend = 0, frame = 8
 30024              		@ frame_needed = 1, uses_anonymous_args = 0
 30025              		@ link register save eliminated.
 30026 1b2c 80B4     		push	{r7}
 30027              	.LCFI258:
 30028              		.cfi_def_cfa_offset 4
 30029 1b2e 83B0     		sub	sp, sp, #12
 30030              	.LCFI259:
 30031              		.cfi_def_cfa_offset 16
 30032 1b30 00AF     		add	r7, sp, #0
 30033              		.cfi_offset 7, -4
 30034              	.LCFI260:
 30035              		.cfi_def_cfa_register 7
 30036 1b32 7860     		str	r0, [r7, #4]
 30037 1b34 0B46     		mov	r3, r1
 30038 1b36 FB70     		strb	r3, [r7, #3]
3117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
3118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
3120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 30039              		.loc 1 3121 0
 30040 1b38 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 30041 1b3a 002B     		cmp	r3, #0
 30042 1b3c 08D0     		beq	.L166
3122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
3123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the TI1S Bit */
3124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
 30043              		.loc 1 3124 0
 30044 1b3e 7B68     		ldr	r3, [r7, #4]
 30045 1b40 9B88     		ldrh	r3, [r3, #4]	@ movhi
 30046 1b42 9BB2     		uxth	r3, r3
 30047 1b44 43F08003 		orr	r3, r3, #128
 30048 1b48 9AB2     		uxth	r2, r3
 30049 1b4a 7B68     		ldr	r3, [r7, #4]
 30050 1b4c 9A80     		strh	r2, [r3, #4]	@ movhi
 30051 1b4e 07E0     		b	.L165
 30052              	.L166:
3125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
3126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
3127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
3128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the TI1S Bit */
3129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 30053              		.loc 1 3129 0
 30054 1b50 7B68     		ldr	r3, [r7, #4]
 30055 1b52 9B88     		ldrh	r3, [r3, #4]	@ movhi
 30056 1b54 9BB2     		uxth	r3, r3
 30057 1b56 23F08003 		bic	r3, r3, #128
 30058 1b5a 9AB2     		uxth	r2, r3
 30059 1b5c 7B68     		ldr	r3, [r7, #4]
 30060 1b5e 9A80     		strh	r2, [r3, #4]	@ movhi
 30061              	.L165:
3130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
3131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 30062              		.loc 1 3131 0
 30063 1b60 07F10C07 		add	r7, r7, #12
 30064 1b64 BD46     		mov	sp, r7
 30065 1b66 80BC     		pop	{r7}
 30066 1b68 7047     		bx	lr
 30067              		.cfi_endproc
 30068              	.LFE196:
 30070 1b6a 00BF     		.align	2
 30071              		.global	TIM_RemapConfig
 30072              		.thumb
 30073              		.thumb_func
 30075              	TIM_RemapConfig:
 30076              	.LFB197:
3132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
3134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group9 Specific remapping management function
3137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief   Specific remapping management function
3138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
3139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
3140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
3141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                      Specific remapping management function
3142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
3143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
3145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
3146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.
3150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 2, 5 or 11 to select the TIM peripheral.
3151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_Remap: specifies the TIM input remapping source.
3152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM2_TIM8_TRGO: TIM2 ITR1 input is connected to TIM8 Trigger output(default)
3154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM2_ETH_PTP:   TIM2 ITR1 input is connected to ETH PTP trogger output.
3155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM2_USBFS_SOF: TIM2 ITR1 input is connected to USB FS SOF. 
3156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM2_USBHS_SOF: TIM2 ITR1 input is connected to USB HS SOF. 
3157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM5_GPIO:      TIM5 CH4 input is connected to dedicated Timer pin(default)
3158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM5_LSI:       TIM5 CH4 input is connected to LSI clock.
3159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM5_LSE:       TIM5 CH4 input is connected to LSE clock.
3160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM5_RTC:       TIM5 CH4 input is connected to RTC Output event.
3161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM11_GPIO:     TIM11 CH4 input is connected to dedicated Timer pin(default) 
3162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
3163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                                 (HSE divided by a programmable prescaler)  
3164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
3167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 30077              		.loc 1 3167 0
 30078              		.cfi_startproc
 30079              		@ args = 0, pretend = 0, frame = 8
 30080              		@ frame_needed = 1, uses_anonymous_args = 0
 30081              		@ link register save eliminated.
 30082 1b6c 80B4     		push	{r7}
 30083              	.LCFI261:
 30084              		.cfi_def_cfa_offset 4
 30085 1b6e 83B0     		sub	sp, sp, #12
 30086              	.LCFI262:
 30087              		.cfi_def_cfa_offset 16
 30088 1b70 00AF     		add	r7, sp, #0
 30089              		.cfi_offset 7, -4
 30090              	.LCFI263:
 30091              		.cfi_def_cfa_register 7
 30092 1b72 7860     		str	r0, [r7, #4]
 30093 1b74 0B46     		mov	r3, r1
 30094 1b76 7B80     		strh	r3, [r7, #2]	@ movhi
3168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  /* Check the parameters */
3169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
3170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_REMAP(TIM_Remap));
3171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Timer remapping configuration */
3173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->OR =  TIM_Remap;
 30095              		.loc 1 3173 0
 30096 1b78 7B68     		ldr	r3, [r7, #4]
 30097 1b7a 7A88     		ldrh	r2, [r7, #2]	@ movhi
 30098 1b7c A3F85020 		strh	r2, [r3, #80]	@ movhi
3174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 30099              		.loc 1 3174 0
 30100 1b80 07F10C07 		add	r7, r7, #12
 30101 1b84 BD46     		mov	sp, r7
 30102 1b86 80BC     		pop	{r7}
 30103 1b88 7047     		bx	lr
 30104              		.cfi_endproc
 30105              	.LFE197:
 30107 1b8a 00BF     		.align	2
 30108              		.thumb
 30109              		.thumb_func
 30111              	TI1_Config:
 30112              	.LFB198:
3175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
3177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configure the TI1 as Input.
3181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 
3182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
3183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge  
3188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
3191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
3192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
3193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 30113              		.loc 1 3199 0
 30114              		.cfi_startproc
 30115              		@ args = 0, pretend = 0, frame = 24
 30116              		@ frame_needed = 1, uses_anonymous_args = 0
 30117              		@ link register save eliminated.
 30118 1b8c 80B4     		push	{r7}
 30119              	.LCFI264:
 30120              		.cfi_def_cfa_offset 4
 30121 1b8e 87B0     		sub	sp, sp, #28
 30122              	.LCFI265:
 30123              		.cfi_def_cfa_offset 32
 30124 1b90 00AF     		add	r7, sp, #0
 30125              		.cfi_offset 7, -4
 30126              	.LCFI266:
 30127              		.cfi_def_cfa_register 7
 30128 1b92 F860     		str	r0, [r7, #12]
 30129 1b94 7981     		strh	r1, [r7, #10]	@ movhi
 30130 1b96 3A81     		strh	r2, [r7, #8]	@ movhi
 30131 1b98 FB80     		strh	r3, [r7, #6]	@ movhi
3200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
 30132              		.loc 1 3200 0
 30133 1b9a 4FF00003 		mov	r3, #0
 30134 1b9e FB82     		strh	r3, [r7, #22]	@ movhi
 30135 1ba0 4FF00003 		mov	r3, #0
 30136 1ba4 BB82     		strh	r3, [r7, #20]	@ movhi
3201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
3203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 30137              		.loc 1 3203 0
 30138 1ba6 FB68     		ldr	r3, [r7, #12]
 30139 1ba8 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 30140 1baa 9BB2     		uxth	r3, r3
 30141 1bac 23F00103 		bic	r3, r3, #1
 30142 1bb0 9AB2     		uxth	r2, r3
 30143 1bb2 FB68     		ldr	r3, [r7, #12]
 30144 1bb4 1A84     		strh	r2, [r3, #32]	@ movhi
3204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 30145              		.loc 1 3204 0
 30146 1bb6 FB68     		ldr	r3, [r7, #12]
 30147 1bb8 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 30148 1bba FB82     		strh	r3, [r7, #22]	@ movhi
3205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 30149              		.loc 1 3205 0
 30150 1bbc FB68     		ldr	r3, [r7, #12]
 30151 1bbe 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 30152 1bc0 BB82     		strh	r3, [r7, #20]	@ movhi
3206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 30153              		.loc 1 3208 0
 30154 1bc2 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 30155 1bc4 23F0F303 		bic	r3, r3, #243
 30156 1bc8 FB82     		strh	r3, [r7, #22]	@ movhi
3209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 30157              		.loc 1 3209 0
 30158 1bca FB88     		ldrh	r3, [r7, #6]	@ movhi
 30159 1bcc 4FEA0313 		lsl	r3, r3, #4
 30160 1bd0 9AB2     		uxth	r2, r3
 30161 1bd2 3B89     		ldrh	r3, [r7, #8]	@ movhi
 30162 1bd4 42EA0303 		orr	r3, r2, r3
 30163 1bd8 9AB2     		uxth	r2, r3
 30164 1bda FB8A     		ldrh	r3, [r7, #22]	@ movhi
 30165 1bdc 42EA0303 		orr	r3, r2, r3
 30166 1be0 FB82     		strh	r3, [r7, #22]	@ movhi
3210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC1E Bit */
3212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 30167              		.loc 1 3212 0
 30168 1be2 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 30169 1be4 23F00A03 		bic	r3, r3, #10
 30170 1be8 BB82     		strh	r3, [r7, #20]	@ movhi
3213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 30171              		.loc 1 3213 0
 30172 1bea 7A89     		ldrh	r2, [r7, #10]	@ movhi
 30173 1bec BB8A     		ldrh	r3, [r7, #20]	@ movhi
 30174 1bee 42EA0303 		orr	r3, r2, r3
 30175 1bf2 9BB2     		uxth	r3, r3
 30176 1bf4 43F00103 		orr	r3, r3, #1
 30177 1bf8 BB82     		strh	r3, [r7, #20]	@ movhi
3214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 30178              		.loc 1 3216 0
 30179 1bfa FB68     		ldr	r3, [r7, #12]
 30180 1bfc FA8A     		ldrh	r2, [r7, #22]	@ movhi
 30181 1bfe 1A83     		strh	r2, [r3, #24]	@ movhi
3217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 30182              		.loc 1 3217 0
 30183 1c00 FB68     		ldr	r3, [r7, #12]
 30184 1c02 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 30185 1c04 1A84     		strh	r2, [r3, #32]	@ movhi
3218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 30186              		.loc 1 3218 0
 30187 1c06 07F11C07 		add	r7, r7, #28
 30188 1c0a BD46     		mov	sp, r7
 30189 1c0c 80BC     		pop	{r7}
 30190 1c0e 7047     		bx	lr
 30191              		.cfi_endproc
 30192              	.LFE198:
 30194              		.align	2
 30195              		.thumb
 30196              		.thumb_func
 30198              	TI2_Config:
 30199              	.LFB199:
3219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configure the TI2 as Input.
3222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
3224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge   
3229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
3232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
3233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
3234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 30200              		.loc 1 3240 0
 30201              		.cfi_startproc
 30202              		@ args = 0, pretend = 0, frame = 24
 30203              		@ frame_needed = 1, uses_anonymous_args = 0
 30204              		@ link register save eliminated.
 30205 1c10 80B4     		push	{r7}
 30206              	.LCFI267:
 30207              		.cfi_def_cfa_offset 4
 30208 1c12 87B0     		sub	sp, sp, #28
 30209              	.LCFI268:
 30210              		.cfi_def_cfa_offset 32
 30211 1c14 00AF     		add	r7, sp, #0
 30212              		.cfi_offset 7, -4
 30213              	.LCFI269:
 30214              		.cfi_def_cfa_register 7
 30215 1c16 F860     		str	r0, [r7, #12]
 30216 1c18 7981     		strh	r1, [r7, #10]	@ movhi
 30217 1c1a 3A81     		strh	r2, [r7, #8]	@ movhi
 30218 1c1c FB80     		strh	r3, [r7, #6]	@ movhi
3241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 30219              		.loc 1 3241 0
 30220 1c1e 4FF00003 		mov	r3, #0
 30221 1c22 FB82     		strh	r3, [r7, #22]	@ movhi
 30222 1c24 4FF00003 		mov	r3, #0
 30223 1c28 BB82     		strh	r3, [r7, #20]	@ movhi
 30224 1c2a 4FF00003 		mov	r3, #0
 30225 1c2e 7B82     		strh	r3, [r7, #18]	@ movhi
3242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
3244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 30226              		.loc 1 3244 0
 30227 1c30 FB68     		ldr	r3, [r7, #12]
 30228 1c32 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 30229 1c34 9BB2     		uxth	r3, r3
 30230 1c36 23F01003 		bic	r3, r3, #16
 30231 1c3a 9AB2     		uxth	r2, r3
 30232 1c3c FB68     		ldr	r3, [r7, #12]
 30233 1c3e 1A84     		strh	r2, [r3, #32]	@ movhi
3245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 30234              		.loc 1 3245 0
 30235 1c40 FB68     		ldr	r3, [r7, #12]
 30236 1c42 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 30237 1c44 FB82     		strh	r3, [r7, #22]	@ movhi
3246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 30238              		.loc 1 3246 0
 30239 1c46 FB68     		ldr	r3, [r7, #12]
 30240 1c48 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 30241 1c4a BB82     		strh	r3, [r7, #20]	@ movhi
3247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 30242              		.loc 1 3247 0
 30243 1c4c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 30244 1c4e 4FEA0313 		lsl	r3, r3, #4
 30245 1c52 7B82     		strh	r3, [r7, #18]	@ movhi
3248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 30246              		.loc 1 3250 0
 30247 1c54 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 30248 1c56 23F44073 		bic	r3, r3, #768
 30249 1c5a 4FEA0353 		lsl	r3, r3, #20
 30250 1c5e 4FEA1353 		lsr	r3, r3, #20
 30251 1c62 FB82     		strh	r3, [r7, #22]	@ movhi
3251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 30252              		.loc 1 3251 0
 30253 1c64 FB88     		ldrh	r3, [r7, #6]	@ movhi
 30254 1c66 4FEA0333 		lsl	r3, r3, #12
 30255 1c6a 9AB2     		uxth	r2, r3
 30256 1c6c FB8A     		ldrh	r3, [r7, #22]	@ movhi
 30257 1c6e 42EA0303 		orr	r3, r2, r3
 30258 1c72 FB82     		strh	r3, [r7, #22]	@ movhi
3252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 30259              		.loc 1 3252 0
 30260 1c74 3B89     		ldrh	r3, [r7, #8]	@ movhi
 30261 1c76 4FEA0323 		lsl	r3, r3, #8
 30262 1c7a 9AB2     		uxth	r2, r3
 30263 1c7c FB8A     		ldrh	r3, [r7, #22]	@ movhi
 30264 1c7e 42EA0303 		orr	r3, r2, r3
 30265 1c82 FB82     		strh	r3, [r7, #22]	@ movhi
3253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC2E Bit */
3255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 30266              		.loc 1 3255 0
 30267 1c84 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 30268 1c86 23F0A003 		bic	r3, r3, #160
 30269 1c8a BB82     		strh	r3, [r7, #20]	@ movhi
3256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 30270              		.loc 1 3256 0
 30271 1c8c 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 30272 1c8e BB8A     		ldrh	r3, [r7, #20]	@ movhi
 30273 1c90 42EA0303 		orr	r3, r2, r3
 30274 1c94 9BB2     		uxth	r3, r3
 30275 1c96 43F01003 		orr	r3, r3, #16
 30276 1c9a BB82     		strh	r3, [r7, #20]	@ movhi
3257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 30277              		.loc 1 3259 0
 30278 1c9c FB68     		ldr	r3, [r7, #12]
 30279 1c9e FA8A     		ldrh	r2, [r7, #22]	@ movhi
 30280 1ca0 1A83     		strh	r2, [r3, #24]	@ movhi
3260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 30281              		.loc 1 3260 0
 30282 1ca2 FB68     		ldr	r3, [r7, #12]
 30283 1ca4 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 30284 1ca6 1A84     		strh	r2, [r3, #32]	@ movhi
3261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 30285              		.loc 1 3261 0
 30286 1ca8 07F11C07 		add	r7, r7, #28
 30287 1cac BD46     		mov	sp, r7
 30288 1cae 80BC     		pop	{r7}
 30289 1cb0 7047     		bx	lr
 30290              		.cfi_endproc
 30291              	.LFE199:
 30293 1cb2 00BF     		.align	2
 30294              		.thumb
 30295              		.thumb_func
 30297              	TI3_Config:
 30298              	.LFB200:
3262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configure the TI3 as Input.
3265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge         
3271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
3274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
3275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
3276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 30299              		.loc 1 3282 0
 30300              		.cfi_startproc
 30301              		@ args = 0, pretend = 0, frame = 24
 30302              		@ frame_needed = 1, uses_anonymous_args = 0
 30303              		@ link register save eliminated.
 30304 1cb4 80B4     		push	{r7}
 30305              	.LCFI270:
 30306              		.cfi_def_cfa_offset 4
 30307 1cb6 87B0     		sub	sp, sp, #28
 30308              	.LCFI271:
 30309              		.cfi_def_cfa_offset 32
 30310 1cb8 00AF     		add	r7, sp, #0
 30311              		.cfi_offset 7, -4
 30312              	.LCFI272:
 30313              		.cfi_def_cfa_register 7
 30314 1cba F860     		str	r0, [r7, #12]
 30315 1cbc 7981     		strh	r1, [r7, #10]	@ movhi
 30316 1cbe 3A81     		strh	r2, [r7, #8]	@ movhi
 30317 1cc0 FB80     		strh	r3, [r7, #6]	@ movhi
3283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 30318              		.loc 1 3283 0
 30319 1cc2 4FF00003 		mov	r3, #0
 30320 1cc6 FB82     		strh	r3, [r7, #22]	@ movhi
 30321 1cc8 4FF00003 		mov	r3, #0
 30322 1ccc BB82     		strh	r3, [r7, #20]	@ movhi
 30323 1cce 4FF00003 		mov	r3, #0
 30324 1cd2 7B82     		strh	r3, [r7, #18]	@ movhi
3284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
3286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 30325              		.loc 1 3286 0
 30326 1cd4 FB68     		ldr	r3, [r7, #12]
 30327 1cd6 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 30328 1cd8 9BB2     		uxth	r3, r3
 30329 1cda 23F48073 		bic	r3, r3, #256
 30330 1cde 9AB2     		uxth	r2, r3
 30331 1ce0 FB68     		ldr	r3, [r7, #12]
 30332 1ce2 1A84     		strh	r2, [r3, #32]	@ movhi
3287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 30333              		.loc 1 3287 0
 30334 1ce4 FB68     		ldr	r3, [r7, #12]
 30335 1ce6 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 30336 1ce8 FB82     		strh	r3, [r7, #22]	@ movhi
3288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 30337              		.loc 1 3288 0
 30338 1cea FB68     		ldr	r3, [r7, #12]
 30339 1cec 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 30340 1cee BB82     		strh	r3, [r7, #20]	@ movhi
3289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 30341              		.loc 1 3289 0
 30342 1cf0 7B89     		ldrh	r3, [r7, #10]	@ movhi
 30343 1cf2 4FEA0323 		lsl	r3, r3, #8
 30344 1cf6 7B82     		strh	r3, [r7, #18]	@ movhi
3290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 30345              		.loc 1 3292 0
 30346 1cf8 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 30347 1cfa 23F0F303 		bic	r3, r3, #243
 30348 1cfe FB82     		strh	r3, [r7, #22]	@ movhi
3293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 30349              		.loc 1 3293 0
 30350 1d00 FB88     		ldrh	r3, [r7, #6]	@ movhi
 30351 1d02 4FEA0313 		lsl	r3, r3, #4
 30352 1d06 9AB2     		uxth	r2, r3
 30353 1d08 3B89     		ldrh	r3, [r7, #8]	@ movhi
 30354 1d0a 42EA0303 		orr	r3, r2, r3
 30355 1d0e 9AB2     		uxth	r2, r3
 30356 1d10 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 30357 1d12 42EA0303 		orr	r3, r2, r3
 30358 1d16 FB82     		strh	r3, [r7, #22]	@ movhi
3294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC3E Bit */
3296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 30359              		.loc 1 3296 0
 30360 1d18 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 30361 1d1a 23F42063 		bic	r3, r3, #2560
 30362 1d1e BB82     		strh	r3, [r7, #20]	@ movhi
3297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 30363              		.loc 1 3297 0
 30364 1d20 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 30365 1d22 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 30366 1d24 42EA0303 		orr	r3, r2, r3
 30367 1d28 9BB2     		uxth	r3, r3
 30368 1d2a 43F48073 		orr	r3, r3, #256
 30369 1d2e BB82     		strh	r3, [r7, #20]	@ movhi
3298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 30370              		.loc 1 3300 0
 30371 1d30 FB68     		ldr	r3, [r7, #12]
 30372 1d32 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 30373 1d34 9A83     		strh	r2, [r3, #28]	@ movhi
3301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 30374              		.loc 1 3301 0
 30375 1d36 FB68     		ldr	r3, [r7, #12]
 30376 1d38 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 30377 1d3a 1A84     		strh	r2, [r3, #32]	@ movhi
3302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 30378              		.loc 1 3302 0
 30379 1d3c 07F11C07 		add	r7, r7, #28
 30380 1d40 BD46     		mov	sp, r7
 30381 1d42 80BC     		pop	{r7}
 30382 1d44 7047     		bx	lr
 30383              		.cfi_endproc
 30384              	.LFE200:
 30386 1d46 00BF     		.align	2
 30387              		.thumb
 30388              		.thumb_func
 30390              	TI4_Config:
 30391              	.LFB201:
3303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configure the TI4 as Input.
3306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge     
3312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
3315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
3316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
3317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 30392              		.loc 1 3323 0
 30393              		.cfi_startproc
 30394              		@ args = 0, pretend = 0, frame = 24
 30395              		@ frame_needed = 1, uses_anonymous_args = 0
 30396              		@ link register save eliminated.
 30397 1d48 80B4     		push	{r7}
 30398              	.LCFI273:
 30399              		.cfi_def_cfa_offset 4
 30400 1d4a 87B0     		sub	sp, sp, #28
 30401              	.LCFI274:
 30402              		.cfi_def_cfa_offset 32
 30403 1d4c 00AF     		add	r7, sp, #0
 30404              		.cfi_offset 7, -4
 30405              	.LCFI275:
 30406              		.cfi_def_cfa_register 7
 30407 1d4e F860     		str	r0, [r7, #12]
 30408 1d50 7981     		strh	r1, [r7, #10]	@ movhi
 30409 1d52 3A81     		strh	r2, [r7, #8]	@ movhi
 30410 1d54 FB80     		strh	r3, [r7, #6]	@ movhi
3324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 30411              		.loc 1 3324 0
 30412 1d56 4FF00003 		mov	r3, #0
 30413 1d5a FB82     		strh	r3, [r7, #22]	@ movhi
 30414 1d5c 4FF00003 		mov	r3, #0
 30415 1d60 BB82     		strh	r3, [r7, #20]	@ movhi
 30416 1d62 4FF00003 		mov	r3, #0
 30417 1d66 7B82     		strh	r3, [r7, #18]	@ movhi
3325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
3327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 30418              		.loc 1 3327 0
 30419 1d68 FB68     		ldr	r3, [r7, #12]
 30420 1d6a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 30421 1d6c 9BB2     		uxth	r3, r3
 30422 1d6e 23F48053 		bic	r3, r3, #4096
 30423 1d72 9AB2     		uxth	r2, r3
 30424 1d74 FB68     		ldr	r3, [r7, #12]
 30425 1d76 1A84     		strh	r2, [r3, #32]	@ movhi
3328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 30426              		.loc 1 3328 0
 30427 1d78 FB68     		ldr	r3, [r7, #12]
 30428 1d7a 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 30429 1d7c FB82     		strh	r3, [r7, #22]	@ movhi
3329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 30430              		.loc 1 3329 0
 30431 1d7e FB68     		ldr	r3, [r7, #12]
 30432 1d80 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 30433 1d82 BB82     		strh	r3, [r7, #20]	@ movhi
3330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 30434              		.loc 1 3330 0
 30435 1d84 7B89     		ldrh	r3, [r7, #10]	@ movhi
 30436 1d86 4FEA0333 		lsl	r3, r3, #12
 30437 1d8a 7B82     		strh	r3, [r7, #18]	@ movhi
3331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 30438              		.loc 1 3333 0
 30439 1d8c FB8A     		ldrh	r3, [r7, #22]	@ movhi
 30440 1d8e 23F44073 		bic	r3, r3, #768
 30441 1d92 4FEA0353 		lsl	r3, r3, #20
 30442 1d96 4FEA1353 		lsr	r3, r3, #20
 30443 1d9a FB82     		strh	r3, [r7, #22]	@ movhi
3334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 30444              		.loc 1 3334 0
 30445 1d9c 3B89     		ldrh	r3, [r7, #8]	@ movhi
 30446 1d9e 4FEA0323 		lsl	r3, r3, #8
 30447 1da2 9AB2     		uxth	r2, r3
 30448 1da4 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 30449 1da6 42EA0303 		orr	r3, r2, r3
 30450 1daa FB82     		strh	r3, [r7, #22]	@ movhi
3335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 30451              		.loc 1 3335 0
 30452 1dac FB88     		ldrh	r3, [r7, #6]	@ movhi
 30453 1dae 4FEA0333 		lsl	r3, r3, #12
 30454 1db2 9AB2     		uxth	r2, r3
 30455 1db4 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 30456 1db6 42EA0303 		orr	r3, r2, r3
 30457 1dba FB82     		strh	r3, [r7, #22]	@ movhi
3336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC4E Bit */
3338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 30458              		.loc 1 3338 0
 30459 1dbc BB8A     		ldrh	r3, [r7, #20]	@ movhi
 30460 1dbe 23F40053 		bic	r3, r3, #8192
 30461 1dc2 4FEA4343 		lsl	r3, r3, #17
 30462 1dc6 4FEA5343 		lsr	r3, r3, #17
 30463 1dca BB82     		strh	r3, [r7, #20]	@ movhi
3339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 30464              		.loc 1 3339 0
 30465 1dcc 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 30466 1dce BB8A     		ldrh	r3, [r7, #20]	@ movhi
 30467 1dd0 42EA0303 		orr	r3, r2, r3
 30468 1dd4 9BB2     		uxth	r3, r3
 30469 1dd6 43F48053 		orr	r3, r3, #4096
 30470 1dda BB82     		strh	r3, [r7, #20]	@ movhi
3340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 30471              		.loc 1 3342 0
 30472 1ddc FB68     		ldr	r3, [r7, #12]
 30473 1dde FA8A     		ldrh	r2, [r7, #22]	@ movhi
 30474 1de0 9A83     		strh	r2, [r3, #28]	@ movhi
3343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer ;
 30475              		.loc 1 3343 0
 30476 1de2 FB68     		ldr	r3, [r7, #12]
 30477 1de4 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 30478 1de6 1A84     		strh	r2, [r3, #32]	@ movhi
3344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 30479              		.loc 1 3344 0
 30480 1de8 07F11C07 		add	r7, r7, #28
 30481 1dec BD46     		mov	sp, r7
 30482 1dee 80BC     		pop	{r7}
 30483 1df0 7047     		bx	lr
 30484              		.cfi_endproc
 30485              	.LFE201:
 30487              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_tim.c
     /tmp/cc3JQ5R3.s:24581  .text:00000000 $t
     /tmp/cc3JQ5R3.s:24586  .text:00000000 TIM_DeInit
     /tmp/cc3JQ5R3.s:24819  .text:000001ec $d
     /tmp/cc3JQ5R3.s:24835  .text:00000220 $t
     /tmp/cc3JQ5R3.s:24840  .text:00000220 TIM_TimeBaseInit
     /tmp/cc3JQ5R3.s:24971  .text:000002e0 $d
     /tmp/cc3JQ5R3.s:24981  .text:000002fc $t
     /tmp/cc3JQ5R3.s:24986  .text:000002fc TIM_TimeBaseStructInit
     /tmp/cc3JQ5R3.s:25037  .text:00000338 TIM_PrescalerConfig
     /tmp/cc3JQ5R3.s:25080  .text:00000360 TIM_CounterModeConfig
     /tmp/cc3JQ5R3.s:25133  .text:0000039c TIM_SetCounter
     /tmp/cc3JQ5R3.s:25169  .text:000003b8 TIM_SetAutoreload
     /tmp/cc3JQ5R3.s:25205  .text:000003d4 TIM_GetCounter
     /tmp/cc3JQ5R3.s:25240  .text:000003ec TIM_GetPrescaler
     /tmp/cc3JQ5R3.s:25276  .text:00000408 TIM_UpdateDisableConfig
     /tmp/cc3JQ5R3.s:25332  .text:00000448 TIM_UpdateRequestConfig
     /tmp/cc3JQ5R3.s:25388  .text:00000488 TIM_ARRPreloadConfig
     /tmp/cc3JQ5R3.s:25444  .text:000004c8 TIM_SelectOnePulseMode
     /tmp/cc3JQ5R3.s:25494  .text:00000500 TIM_SetClockDivision
     /tmp/cc3JQ5R3.s:25544  .text:00000538 TIM_Cmd
     /tmp/cc3JQ5R3.s:25600  .text:00000578 TIM_OC1Init
     /tmp/cc3JQ5R3.s:25753  .text:00000678 $d
     /tmp/cc3JQ5R3.s:25758  .text:00000680 $t
     /tmp/cc3JQ5R3.s:25763  .text:00000680 TIM_OC2Init
     /tmp/cc3JQ5R3.s:25930  .text:000007a8 $d
     /tmp/cc3JQ5R3.s:25935  .text:000007b0 $t
     /tmp/cc3JQ5R3.s:25940  .text:000007b0 TIM_OC3Init
     /tmp/cc3JQ5R3.s:26105  .text:000008d4 $d
     /tmp/cc3JQ5R3.s:26110  .text:000008dc $t
     /tmp/cc3JQ5R3.s:26115  .text:000008dc TIM_OC4Init
     /tmp/cc3JQ5R3.s:26246  .text:000009b8 $d
     /tmp/cc3JQ5R3.s:26251  .text:000009c0 $t
     /tmp/cc3JQ5R3.s:26256  .text:000009c0 TIM_OCStructInit
     /tmp/cc3JQ5R3.s:26319  .text:00000a14 TIM_SelectOCxM
     /tmp/cc3JQ5R3.s:26441  .text:00000adc TIM_SetCompare1
     /tmp/cc3JQ5R3.s:26477  .text:00000af8 TIM_SetCompare2
     /tmp/cc3JQ5R3.s:26513  .text:00000b14 TIM_SetCompare3
     /tmp/cc3JQ5R3.s:26549  .text:00000b30 TIM_SetCompare4
     /tmp/cc3JQ5R3.s:26585  .text:00000b4c TIM_ForcedOC1Config
     /tmp/cc3JQ5R3.s:26638  .text:00000b88 TIM_ForcedOC2Config
     /tmp/cc3JQ5R3.s:26693  .text:00000bc8 TIM_ForcedOC3Config
     /tmp/cc3JQ5R3.s:26746  .text:00000c04 TIM_ForcedOC4Config
     /tmp/cc3JQ5R3.s:26801  .text:00000c44 TIM_OC1PreloadConfig
     /tmp/cc3JQ5R3.s:26854  .text:00000c80 TIM_OC2PreloadConfig
     /tmp/cc3JQ5R3.s:26909  .text:00000cc0 TIM_OC3PreloadConfig
     /tmp/cc3JQ5R3.s:26962  .text:00000cfc TIM_OC4PreloadConfig
     /tmp/cc3JQ5R3.s:27017  .text:00000d3c TIM_OC1FastConfig
     /tmp/cc3JQ5R3.s:27070  .text:00000d78 TIM_OC2FastConfig
     /tmp/cc3JQ5R3.s:27125  .text:00000db8 TIM_OC3FastConfig
     /tmp/cc3JQ5R3.s:27178  .text:00000df4 TIM_OC4FastConfig
     /tmp/cc3JQ5R3.s:27233  .text:00000e34 TIM_ClearOC1Ref
     /tmp/cc3JQ5R3.s:27286  .text:00000e70 TIM_ClearOC2Ref
     /tmp/cc3JQ5R3.s:27342  .text:00000eb4 TIM_ClearOC3Ref
     /tmp/cc3JQ5R3.s:27395  .text:00000ef0 TIM_ClearOC4Ref
     /tmp/cc3JQ5R3.s:27451  .text:00000f34 TIM_OC1PolarityConfig
     /tmp/cc3JQ5R3.s:27504  .text:00000f70 TIM_OC1NPolarityConfig
     /tmp/cc3JQ5R3.s:27557  .text:00000fac TIM_OC2PolarityConfig
     /tmp/cc3JQ5R3.s:27612  .text:00000fec TIM_OC2NPolarityConfig
     /tmp/cc3JQ5R3.s:27667  .text:0000102c TIM_OC3PolarityConfig
     /tmp/cc3JQ5R3.s:27722  .text:0000106c TIM_OC3NPolarityConfig
     /tmp/cc3JQ5R3.s:27777  .text:000010ac TIM_OC4PolarityConfig
     /tmp/cc3JQ5R3.s:27832  .text:000010ec TIM_CCxCmd
     /tmp/cc3JQ5R3.s:27898  .text:0000114c TIM_CCxNCmd
     /tmp/cc3JQ5R3.s:27964  .text:000011ac TIM_ICInit
     /tmp/cc3JQ5R3.s:30111  .text:00001b8c TI1_Config
     /tmp/cc3JQ5R3.s:28417  .text:000013b4 TIM_SetIC1Prescaler
     /tmp/cc3JQ5R3.s:30198  .text:00001c10 TI2_Config
     /tmp/cc3JQ5R3.s:28467  .text:000013ec TIM_SetIC2Prescaler
     /tmp/cc3JQ5R3.s:30297  .text:00001cb4 TI3_Config
     /tmp/cc3JQ5R3.s:28519  .text:0000142c TIM_SetIC3Prescaler
     /tmp/cc3JQ5R3.s:30390  .text:00001d48 TI4_Config
     /tmp/cc3JQ5R3.s:28569  .text:00001464 TIM_SetIC4Prescaler
     /tmp/cc3JQ5R3.s:28093  .text:00001254 TIM_ICStructInit
     /tmp/cc3JQ5R3.s:28144  .text:00001290 TIM_PWMIConfig
     /tmp/cc3JQ5R3.s:28277  .text:00001354 TIM_GetCapture1
     /tmp/cc3JQ5R3.s:28312  .text:0000136c TIM_GetCapture2
     /tmp/cc3JQ5R3.s:28347  .text:00001384 TIM_GetCapture3
     /tmp/cc3JQ5R3.s:28382  .text:0000139c TIM_GetCapture4
     /tmp/cc3JQ5R3.s:28621  .text:000014a4 TIM_BDTRConfig
     /tmp/cc3JQ5R3.s:28692  .text:00001500 TIM_BDTRStructInit
     /tmp/cc3JQ5R3.s:28751  .text:0000154c TIM_CtrlPWMOutputs
     /tmp/cc3JQ5R3.s:28809  .text:0000159c TIM_SelectCOM
     /tmp/cc3JQ5R3.s:28865  .text:000015dc TIM_CCPreloadControl
     /tmp/cc3JQ5R3.s:28921  .text:0000161c TIM_ITConfig
     /tmp/cc3JQ5R3.s:28983  .text:00001668 TIM_GenerateEvent
     /tmp/cc3JQ5R3.s:29020  .text:00001684 TIM_GetFlagStatus
     /tmp/cc3JQ5R3.s:29077  .text:000016c4 TIM_ClearFlag
     /tmp/cc3JQ5R3.s:29116  .text:000016e8 TIM_GetITStatus
     /tmp/cc3JQ5R3.s:29191  .text:0000174c TIM_ClearITPendingBit
     /tmp/cc3JQ5R3.s:29230  .text:00001770 TIM_DMAConfig
     /tmp/cc3JQ5R3.s:29272  .text:0000179c TIM_DMACmd
     /tmp/cc3JQ5R3.s:29334  .text:000017e8 TIM_SelectCCDMA
     /tmp/cc3JQ5R3.s:29390  .text:00001828 TIM_InternalClockConfig
     /tmp/cc3JQ5R3.s:29429  .text:0000184c TIM_ITRxExternalClockConfig
     /tmp/cc3JQ5R3.s:29654  .text:0000195c TIM_SelectInputTrigger
     /tmp/cc3JQ5R3.s:29474  .text:0000187c TIM_TIxExternalClockConfig
     /tmp/cc3JQ5R3.s:29541  .text:000018d4 TIM_ETRClockMode1Config
     /tmp/cc3JQ5R3.s:29857  .text:00001a40 TIM_ETRConfig
     /tmp/cc3JQ5R3.s:29607  .text:00001928 TIM_ETRClockMode2Config
     /tmp/cc3JQ5R3.s:29707  .text:00001998 TIM_SelectOutputTrigger
     /tmp/cc3JQ5R3.s:29757  .text:000019d0 TIM_SelectSlaveMode
     /tmp/cc3JQ5R3.s:29807  .text:00001a08 TIM_SelectMasterSlaveMode
     /tmp/cc3JQ5R3.s:29919  .text:00001a94 TIM_EncoderInterfaceConfig
     /tmp/cc3JQ5R3.s:30019  .text:00001b2c TIM_SelectHallSensor
     /tmp/cc3JQ5R3.s:30075  .text:00001b6c TIM_RemapConfig
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
