# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../room.ip_user_files/bd/counter_4/sim/counter_4.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_33/sim/counter_4_util_vector_logic_0_33.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_30/sim/counter_4_util_vector_logic_2_30.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_34/sim/counter_4_util_vector_logic_0_34.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_31/sim/counter_4_util_vector_logic_2_31.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_not_0_1/sim/counter_4_not_0_1.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_35/sim/counter_4_util_vector_logic_0_35.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_32/sim/counter_4_util_vector_logic_2_32.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_36/sim/counter_4_util_vector_logic_0_36.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_33/sim/counter_4_util_vector_logic_2_33.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_37/sim/counter_4_util_vector_logic_0_37.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_34/sim/counter_4_util_vector_logic_2_34.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_38/sim/counter_4_util_vector_logic_0_38.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_35/sim/counter_4_util_vector_logic_2_35.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_39/sim/counter_4_util_vector_logic_0_39.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_36/sim/counter_4_util_vector_logic_2_36.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_40/sim/counter_4_util_vector_logic_0_40.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_37/sim/counter_4_util_vector_logic_2_37.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_not_1_1/sim/counter_4_not_1_1.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_41/sim/counter_4_util_vector_logic_0_41.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_42/sim/counter_4_util_vector_logic_0_42.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_43/sim/counter_4_util_vector_logic_0_43.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_and_0_0/sim/counter_4_and_0_0.v" \
"../../../../room.srcs/sources_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
