OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 20140 22400
[INFO GPL-0005] CoreAreaUxUy: 2679760 2578800
[INFO GPL-0006] NumInstances: 288268
[INFO GPL-0007] NumPlaceInstances: 272221
[INFO GPL-0008] NumFixedInstances: 9247
[INFO GPL-0009] NumDummyInstances: 6800
[INFO GPL-0010] NumNets: 313762
[INFO GPL-0011] NumPins: 957771
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 2700000 2600000
[INFO GPL-0014] CoreAreaLxLy: 20140 22400
[INFO GPL-0015] CoreAreaUxUy: 2679760 2578800
[INFO GPL-0016] CoreArea: 6799052568000
[INFO GPL-0017] NonPlaceInstsArea: 1784600384000
[INFO GPL-0018] PlaceInstsArea: 1593341064000
[INFO GPL-0019] Util(%): 31.77
[INFO GPL-0020] StdInstsArea: 1593341064000
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 908257
[INFO GPL-0032] FillerInit: NumGNets: 313762
[INFO GPL-0033] FillerInit: NumGPins: 957771
[INFO GPL-0023] TargetDensity: 1.00
[INFO GPL-0024] AveragePlaceInstArea: 5853115
[INFO GPL-0025] IdealBinArea: 5853115
[INFO GPL-0026] IdealBinCnt: 1161612
[INFO GPL-0027] TotalBinArea: 6799052568000
[INFO GPL-0028] BinCnt: 1024 1024
[INFO GPL-0029] BinSize: 2598 2497
[INFO GPL-0030] NumBins: 1048576
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 20140 22400
[INFO GPL-0005] CoreAreaUxUy: 2679760 2578800
[INFO GPL-0006] NumInstances: 288268
[INFO GPL-0007] NumPlaceInstances: 272221
[INFO GPL-0008] NumFixedInstances: 9247
[INFO GPL-0009] NumDummyInstances: 6800
[INFO GPL-0010] NumNets: 313762
[INFO GPL-0011] NumPins: 957771
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 2700000 2600000
[INFO GPL-0014] CoreAreaLxLy: 20140 22400
[INFO GPL-0015] CoreAreaUxUy: 2679760 2578800
[INFO GPL-0016] CoreArea: 6799052568000
[INFO GPL-0017] NonPlaceInstsArea: 1784600384000
[INFO GPL-0018] PlaceInstsArea: 1593341064000
[INFO GPL-0019] Util(%): 31.77
[INFO GPL-0020] StdInstsArea: 1593341064000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.01812992 HPWL: 12718060996
[InitialPlace]  Iter: 2 CG residual: 0.02736004 HPWL: 10175764757
[InitialPlace]  Iter: 3 CG residual: 0.00192464 HPWL: 9752381992
[InitialPlace]  Iter: 4 CG residual: 0.00073844 HPWL: 9409262280
[InitialPlace]  Iter: 5 CG residual: 0.00060824 HPWL: 9159159109
[InitialPlace]  Iter: 6 CG residual: 0.00040552 HPWL: 8979879243
[InitialPlace]  Iter: 7 CG residual: 0.00030499 HPWL: 8885903548
[InitialPlace]  Iter: 8 CG residual: 0.00024869 HPWL: 8847452951
[InitialPlace]  Iter: 9 CG residual: 0.00024517 HPWL: 8833838368
[InitialPlace]  Iter: 10 CG residual: 0.00022436 HPWL: 8818390283
[InitialPlace]  Iter: 11 CG residual: 0.00019801 HPWL: 8802032519
[InitialPlace]  Iter: 12 CG residual: 0.00017490 HPWL: 8782782752
[InitialPlace]  Iter: 13 CG residual: 0.00015116 HPWL: 8773853281
[InitialPlace]  Iter: 14 CG residual: 0.00013176 HPWL: 8767092595
[InitialPlace]  Iter: 15 CG residual: 0.00011119 HPWL: 8766563600
[InitialPlace]  Iter: 16 CG residual: 0.00005747 HPWL: 8760650601
[InitialPlace]  Iter: 17 CG residual: 0.00005309 HPWL: 8758125664
[InitialPlace]  Iter: 18 CG residual: 0.00005910 HPWL: 8758466021
[InitialPlace]  Iter: 19 CG residual: 0.00004512 HPWL: 8755505195
[InitialPlace]  Iter: 20 CG residual: 0.00011083 HPWL: 8753776863
[INFO GPL-0031] FillerInit: NumGCells: 313345
[INFO GPL-0032] FillerInit: NumGNets: 313762
[INFO GPL-0033] FillerInit: NumGPins: 957771
[INFO GPL-0023] TargetDensity: 0.36
[INFO GPL-0024] AveragePlaceInstArea: 5853115
[INFO GPL-0025] IdealBinArea: 16174980
[INFO GPL-0026] IdealBinCnt: 420343
[INFO GPL-0027] TotalBinArea: 6799052568000
[INFO GPL-0028] BinCnt: 512 512
[INFO GPL-0029] BinSize: 5195 4993
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter: 1 overflow: 0.970891 HPWL: 7261812041
[NesterovSolve] Iter: 10 overflow: 0.938962 HPWL: 8336257943
[NesterovSolve] Iter: 20 overflow: 0.918982 HPWL: 8830490254
[NesterovSolve] Iter: 30 overflow: 0.905033 HPWL: 9324814774
[NesterovSolve] Iter: 40 overflow: 0.896016 HPWL: 9802218041
[NesterovSolve] Iter: 50 overflow: 0.890854 HPWL: 10187025570
[NesterovSolve] Iter: 60 overflow: 0.887358 HPWL: 10426474782
[NesterovSolve] Iter: 70 overflow: 0.883556 HPWL: 10586286902
[NesterovSolve] Iter: 80 overflow: 0.879833 HPWL: 10714713692
[NesterovSolve] Iter: 90 overflow: 0.878666 HPWL: 10771836777
[NesterovSolve] Iter: 100 overflow: 0.878919 HPWL: 10816708491
[NesterovSolve] Iter: 110 overflow: 0.879899 HPWL: 10852992947
[NesterovSolve] Iter: 120 overflow: 0.880798 HPWL: 10816482498
[NesterovSolve] Iter: 130 overflow: 0.879608 HPWL: 10785659338
[NesterovSolve] Iter: 140 overflow: 0.876283 HPWL: 10750997964
[NesterovSolve] Iter: 150 overflow: 0.874471 HPWL: 10724364658
[NesterovSolve] Iter: 160 overflow: 0.870795 HPWL: 10715018244
[NesterovSolve] Iter: 170 overflow: 0.867524 HPWL: 10731446000
[NesterovSolve] Iter: 180 overflow: 0.859491 HPWL: 10754830543
[NesterovSolve] Iter: 190 overflow: 0.848837 HPWL: 10803682371
[NesterovSolve] Iter: 200 overflow: 0.828512 HPWL: 10858278792
[NesterovSolve] Iter: 210 overflow: 0.804932 HPWL: 10930330189
[NesterovSolve] Iter: 220 overflow: 0.777134 HPWL: 11040529856
[INFO GPL-0100] worst slack -3.65e-09
[INFO GPL-0103] Weighted 28958 nets.
[NesterovSolve] Iter: 230 overflow: 0.745468 HPWL: 10912466756
[NesterovSolve] Iter: 240 overflow: 0.705252 HPWL: 11009810650
[NesterovSolve] Iter: 250 overflow: 0.666484 HPWL: 11045913643
[NesterovSolve] Iter: 260 overflow: 0.630374 HPWL: 11294068195
[INFO GPL-0100] worst slack -3.87e-09
[INFO GPL-0103] Weighted 28959 nets.
[NesterovSolve] Snapshot saved at iter = 268
[NesterovSolve] Iter: 270 overflow: 0.593607 HPWL: 11654034246
[NesterovSolve] Iter: 280 overflow: 0.552334 HPWL: 11936855204
[NesterovSolve] Iter: 290 overflow: 0.507167 HPWL: 12607944491
[NesterovSolve] Iter: 300 overflow: 0.472994 HPWL: 12871278928
[INFO GPL-0100] worst slack -2.98e-09
[INFO GPL-0103] Weighted 28959 nets.
[NesterovSolve] Iter: 310 overflow: 0.444022 HPWL: 12907053725
[NesterovSolve] Iter: 320 overflow: 0.417523 HPWL: 12558709915
[NesterovSolve] Iter: 330 overflow: 0.38781 HPWL: 12493647752
[NesterovSolve] Iter: 340 overflow: 0.361749 HPWL: 12362206996
[NesterovSolve] Iter: 350 overflow: 0.338194 HPWL: 12215189888
[NesterovSolve] Iter: 360 overflow: 0.324134 HPWL: 11890305278
[NesterovSolve] Iter: 370 overflow: 0.307603 HPWL: 11575308965
[NesterovSolve] Iter: 380 overflow: 0.286704 HPWL: 11331156723
[INFO GPL-0100] worst slack -1.03e-09
[INFO GPL-0103] Weighted 28959 nets.
[NesterovSolve] Iter: 390 overflow: 0.263565 HPWL: 11069799137
[NesterovSolve] Iter: 400 overflow: 0.239981 HPWL: 10847583966
[NesterovSolve] Iter: 410 overflow: 0.215603 HPWL: 10631587644
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 642 619
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 397398
[INFO GPL-0063] TotalRouteOverflowH2: 18.014288067817688
[INFO GPL-0064] TotalRouteOverflowV2: 15.571429133415222
[INFO GPL-0065] OverflowTileCnt2: 100
[INFO GPL-0066] 0.5%RC: 1.0024613045590678
[INFO GPL-0067] 1.0%RC: 1.001230652279534
[INFO GPL-0068] 2.0%RC: 1.0006153471585932
[INFO GPL-0069] 5.0%RC: 1.0002461371818852
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.001846
[NesterovSolve] Iter: 420 overflow: 0.194487 HPWL: 10451330380
[INFO GPL-0100] worst slack -7.42e-10
[INFO GPL-0103] Weighted 28957 nets.
[NesterovSolve] Iter: 430 overflow: 0.174707 HPWL: 10307911884
[NesterovSolve] Iter: 440 overflow: 0.155721 HPWL: 10217103492
[NesterovSolve] Iter: 450 overflow: 0.139517 HPWL: 10153690568
[INFO GPL-0100] worst slack -6.33e-10
[INFO GPL-0103] Weighted 28959 nets.
[NesterovSolve] Iter: 460 overflow: 0.125348 HPWL: 10116714300
[NesterovSolve] Iter: 470 overflow: 0.111374 HPWL: 10105443898
[NesterovSolve] Finished with Overflow: 0.099880

==========================================================================
global place check_setup
--------------------------------------------------------------------------
Warning: There are 4 input ports missing set_input_delay.
Warning: There are 4 output ports missing set_output_delay.
Warning: There are 559 unconstrained endpoints.

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -1231481.38

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -291.08

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -291.08

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_1503_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_1503_/CK (DFF_X1)
     1    2.52    0.01    0.08    0.08 v multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_1503_/Q (DFF_X1)
                                         multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/ram_data_i_r[64] (net)
                  0.01    0.00    0.08 v multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_0888_/A (INV_X1)
     1    1.87    0.01    0.01    0.09 ^ multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_0888_/ZN (INV_X1)
                                         multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_0490_ (net)
                  0.01    0.00    0.09 ^ multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_0889_/A2 (NOR2_X1)
     1    7.56    0.01    0.02    0.11 v multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_0889_/ZN (NOR2_X1)
                                         multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/ram_data_i[64] (net)
                  0.02    0.00    0.11 v multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[64] (fakeram45_256x95)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ multi_top/me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/clk (fakeram45_256x95)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_23988_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_37702_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_23988_/CK (DFF_X1)
  1079 2536.64    4.98    4.85    4.85 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_23988_/Q (DFF_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/rof_4__fi_twofer.head_r (net)
                  4.98    0.03    4.88 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_12037_/B1 (OAI21_X1)
     3    5.09    0.87   -0.03    4.86 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_12037_/ZN (OAI21_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/fifo_data_4__1_ (net)
                  0.87    0.00    4.86 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3419_/A (INV_X1)
     3    6.78    0.15    0.23    5.09 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3419_/ZN (INV_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3340_ (net)
                  0.15    0.00    5.09 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_8854_/A (HA_X1)
     3    6.71    0.04    0.05    5.13 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_8854_/S (HA_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3342_ (net)
                  0.04    0.00    5.13 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3390_/A2 (NAND3_X1)
   540 1761.16    3.46    3.31    8.44 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3390_/ZN (NAND3_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_0040_ (net)
                  4.27    1.97   10.41 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3392_/A (INV_X1)
  1084 2564.49   34.54   37.62   48.03 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3392_/ZN (INV_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/genblk2_west_rr_arb.N14 (net)
                 34.54    0.30   48.34 v multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28188_/A2 (NAND3_X1)
   539 1698.97    0.00  248.12  296.46 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28188_/ZN (NAND3_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_10177_ (net)
                  0.00    1.40  297.86 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_34420_/A1 (NAND2_X1)
     1    1.60    0.01    0.01  297.87 v multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_34420_/ZN (NAND2_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_14596_ (net)
                  0.01    0.00  297.87 v multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_34421_/A2 (NAND2_X1)
     1    1.33    0.07    0.01  297.88 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_34421_/ZN (NAND2_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_03240_ (net)
                  0.07    0.00  297.88 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_37702_/D (DFF_X1)
                                297.88   data arrival time

                  0.00    6.84    6.84   clock CLK (rise edge)
                          0.00    6.84   clock network delay (ideal)
                          0.00    6.84   clock reconvergence pessimism
                                  6.84 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_37702_/CK (DFF_X1)
                         -0.04    6.80   library setup time
                                  6.80   data required time
-----------------------------------------------------------------------------
                                  6.80   data required time
                               -297.88   data arrival time
-----------------------------------------------------------------------------
                               -291.08   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_23988_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_37702_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_23988_/CK (DFF_X1)
  1079 2536.64    4.98    4.85    4.85 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_23988_/Q (DFF_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/rof_4__fi_twofer.head_r (net)
                  4.98    0.03    4.88 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_12037_/B1 (OAI21_X1)
     3    5.09    0.87   -0.03    4.86 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/_12037_/ZN (OAI21_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/fifo_data_4__1_ (net)
                  0.87    0.00    4.86 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3419_/A (INV_X1)
     3    6.78    0.15    0.23    5.09 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3419_/ZN (INV_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3340_ (net)
                  0.15    0.00    5.09 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_8854_/A (HA_X1)
     3    6.71    0.04    0.05    5.13 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_8854_/S (HA_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3342_ (net)
                  0.04    0.00    5.13 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3390_/A2 (NAND3_X1)
   540 1761.16    3.46    3.31    8.44 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3390_/ZN (NAND3_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_0040_ (net)
                  4.27    1.97   10.41 ^ multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3392_/A (INV_X1)
  1084 2564.49   34.54   37.62   48.03 v multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/_3392_/ZN (INV_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_1__efi2_fi7_coherence_network_channel_node/bmr/genblk2_west_rr_arb.N14 (net)
                 34.54    0.30   48.34 v multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28188_/A2 (NAND3_X1)
   539 1698.97    0.00  248.12  296.46 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_28188_/ZN (NAND3_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_10177_ (net)
                  0.00    1.40  297.86 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_34420_/A1 (NAND2_X1)
     1    1.60    0.01    0.01  297.87 v multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_34420_/ZN (NAND2_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_14596_ (net)
                  0.01    0.00  297.87 v multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_34421_/A2 (NAND2_X1)
     1    1.33    0.07    0.01  297.88 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_34421_/ZN (NAND2_X1)
                                         multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_03240_ (net)
                  0.07    0.00  297.88 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_37702_/D (DFF_X1)
                                297.88   data arrival time

                  0.00    6.84    6.84   clock CLK (rise edge)
                          0.00    6.84   clock network delay (ideal)
                          0.00    6.84   clock reconvergence pessimism
                                  6.84 ^ multi_top/me/network/lce_cce_data_resp_network/rof_0__fi2_efi3_coherence_network_channel_node/_37702_/CK (DFF_X1)
                         -0.04    6.80   library setup time
                                  6.80   data required time
-----------------------------------------------------------------------------
                                  6.80   data required time
                               -297.88   data arrival time
-----------------------------------------------------------------------------
                               -291.08   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.35e-02   6.99e-03   3.05e-03   5.36e-02  23.2%
Combinational          8.78e-02   3.08e-02   4.81e-03   1.23e-01  53.4%
Macro                  3.82e-02   4.42e-04   1.54e-02   5.41e-02  23.4%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.70e-01   3.82e-02   2.33e-02   2.31e-01 100.0%
                          73.4%      16.5%      10.1%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 726456 u^2 43% utilization.

Elapsed time: 6:22.64[h:]min:sec. CPU time: user 464.53 sys 1.02 (121%). Peak memory: 2956612KB.
