// Seed: 699912266
module module_0 (
    input tri id_0,
    input uwire id_1
    , id_21, id_22,
    output supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    input tri id_6,
    input tri1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    input uwire id_11,
    input tri1 id_12,
    input wor id_13,
    input supply1 id_14,
    output uwire id_15,
    input wor id_16,
    output supply1 id_17,
    input uwire id_18,
    output wire id_19
);
  assign id_19 = id_14;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    output tri0 id_3,
    input wand id_4,
    input supply1 id_5,
    input wor id_6,
    input tri0 id_7
    , id_15,
    input supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input tri0 id_11,
    input tri1 id_12,
    output wor id_13
    , id_16
);
  always @(id_5 or posedge id_8);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_0,
      id_5,
      id_1,
      id_1,
      id_11,
      id_4,
      id_0,
      id_11,
      id_12,
      id_8,
      id_6,
      id_10,
      id_1,
      id_3,
      id_12,
      id_3,
      id_8,
      id_13
  );
endmodule
