#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 13 23:04:44 2019
# Process ID: 12460
# Current directory: C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11380 C:\Users\bfwan\Brandon.Fong\COLLEGE\18-19\Spring 19\CompE 470L\week_6_clock\week_6_clock.xpr
# Log file: C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/vivado.log
# Journal file: C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/bfwan/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx.1/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:55 . Memory (MB): peak = 649.219 ; gain = 77.160
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Dec 13 23:14:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Dec 13 23:15:59 2019] Launched impl_1...
Run output will be captured here: C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 13 23:28:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/runme.log
open_hw
open_hw: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 753.492 ; gain = 5.199
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:02:01 . Memory (MB): peak = 754.824 ; gain = 0.000
disconnect_hw_server: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1680.000 ; gain = 925.176
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183AA5E32A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183AA5E32A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA5E32A
set_property PROGRAM.FILE {C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/clock.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/bfwan/Brandon.Fong/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/clock.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 00:04:05 2019...
