Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design tmdb_core.ngc ...
WARNING:NetListWriters:298 - No output is written to tmdb_core.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file tmdb_core.edif ...
ngc2edif: Total memory usage is 196196 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila_512.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_ila_512.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block
   chipscope_ila_512 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila_512
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila_512.edif ...
ngc2edif: Total memory usage is 85156 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_icon.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 78436 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_ila.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 81508 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_vio.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_vio.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file chipscope_vio.edif ...
ngc2edif: Total memory usage is 83236 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design tmdb_core.ngc ...
WARNING:NetListWriters:298 - No output is written to tmdb_core.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus GND_37_o_BUS_0026_mux_58_OUT[13 : 0] on
   block cimt_encoder_NO2 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus GND_37_o_BUS_0026_mux_58_OUT[13 : 0] on
   block cimt_encoder_NO1 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus GND_37_o_BUS_0026_mux_58_OUT[13 : 0] on
   block cimt_encoder is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus curr_fr<3 : 0> on block FRAMELSC is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file tmdb_core.edif ...
ngc2edif: Total memory usage is 204908 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila_512.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_ila_512.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block
   chipscope_ila_512 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila_512
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila_512.edif ...
ngc2edif: Total memory usage is 85164 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_ila.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 81900 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xfifolsc.ngc ...
WARNING:NetListWriters:298 - No output is written to xfifolsc.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xfifolsc.edif ...
ngc2edif: Total memory usage is 79148 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_icon.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79468 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_vio.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_vio.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file chipscope_vio.edif ...
ngc2edif: Total memory usage is 83052 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design tmdb_core.ngc ...
WARNING:NetListWriters:298 - No output is written to tmdb_core.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus n0135[19:0][3 : 1] on block
   glink_encoder_NO2 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0134[19:0][3 : 1] on block
   glink_encoder_NO2 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_frame_zeroes_lut[4 : 2] on block
   glink_encoder_NO2 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_tx_frame_zeroes_lut[4 : 2] on block
   glink_encoder_NO2 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0135[19:0][3 : 1] on block
   glink_encoder_NO1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0134[19:0][3 : 1] on block
   glink_encoder_NO1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_frame_zeroes_lut[4 : 2] on block
   glink_encoder_NO1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_tx_frame_zeroes_lut[4 : 2] on block
   glink_encoder_NO1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0135[19:0][3 : 1] on block
   glink_encoder is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0134[19:0][3 : 1] on block
   glink_encoder is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_frame_zeroes_lut[4 : 2] on block
   glink_encoder is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_tx_frame_zeroes_lut[4 : 2] on block
   glink_encoder is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus curr_fr<3 : 0> on block FRAMELSC is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file tmdb_core.edif ...
ngc2edif: Total memory usage is 207596 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xfifolsc.ngc ...
WARNING:NetListWriters:298 - No output is written to xfifolsc.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xfifolsc.edif ...
ngc2edif: Total memory usage is 79468 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_ila.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 81516 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_icon.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79404 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila_512.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_ila_512.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block
   chipscope_ila_512 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila_512
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila_512.edif ...
ngc2edif: Total memory usage is 84972 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_vio.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_vio.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file chipscope_vio.edif ...
ngc2edif: Total memory usage is 82988 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design tmdb_core.ngc ...
WARNING:NetListWriters:298 - No output is written to tmdb_core.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus curr_fr<3 : 0> on block FRAMELSC is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file tmdb_core.edif ...
ngc2edif: Total memory usage is 147436 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila_512.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_ila_512.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block
   chipscope_ila_512 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila_512
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila_512.edif ...
ngc2edif: Total memory usage is 84652 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_ila.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 81772 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xfifolsc.ngc ...
WARNING:NetListWriters:298 - No output is written to xfifolsc.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xfifolsc.edif ...
ngc2edif: Total memory usage is 78956 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_icon.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79468 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_vio.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_vio.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file chipscope_vio.edif ...
ngc2edif: Total memory usage is 82348 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design tmdb_core.ngc ...
WARNING:NetListWriters:298 - No output is written to tmdb_core.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus regs_7<31 : 0> on block cRegs is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus regs_5<31 : 0> on block cRegs is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus curr_fr<3 : 0> on block FRAMELSC is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus test_dataOut[255 : 0] on block
   FragmentGen is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus readEnable[3 : 1] on block FragmentGen
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus oReg_temp<257 : 0> on block tmdb_core is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file tmdb_core.edif ...
ngc2edif: Total memory usage is 150572 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xfifolsc.ngc ...
WARNING:NetListWriters:298 - No output is written to xfifolsc.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xfifolsc.edif ...
ngc2edif: Total memory usage is 79468 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_ila.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 81516 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_icon.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79468 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design wfifo.ngc ...
WARNING:NetListWriters:298 - No output is written to wfifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block wfifo is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file wfifo.edif ...
ngc2edif: Total memory usage is 79468 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lfifo.ngc ...
WARNING:NetListWriters:298 - No output is written to lfifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block lfifo is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file lfifo.edif ...
ngc2edif: Total memory usage is 79724 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design vfifo.ngc ...
WARNING:NetListWriters:298 - No output is written to vfifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block vfifo is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file vfifo.edif ...
ngc2edif: Total memory usage is 79468 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila_512.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_ila_512.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block
   chipscope_ila_512 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila_512
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila_512.edif ...
ngc2edif: Total memory usage is 84844 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_vio.ngc ...
WARNING:NetListWriters:298 - No output is written to chipscope_vio.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file chipscope_vio.edif ...
ngc2edif: Total memory usage is 82284 kilobytes

