-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity insert_ethernet_head is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dataStreamBuffer4_V_dout : IN STD_LOGIC_VECTOR (576 downto 0);
    dataStreamBuffer4_V_empty_n : IN STD_LOGIC;
    dataStreamBuffer4_V_read : OUT STD_LOGIC;
    headerFifo_V_dout : IN STD_LOGIC_VECTOR (128 downto 0);
    headerFifo_V_empty_n : IN STD_LOGIC;
    headerFifo_V_read : OUT STD_LOGIC;
    m_axis_ip_TREADY : IN STD_LOGIC;
    m_axis_ip_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axis_ip_TVALID : OUT STD_LOGIC;
    m_axis_ip_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axis_ip_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of insert_ethernet_head is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv25_70 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000001110000";
    constant ap_const_lv25_6F : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000001101111";
    constant ap_const_lv112_3FFFF : STD_LOGIC_VECTOR (111 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111";
    constant ap_const_lv112_FFFFFFFFFFFFFFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (111 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv512_lc_2 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal grp_nbreadreq_fu_92_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op7_read_state1 : BOOLEAN;
    signal grp_nbreadreq_fu_106_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op14_read_state1 : BOOLEAN;
    signal ap_predicate_op16_read_state1 : BOOLEAN;
    signal ap_predicate_op34_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ge_state_load_reg_383 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_reg_387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op48_write_state2 : BOOLEAN;
    signal tmp_4_reg_401 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_405 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op54_write_state2 : BOOLEAN;
    signal tmp_reg_430 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op57_write_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal regslice_both_dataOut_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ge_state_load_reg_383_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_reg_387_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op62_write_state3 : BOOLEAN;
    signal tmp_4_reg_401_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_405_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op66_write_state3 : BOOLEAN;
    signal tmp_reg_430_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op69_write_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ge_state : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal m_axis_ip_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal headerFifo_V_blk_n : STD_LOGIC;
    signal dataStreamBuffer4_V_blk_n : STD_LOGIC;
    signal reg_169 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_1_fu_178_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_data_V_1_reg_391 : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_fu_145_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_396 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_fu_192_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Val2_6_reg_409 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln82_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_reg_415 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_9_fu_260_p2 : STD_LOGIC_VECTOR (111 downto 0);
    signal p_Result_9_reg_420 : STD_LOGIC_VECTOR (111 downto 0);
    signal tmp_last_V_3_reg_425 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_348_p2 : STD_LOGIC_VECTOR (111 downto 0);
    signal p_Result_7_reg_434 : STD_LOGIC_VECTOR (111 downto 0);
    signal tmp_data_V_2_fu_364_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_8_fu_371_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal select_ln250_fu_266_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_159_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal Lo_assign_1_fu_196_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln647_1_fu_210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_216_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_224_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln647_3_fu_232_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln647_1_fu_240_p1 : STD_LOGIC_VECTOR (111 downto 0);
    signal p_Val2_5_fu_182_p4 : STD_LOGIC_VECTOR (111 downto 0);
    signal select_ln647_4_fu_244_p3 : STD_LOGIC_VECTOR (111 downto 0);
    signal select_ln647_5_fu_252_p3 : STD_LOGIC_VECTOR (111 downto 0);
    signal Lo_assign_fu_290_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln647_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_312_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln647_fu_320_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln647_fu_328_p1 : STD_LOGIC_VECTOR (111 downto 0);
    signal p_Val2_s_fu_280_p4 : STD_LOGIC_VECTOR (111 downto 0);
    signal select_ln647_1_fu_332_p3 : STD_LOGIC_VECTOR (111 downto 0);
    signal select_ln647_2_fu_340_p3 : STD_LOGIC_VECTOR (111 downto 0);
    signal p_Result_s_fu_354_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal m_axis_ip_TDATA_int : STD_LOGIC_VECTOR (511 downto 0);
    signal m_axis_ip_TVALID_int : STD_LOGIC;
    signal m_axis_ip_TREADY_int : STD_LOGIC;
    signal regslice_both_dataOut_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_dataOut_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal m_axis_ip_TKEEP_int : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_dataOut_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_dataOut_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_dataOut_V_last_V_U_apdone_blk : STD_LOGIC;
    signal m_axis_ip_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_dataOut_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_dataOut_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_condition_268 : BOOLEAN;

    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_dataOut_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => m_axis_ip_TDATA_int,
        vld_in => m_axis_ip_TVALID_int,
        ack_in => m_axis_ip_TREADY_int,
        data_out => m_axis_ip_TDATA,
        vld_out => regslice_both_dataOut_V_data_V_U_vld_out,
        ack_out => m_axis_ip_TREADY,
        apdone_blk => regslice_both_dataOut_V_data_V_U_apdone_blk);

    regslice_both_dataOut_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => m_axis_ip_TKEEP_int,
        vld_in => m_axis_ip_TVALID_int,
        ack_in => regslice_both_dataOut_V_keep_V_U_ack_in_dummy,
        data_out => m_axis_ip_TKEEP,
        vld_out => regslice_both_dataOut_V_keep_V_U_vld_out,
        ack_out => m_axis_ip_TREADY,
        apdone_blk => regslice_both_dataOut_V_keep_V_U_apdone_blk);

    regslice_both_dataOut_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => m_axis_ip_TLAST_int,
        vld_in => m_axis_ip_TVALID_int,
        ack_in => regslice_both_dataOut_V_last_V_U_ack_in_dummy,
        data_out => m_axis_ip_TLAST,
        vld_out => regslice_both_dataOut_V_last_V_U_vld_out,
        ack_out => m_axis_ip_TREADY,
        apdone_blk => regslice_both_dataOut_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ge_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_106_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ge_state <= select_ln250_fu_266_p3;
            elsif ((((grp_nbreadreq_fu_106_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_fu_145_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ge_state <= ap_const_lv2_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ge_state_load_reg_383 <= ge_state;
                ge_state_load_reg_383_pp0_iter1_reg <= ge_state_load_reg_383;
                tmp_4_reg_401_pp0_iter1_reg <= tmp_4_reg_401;
                tmp_5_reg_387_pp0_iter1_reg <= tmp_5_reg_387;
                tmp_6_reg_405_pp0_iter1_reg <= tmp_6_reg_405;
                tmp_reg_430_pp0_iter1_reg <= tmp_reg_430;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_106_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln82_reg_415 <= icmp_ln82_fu_204_p2;
                p_Result_9_reg_420 <= p_Result_9_fu_260_p2;
                p_Val2_6_reg_409 <= p_Val2_6_fu_192_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_106_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_7_reg_434 <= p_Result_7_fu_348_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_nbreadreq_fu_106_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_169 <= dataStreamBuffer4_V_dout(575 downto 512);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ge_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_4_reg_401 <= grp_nbreadreq_fu_106_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ge_state = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_5_reg_387 <= grp_nbreadreq_fu_92_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_106_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_6_reg_405 <= grp_nbreadreq_fu_92_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_data_V_1_reg_391 <= tmp_data_V_1_fu_178_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_106_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_last_V_3_reg_425 <= dataStreamBuffer4_V_dout(576 downto 576);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_last_V_reg_396 <= dataStreamBuffer4_V_dout(576 downto 576);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ge_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_430 <= grp_nbreadreq_fu_106_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Lo_assign_1_fu_196_p3 <= (grp_fu_159_p4 & ap_const_lv9_0);
    Lo_assign_fu_290_p3 <= (grp_fu_159_p4 & ap_const_lv9_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter2, dataStreamBuffer4_V_empty_n, ap_predicate_op7_read_state1, headerFifo_V_empty_n, ap_predicate_op14_read_state1, ap_predicate_op16_read_state1, ap_predicate_op34_read_state1, regslice_both_dataOut_V_data_V_U_apdone_blk)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((headerFifo_V_empty_n = ap_const_logic_0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or ((headerFifo_V_empty_n = ap_const_logic_0) and (ap_predicate_op14_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer4_V_empty_n = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer4_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (regslice_both_dataOut_V_data_V_U_apdone_blk = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, dataStreamBuffer4_V_empty_n, ap_predicate_op7_read_state1, headerFifo_V_empty_n, ap_predicate_op14_read_state1, ap_predicate_op16_read_state1, ap_predicate_op34_read_state1, ap_block_state2_io, regslice_both_dataOut_V_data_V_U_apdone_blk, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((headerFifo_V_empty_n = ap_const_logic_0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or ((headerFifo_V_empty_n = ap_const_logic_0) and (ap_predicate_op14_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer4_V_empty_n = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer4_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_dataOut_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, dataStreamBuffer4_V_empty_n, ap_predicate_op7_read_state1, headerFifo_V_empty_n, ap_predicate_op14_read_state1, ap_predicate_op16_read_state1, ap_predicate_op34_read_state1, ap_block_state2_io, regslice_both_dataOut_V_data_V_U_apdone_blk, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((headerFifo_V_empty_n = ap_const_logic_0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or ((headerFifo_V_empty_n = ap_const_logic_0) and (ap_predicate_op14_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer4_V_empty_n = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer4_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_dataOut_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, dataStreamBuffer4_V_empty_n, ap_predicate_op7_read_state1, headerFifo_V_empty_n, ap_predicate_op14_read_state1, ap_predicate_op16_read_state1, ap_predicate_op34_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((headerFifo_V_empty_n = ap_const_logic_0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or ((headerFifo_V_empty_n = ap_const_logic_0) and (ap_predicate_op14_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer4_V_empty_n = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)) or ((dataStreamBuffer4_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_io_assign_proc : process(ap_predicate_op48_write_state2, ap_predicate_op54_write_state2, ap_predicate_op57_write_state2, m_axis_ip_TREADY_int)
    begin
                ap_block_state2_io <= (((m_axis_ip_TREADY_int = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((m_axis_ip_TREADY_int = ap_const_logic_0) and (ap_predicate_op57_write_state2 = ap_const_boolean_1)) or ((m_axis_ip_TREADY_int = ap_const_logic_0) and (ap_predicate_op54_write_state2 = ap_const_boolean_1)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(ap_predicate_op62_write_state3, ap_predicate_op66_write_state3, ap_predicate_op69_write_state3, m_axis_ip_TREADY_int)
    begin
                ap_block_state3_io <= (((m_axis_ip_TREADY_int = ap_const_logic_0) and (ap_predicate_op69_write_state3 = ap_const_boolean_1)) or ((m_axis_ip_TREADY_int = ap_const_logic_0) and (ap_predicate_op66_write_state3 = ap_const_boolean_1)) or ((m_axis_ip_TREADY_int = ap_const_logic_0) and (ap_predicate_op62_write_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(regslice_both_dataOut_V_data_V_U_apdone_blk)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (regslice_both_dataOut_V_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_condition_268_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_268 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op14_read_state1_assign_proc : process(grp_nbreadreq_fu_92_p3, grp_nbreadreq_fu_106_p3, ge_state)
    begin
                ap_predicate_op14_read_state1 <= ((grp_nbreadreq_fu_106_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_1));
    end process;


    ap_predicate_op16_read_state1_assign_proc : process(grp_nbreadreq_fu_92_p3, grp_nbreadreq_fu_106_p3, ge_state)
    begin
                ap_predicate_op16_read_state1 <= ((grp_nbreadreq_fu_106_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_1));
    end process;


    ap_predicate_op34_read_state1_assign_proc : process(grp_nbreadreq_fu_106_p3, ge_state)
    begin
                ap_predicate_op34_read_state1 <= ((grp_nbreadreq_fu_106_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_0));
    end process;


    ap_predicate_op48_write_state2_assign_proc : process(ge_state_load_reg_383, tmp_5_reg_387)
    begin
                ap_predicate_op48_write_state2 <= ((tmp_5_reg_387 = ap_const_lv1_1) and (ge_state_load_reg_383 = ap_const_lv2_2));
    end process;


    ap_predicate_op54_write_state2_assign_proc : process(ge_state_load_reg_383, tmp_4_reg_401, tmp_6_reg_405)
    begin
                ap_predicate_op54_write_state2 <= ((ge_state_load_reg_383 = ap_const_lv2_1) and (tmp_6_reg_405 = ap_const_lv1_1) and (tmp_4_reg_401 = ap_const_lv1_1));
    end process;


    ap_predicate_op57_write_state2_assign_proc : process(ge_state_load_reg_383, tmp_reg_430)
    begin
                ap_predicate_op57_write_state2 <= ((ge_state_load_reg_383 = ap_const_lv2_0) and (tmp_reg_430 = ap_const_lv1_1));
    end process;


    ap_predicate_op62_write_state3_assign_proc : process(ge_state_load_reg_383_pp0_iter1_reg, tmp_5_reg_387_pp0_iter1_reg)
    begin
                ap_predicate_op62_write_state3 <= ((tmp_5_reg_387_pp0_iter1_reg = ap_const_lv1_1) and (ge_state_load_reg_383_pp0_iter1_reg = ap_const_lv2_2));
    end process;


    ap_predicate_op66_write_state3_assign_proc : process(ge_state_load_reg_383_pp0_iter1_reg, tmp_4_reg_401_pp0_iter1_reg, tmp_6_reg_405_pp0_iter1_reg)
    begin
                ap_predicate_op66_write_state3 <= ((ge_state_load_reg_383_pp0_iter1_reg = ap_const_lv2_1) and (tmp_6_reg_405_pp0_iter1_reg = ap_const_lv1_1) and (tmp_4_reg_401_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op69_write_state3_assign_proc : process(ge_state_load_reg_383_pp0_iter1_reg, tmp_reg_430_pp0_iter1_reg)
    begin
                ap_predicate_op69_write_state3 <= ((ge_state_load_reg_383_pp0_iter1_reg = ap_const_lv2_0) and (tmp_reg_430_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op7_read_state1_assign_proc : process(grp_nbreadreq_fu_92_p3, ge_state)
    begin
                ap_predicate_op7_read_state1 <= ((grp_nbreadreq_fu_92_p3 = ap_const_lv1_1) and (ge_state = ap_const_lv2_2));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    dataStreamBuffer4_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, dataStreamBuffer4_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op16_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            dataStreamBuffer4_V_blk_n <= dataStreamBuffer4_V_empty_n;
        else 
            dataStreamBuffer4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dataStreamBuffer4_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op7_read_state1, ap_predicate_op16_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            dataStreamBuffer4_V_read <= ap_const_logic_1;
        else 
            dataStreamBuffer4_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_145_p3 <= dataStreamBuffer4_V_dout(576 downto 576);
    grp_fu_159_p4 <= headerFifo_V_dout(16 downto 1);
    grp_nbreadreq_fu_106_p3 <= (0=>(headerFifo_V_empty_n), others=>'-');
    grp_nbreadreq_fu_92_p3 <= (0=>(dataStreamBuffer4_V_empty_n), others=>'-');

    headerFifo_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, headerFifo_V_empty_n, ap_predicate_op14_read_state1, ap_predicate_op34_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op14_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            headerFifo_V_blk_n <= headerFifo_V_empty_n;
        else 
            headerFifo_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    headerFifo_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op14_read_state1, ap_predicate_op34_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op14_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            headerFifo_V_read <= ap_const_logic_1;
        else 
            headerFifo_V_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln647_1_fu_210_p2 <= "1" when (unsigned(Lo_assign_1_fu_196_p3) > unsigned(ap_const_lv25_6F)) else "0";
    icmp_ln647_fu_298_p2 <= "1" when (unsigned(Lo_assign_fu_290_p3) > unsigned(ap_const_lv25_6F)) else "0";
    icmp_ln82_fu_204_p2 <= "1" when (unsigned(Lo_assign_1_fu_196_p3) < unsigned(ap_const_lv25_70)) else "0";

    m_axis_ip_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op48_write_state2, ap_predicate_op54_write_state2, ap_predicate_op57_write_state2, ap_predicate_op62_write_state3, ap_predicate_op66_write_state3, ap_predicate_op69_write_state3, ap_block_pp0_stage0, m_axis_ip_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op57_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op54_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op69_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op66_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op62_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            m_axis_ip_TDATA_blk_n <= m_axis_ip_TREADY_int;
        else 
            m_axis_ip_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m_axis_ip_TDATA_int_assign_proc : process(ap_predicate_op48_write_state2, ap_predicate_op54_write_state2, ap_predicate_op57_write_state2, tmp_data_V_1_reg_391, tmp_data_V_2_fu_364_p3, p_Result_8_fu_371_p5, ap_condition_268)
    begin
        if ((ap_const_boolean_1 = ap_condition_268)) then
            if ((ap_predicate_op57_write_state2 = ap_const_boolean_1)) then 
                m_axis_ip_TDATA_int <= p_Result_8_fu_371_p5;
            elsif ((ap_predicate_op54_write_state2 = ap_const_boolean_1)) then 
                m_axis_ip_TDATA_int <= tmp_data_V_2_fu_364_p3;
            elsif ((ap_predicate_op48_write_state2 = ap_const_boolean_1)) then 
                m_axis_ip_TDATA_int <= tmp_data_V_1_reg_391;
            else 
                m_axis_ip_TDATA_int <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axis_ip_TDATA_int <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axis_ip_TKEEP_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op48_write_state2, ap_predicate_op54_write_state2, ap_predicate_op57_write_state2, reg_169, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op57_write_state2 = ap_const_boolean_1))) then 
            m_axis_ip_TKEEP_int <= ap_const_lv64_FFFFFFFFFFFFFFFF;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op54_write_state2 = ap_const_boolean_1)))) then 
            m_axis_ip_TKEEP_int <= reg_169;
        else 
            m_axis_ip_TKEEP_int <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axis_ip_TLAST_int_assign_proc : process(ap_predicate_op48_write_state2, ap_predicate_op54_write_state2, ap_predicate_op57_write_state2, tmp_last_V_reg_396, tmp_last_V_3_reg_425, ap_condition_268)
    begin
        if ((ap_const_boolean_1 = ap_condition_268)) then
            if ((ap_predicate_op57_write_state2 = ap_const_boolean_1)) then 
                m_axis_ip_TLAST_int <= ap_const_lv1_0;
            elsif ((ap_predicate_op54_write_state2 = ap_const_boolean_1)) then 
                m_axis_ip_TLAST_int <= tmp_last_V_3_reg_425;
            elsif ((ap_predicate_op48_write_state2 = ap_const_boolean_1)) then 
                m_axis_ip_TLAST_int <= tmp_last_V_reg_396;
            else 
                m_axis_ip_TLAST_int <= "X";
            end if;
        else 
            m_axis_ip_TLAST_int <= "X";
        end if; 
    end process;

    m_axis_ip_TVALID <= regslice_both_dataOut_V_data_V_U_vld_out;

    m_axis_ip_TVALID_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op48_write_state2, ap_predicate_op54_write_state2, ap_predicate_op57_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op57_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op54_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            m_axis_ip_TVALID_int <= ap_const_logic_1;
        else 
            m_axis_ip_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_7_fu_348_p2 <= (select_ln647_2_fu_340_p3 and select_ln647_1_fu_332_p3);
    p_Result_8_fu_371_p5 <= (ap_const_lv512_lc_2(511 downto 112) & p_Result_7_reg_434);
    p_Result_9_fu_260_p2 <= (select_ln647_5_fu_252_p3 and select_ln647_4_fu_244_p3);
    p_Result_s_fu_354_p5 <= (p_Val2_6_reg_409(511 downto 112) & p_Result_9_reg_420);
    p_Val2_5_fu_182_p4 <= headerFifo_V_dout(128 downto 17);
    p_Val2_6_fu_192_p1 <= dataStreamBuffer4_V_dout(512 - 1 downto 0);
    p_Val2_s_fu_280_p4 <= headerFifo_V_dout(128 downto 17);
    select_ln250_fu_266_p3 <= 
        ap_const_lv2_1 when (grp_fu_145_p3(0) = '1') else 
        ap_const_lv2_2;
    select_ln647_1_fu_332_p3 <= 
        zext_ln647_fu_328_p1 when (icmp_ln647_fu_298_p2(0) = '1') else 
        p_Val2_s_fu_280_p4;
    select_ln647_2_fu_340_p3 <= 
        ap_const_lv112_3FFFF when (icmp_ln647_fu_298_p2(0) = '1') else 
        ap_const_lv112_FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
    select_ln647_3_fu_232_p3 <= 
        tmp_73_fu_216_p3 when (icmp_ln647_1_fu_210_p2(0) = '1') else 
        tmp_74_fu_224_p3;
    select_ln647_4_fu_244_p3 <= 
        zext_ln647_1_fu_240_p1 when (icmp_ln647_1_fu_210_p2(0) = '1') else 
        p_Val2_5_fu_182_p4;
    select_ln647_5_fu_252_p3 <= 
        ap_const_lv112_3FFFF when (icmp_ln647_1_fu_210_p2(0) = '1') else 
        ap_const_lv112_FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
    select_ln647_fu_320_p3 <= 
        tmp_70_fu_304_p3 when (icmp_ln647_fu_298_p2(0) = '1') else 
        tmp_71_fu_312_p3;
    tmp_70_fu_304_p3 <= headerFifo_V_dout(17 downto 17);
    tmp_71_fu_312_p3 <= headerFifo_V_dout(128 downto 128);
    tmp_73_fu_216_p3 <= headerFifo_V_dout(17 downto 17);
    tmp_74_fu_224_p3 <= headerFifo_V_dout(128 downto 128);
    tmp_data_V_1_fu_178_p1 <= dataStreamBuffer4_V_dout(512 - 1 downto 0);
    tmp_data_V_2_fu_364_p3 <= 
        p_Result_s_fu_354_p5 when (icmp_ln82_reg_415(0) = '1') else 
        p_Val2_6_reg_409;
    zext_ln647_1_fu_240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln647_3_fu_232_p3),112));
    zext_ln647_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln647_fu_320_p3),112));
end behav;
