# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do DE0_CV_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+D:/code/sv_project/Lab2/Lab2_1/design {D:/code/sv_project/Lab2/Lab2_1/design/DE0_CV.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# vlog -sv -work work +incdir+D:/code/sv_project/Lab2/Lab2_1/design {D:/code/sv_project/Lab2/Lab2_1/design/sub_4bit.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sub_4bit
# 
# Top level modules:
# 	sub_4bit
# 
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sub_4bit
# 
# Top level modules:
# 	sub_4bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_wait_plus
# 
# Top level modules:
# 	counter_wait_plus
do sim.do
# vsim -voptargs=+acc work.testbench 
# Loading sv_std.std
# Loading work.testbench
# Loading work.counter_wait_plus
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Error: (vish-4014) No objects found matching '/testbench/rst'.
# Error in macro ./wave.do line 3
# (vish-4014) No objects found matching '/testbench/rst'.
#     while executing
# "add wave -noupdate /testbench/rst"
add wave -position end  sim:/testbench/a
add wave -position end  sim:/testbench/reset
do sim.do
# vsim -voptargs=+acc work.testbench 
# Loading sv_std.std
# Loading work.testbench
# Loading work.counter_wait_plus
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Error: (vish-4014) No objects found matching '/testbench/rst'.
# Error in macro ./wave.do line 3
# (vish-4014) No objects found matching '/testbench/rst'.
#     while executing
# "add wave -noupdate /testbench/rst"
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sub_4bit
# 
# Top level modules:
# 	sub_4bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_wait_plus
# 
# Top level modules:
# 	counter_wait_plus
do sim.do
# vsim -voptargs=+acc work.testbench 
# Loading sv_std.std
# Loading work.testbench
# Loading work.counter_wait_plus
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# Break in Module testbench at ../tb/testbench.sv line 21
# Simulation Breakpoint: Break in Module testbench at ../tb/testbench.sv line 21
# MACRO ./sim.do PAUSED at line 7
# WARNING: No extended dataflow license exists
add wave -position end  sim:/testbench/reset
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# ** Error: ../tb/testbench.sv(19): (vlog-2110) Illegal reference to net "rst".
# 
# ** Error: ../tb/testbench.sv(20): (vlog-2110) Illegal reference to net "rst".
# 
# ** Error: D:/altera/13.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./compile.do line 6
# D:/altera/13.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ../tb/testbench.sv"
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sub_4bit
# 
# Top level modules:
# 	sub_4bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_wait_plus
# 
# Top level modules:
# 	counter_wait_plus
do sim.do
# vsim -voptargs=+acc work.testbench 
# Loading sv_std.std
# Loading work.testbench
# Loading work.counter_wait_plus
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# Break in Module testbench at ../tb/testbench.sv line 21
# Simulation Breakpoint: Break in Module testbench at ../tb/testbench.sv line 21
# MACRO ./sim.do PAUSED at line 7
add wave -position end  sim:/testbench/a
add wave -position end  sim:/testbench/b
add wave -position end  sim:/testbench/W
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/User/Desktop/wave.do
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sub_4bit
# 
# Top level modules:
# 	sub_4bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_wait_plus
# 
# Top level modules:
# 	counter_wait_plus
do sim.do
# vsim -voptargs=+acc work.testbench 
# Loading sv_std.std
# Loading work.testbench
# Loading work.counter_wait_plus
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# Break in Module testbench at ../tb/testbench.sv line 21
# Simulation Breakpoint: Break in Module testbench at ../tb/testbench.sv line 21
# MACRO ./sim.do PAUSED at line 7
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sub_4bit
# 
# Top level modules:
# 	sub_4bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_wait_plus
# 
# Top level modules:
# 	counter_wait_plus
do sim.do
# vsim -voptargs=+acc work.testbench 
# Loading sv_std.std
# Loading work.testbench
# Loading work.counter_wait_plus
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# Break in Module testbench at ../tb/testbench.sv line 21
# Simulation Breakpoint: Break in Module testbench at ../tb/testbench.sv line 21
# MACRO ./sim.do PAUSED at line 7
