Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Aug 11 13:37:06 2018
| Host         : DESKTOP-JKG1DO6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: c33/int_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.960        0.000                      0                  112        0.244        0.000                      0                  112        3.000        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
xxx/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.670        0.000                      0                   53        0.276        0.000                      0                   53        4.500        0.000                       0                    48  
xxx/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.870        0.000                      0                   31        0.244        0.000                      0                   31       19.500        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               2.960        0.000                      0                   28        0.326        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 c33/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.366ns (37.988%)  route 2.230ns (62.012%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c33/i_reg[9]/Q
                         net (fo=2, routed)           1.253     6.860    c33/i_reg[9]
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.984 r  c33/i0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.984    c33/i0_carry_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.385 r  c33/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    c33/i0_carry_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    c33/i0_carry__0_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.770 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.977     8.746    c33/clear
    SLICE_X0Y35          FDRE                                         r  c33/i_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.514    14.855    c33/clk
    SLICE_X0Y35          FDRE                                         r  c33/i_reg[20]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.678    14.416    c33/i_reg[20]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 c33/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.366ns (37.988%)  route 2.230ns (62.012%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c33/i_reg[9]/Q
                         net (fo=2, routed)           1.253     6.860    c33/i_reg[9]
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.984 r  c33/i0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.984    c33/i0_carry_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.385 r  c33/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    c33/i0_carry_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    c33/i0_carry__0_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.770 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.977     8.746    c33/clear
    SLICE_X0Y35          FDRE                                         r  c33/i_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.514    14.855    c33/clk
    SLICE_X0Y35          FDRE                                         r  c33/i_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.678    14.416    c33/i_reg[21]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 c33/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.366ns (37.988%)  route 2.230ns (62.012%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c33/i_reg[9]/Q
                         net (fo=2, routed)           1.253     6.860    c33/i_reg[9]
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.984 r  c33/i0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.984    c33/i0_carry_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.385 r  c33/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    c33/i0_carry_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    c33/i0_carry__0_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.770 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.977     8.746    c33/clear
    SLICE_X0Y35          FDRE                                         r  c33/i_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.514    14.855    c33/clk
    SLICE_X0Y35          FDRE                                         r  c33/i_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.678    14.416    c33/i_reg[22]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 c33/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.366ns (37.988%)  route 2.230ns (62.012%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c33/i_reg[9]/Q
                         net (fo=2, routed)           1.253     6.860    c33/i_reg[9]
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.984 r  c33/i0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.984    c33/i0_carry_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.385 r  c33/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    c33/i0_carry_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    c33/i0_carry__0_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.770 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.977     8.746    c33/clear
    SLICE_X0Y35          FDRE                                         r  c33/i_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.514    14.855    c33/clk
    SLICE_X0Y35          FDRE                                         r  c33/i_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.678    14.416    c33/i_reg[23]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 c33/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.366ns (39.726%)  route 2.073ns (60.274%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c33/i_reg[9]/Q
                         net (fo=2, routed)           1.253     6.860    c33/i_reg[9]
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.984 r  c33/i0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.984    c33/i0_carry_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.385 r  c33/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    c33/i0_carry_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    c33/i0_carry__0_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.770 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.819     8.589    c33/clear
    SLICE_X0Y36          FDRE                                         r  c33/i_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.514    14.855    c33/clk
    SLICE_X0Y36          FDRE                                         r  c33/i_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.678    14.416    c33/i_reg[24]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 c33/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 1.366ns (40.942%)  route 1.970ns (59.058%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c33/i_reg[9]/Q
                         net (fo=2, routed)           1.253     6.860    c33/i_reg[9]
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.984 r  c33/i0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.984    c33/i0_carry_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.385 r  c33/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    c33/i0_carry_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    c33/i0_carry__0_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.770 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.717     8.487    c33/clear
    SLICE_X0Y30          FDSE                                         r  c33/i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.508    14.849    c33/clk
    SLICE_X0Y30          FDSE                                         r  c33/i_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y30          FDSE (Setup_fdse_C_S)       -0.678    14.410    c33/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 c33/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 1.366ns (40.942%)  route 1.970ns (59.058%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c33/i_reg[9]/Q
                         net (fo=2, routed)           1.253     6.860    c33/i_reg[9]
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.984 r  c33/i0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.984    c33/i0_carry_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.385 r  c33/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    c33/i0_carry_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    c33/i0_carry__0_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.770 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.717     8.487    c33/clear
    SLICE_X0Y30          FDRE                                         r  c33/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.508    14.849    c33/clk
    SLICE_X0Y30          FDRE                                         r  c33/i_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y30          FDRE (Setup_fdre_C_R)       -0.678    14.410    c33/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 c33/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 1.366ns (40.942%)  route 1.970ns (59.058%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c33/i_reg[9]/Q
                         net (fo=2, routed)           1.253     6.860    c33/i_reg[9]
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.984 r  c33/i0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.984    c33/i0_carry_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.385 r  c33/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    c33/i0_carry_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    c33/i0_carry__0_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.770 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.717     8.487    c33/clear
    SLICE_X0Y30          FDRE                                         r  c33/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.508    14.849    c33/clk
    SLICE_X0Y30          FDRE                                         r  c33/i_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y30          FDRE (Setup_fdre_C_R)       -0.678    14.410    c33/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 c33/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 1.366ns (40.942%)  route 1.970ns (59.058%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c33/i_reg[9]/Q
                         net (fo=2, routed)           1.253     6.860    c33/i_reg[9]
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.984 r  c33/i0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.984    c33/i0_carry_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.385 r  c33/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    c33/i0_carry_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    c33/i0_carry__0_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.770 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.717     8.487    c33/clear
    SLICE_X0Y30          FDRE                                         r  c33/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.508    14.849    c33/clk
    SLICE_X0Y30          FDRE                                         r  c33/i_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y30          FDRE (Setup_fdre_C_R)       -0.678    14.410    c33/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 c33/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 1.366ns (41.326%)  route 1.939ns (58.674%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  c33/i_reg[9]/Q
                         net (fo=2, routed)           1.253     6.860    c33/i_reg[9]
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     6.984 r  c33/i0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.984    c33/i0_carry_i_1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.385 r  c33/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    c33/i0_carry_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    c33/i0_carry__0_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.770 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.686     8.456    c33/clear
    SLICE_X0Y34          FDRE                                         r  c33/i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.513    14.854    c33/clk
    SLICE_X0Y34          FDRE                                         r  c33/i_reg[16]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.678    14.415    c33/i_reg[16]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  5.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 c33/int_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/int_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.471    c33/clk
    SLICE_X2Y31          FDRE                                         r  c33/int_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  c33/int_clk_reg/Q
                         net (fo=12, routed)          0.187     1.823    c33/CLK
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.045     1.868 r  c33/int_clk_i_1/O
                         net (fo=1, routed)           0.000     1.868    c33/int_clk_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  c33/int_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     1.984    c33/clk
    SLICE_X2Y31          FDRE                                         r  c33/int_clk_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120     1.591    c33/int_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c33/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    c33/clk
    SLICE_X0Y33          FDRE                                         r  c33/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  c33/i_reg[14]/Q
                         net (fo=2, routed)           0.133     1.747    c33/i_reg[14]
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  c33/i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    c33/i_reg[12]_i_1_n_5
    SLICE_X0Y33          FDRE                                         r  c33/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.986    c33/clk
    SLICE_X0Y33          FDRE                                         r  c33/i_reg[14]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.105     1.578    c33/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c33/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.589     1.472    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  c33/i_reg[10]/Q
                         net (fo=2, routed)           0.133     1.746    c33/i_reg[10]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  c33/i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    c33/i_reg[8]_i_1_n_5
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.105     1.577    c33/i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c33/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.471    c33/clk
    SLICE_X0Y31          FDRE                                         r  c33/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  c33/i_reg[6]/Q
                         net (fo=2, routed)           0.134     1.746    c33/i_reg[6]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  c33/i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    c33/i_reg[4]_i_1_n_5
    SLICE_X0Y31          FDRE                                         r  c33/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     1.984    c33/clk
    SLICE_X0Y31          FDRE                                         r  c33/i_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.105     1.576    c33/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c33/i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.474    c33/clk
    SLICE_X0Y34          FDRE                                         r  c33/i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  c33/i_reg[18]/Q
                         net (fo=2, routed)           0.134     1.749    c33/i_reg[18]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  c33/i_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    c33/i_reg[16]_i_1_n_5
    SLICE_X0Y34          FDRE                                         r  c33/i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.860     1.987    c33/clk
    SLICE_X0Y34          FDRE                                         r  c33/i_reg[18]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.105     1.579    c33/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c33/i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.474    c33/clk
    SLICE_X0Y35          FDRE                                         r  c33/i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  c33/i_reg[22]/Q
                         net (fo=2, routed)           0.134     1.749    c33/i_reg[22]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  c33/i_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    c33/i_reg[20]_i_1_n_5
    SLICE_X0Y35          FDRE                                         r  c33/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.861     1.988    c33/clk
    SLICE_X0Y35          FDRE                                         r  c33/i_reg[22]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105     1.579    c33/i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c33/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.470    c33/clk
    SLICE_X0Y30          FDRE                                         r  c33/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  c33/i_reg[2]/Q
                         net (fo=2, routed)           0.134     1.745    c33/i_reg[2]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  c33/i_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    c33/i_reg[0]_i_1_n_5
    SLICE_X0Y30          FDRE                                         r  c33/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    c33/clk
    SLICE_X0Y30          FDRE                                         r  c33/i_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     1.575    c33/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 db/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.641%)  route 0.203ns (55.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.470    db/clk
    SLICE_X2Y30          FDRE                                         r  db/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  db/Q2_reg/Q
                         net (fo=5, routed)           0.203     1.838    db/Q2
    SLICE_X2Y30          FDRE                                         r  db/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    db/clk
    SLICE_X2Y30          FDRE                                         r  db/Q3_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.063     1.533    db/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 c33/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.589     1.472    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  c33/i_reg[10]/Q
                         net (fo=2, routed)           0.133     1.746    c33/i_reg[10]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.890 r  c33/i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    c33/i_reg[8]_i_1_n_4
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    c33/clk
    SLICE_X0Y32          FDRE                                         r  c33/i_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.105     1.577    c33/i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 c33/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.590     1.473    c33/clk
    SLICE_X0Y33          FDRE                                         r  c33/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  c33/i_reg[14]/Q
                         net (fo=2, routed)           0.133     1.747    c33/i_reg[14]
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.891 r  c33/i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    c33/i_reg[12]_i_1_n_4
    SLICE_X0Y33          FDRE                                         r  c33/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.986    c33/clk
    SLICE_X0Y33          FDRE                                         r  c33/i_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.105     1.578    c33/i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y32    c33/base_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y33    c33/base_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32    c33/i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32    c33/i_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    c33/i_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    c33/base_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    c33/i_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    c33/i_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    c33/i_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    c33/i_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    c33/i_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    c33/i_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    c33/i_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34    c33/i_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y30    c33/i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    c33/base_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    c33/base_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y33    c33/base_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    c33/i_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    c33/i_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    c33/i_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    c33/i_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    c33/i_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    c33/i_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    c33/i_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  xxx/inst/clk_in1
  To Clock:  xxx/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xxx/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xxx/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.870ns  (required time - arrival time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 0.890ns (12.709%)  route 6.113ns (87.291%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.630     1.630    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/vcs_reg[1]/Q
                         net (fo=21, routed)          3.876     6.025    vga/vc[1]
    SLICE_X5Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.149 r  vga/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.469     6.618    vga/Vsync_OBUF_inst_i_2_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.742 f  vga/vcs[9]_i_2/O
                         net (fo=3, routed)           0.990     7.732    vga/vcs[9]_i_2_n_0
    SLICE_X6Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.856 r  vga/vcs[3]_i_1/O
                         net (fo=1, routed)           0.777     8.633    vga/p_0_in[3]
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.512    41.512    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[3]/C
                         clock pessimism              0.118    41.630    
                         clock uncertainty           -0.098    41.533    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)       -0.030    41.503    vga/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         41.503    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                 32.870    

Slack (MET) :             33.699ns  (required time - arrival time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 0.890ns (14.326%)  route 5.322ns (85.674%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.630     1.630    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/vcs_reg[1]/Q
                         net (fo=21, routed)          3.876     6.025    vga/vc[1]
    SLICE_X5Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.149 r  vga/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.469     6.618    vga/Vsync_OBUF_inst_i_2_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.742 f  vga/vcs[9]_i_2/O
                         net (fo=3, routed)           0.977     7.719    vga/vcs[9]_i_2_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.843 r  vga/vcs[9]_i_1/O
                         net (fo=1, routed)           0.000     7.843    vga/p_0_in[9]
    SLICE_X7Y35          FDRE                                         r  vga/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.512    41.512    vga/clk_out1
    SLICE_X7Y35          FDRE                                         r  vga/vcs_reg[9]/C
                         clock pessimism              0.096    41.608    
                         clock uncertainty           -0.098    41.511    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.031    41.542    vga/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         41.542    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                 33.699    

Slack (MET) :             33.869ns  (required time - arrival time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.890ns (14.745%)  route 5.146ns (85.255%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.630     1.630    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/vcs_reg[1]/Q
                         net (fo=21, routed)          3.876     6.025    vga/vc[1]
    SLICE_X5Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.149 r  vga/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.469     6.618    vga/Vsync_OBUF_inst_i_2_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.742 f  vga/vcs[9]_i_2/O
                         net (fo=3, routed)           0.801     7.542    vga/vcs[9]_i_2_n_0
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  vga/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     7.666    vga/vcs[0]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  vga/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.511    41.511    vga/clk_out1
    SLICE_X7Y34          FDRE                                         r  vga/vcs_reg[0]/C
                         clock pessimism              0.093    41.604    
                         clock uncertainty           -0.098    41.507    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.029    41.536    vga/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         41.536    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                 33.869    

Slack (MET) :             34.019ns  (required time - arrival time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 0.635ns (11.247%)  route 5.011ns (88.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.630     1.630    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/vcs_reg[1]/Q
                         net (fo=21, routed)          2.207     4.356    vga/vc[1]
    SLICE_X6Y35          LUT2 (Prop_lut2_I0_O)        0.117     4.473 r  vga/mem_ball_i_3/O
                         net (fo=3, routed)           2.803     7.276    vga/addra[1]
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.512    41.512    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[1]/C
                         clock pessimism              0.118    41.630    
                         clock uncertainty           -0.098    41.533    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)       -0.238    41.295    vga/vcs_reg[1]
  -------------------------------------------------------------------
                         required time                         41.295    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                 34.019    

Slack (MET) :             35.180ns  (required time - arrival time)
  Source:                 vga/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.940ns (19.889%)  route 3.786ns (80.111%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.630     1.630    vga/clk_out1
    SLICE_X5Y35          FDRE                                         r  vga/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  vga/vcs_reg[4]/Q
                         net (fo=16, routed)          2.680     4.767    vga/vc[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I3_O)        0.152     4.919 r  vga/vcs[8]_i_2/O
                         net (fo=3, routed)           1.106     6.025    vga/vcs[8]_i_2_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I3_O)        0.332     6.357 r  vga/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000     6.357    vga/p_0_in[7]
    SLICE_X5Y36          FDRE                                         r  vga/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.512    41.512    vga/clk_out1
    SLICE_X5Y36          FDRE                                         r  vga/vcs_reg[7]/C
                         clock pessimism              0.093    41.605    
                         clock uncertainty           -0.098    41.508    
    SLICE_X5Y36          FDRE (Setup_fdre_C_D)        0.029    41.537    vga/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         41.537    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                 35.180    

Slack (MET) :             35.198ns  (required time - arrival time)
  Source:                 vga/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.968ns (20.361%)  route 3.786ns (79.639%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.630     1.630    vga/clk_out1
    SLICE_X5Y35          FDRE                                         r  vga/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     2.086 r  vga/vcs_reg[4]/Q
                         net (fo=16, routed)          2.680     4.767    vga/vc[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I3_O)        0.152     4.919 r  vga/vcs[8]_i_2/O
                         net (fo=3, routed)           1.106     6.025    vga/vcs[8]_i_2_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I2_O)        0.360     6.385 r  vga/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     6.385    vga/p_0_in[8]
    SLICE_X5Y36          FDRE                                         r  vga/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.512    41.512    vga/clk_out1
    SLICE_X5Y36          FDRE                                         r  vga/vcs_reg[8]/C
                         clock pessimism              0.093    41.605    
                         clock uncertainty           -0.098    41.508    
    SLICE_X5Y36          FDRE (Setup_fdre_C_D)        0.075    41.583    vga/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         41.583    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 35.198    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.642ns (14.828%)  route 3.688ns (85.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.630     1.630    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/vcs_reg[1]/Q
                         net (fo=21, routed)          3.688     5.836    vga/vc[1]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vga/vcs[2]_i_1/O
                         net (fo=1, routed)           0.000     5.960    vga/vcs[2]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  vga/vcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.512    41.512    vga/clk_out1
    SLICE_X7Y35          FDRE                                         r  vga/vcs_reg[2]/C
                         clock pessimism              0.096    41.608    
                         clock uncertainty           -0.098    41.511    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.029    41.540    vga/vcs_reg[2]
  -------------------------------------------------------------------
                         required time                         41.540    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.668ns  (required time - arrival time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.642ns (15.144%)  route 3.597ns (84.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.630     1.630    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     2.148 r  vga/vcs_reg[1]/Q
                         net (fo=21, routed)          3.597     5.746    vga/vc[1]
    SLICE_X5Y34          LUT6 (Prop_lut6_I5_O)        0.124     5.870 r  vga/vcs[5]_i_1/O
                         net (fo=1, routed)           0.000     5.870    vga/p_0_in[5]
    SLICE_X5Y34          FDRE                                         r  vga/vcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.511    41.511    vga/clk_out1
    SLICE_X5Y34          FDRE                                         r  vga/vcs_reg[5]/C
                         clock pessimism              0.093    41.604    
                         clock uncertainty           -0.098    41.507    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.031    41.538    vga/vcs_reg[5]
  -------------------------------------------------------------------
                         required time                         41.538    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                 35.668    

Slack (MET) :             35.897ns  (required time - arrival time)
  Source:                 vga/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.133ns (28.220%)  route 2.882ns (71.780%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562     1.562    vga/clk_out1
    SLICE_X8Y34          FDRE                                         r  vga/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     2.040 r  vga/hcs_reg[1]/Q
                         net (fo=23, routed)          2.038     4.078    vga/hc[1]
    SLICE_X9Y37          LUT5 (Prop_lut5_I2_O)        0.329     4.407 f  vga/hcs[9]_i_2/O
                         net (fo=6, routed)           0.844     5.251    vga/hcs[9]_i_2_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.326     5.577 r  vga/vsenable_i_1/O
                         net (fo=1, routed)           0.000     5.577    vga/load
    SLICE_X9Y36          FDRE                                         r  vga/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    41.445    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/vsenable_reg/C
                         clock pessimism              0.094    41.539    
                         clock uncertainty           -0.098    41.442    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)        0.032    41.474    vga/vsenable_reg
  -------------------------------------------------------------------
                         required time                         41.474    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                 35.897    

Slack (MET) :             35.898ns  (required time - arrival time)
  Source:                 vga/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.133ns (28.234%)  route 2.880ns (71.766%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562     1.562    vga/clk_out1
    SLICE_X8Y34          FDRE                                         r  vga/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     2.040 f  vga/hcs_reg[1]/Q
                         net (fo=23, routed)          2.038     4.078    vga/hc[1]
    SLICE_X9Y37          LUT5 (Prop_lut5_I2_O)        0.329     4.407 r  vga/hcs[9]_i_2/O
                         net (fo=6, routed)           0.842     5.249    vga/hcs[9]_i_2_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.326     5.575 r  vga/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     5.575    vga/p_0_in__0[5]
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    41.445    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[5]/C
                         clock pessimism              0.094    41.539    
                         clock uncertainty           -0.098    41.442    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)        0.031    41.473    vga/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         41.473    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 35.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589     0.589    vga/clk_out1
    SLICE_X5Y36          FDRE                                         r  vga/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/vcs_reg[7]/Q
                         net (fo=14, routed)          0.168     0.898    vga/vc[7]
    SLICE_X5Y36          LUT5 (Prop_lut5_I3_O)        0.042     0.940 r  vga/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.940    vga/p_0_in[8]
    SLICE_X5Y36          FDRE                                         r  vga/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.859     0.859    vga/clk_out1
    SLICE_X5Y36          FDRE                                         r  vga/vcs_reg[8]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.107     0.696    vga/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.159%)  route 0.157ns (45.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562     0.562    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.703 f  vga/hcs_reg[8]/Q
                         net (fo=16, routed)          0.157     0.860    vga/hc[8]
    SLICE_X9Y36          LUT6 (Prop_lut6_I2_O)        0.045     0.905 r  vga/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.905    vga/p_0_in__0[5]
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831     0.831    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[5]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.092     0.654    vga/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.690%)  route 0.160ns (46.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562     0.562    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga/hcs_reg[8]/Q
                         net (fo=16, routed)          0.160     0.863    vga/hc[8]
    SLICE_X9Y36          LUT6 (Prop_lut6_I3_O)        0.045     0.908 r  vga/vsenable_i_1/O
                         net (fo=1, routed)           0.000     0.908    vga/load
    SLICE_X9Y36          FDRE                                         r  vga/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831     0.831    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/vsenable_reg/C
                         clock pessimism             -0.269     0.562    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.092     0.654    vga/vsenable_reg
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga/vcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.927%)  route 0.158ns (43.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589     0.589    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     0.753 r  vga/vcs_reg[6]/Q
                         net (fo=14, routed)          0.158     0.911    vga/vc[6]
    SLICE_X7Y35          LUT6 (Prop_lut6_I3_O)        0.045     0.956 r  vga/vcs[9]_i_1/O
                         net (fo=1, routed)           0.000     0.956    vga/p_0_in[9]
    SLICE_X7Y35          FDRE                                         r  vga/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.859     0.859    vga/clk_out1
    SLICE_X7Y35          FDRE                                         r  vga/vcs_reg[9]/C
                         clock pessimism             -0.257     0.602    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.092     0.694    vga/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/vcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.481%)  route 0.175ns (45.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589     0.589    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     0.753 r  vga/vcs_reg[6]/Q
                         net (fo=14, routed)          0.175     0.927    vga/vc[6]
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.045     0.972 r  vga/vcs[6]_i_1/O
                         net (fo=1, routed)           0.000     0.972    vga/p_0_in[6]
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.859     0.859    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[6]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.121     0.710    vga/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589     0.589    vga/clk_out1
    SLICE_X5Y36          FDRE                                         r  vga/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/vcs_reg[7]/Q
                         net (fo=14, routed)          0.168     0.898    vga/vc[7]
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.045     0.943 r  vga/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.943    vga/p_0_in[7]
    SLICE_X5Y36          FDRE                                         r  vga/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.859     0.859    vga/clk_out1
    SLICE_X5Y36          FDRE                                         r  vga/vcs_reg[7]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091     0.680    vga/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.145%)  route 0.192ns (50.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562     0.562    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga/hcs_reg[8]/Q
                         net (fo=16, routed)          0.192     0.895    vga/hc[8]
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.045     0.940 r  vga/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.940    vga/hcs[8]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831     0.831    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[8]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.091     0.653    vga/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.887%)  route 0.194ns (51.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562     0.562    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga/hcs_reg[8]/Q
                         net (fo=16, routed)          0.194     0.897    vga/hc[8]
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.045     0.942 r  vga/hcs[9]_i_1/O
                         net (fo=1, routed)           0.000     0.942    vga/hcs[9]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831     0.831    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[9]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.092     0.654    vga/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.184ns (44.163%)  route 0.233ns (55.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563     0.563    vga/clk_out1
    SLICE_X9Y37          FDRE                                         r  vga/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vga/hcs_reg[6]/Q
                         net (fo=16, routed)          0.233     0.936    vga/hc[6]
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.043     0.979 r  vga/hcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.979    vga/hcs[7]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  vga/hcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832     0.832    vga/clk_out1
    SLICE_X9Y37          FDRE                                         r  vga/hcs_reg[7]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.107     0.670    vga/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 vga/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.429%)  route 0.233ns (55.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563     0.563    vga/clk_out1
    SLICE_X9Y37          FDRE                                         r  vga/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vga/hcs_reg[6]/Q
                         net (fo=16, routed)          0.233     0.936    vga/hc[6]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.045     0.981 r  vga/hcs[6]_i_1/O
                         net (fo=1, routed)           0.000     0.981    vga/p_0_in__0[6]
    SLICE_X9Y37          FDRE                                         r  vga/hcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832     0.832    vga/clk_out1
    SLICE_X9Y37          FDRE                                         r  vga/hcs_reg[6]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.092     0.655    vga/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xxx/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    xxx/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y34      vga/vcs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y35      vga/vcs_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y36      vga/vcs_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y36      vga/vcs_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y35      vga/vcs_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y36      vga/vsenable_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y34      vga/hcs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y34      vga/hcs_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y34      vga/vcs_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y34      vga/vcs_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y35      vga/vcs_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      vga/vcs_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      vga/vcs_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y35      vga/vcs_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y34      vga/hcs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y34      vga/hcs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y37      vga/hcs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y34      vga/hcs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y34      vga/vcs_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y34      vga/vcs_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y35      vga/vcs_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y35      vga/vcs_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      vga/vcs_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      vga/vcs_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      vga/vcs_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      vga/vcs_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y35      vga/vcs_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y35      vga/vcs_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xxx/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    xxx/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 vga/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.020ns  (logic 0.952ns (9.501%)  route 9.068ns (90.499%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564     1.564    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  vga/hcs_reg[9]/Q
                         net (fo=16, routed)          2.586     4.607    vga/hc[9]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.124     4.731 f  vga/red[3]_i_15/O
                         net (fo=2, routed)           1.406     6.137    vga/red[3]_i_15_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.261 f  vga/red[3]_i_10/O
                         net (fo=1, routed)           1.116     7.377    vga/red[3]_i_10_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.501 r  vga/red[3]_i_2/O
                         net (fo=1, routed)           1.620     9.121    vga/red[3]_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.339    11.584    rr/vcs_reg[9]
    SLICE_X1Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.512    14.853    rr/clk
    SLICE_X1Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.000    14.853    
                         clock uncertainty           -0.202    14.652    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.108    14.544    rr/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 vga/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.892ns  (logic 0.952ns (9.624%)  route 8.940ns (90.376%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564     1.564    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  vga/hcs_reg[9]/Q
                         net (fo=16, routed)          2.586     4.607    vga/hc[9]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.124     4.731 f  vga/red[3]_i_15/O
                         net (fo=2, routed)           1.406     6.137    vga/red[3]_i_15_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.261 f  vga/red[3]_i_10/O
                         net (fo=1, routed)           1.116     7.377    vga/red[3]_i_10_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.501 r  vga/red[3]_i_2/O
                         net (fo=1, routed)           1.620     9.121    vga/red[3]_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.211    11.457    rr/vcs_reg[9]
    SLICE_X1Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.512    14.853    rr/clk
    SLICE_X1Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000    14.853    
                         clock uncertainty           -0.202    14.652    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.105    14.547    rr/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 vga/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 0.952ns (9.708%)  route 8.855ns (90.292%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564     1.564    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  vga/hcs_reg[9]/Q
                         net (fo=16, routed)          2.586     4.607    vga/hc[9]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.124     4.731 f  vga/red[3]_i_15/O
                         net (fo=2, routed)           1.406     6.137    vga/red[3]_i_15_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.261 f  vga/red[3]_i_10/O
                         net (fo=1, routed)           1.116     7.377    vga/red[3]_i_10_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.501 r  vga/red[3]_i_2/O
                         net (fo=1, routed)           1.620     9.121    vga/red[3]_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.126    11.371    rr/vcs_reg[9]
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.518    14.859    rr/clk
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_9/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.202    14.658    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.081    14.577    rr/red_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 vga/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.749ns  (logic 0.952ns (9.765%)  route 8.797ns (90.235%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564     1.564    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  vga/hcs_reg[9]/Q
                         net (fo=16, routed)          2.586     4.607    vga/hc[9]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.124     4.731 f  vga/red[3]_i_15/O
                         net (fo=2, routed)           1.406     6.137    vga/red[3]_i_15_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.261 f  vga/red[3]_i_10/O
                         net (fo=1, routed)           1.116     7.377    vga/red[3]_i_10_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.501 r  vga/red[3]_i_2/O
                         net (fo=1, routed)           1.620     9.121    vga/red[3]_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.068    11.313    rr/vcs_reg[9]
    SLICE_X0Y42          FDRE                                         r  rr/red_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.518    14.859    rr/clk
    SLICE_X0Y42          FDRE                                         r  rr/red_reg[3]_lopt_replica_8/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.202    14.658    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)       -0.067    14.591    rr/red_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 vga/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 0.952ns (9.811%)  route 8.752ns (90.189%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564     1.564    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  vga/hcs_reg[9]/Q
                         net (fo=16, routed)          2.586     4.607    vga/hc[9]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.124     4.731 f  vga/red[3]_i_15/O
                         net (fo=2, routed)           1.406     6.137    vga/red[3]_i_15_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.261 f  vga/red[3]_i_10/O
                         net (fo=1, routed)           1.116     7.377    vga/red[3]_i_10_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.501 r  vga/red[3]_i_2/O
                         net (fo=1, routed)           1.620     9.121    vga/red[3]_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.023    11.268    rr/vcs_reg[9]
    SLICE_X1Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.514    14.855    rr/clk
    SLICE_X1Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/C
                         clock pessimism              0.000    14.855    
                         clock uncertainty           -0.202    14.654    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)       -0.081    14.573    rr/red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 vga/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 0.952ns (9.855%)  route 8.708ns (90.145%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564     1.564    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  vga/hcs_reg[9]/Q
                         net (fo=16, routed)          2.586     4.607    vga/hc[9]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.124     4.731 f  vga/red[3]_i_15/O
                         net (fo=2, routed)           1.406     6.137    vga/red[3]_i_15_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.261 f  vga/red[3]_i_10/O
                         net (fo=1, routed)           1.116     7.377    vga/red[3]_i_10_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.501 r  vga/red[3]_i_2/O
                         net (fo=1, routed)           1.620     9.121    vga/red[3]_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          1.980    11.225    rr/vcs_reg[9]
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.517    14.858    rr/clk
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_7/C
                         clock pessimism              0.000    14.858    
                         clock uncertainty           -0.202    14.657    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.081    14.576    rr/red_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 vga/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.952ns (9.872%)  route 8.692ns (90.128%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564     1.564    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  vga/hcs_reg[9]/Q
                         net (fo=16, routed)          2.586     4.607    vga/hc[9]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.124     4.731 f  vga/red[3]_i_15/O
                         net (fo=2, routed)           1.406     6.137    vga/red[3]_i_15_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.261 f  vga/red[3]_i_10/O
                         net (fo=1, routed)           1.116     7.377    vga/red[3]_i_10_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.501 r  vga/red[3]_i_2/O
                         net (fo=1, routed)           1.620     9.121    vga/red[3]_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          1.963    11.208    rr/vcs_reg[9]
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.518    14.859    rr/clk
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_10/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.202    14.658    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.067    14.591    rr/red_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 vga/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.609ns  (logic 0.952ns (9.908%)  route 8.657ns (90.092%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564     1.564    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  vga/hcs_reg[9]/Q
                         net (fo=16, routed)          2.586     4.607    vga/hc[9]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.124     4.731 f  vga/red[3]_i_15/O
                         net (fo=2, routed)           1.406     6.137    vga/red[3]_i_15_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.261 f  vga/red[3]_i_10/O
                         net (fo=1, routed)           1.116     7.377    vga/red[3]_i_10_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.501 r  vga/red[3]_i_2/O
                         net (fo=1, routed)           1.620     9.121    vga/red[3]_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          1.928    11.173    rr/vcs_reg[9]
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.517    14.858    rr/clk
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_6/C
                         clock pessimism              0.000    14.858    
                         clock uncertainty           -0.202    14.657    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.067    14.590    rr/red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 vga/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 0.952ns (9.979%)  route 8.588ns (90.021%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564     1.564    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  vga/hcs_reg[9]/Q
                         net (fo=16, routed)          2.586     4.607    vga/hc[9]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.124     4.731 f  vga/red[3]_i_15/O
                         net (fo=2, routed)           1.406     6.137    vga/red[3]_i_15_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.261 f  vga/red[3]_i_10/O
                         net (fo=1, routed)           1.116     7.377    vga/red[3]_i_10_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.501 r  vga/red[3]_i_2/O
                         net (fo=1, routed)           1.620     9.121    vga/red[3]_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          1.859    11.104    rr/vcs_reg[9]
    SLICE_X0Y37          FDRE                                         r  rr/red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.515    14.856    rr/clk
    SLICE_X0Y37          FDRE                                         r  rr/red_reg[3]_lopt_replica_11/C
                         clock pessimism              0.000    14.856    
                         clock uncertainty           -0.202    14.655    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.067    14.588    rr/red_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 vga/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 0.952ns (10.006%)  route 8.562ns (89.994%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564     1.564    vga/clk_out1
    SLICE_X9Y36          FDRE                                         r  vga/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     2.020 r  vga/hcs_reg[9]/Q
                         net (fo=16, routed)          2.586     4.607    vga/hc[9]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.124     4.731 f  vga/red[3]_i_15/O
                         net (fo=2, routed)           1.406     6.137    vga/red[3]_i_15_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.261 f  vga/red[3]_i_10/O
                         net (fo=1, routed)           1.116     7.377    vga/red[3]_i_10_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.501 r  vga/red[3]_i_2/O
                         net (fo=1, routed)           1.620     9.121    vga/red[3]_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     9.245 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          1.834    11.079    rr/vcs_reg[9]
    SLICE_X1Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.514    14.855    rr/clk
    SLICE_X1Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/C
                         clock pessimism              0.000    14.855    
                         clock uncertainty           -0.202    14.654    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)       -0.067    14.587    rr/red_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  3.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.490ns (11.297%)  route 3.848ns (88.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.128ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.511     1.511    vga/clk_out1
    SLICE_X7Y34          FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.367     1.878 r  vga/vcs_reg[0]/Q
                         net (fo=24, routed)          1.375     3.253    vga/vc[0]
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.123     3.376 r  vga/mem_ball_i_3/O
                         net (fo=3, routed)           2.473     5.849    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y14         RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.607     5.128    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.128    
                         clock uncertainty            0.202     5.330    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.193     5.523    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.523    
                         arrival time                           5.849    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.186ns (7.682%)  route 2.235ns (92.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589     0.589    vga/clk_out1
    SLICE_X7Y35          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/vcs_reg[2]/Q
                         net (fo=22, routed)          0.985     1.714    rr/vc[2]
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.045     1.759 r  rr/tt_i_2/O
                         net (fo=2, routed)           1.251     3.010    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y12         RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.869     1.997    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.202     2.199    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.382    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.186ns (7.640%)  route 2.249ns (92.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589     0.589    vga/clk_out1
    SLICE_X7Y35          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/vcs_reg[2]/Q
                         net (fo=22, routed)          1.051     1.780    vga/vc[2]
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.045     1.825 r  vga/tt_i_1/O
                         net (fo=2, routed)           1.198     3.023    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y12         RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     1.999    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.202     2.201    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.384    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.186ns (7.645%)  route 2.247ns (92.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589     0.589    vga/clk_out1
    SLICE_X7Y35          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/vcs_reg[2]/Q
                         net (fo=22, routed)          1.051     1.780    vga/vc[2]
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.045     1.825 r  vga/tt_i_1/O
                         net (fo=2, routed)           1.196     3.022    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y12         RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.869     1.997    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.202     2.199    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.382    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.186ns (7.526%)  route 2.286ns (92.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589     0.589    vga/clk_out1
    SLICE_X7Y35          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/vcs_reg[2]/Q
                         net (fo=22, routed)          0.985     1.714    rr/vc[2]
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.045     1.759 r  rr/tt_i_2/O
                         net (fo=2, routed)           1.301     3.060    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y12         RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     1.999    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.202     2.201    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.384    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.727ns (15.386%)  route 3.998ns (84.614%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.512     1.512    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.385     1.897 r  vga/vcs_reg[3]/Q
                         net (fo=18, routed)          1.364     3.261    vga/vc[3]
    SLICE_X7Y35          LUT6 (Prop_lut6_I4_O)        0.242     3.503 f  vga/RB_reg_i_7/O
                         net (fo=2, routed)           1.195     4.698    vga/RB_reg_i_7_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I2_O)        0.100     4.798 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          1.439     6.237    rr/vcs_reg[9]
    SLICE_X1Y31          FDRE                                         r  rr/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.627     5.148    rr/clk
    SLICE_X1Y31          FDRE                                         r  rr/red_reg[3]/C
                         clock pessimism              0.000     5.148    
                         clock uncertainty            0.202     5.350    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.192     5.542    rr/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.542    
                         arrival time                           6.237    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.190ns (7.718%)  route 2.272ns (92.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589     0.589    vga/clk_out1
    SLICE_X7Y34          FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vga/vcs_reg[0]/Q
                         net (fo=24, routed)          0.729     1.458    vga/vc[0]
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.049     1.507 r  vga/mem_ball_i_3/O
                         net (fo=3, routed)           1.543     3.050    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y14         RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.876     2.004    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.202     2.206    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.115     2.321    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.292ns (11.824%)  route 2.178ns (88.176%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589     0.589    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.148     0.737 r  vga/vcs_reg[3]/Q
                         net (fo=18, routed)          0.742     1.478    vga/vc[3]
    SLICE_X7Y35          LUT6 (Prop_lut6_I4_O)        0.099     1.577 f  vga/RB_reg_i_7/O
                         net (fo=2, routed)           0.543     2.121    vga/RB_reg_i_7_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I2_O)        0.045     2.166 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          0.893     3.058    rr/vcs_reg[9]
    SLICE_X1Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.861     1.988    rr/clk
    SLICE_X1Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.202     2.190    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.070     2.260    rr/red_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.292ns (11.813%)  route 2.180ns (88.187%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589     0.589    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.148     0.737 r  vga/vcs_reg[3]/Q
                         net (fo=18, routed)          0.742     1.478    vga/vc[3]
    SLICE_X7Y35          LUT6 (Prop_lut6_I4_O)        0.099     1.577 f  vga/RB_reg_i_7/O
                         net (fo=2, routed)           0.543     2.121    vga/RB_reg_i_7_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I2_O)        0.045     2.166 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          0.895     3.060    rr/vcs_reg[9]
    SLICE_X1Y31          FDRE                                         r  rr/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     1.984    rr/clk
    SLICE_X1Y31          FDRE                                         r  rr/red_reg[3]_lopt_replica/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.202     2.186    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.066     2.252    rr/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.292ns (11.665%)  route 2.211ns (88.335%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.589     0.589    vga/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.148     0.737 r  vga/vcs_reg[3]/Q
                         net (fo=18, routed)          0.742     1.478    vga/vc[3]
    SLICE_X7Y35          LUT6 (Prop_lut6_I4_O)        0.099     1.577 f  vga/RB_reg_i_7/O
                         net (fo=2, routed)           0.543     2.121    vga/RB_reg_i_7_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I2_O)        0.045     2.166 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          0.926     3.092    rr/vcs_reg[9]
    SLICE_X1Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     1.986    rr/clk
    SLICE_X1Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.202     2.188    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.059     2.247    rr/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.845    





