Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.01s.
*INFO* (icLic-302) License Virtuoso_Schematic_Editor_XL ("Schematics XL") was used to run Schematics L.

Running simulation in directory: "/tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/pvs_run/".

*WARNING* LIB adc_sar_generated from File /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds.lib Line 6 redefines
LIB adc_sar_generated from the same file (defined earlier.)
*WARNING* The directory: '/tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/gen_libs/cds_ff_mpt_logic_templates' does not exist
	but was defined in libFile '/tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds.lib' for Lib 'cds_ff_mpt_logic_templates'.
*WARNING* The directory: '/tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/gen_libs/laygo_working' does not exist
	but was defined in libFile '/tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds.lib' for Lib 'laygo_working'.
*WARNING* LIB adc_sar_generated from File /tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds.lib Line 6 redefines
LIB adc_sar_generated from the same file (defined earlier.)
*WARNING* The directory: '/tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/gen_libs/cds_ff_mpt_logic_templates' does not exist
	but was defined in libFile '/tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds.lib' for Lib 'cds_ff_mpt_logic_templates'.
*WARNING* The directory: '/tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/gen_libs/laygo_working' does not exist
	but was defined in libFile '/tools/projects/jdhan/bag_work/BAG2_cds_ff_mpt/cds.lib' for Lib 'laygo_working'.
Loading cds_ff_mpt/libInit.il ...
	Loading cds_ff_mpt/loadCxt.ile ... done!
	Loading context 'cds_ff_mpt' from library 'cds_ff_mpt' ... done!
	Loading context 'pdkUtils' from library 'cds_ff_mpt' ... done!
	Loading cds_ff_mpt/cds_ff_mpt_customFilter.il ... done!
	Loading cds_ff_mpt/libInitCustomExit.il ... 
	Loading Environment Settings ...
	Loading cds_ff_mpt/libInitCktPro.il ... done!

  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *             Generic Finfet Multi Pattern PDK              *           
  *                     (cds_ff_mpt)                          *           
  *                                                           *           
  *************************************************************           
	

	VERSION: 0.3 (22-March-2017) built using ICADV12.3-64b

done!
	Loading cds_ff_mpt/cds_ff_mptFgrUtil.il ... 
failed!
	Loading cds_ff_mpt/cds_ff_mptFgrRing.il ... 
done!
Failed to load cds_ff_mpt/libInit.il successfully!Running Artist Hierarchical Netlisting ...
Loading cdf.cxt 
End netlisting Aug 24 09:10:23 2017

Running simin
*INFO* (icLic-302) License Virtuoso_Schematic_Editor_XL ("Schematics XL") was used to run Schematics L.

Running runSim()...


Running runsim with simulator: "auCdl"
Begin simulation:    Aug 24 09:10:23 2017

auCdl netlisting completed
End simulation:      Aug 24 09:10:23 2017
INFO (AUCDL-21): (Analog) CDL netlisting completed successfully.