#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pds right\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: yanxi
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Thu Nov  6 02:42:50 2025
License checkout: fabric_ads from C:\Users\27102\Desktop\licese\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/top.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/top.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/top.v(line number: 1)] Analyzing module top (library work)
I: [C:/Users/27102/Desktop/pds project/project/source/top.v(line number: 7)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/top.v(line number: 8)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/top.v(line number: 10)] Convert attribute name from syn_keep to PAP_KEEP
E: Verilog-4014: [C:/Users/27102/Desktop/pds project/project/source/top.v(line number: 298)] Ordered and named port connection mixed of module instance data_select
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/top.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/fre_duty_measure.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/fre_duty_measure.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/fre_duty_measure.v(line number: 1)] Analyzing module fre_duty_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/fre_duty_measure.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/divider.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/divider.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/divider.v(line number: 1)] Analyzing module divider (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/divider.v(line number: 67)] Analyzing module Div_cell (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/divider.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/square_root.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/square_root.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/square_root.v(line number: 1)] Analyzing module square_root (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/square_root.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/binary2BCD.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/binary2BCD.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/binary2BCD.v(line number: 1)] Analyzing module binary2BCD (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/binary2BCD.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/display_HMI.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/display_HMI.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/display_HMI.v(line number: 1)] Analyzing module display_HMI (library work)
I: [C:/Users/27102/Desktop/pds project/project/source/display_HMI.v(line number: 284)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/display_HMI.v(line number: 285)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/display_HMI.v(line number: 286)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/display_HMI.v(line number: 287)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/display_HMI.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/uart_tx.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/uart_tx.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/uart_tx.v(line number: 1)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/uart_tx.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/uart_rx.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/uart_rx.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/uart_rx.v(line number: 1)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/uart_rx.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/adc_sample.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/adc_sample.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/adc_sample.v(line number: 1)] Analyzing module adc_sample (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/adc_sample.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/fft_calculation.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/fft_calculation.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/fft_calculation.v(line number: 1)] Analyzing module FFT_calculation (library work)
I: [C:/Users/27102/Desktop/pds project/project/source/fft_calculation.v(line number: 17)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/fft_calculation.v(line number: 18)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/fft_calculation.v(line number: 19)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/fft_calculation.v(line number: 20)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/fft_calculation.v(line number: 22)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/fft_calculation.v(line number: 23)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/fft_calculation.v(line number: 25)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/fft_calculation.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/fft_transform.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/fft_transform.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/fft_transform.v(line number: 1)] Analyzing module fft_transform (library work)
I: [C:/Users/27102/Desktop/pds project/project/source/fft_transform.v(line number: 9)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/fft_transform.v(line number: 10)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/fft_transform.v(line number: 11)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/fft_transform.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/cordic_arctan.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/cordic_arctan.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/cordic_arctan.v(line number: 1)] Analyzing module cordic_arctan (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/cordic_arctan.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/adc_transform.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/adc_transform.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/adc_transform.v(line number: 1)] Analyzing module adc_transform (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/adc_transform.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/data2uart.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/data2uart.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/data2uart.v(line number: 1)] Analyzing module data2uart (library work)
I: [C:/Users/27102/Desktop/pds project/project/source/data2uart.v(line number: 8)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/data2uart.v(line number: 9)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/data2uart.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/delay.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/delay.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/delay.v(line number: 1)] Analyzing module delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/delay.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/threshold_warning.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/threshold_warning.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/threshold_warning.v(line number: 1)] Analyzing module threshold_warning (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/threshold_warning.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/encoder.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/encoder.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/encoder.v(line number: 1)] Analyzing module encoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/encoder.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/data_judge.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/data_judge.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/data_judge.v(line number: 1)] Analyzing module data_judge (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/data_judge.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/thd_measure.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/thd_measure.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/thd_measure.v(line number: 1)] Analyzing module thd_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/thd_measure.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/Vpp_measure.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/Vpp_measure.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/Vpp_measure.v(line number: 1)] Analyzing module Vpp_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/Vpp_measure.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/phase_measure.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/phase_measure.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/phase_measure.v(line number: 1)] Analyzing module phase_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/phase_measure.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/de_IQ.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/de_IQ.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/de_IQ.v(line number: 1)] Analyzing module de_IQ (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/de_IQ.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/dds.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/dds.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/dds.v(line number: 1)] Analyzing module dds (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/dds.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/wave_judge.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/wave_judge.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/wave_judge.v(line number: 1)] Analyzing module wave_judge (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/wave_judge.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/weak_signal.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/weak_signal.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/weak_signal.v(line number: 1)] Analyzing module weak_signal (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/weak_signal.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/esp8266.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/esp8266.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 1)] Analyzing module esp8266 (library work)
I: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 29)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 30)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 31)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 32)] Convert attribute name from syn_keep to PAP_KEEP
E: Verilog-4005: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 77)] Syntax error near begin
E: Verilog-4068: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 1659)] Only one default statement can be specified within a case statement
E: Verilog-4039: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 349)] Identifier fre1 is not declared
E: Verilog-4039: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 364)] Identifier fre1 is not declared
E: Verilog-4039: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 379)] Identifier fre1 is not declared
E: Verilog-4039: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 929)] Identifier fre2 is not declared
E: Verilog-4039: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 944)] Identifier fre2 is not declared
E: Verilog-4039: [C:/Users/27102/Desktop/pds project/project/source/esp8266.v(line number: 959)] Identifier fre2 is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/esp8266.v} successfully.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/data_select.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/source/data_select.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 1)] Analyzing module data_select (library work)
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 16)] Assignment target tx_Vpp1_min must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 17)] Assignment target tx_Vpp1_max must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 18)] Assignment target tx_fre1_min must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 19)] Assignment target tx_fre1_max must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 20)] Assignment target tx_Vpp2_min must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 21)] Assignment target tx_Vpp2_max must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 22)] Assignment target tx_fre2_min must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 23)] Assignment target tx_fre2_max must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 29)] Assignment target tx_Vpp1_min must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 30)] Assignment target tx_Vpp1_max must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 31)] Assignment target tx_fre1_min must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 32)] Assignment target tx_fre1_max must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 33)] Assignment target tx_Vpp2_min must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 34)] Assignment target tx_Vpp2_max must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 35)] Assignment target tx_fre2_min must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 36)] Assignment target tx_fre2_max must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 40)] Assignment target tx_Vpp1_min must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 41)] Assignment target tx_Vpp1_max must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 42)] Assignment target tx_fre1_min must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 43)] Assignment target tx_fre1_max must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 44)] Assignment target tx_Vpp2_min must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 45)] Assignment target tx_Vpp2_max must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 46)] Assignment target tx_fre2_min must be of type reg or genvar
E: Verilog-4073: [C:/Users/27102/Desktop/pds project/project/source/data_select.v(line number: 47)] Assignment target tx_fre2_max must be of type reg or genvar
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/source/data_select.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/PLL/PLL.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/PLL/PLL.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/PLL/PLL.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_wave_ram (library work)
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 290)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 291)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 294)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 298)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 302)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 315)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 319)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 323)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v(line number: 397)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/rtl/ipm2l_sdpram_v1_10_wave_ram.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/wave_ram.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/wave_ram.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/wave_ram.v(line number: 16)] Analyzing module wave_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/wave_ram/wave_ram.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/fft.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/fft/fft.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/fft.v(line number: 13)] Analyzing module fft (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/fft.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 83)] Analyzing module ipsxe_fft_addsub_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 296)] Analyzing module ipsxe_fft_apm_addsub_dual_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 601)] Analyzing module ipsxe_fft_apm_addsub_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 959)] Analyzing module ipsxe_fft_apm_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 1259)] Analyzing module ipsxe_fft_burst_input_ctrl_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 1518)] Analyzing module ipsxe_fft_cfg_ctrl_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 1658)] Analyzing module ipsxe_fft_comp_addsub_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 2167)] Analyzing module ipsxe_fft_comp_mult_t10_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 2992)] Analyzing module ipsxe_fft_comp_mult_t11_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 3820)] Analyzing module ipsxe_fft_comp_mult_t12_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 4903)] Analyzing module ipsxe_fft_comp_mult_t13_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 6129)] Analyzing module ipsxe_fft_comp_mult_t14_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 7564)] Analyzing module ipsxe_fft_comp_mult_t15_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 8642)] Analyzing module ipsxe_fft_comp_mult_t16_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 9122)] Analyzing module ipsxe_fft_comp_mult_t17_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 9760)] Analyzing module ipsxe_fft_comp_mult_t18_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 10527)] Analyzing module ipsxe_fft_comp_mult_t19_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 11235)] Analyzing module ipsxe_fft_comp_mult_t1_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 11947)] Analyzing module ipsxe_fft_comp_mult_t20_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 13156)] Analyzing module ipsxe_fft_comp_mult_t21_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 14383)] Analyzing module ipsxe_fft_comp_mult_t22_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 15226)] Analyzing module ipsxe_fft_comp_mult_t2_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 15716)] Analyzing module ipsxe_fft_comp_mult_t3_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 16406)] Analyzing module ipsxe_fft_comp_mult_t4_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 17114)] Analyzing module ipsxe_fft_comp_mult_t5_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 17835)] Analyzing module ipsxe_fft_comp_mult_t6_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 18607)] Analyzing module ipsxe_fft_comp_mult_t7_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 19388)] Analyzing module ipsxe_fft_comp_mult_t8_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 20154)] Analyzing module ipsxe_fft_comp_mult_t9_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 21024)] Analyzing module ipsxe_fft_comp_mult_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 21602)] Analyzing module ipsxe_fft_comp_round_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 21887)] Analyzing module ipsxe_fft_drm_sdpram_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 22234)] Analyzing module ipsxe_fft_drm_sreg_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 22390)] Analyzing module ipsxe_fft_dynamic_comp_round_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 22597)] Analyzing module ipsxe_fft_dynamic_round_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 22839)] Analyzing module ipsxe_fft_lut_addsub_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 23051)] Analyzing module ipsxe_fft_output_ctrl_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 23529)] Analyzing module ipsxe_fft_output_process_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 24146)] Analyzing module ipsxe_fft_overflow_det_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 24534)] Analyzing module ipsxe_fft_pipeline_core_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 24939)] Analyzing module ipsxe_fft_pipeline_input_ctrl_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 25301)] Analyzing module ipsxe_fft_r22bf_as_multi_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 25714)] Analyzing module ipsxe_fft_r22bf_as_paral_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 26104)] Analyzing module ipsxe_fft_r22bf_as_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 26406)] Analyzing module ipsxe_fft_r22_dif_group_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 26683)] Analyzing module ipsxe_fft_r22_mult_by_j_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 26903)] Analyzing module ipsxe_fft_r22_mult_by_twiddle_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 27133)] Analyzing module ipsxe_fft_r2bf_as_core_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 27367)] Analyzing module ipsxe_fft_r2_dit_bf_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 27995)] Analyzing module ipsxe_fft_r2_dit_ctrl_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 28778)] Analyzing module ipsxe_fft_r2_dit_mult_by_twiddle_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 29355)] Analyzing module ipsxe_fft_radix2_burst_core_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 29948)] Analyzing module ipsxe_fft_round_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 30132)] Analyzing module ipsxe_fft_sdpram_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 30279)] Analyzing module ipsxe_fft_shift_ram_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 81591)] Analyzing module ipsxe_fft_sin_distram_rom_v1_1 (library work)
I: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 81591)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 182118)] Analyzing module ipsxe_fft_sin_drm_rom_v1_1 (library work)
I: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 182118)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 231484)] Analyzing module ipsxe_fft_sin_rom_v1_1 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 231626)] Analyzing module ipsxe_fft_sreg_v1_0 (library work)
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 231853)] Analyzing module ipsxe_fft_twiddle_gen_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_18k.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_18k.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_18k.v(line number: 18)] Analyzing module ipsxe_fft_drm_sdpram_18k (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_18k.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_36k.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_36k.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_36k.v(line number: 18)] Analyzing module ipsxe_fft_drm_sdpram_36k (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_36k.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 20)] Analyzing module ipsxe_fft_drm_sdpram_v1_6a_18k (library work)
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 20)] Analyzing module ipsxe_fft_drm_sdpram_v1_6a_36k (library work)
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 376)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 377)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 413)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 416)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 417)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 420)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 421)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 424)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 425)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 428)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 429)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 432)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 433)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 436)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 437)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 440)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 441)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 445)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 446)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 449)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 450)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 454)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 455)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 460)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 461)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 464)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 465)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 468)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 469)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 474)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v(line number: 475)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v(line number: 21)] Analyzing module ipsxe_fft_distram_sreg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/ipsxe_fft_distram_sreg.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v(line number: 19)] Analyzing module ipsxe_fft_distributed_shiftregister_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 20)] Analyzing module ipsxe_fft_distributed_sdpram_v1_2 (library work)
I: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v(line number: 29)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v(line number: 20)] Analyzing module ipsxe_fft_distram_sdpram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fft/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_rom_v1_8_hamming.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_rom_v1_8_hamming.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_rom_v1_8_hamming.v(line number: 18)] Analyzing module ipm2l_rom_v1_8_hamming (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_rom_v1_8_hamming.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 17)] Analyzing module ipm2l_spram_v1_8_hamming (library work)
I: Found Verilog include file C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/hamming_init_param.v
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 133)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 137)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 145)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 146)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 149)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 150)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 153)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 154)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 157)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 158)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 161)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 162)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 165)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 166)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 169)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 170)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 173)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 174)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 177)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 178)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 181)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 182)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 185)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 186)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 189)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 190)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 195)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 198)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 199)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 203)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 204)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 207)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v(line number: 208)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/hamming/rtl/ipm2l_spram_v1_8_hamming.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/hamming/hamming.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/hamming/hamming.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/hamming/hamming.v(line number: 16)] Analyzing module hamming (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/hamming/hamming.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_fifo_ctrl_v1_1_uart_fifo.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_fifo_ctrl_v1_1_uart_fifo.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_fifo_ctrl_v1_1_uart_fifo.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_uart_fifo (library work)
I: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_fifo_ctrl_v1_1_uart_fifo.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_fifo_ctrl_v1_1_uart_fifo.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_fifo_ctrl_v1_1_uart_fifo.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_fifo_ctrl_v1_1_uart_fifo.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_fifo_ctrl_v1_1_uart_fifo.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_uart_fifo (library work)
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 289)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 290)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 293)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 297)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 301)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 305)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 314)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 318)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 322)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 326)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 379)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 380)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 385)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 386)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 389)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 390)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v(line number: 396)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_sdpram_v1_10_uart_fifo.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_fifo_v1_10_uart_fifo.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_fifo_v1_10_uart_fifo.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_fifo_v1_10_uart_fifo.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_uart_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/rtl/ipm2l_fifo_v1_10_uart_fifo.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/uart_fifo.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/uart_fifo.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/uart_fifo.v(line number: 16)] Analyzing module uart_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/uart_fifo/uart_fifo.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_rom_v1_8_ROM_sin.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_rom_v1_8_ROM_sin.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_rom_v1_8_ROM_sin.v(line number: 18)] Analyzing module ipm2l_rom_v1_8_ROM_sin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_rom_v1_8_ROM_sin.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 17)] Analyzing module ipm2l_spram_v1_8_ROM_sin (library work)
I: Found Verilog include file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ROM_sin_init_param.v
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 123)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 127)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 135)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 136)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 139)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 140)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 143)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 144)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 147)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 148)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 151)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 152)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 155)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 156)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 159)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 160)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 163)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 164)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 167)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 168)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 171)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 172)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 175)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 176)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 179)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 180)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 193)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 194)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v(line number: 198)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/rtl/ipm2l_spram_v1_8_ROM_sin.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/ROM_sin.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/ROM_sin.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/ROM_sin.v(line number: 16)] Analyzing module ROM_sin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin/ROM_sin.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_fifo_ctrl_v1_1_adc_fifo.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_fifo_ctrl_v1_1_adc_fifo.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_fifo_ctrl_v1_1_adc_fifo.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_adc_fifo (library work)
I: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_fifo_ctrl_v1_1_adc_fifo.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_fifo_ctrl_v1_1_adc_fifo.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_fifo_ctrl_v1_1_adc_fifo.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_fifo_ctrl_v1_1_adc_fifo.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_fifo_ctrl_v1_1_adc_fifo.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_adc_fifo (library work)
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 385)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 386)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 389)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 390)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 393)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 394)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 397)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 398)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 401)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 402)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 417)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 418)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 421)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 422)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 425)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 426)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 429)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 430)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 433)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 434)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 437)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 438)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 442)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 443)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 446)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 447)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 451)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 452)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 457)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 458)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 461)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 462)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 465)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 466)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 471)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v(line number: 472)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_sdpram_v1_10_adc_fifo.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_fifo_v1_10_adc_fifo.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_fifo_v1_10_adc_fifo.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_fifo_v1_10_adc_fifo.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_adc_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/rtl/ipm2l_fifo_v1_10_adc_fifo.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/adc_fifo.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/adc_fifo.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/adc_fifo.v(line number: 16)] Analyzing module adc_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/adc_fifo/adc_fifo.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_fjw_ram (library work)
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 290)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 291)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 294)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 298)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 302)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 315)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 319)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 323)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v(line number: 397)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/rtl/ipm2l_sdpram_v1_10_fjw_ram.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/fjw_ram.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/fjw_ram.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/fjw_ram.v(line number: 16)] Analyzing module fjw_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/fjw_ram/fjw_ram.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_rom_v1_8_ROM_sin128.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_rom_v1_8_ROM_sin128.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_rom_v1_8_ROM_sin128.v(line number: 18)] Analyzing module ipm2l_rom_v1_8_ROM_sin128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_rom_v1_8_ROM_sin128.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 17)] Analyzing module ipm2l_spram_v1_8_ROM_sin128 (library work)
I: Found Verilog include file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ROM_sin128_init_param.v
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 123)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 127)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 135)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 136)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 139)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 140)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 143)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 144)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 147)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 148)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 151)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 152)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 155)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 156)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 159)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 160)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 163)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 164)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 167)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 168)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 171)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 172)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 175)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 176)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 179)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 180)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 193)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 194)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v(line number: 198)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/rtl/ipm2l_spram_v1_8_ROM_sin128.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/ROM_sin128.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/ROM_sin128.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/ROM_sin128.v(line number: 16)] Analyzing module ROM_sin128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_sin128/ROM_sin128.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_rom_v1_8_ROM_square128.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_rom_v1_8_ROM_square128.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_rom_v1_8_ROM_square128.v(line number: 18)] Analyzing module ipm2l_rom_v1_8_ROM_square128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_rom_v1_8_ROM_square128.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 17)] Analyzing module ipm2l_spram_v1_8_ROM_square128 (library work)
I: Found Verilog include file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ROM_square128_init_param.v
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 123)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 127)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 135)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 136)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 139)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 140)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 143)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 144)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 147)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 148)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 151)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 152)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 155)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 156)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 159)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 160)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 163)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 164)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 167)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 168)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 171)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 172)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 175)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 176)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 179)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 180)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 193)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 194)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v(line number: 198)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/rtl/ipm2l_spram_v1_8_ROM_square128.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/ROM_square128.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/ROM_square128.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/ROM_square128.v(line number: 16)] Analyzing module ROM_square128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_square128/ROM_square128.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_rom_v1_8_ROM_tria128.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_rom_v1_8_ROM_tria128.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_rom_v1_8_ROM_tria128.v(line number: 18)] Analyzing module ipm2l_rom_v1_8_ROM_tria128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_rom_v1_8_ROM_tria128.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 17)] Analyzing module ipm2l_spram_v1_8_ROM_tria128 (library work)
I: Found Verilog include file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ROM_tria128_init_param.v
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 123)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 127)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 135)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 136)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 139)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 140)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 143)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 144)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 147)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 148)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 151)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 152)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 155)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 156)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 159)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 160)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 163)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 164)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 167)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 168)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 171)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 172)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 175)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 176)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 179)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 180)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 193)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 194)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v(line number: 198)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/rtl/ipm2l_spram_v1_8_ROM_tria128.v} successfully.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/ROM_tria128.v}
I: Verilog-0001: Analyzing file C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/ROM_tria128.v
I: Verilog-0002: [C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/ROM_tria128.v(line number: 16)] Analyzing module ROM_tria128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{C:/Users/27102/Desktop/pds project/project}} {C:/Users/27102/Desktop/pds project/project/ipcore/ROM_tria128/ROM_tria128.v} successfully.
I: Module "top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Thu Nov  6 02:42:56 2025
Action compile: Peak memory pool usage is 205 MB
