<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7074655 - Gate material for semiconductor device fabrication - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Gate material for semiconductor device fabrication"><meta name="DC.contributor" content="Anthony J. Lochtefeld" scheme="inventor"><meta name="DC.contributor" content="Dimitri Antoniadis" scheme="inventor"><meta name="DC.contributor" content="Matthew T. Currie" scheme="inventor"><meta name="DC.contributor" content="Amberwave Systems Corporation" scheme="assignee"><meta name="DC.date" content="2005-9-28" scheme="dateSubmitted"><meta name="DC.description" content="In forming an electronic device, a semiconductor layer is pre-doped and a dopant distribution anneal is performed prior to gate definition. Alternatively, the gate is formed from a metal. Subsequently formed shallow sources and drains, therefore, are not affected by the gate annealing step."><meta name="DC.date" content="2006-7-11" scheme="issued"><meta name="DC.relation" content="EP:0784339:A2" scheme="references"><meta name="DC.relation" content="US:20020076886:A1" scheme="references"><meta name="DC.relation" content="US:20030227057:A1" scheme="references"><meta name="DC.relation" content="US:20040005740:A1" scheme="references"><meta name="DC.relation" content="US:20040031979:A1" scheme="references"><meta name="DC.relation" content="US:20040075105:A1" scheme="references"><meta name="DC.relation" content="US:20040115916:A1" scheme="references"><meta name="DC.relation" content="US:20040137685:A1" scheme="references"><meta name="DC.relation" content="US:5227644" scheme="references"><meta name="DC.relation" content="US:6268253" scheme="references"><meta name="DC.relation" content="US:6383879" scheme="references"><meta name="DC.relation" content="US:6429061" scheme="references"><meta name="DC.relation" content="WO:2001093338:A1" scheme="references"><meta name="citation_reference" content="Imai et al. (May, 2002) &quot;A 100nm Node CMOS Technology for System-on-a-Chip Applications&quot;. IEICE Trans. Electron., vol. E85-C, No. 5, pp. 1057-1063."><meta name="citation_reference" content="International Search Report for PCT/US03/33561, dated Mar. 24, 2004."><meta name="citation_reference" content="Park et al. (2002) &quot;Gate Postdoping to Decouple Implant/Anneal for Gate, Source/Drain, and Extension: Maximizing Polysilicon Gate Activation for 0.1 mum CMOS Technologies&quot;, 2002 Symposium on VLSI Technology Digest of Technical Papers, pp. 134-135."><meta name="citation_reference" content="Reinking et al. (Mar. 1999) &quot;Fabrication of high-mobility Ge p-channel MOSFETs on Si substrates&quot;, Electronics Letters, vol. 35, No. 6, pp. 503-504."><meta name="citation_reference" content="Rim et al. (2002) &quot;Characteristics and Device design of Sub-100 nm Strained SI N-and PMOSFETs&quot;, 2002 Symposium on VLSI Technology Digest of Technical Papers, pp. 98-99."><meta name="citation_reference" content="Su et al. (2000) &quot;Strained Si&lt;SUB&gt;1-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;graded channel PMOSFET grown by UHVCVD&quot;, Thin Solid Films, Elsevier Science, vol. 369, No. 1-2, pp. 371-374."><meta name="citation_reference" content="Takagi et al. (Aug., 2001) &quot;Strained-Si-on-Insulator (Strained-SOI) MOSFETs-Concept, Structures and Device Characteristics&quot;, IEICE Trans. Electron., vol. E84-C, No. 8, pp. 1043-1050."><meta name="citation_reference" content="Wyon (2002) &quot;Future technology for advanced MOS devices&quot;, Nuclear Instruments &amp; Methods in Physics Research, Section-B:Beam Interactions With Materials and Atoms, North-Holland Publishing Company, Amsterdam, NL, vol. 186, No. 1-4, pp. 380-391."><meta name="citation_reference" content="Xiang et al. (2000) &quot;Very High Performance 40nm CMOS with Ultra-thin Nitride/Oxynitride Stack Gate Dielectric and Pre-doped Dual Poly-Si Gate Electrodes&quot;, International Electron Devices Meeting 2000 IEDM Technical Digest, pp. 860-862."><meta name="citation_patent_number" content="US:7074655"><meta name="citation_patent_application_number" content="US:11/237,175"><link rel="canonical" href="http://www.google.com/patents/US7074655"/><meta property="og:url" content="http://www.google.com/patents/US7074655"/><meta name="title" content="Patent US7074655 - Gate material for semiconductor device fabrication"/><meta name="description" content="In forming an electronic device, a semiconductor layer is pre-doped and a dopant distribution anneal is performed prior to gate definition. Alternatively, the gate is formed from a metal. Subsequently formed shallow sources and drains, therefore, are not affected by the gate annealing step."/><meta property="og:title" content="Patent US7074655 - Gate material for semiconductor device fabrication"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("x5_tU-rmMePbsQTrvICACg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("USA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("x5_tU-rmMePbsQTrvICACg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("USA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7074655?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7074655"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=nAl1BAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7074655&amp;usg=AFQjCNH-lQtGSgWjd1MqpLsGfihLXkxfrQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7074655.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7074655.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20060024869"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US7074655"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7074655" style="display:none"><span itemprop="description">In forming an electronic device, a semiconductor layer is pre-doped and a dopant distribution anneal is performed prior to gate definition. Alternatively, the gate is formed from a metal. Subsequently formed shallow sources and drains, therefore, are not affected by the gate annealing step....</span><span itemprop="url">http://www.google.com/patents/US7074655?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7074655 - Gate material for semiconductor device fabrication</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7074655 - Gate material for semiconductor device fabrication" title="Patent US7074655 - Gate material for semiconductor device fabrication"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7074655 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 11/237,175</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jul 11, 2006</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Sep 28, 2005</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Oct 22, 2002</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/EP1561238A1">EP1561238A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6991972">US6991972</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7326599">US7326599</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20040137685">US20040137685</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20060024869">US20060024869</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20060258075">US20060258075</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2004038778A1">WO2004038778A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">11237175, </span><span class="patent-bibdata-value">237175, </span><span class="patent-bibdata-value">US 7074655 B2, </span><span class="patent-bibdata-value">US 7074655B2, </span><span class="patent-bibdata-value">US-B2-7074655, </span><span class="patent-bibdata-value">US7074655 B2, </span><span class="patent-bibdata-value">US7074655B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Anthony+J.+Lochtefeld%22">Anthony J. Lochtefeld</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Dimitri+Antoniadis%22">Dimitri Antoniadis</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Matthew+T.+Currie%22">Matthew T. Currie</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Amberwave+Systems+Corporation%22">Amberwave Systems Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7074655.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7074655.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7074655.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (13),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (9),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (3),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (49),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (5)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7074655&usg=AFQjCNERG6YeeG8RWUJ4JZSQDbAJk8qrMg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7074655&usg=AFQjCNHkuk-pCeethl6gQYHCs1HrOFPczg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7074655B2%26KC%3DB2%26FT%3DD&usg=AFQjCNHp3fyko5ECeCVpGoCbLYHcs7X47g">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55604790" lang="EN" load-source="patent-office">Gate material for semiconductor device fabrication</invention-title></span><br><span class="patent-number">US 7074655 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA51007869" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">In forming an electronic device, a semiconductor layer is pre-doped and a dopant distribution anneal is performed prior to gate definition. Alternatively, the gate is formed from a metal. Subsequently formed shallow sources and drains, therefore, are not affected by the gate annealing step.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(11)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7074655B2/US07074655-20060711-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7074655B2/US07074655-20060711-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7074655B2/US07074655-20060711-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7074655B2/US07074655-20060711-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7074655B2/US07074655-20060711-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7074655B2/US07074655-20060711-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7074655B2/US07074655-20060711-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7074655B2/US07074655-20060711-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7074655B2/US07074655-20060711-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7074655B2/US07074655-20060711-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7074655B2/US07074655-20060711-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7074655B2/US07074655-20060711-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7074655B2/US07074655-20060711-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7074655B2/US07074655-20060711-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7074655B2/US07074655-20060711-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7074655B2/US07074655-20060711-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7074655B2/US07074655-20060711-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7074655B2/US07074655-20060711-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7074655B2/US07074655-20060711-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7074655B2/US07074655-20060711-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7074655B2/US07074655-20060711-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7074655B2/US07074655-20060711-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(31)</span></span></div><div class="patent-text"><div mxw-id="PCLM9048563" lang="EN" load-source="patent-office" class="claims">
  <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
    <div class="claim-text">1. A method for forming a structure, the method comprising:
<div class="claim-text">forming a gate of a transistor over a substrate, the gate defining a channel therebelow;</div>
<div class="claim-text">introducing a plurality of dopants into the substrate proximate the channel to define a source and drain; and</div>
<div class="claim-text">heating the substrate to a temperature for a time to activate the plurality of dopants,</div>
<div class="claim-text">wherein the gate includes a depletion region having a thickness less than approximately 20 Angstroms, and at least one of the temperature and the time is sufficiently low so that diffusion of the plurality of dopants beyond the source and the drain is sufficiently low such that an off current of the transistor is low.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
    <div class="claim-text">2. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the channel comprises a strained semiconductor.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
    <div class="claim-text">3. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein forming the gate comprises depositing a semiconductor layer over the substrate, forming a metal layer over the semiconductor layer, and heating the substrate such that at least a portion of the semiconductor layer reacts with the metal layer to form a metal-semiconductor alloy.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
    <div class="claim-text">4. The method of <claim-ref idref="CLM-00003">claim 3</claim-ref>, further comprising introducing a plurality of dopants into the gate.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
    <div class="claim-text">5. The method of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein substantially all of the semiconductor layer reacts with the metal to form the metal-semiconductor alloy.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
    <div class="claim-text">6. The method of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the metal comprises Ni.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
    <div class="claim-text">7. The method of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the substrate is heated by at least one of flash annealing and laser annealing and the time is less than 1 second.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
    <div class="claim-text">8. The method of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the temperature is chosen from a range of 900° C. –1350° C.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
    <div class="claim-text">9. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein after heating the substrate, an abruptness of a dopant concentration in at least one of the source and the drain is greater than approximately 2 nanometers per decade.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
    <div class="claim-text">10. The method of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the abruptness is greater than approximately 4 nanometers per decade.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
    <div class="claim-text">11. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the gate consists essentially of metal.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
    <div class="claim-text">12. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the metal consists essentially of a single metallic element.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
    <div class="claim-text">13. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the metal consists essentially of at least two metallic elements.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
    <div class="claim-text">14. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein at least one of the source and drain comprises an element other than Si.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
    <div class="claim-text">15. The method of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the element comprises Ge.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00016" num="00016" class="claim">
    <div class="claim-text">16. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein at least one of the source and the drain comprises a strained semiconductor material.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
    <div class="claim-text">17. The method of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the strained semiconductor material is compressively strained.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
    <div class="claim-text">18. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the strained semiconductor material comprises at least one of SiGe and Ge.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00019" num="00019" class="claim">
    <div class="claim-text">19. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the off current is less than 10<sup>−6 </sup>Amperes per micrometer.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00020" num="00020" class="claim">
    <div class="claim-text">20. The method of <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein the off current is less than 10<sup>−9 </sup>Amperes per micrometer.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00021" num="00021" class="claim">
    <div class="claim-text">21. A structure comprising:
<div class="claim-text">a substrate;</div>
<div class="claim-text">an n-type metal-oxide semiconductor field-effect transistor disposed over the substrate including:
<div class="claim-text">a first source and a first drain, defining a first channel therebetween and each of the first source and first drain comprising n-type dopants,</div>
<div class="claim-text">a first gate disposed above the first channel, the first gate having a first workfunction and comprising a first metal, and</div>
<div class="claim-text">a first gate dielectric layer disposed between the first gate and the first channel; and</div>
</div>
<div class="claim-text">a p-type metal-oxide semiconductor field-effect transistor disposed over the substrate including:
<div class="claim-text">a second source and a second drain, defining a second channel therebetween and each of the second source and second drain comprising p-type dopants;</div>
<div class="claim-text">a second gate disposed above the second channel, the second gate having a second workfunction and comprising a second metal; and</div>
<div class="claim-text">a second gate dielectric layer disposed between the second gate and the second channel,</div>
</div>
<div class="claim-text">wherein the first workfunction is substantially different from the second workfunction, and at least one of the first channel and the second channel comprises a strained semiconductor.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00022" num="00022" class="claim">
    <div class="claim-text">22. The structure of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein the first channel and the second channel each comprises a strained semiconductor.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00023" num="00023" class="claim">
    <div class="claim-text">23. The structure of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein at least one of the first metal and the second metal comprises at least one of molybdenum, titanium, tantalum, tungsten, iridium, cobalt, and platinum.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00024" num="00024" class="claim">
    <div class="claim-text">24. The structure of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein at least one of the first metal and the second metal comprises nickel.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00025" num="00025" class="claim">
    <div class="claim-text">25. The structure of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein at least one of the first gate and the second gate consists essentially of a metal-semiconductor alloy.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00026" num="00026" class="claim">
    <div class="claim-text">26. The structure of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein an abruptness of a dopant concentration in at least one of the first source, the first drain, the second source, and the second drain is greater than approximately 2 nanometers per decade.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00027" num="00027" class="claim">
    <div class="claim-text">27. The structure of <claim-ref idref="CLM-00026">claim 26</claim-ref>, wherein the abruptness is greater than approximately 4 nanometers per decade.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00028" num="00028" class="claim">
    <div class="claim-text">28. The structure of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein at least one of the first source, the first drain, the second source, and the second drain comprises a second strained semiconductor.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00029" num="00029" class="claim">
    <div class="claim-text">29. The structure of <claim-ref idref="CLM-00028">claim 28</claim-ref>, wherein the second strained semiconductor is compressively strained.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00030" num="00030" class="claim">
    <div class="claim-text">30. The structure of <claim-ref idref="CLM-00028">claim 28</claim-ref>, wherein the second strained semiconductor comprises at least one of SiGe and Ge.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00031" num="00031" class="claim">
    <div class="claim-text">31. The structure of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein the strained semiconductor comprises tensilely strained Si.</div>
  </div>
</div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES16071107" lang="EN" load-source="patent-office" class="description">
<heading>RELATED APPLICATIONS</heading> <p num="p-0002">This application is a continuation of U.S. application Ser. No. 10/691,007, filed Oct. 22, 2003, which claims the benefit of U.S. Provisional Application 60/420,227 filed Oct. 22, 2002; the entire disclosures of both applications are hereby incorporated by reference.</p>
<heading>FIELD OF THE INVENTION</heading> <p num="p-0003">This application relates generally to semiconductor devices and particularly to semiconductor structures made on semiconductor substrates with strained layers.</p>
  <heading>BACKGROUND</heading> <p num="p-0004">Formation of metal-oxide-semiconductor field-effect transistors (MOSFETs) requires the introduction of dopants into, e.g., a silicon (Si) substrate to define source and drain regions. Dopants are also introduced into a gate material, such as polycrystalline silicon (polysilicon), to achieve a desired conductivity. Dopants disposed in source, drain, and gate (S/D/G) regions are activated by a heat treatment to provide the needed electrical characteristics. For good-quality n-type MOS (NMOS) devices, dopant activation is typically performed at a high temperature, e.g., at least 1000° C. for 5 seconds, to avoid polysilicon depletion effects. A gate in which the polysilicon is depleted has a non-uniform distribution of dopants, with a relatively low concentration of dopants near an interface with a gate dielectric. This depletion region can result in reduced gate capacitance during device operation, resulting in a lower transistor drive current.</p>
  <p num="p-0005">Activation of dopants in regions defined on substrates with strained layers, such as strained Si, presents a challenge. Strained Si substrates include a thin strained Si layer having a thickness of, e.g., 40–400 Å. The strained Si layer is disposed over a second material, e.g., a relaxed SiGe layer. A compressively strained SiGe layer may be disposed above or below the strained Si layer. These layer structures may make it difficult to maintain shallow source/drain junctions in, for example, complementary MOS (CMOS) devices, especially when the strained Si/SiGe substrate is subjected to high temperatures. This difficulty arises from the different diffusion rates of dopants in SiGe and in Si. For example, arsenic (As) may diffuse much more rapidly in SiGe than in Si at temperatures significantly above 900° C. and/or times significantly above 30 seconds. This rapid diffusion leads to deeper source/drain junctions in NMOS transistors fabricated on strained-Si/SiGe substrates and/or excessive lateral diffusion of dopants beneath the gate, i.e., into the channel region. Because of the diffusion of As into a channel of the NMOS transistor, the transistor has a high off current (I<sub>off</sub>) and it becomes more difficult to turn off.</p>
  <p num="p-0006">In alternative structures, the second material over which the strained layer is disposed may be e.g., a bulk semiconductor substrate, or an insulating material. Here, too, it may be difficult to maintain shallow source/drain junctions or prevent excessive lateral diffusion of dopants, especially when the strained structures are subjected to high temperatures. This difficulty arises from the different diffusion rates of dopants in strained layers in comparison to bulk, non-strained materials. For example, boron diffuses faster through strained Si than through bulk Si.</p>
  <p num="p-0007">A possible solution is to perform the S/D/G dopant activation at a restricted time and temperature (e.g., 900° C. for 30 sec). However, these restricted parameters may lead to unacceptable polysilicon depletion effects.</p>
  <heading>SUMMARY</heading> <p num="p-0008">A semiconductor layer is pre-doped and a dopant distribution anneal is performed prior to gate definition. Subsequently formed shallow sources and drains, therefore, are not affected by the gate annealing step.</p>
  <p num="p-0009">In an aspect, the invention features a method for forming a structure, the method including forming a layer over a substrate, the layer having a depletion region with a thickness less than approximately 20 angstroms. A portion of the layer is removed to define a gate of a transistor, the gate defining a channel length. A plurality of dopants are introduced into the substrate proximate the gate to define a source and a drain, and the substrate is heated to a temperature to activate the plurality of dopants. The temperature is sufficiently low to prevent at least a portion of the plurality of dopants from diffusing enough to induce a high off current.</p>
  <p num="p-0010">One or more of the following features may be included. The substrate may include an insulating layer. A strained layer may be disposed over the insulating layer. The substrate may include a strained layer. The strained layer may be tensilely strained or compressively strained. The substrate may include a relaxed layer. The substrate may include germanium. The depletion region thickness may be less than 10 angstroms.</p>
  <p num="p-0011">The induced off current may be less than 10<sup>−6 </sup>Amperes per micrometer, and preferably may be less than 10<sup>−9 </sup>Amperes per micrometer.</p>
  <p num="p-0012">After the plurality of dopants are introduced, a portion of the plurality of dopants disposed in a region of the source may define a source extent proximate the channel, and after heating the substrate, the source extent may diffuses under the gate a distance extending less than 12.5% of the channel length. A concentration of the portion of dopants at the source extent may be at least approximately 10<sup>18 </sup>atoms/cubic centimeter.</p>
  <p num="p-0013">After the plurality of dopants are introduced, a portion of the plurality of dopants disposed in a region of the drain may define a drain extent proximate the channel, and after heating the substrate, the drain extent may diffuse under the gate a distance extending less than 12.5% of the channel length. A concentration of the portion of dopants at the drain extent may be at least approximately 10<sup>18 </sup>atoms/cubic centimeter.</p>
  <p num="p-0014">The layer may include a semiconductor and the step of forming the layer may include introducing a plurality of gate dopants into the layer, and heating the layer to a first temperature to alter a distribution of the gate dopants in the layer. The semiconductor may include silicon and/or germanium.</p>
  <p num="p-0015">The layer may include a metallic element, such as at least one of molybdenum, titanium, tantalum, tungsten, iridium, nickel, cobalt, and platinum.</p>
  <p num="p-0016">In another aspect, the invention features a method for forming a structure, the method including introducing a first plurality of dopants into a gate electrode layer disposed over a substrate. The gate electrode layer is heated to a first temperature to alter a distribution of the first plurality of dopants in the gate electrode layer. A portion of the gate electrode layer is removed to define a gate of a transistor. A second plurality of dopants is introduced into the substrate proximate the gate to define a source and a drain. The substrate is heated to a second temperature to activate the second plurality of dopants, with second temperature being less than the first temperature.</p>
  <p num="p-0017">One or more of the following features may be included. The substrate may include an insulating layer. The substrate may include a strained layer disposed over the insulating layer.</p>
  <p num="p-0018">The substrate may include a strained layer. The strained layer may be tensilely strained or compressively strained. The substrate may include a relaxed layer. The substrate may include germanium.</p>
  <p num="p-0019">The first temperature may be greater than 1000° C. The second temperature may be less than 1000° C.</p>
  <p num="p-0020">The gate electrode layer may include a semiconductor layer, such as silicon and/or germanium.</p>
  <p num="p-0021">The first plurality and the second plurality of dopants may include n-type dopants and/or or p-type dopants.</p>
  <p num="p-0022">In another aspect, the invention features a method for forming a structure, the method including introducing a first plurality of dopants into a gate electrode layer disposed over a substrate. The semiconductor layer is heated for a first time period to alter a distribution of the first plurality of dopants in the gate electrode layer. A portion of the gate electrode layer is removed to define a gate of a transistor. A second plurality of dopants is introduced into the substrate proximate the gate to define a source and a drain. The substrate is heated for a second time period to activate the second plurality of dopants, with the second time period having a shorter duration than a duration of the first time period.</p>
  <p num="p-0023">One or more of the following features may be included. The substrate may include an insulating layer. The substrate may include a strained layer disposed over the insulating layer. The substrate may include a strained layer. The strained layer may be tensilely strained or compressively strained. The substrate may include a relaxed layer. The substrate may include at least one of silicon and germanium.</p>
  <p num="p-0024">The first time period may be greater than 5 seconds. In some embodiments, the first time period may be greater than 30 seconds.</p>
  <p num="p-0025">The gate electrode layer may include a semiconductor layer. The semiconductor layer may include silicon and/or germanium.</p>
  <p num="p-0026">The first and the second plurality of dopants may include n-type dopants and/or p-type dopants.</p>
  <p num="p-0027">In another aspect, the invention features a structure including a strained layer disposed over a substrate. A first transistor includes a first source and a first drain, with at least a portion of the first source and the first drain disposed in a first portion of the strained layer. The first gate is disposed above the strained layer and between the source and drain regions, the first gate including a first metal. A first gate dielectric layer is disposed between the first gate and the strained layer.</p>
  <p num="p-0028">One or more of the following features may be included. The substrate may include dielectric material and the strained layer may be disposed in contact with the dielectric material. The first metal may be selected from the group consisting of titanium, tungsten, molybdenum, tantalum, nickel, cobalt, and platinum. The strained layer may include silicon and/or germanium. The gate may include a metal-semiconductor alloy. In some embodiments, the gate may include only metal silicide.</p>
  <p num="p-0029">A channel may be disposed under the gate. The source may include a source extent proximate the channel, the source extent extending under the gate a distance less than 12.5% of a channel length. A concentration of dopants in the source extent may be at least approximately 10<sup>18 </sup>atoms/cubic centimeter. The drain may include a drain extent proximate the channel, the drain extent extending under the gate a distance less than 12.5% of a channel length. A concentration of dopants in the drain extent may be at least approximately 10<sup>18 </sup>atoms/cubic centimeter.</p>
  <p num="p-0030">The structure may have a second transistor that includes a second source and a second drain, with at least a portion of the first source and the first drain disposed in a second portion of the strained layer. A second gate may be disposed above the strained layer and between the second source and second drain regions, the second gate including a second metal. A second gate dielectric layer may be disposed between the second gate and the strained layer. The first transistor may be an n-type metal-oxide semiconductor field-effect transistor, the first source and the first drain may include n-type dopants, the second transistor may be a p-type metal-oxide-semiconductor field-effect transistor, and the second source and second drain may include p-type dopants.</p>
  <p num="p-0031">The first gate may have a first workfunction, the second gate may have a second workfunction, and the first workfunction may be substantially equal to or substantially different from the second workfunction.</p>
<description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0032"> <figref idrefs="DRAWINGS">FIGS. 1–4</figref> illustrate several substrates amenable for use fabrication of semiconductor structures;</p>
    <p num="p-0033"> <figref idrefs="DRAWINGS">FIGS. 5–8A</figref> are a series of schematic cross-sectional views of a semiconductor substrate illustrating a process for fabricating a semiconductor structure on the substrate;</p>
    <p num="p-0034"> <figref idrefs="DRAWINGS">FIG. 8B</figref> graphically depicts a distribution of dopants in the semiconductor structure illustrated in <figref idrefs="DRAWINGS">FIG. 8A</figref>;</p>
    <p num="p-0035"> <figref idrefs="DRAWINGS">FIG. 9</figref> is a schematic cross-sectional view of a semiconductor structure fabricated on the substrate; and</p>
    <p num="p-0036"> <figref idrefs="DRAWINGS">FIG. 10</figref> is a schematic cross-sectional view of a semiconductor structure fabricated on another substrate.</p>
  </description-of-drawings> <p num="p-0037">Like-referenced features represent common features in corresponding drawings.</p>
  <heading>DETAILED DESCRIPTION</heading> <p num="p-0038">Referring to <figref idrefs="DRAWINGS">FIG. 1</figref>, which illustrates an epitaxial wafer <b>100</b> amenable to use with the present invention, several layers collectively indicated at <b>101</b>, including a strained layer <b>102</b> and a relaxed layer <b>104</b>, are disposed over a substrate <b>106</b>. The ensuing discussion focuses on a strained layer <b>102</b> that is tensilely strained, but it is understood that strained layer <b>102</b> may be tensilely or compressively strained. Strained layer <b>102</b> has a lattice constant other than the equilibrium lattice constant of the material from which it is formed, and it may be tensilely or compressively strained; relaxed layer <b>104</b> has a lattice constant equal to the equilibrium lattice constant of the material from which it is formed. Tensilely strained layer <b>102</b> shares an interface <b>108</b> with relaxed layer <b>104</b>.</p>
  <p num="p-0039">Substrate <b>106</b> and relaxed layer <b>104</b> may be formed from various materials systems, including various combinations of group II, group III, group IV, group V, and group VI elements. For example, each of substrate <b>106</b> and relaxed layer <b>104</b> may include a III–V compound. Substrate <b>106</b> may include gallium arsenide (GaAs), and relaxed layer <b>104</b> may include indium gallium arsenide (InGaAs) or aluminum gallium arsenide (AlGaAs). These examples are merely illustrative, and many other material systems are suitable.</p>
  <p num="p-0040">In an embodiment, relaxed layer <b>104</b> may include Si<sub>1-x</sub>Ge<sub>x </sub>with a uniform composition, containing, for example, Ge in the range 0.1≦x≦0.9 and having a thickness T<sub>1 </sub>of, e.g., 0.2–2 μm. In an embodiment, T<sub>1 </sub>is 1.5 μm.</p>
  <p num="p-0041">Strained layer <b>102</b> may include a semiconductor such as at least one of a group II, a group III, a group IV, a group V, and a group VI element. Strained semiconductor layer <b>102</b> may include, for example, Si, Ge, SiGe, GaAs, indium phosphide (InP), and/or zinc selenide (ZnSe). In some embodiments, strained semiconductor layer <b>102</b> may include approximately 100% Ge, and may be compressively strained. A strained semiconductor layer <b>102</b> comprising 100% Ge may be formed over, e.g., relaxed layer <b>104</b> containing uniform Si<sub>1-x</sub>Ge<sub>x </sub>having a Ge content of, for example, 50–90% (i.e., x=0.5–0.9), preferably 70% (i.e., x=0.7).</p>
  <p num="p-0042">In an embodiment, tensilely strained layer <b>102</b> is formed of silicon. Tensilely strained layer <b>102</b> has a thickness T<sub>2 </sub>of, for example, 50–1000 Å. In an embodiment, thickness T<sub>2 </sub>is less than 200 Å.</p>
  <p num="p-0043">Relaxed layer <b>104</b> and strained layer <b>102</b> may be formed by epitaxy, such as by atmospheric-pressure CVD (APCVD), low- (or reduced-) pressure CVD (LPCVD), ultra-high-vacuum CVD (UHVCVD), by molecular beam epitaxy (MBE), or by atomic layer deposition (ALD). Strained layer <b>102</b> containing Si may be formed by CVD with precursors such as silane, disilane, or trisilane. Strained layer <b>102</b> containing Ge may be formed by CVD with precursors such as germane or digermane. The epitaxial growth system may be a single-wafer or multiple-wafer batch reactor. The growth system may also utilize a low-energy plasma to enhance layer growth kinetics.</p>
  <p num="p-0044">In an embodiment in which strained layer <b>102</b> contains substantially 100% Si, strained layer <b>102</b> may be formed in a dedicated chamber of a deposition tool that is not exposed to Ge source gases, thereby avoiding cross-contamination and improving the quality of interface <b>108</b> between strained layer <b>102</b> and relaxed layer <b>104</b>. Furthermore, strained layer <b>102</b> may be formed from an isotopically pure silicon precursor(s). Isotopically pure Si has better thermal conductivity than conventional Si. Higher thermal conductivity may help dissipate heat from devices subsequently formed on strained layer <b>102</b>, thereby maintaining the enhanced carrier mobilities provided by strained layer <b>102</b>.</p>
  <p num="p-0045">In some embodiments, relaxed layer <b>104</b> and/or strained layer <b>102</b> may be planarized by, e.g., CMP, to improve the quality of subsequent wafer bonding. Strained layer <b>102</b> may have a low surface roughness, e.g., less than 0.5 nanometer (nm) root mean square (RMS).</p>
  <p num="p-0046">Referring to <figref idrefs="DRAWINGS">FIG. 2</figref>, an alternative epitaxial wafer <b>100</b> amenable for use with the present invention may include layers in addition to those indicated in <figref idrefs="DRAWINGS">FIG. 1</figref>. For example, a substrate <b>200</b> formed from a semiconductor, such as silicon, may have several layers collectively indicated at <b>202</b> formed upon it. Layers <b>202</b> may be grown, for example, by APCVD, LPCVD, or UHVCVD.</p>
  <p num="p-0047">Layers <b>202</b> include a graded layer <b>204</b> disposed over substrate <b>200</b>. Graded layer <b>204</b> may include Si and Ge with a grading rate of, for example, 10% Ge per μm of thickness, and a thickness T<sub>3 </sub>of, for example, 2–9 μm. Graded layer <b>204</b> may be grown, for example, at 600–1200° C. See, e.g., U.S. Pat. No. 5,221,413, incorporated herein by reference in its entirety. Relaxed layer <b>104</b> is disposed over graded layer <b>204</b>. A virtual substrate <b>206</b> includes relaxed layer <b>104</b> and graded layer <b>204</b>.</p>
  <p num="p-0048">A compressively strained layer <b>208</b> including a semiconductor material is disposed over relaxed layer <b>104</b>. In an embodiment, compressively strained layer <b>208</b> includes group IV elements, such as Si<sub>1-y</sub>Ge<sub>y</sub>, with a Ge content (y) higher than the Ge content (x) of relaxed Si<sub>1-x</sub>Ge<sub>x </sub>layer <b>104</b>. Compressively strained layer <b>208</b> contains, for example, Ge in the range 0.25≦y≦1 and has a thickness T<sub>4 </sub>of, e.g., 10–500 angstroms (Å). In some embodiments, compressively strained layer <b>208</b> has a thickness T<sub>4 </sub>of less than 500 Å. In certain embodiments, T<sub>4 </sub>is less than 200 Å.</p>
  <p num="p-0049">Tensilely strained layer <b>102</b> is disposed over compressively strained layer <b>208</b>, sharing an interface <b>210</b> with compressively strained layer <b>208</b>. In some embodiments, compressively strained layer <b>208</b> may be disposed not under, but over tensilely strained layer <b>102</b>.</p>
  <p num="p-0050">Substrate <b>200</b> with layers <b>202</b> typically has a threading dislocation density of 10<sup>4–10</sup> <sup>5</sup>/cm<sup>2</sup>.</p>
  <p num="p-0051">Referring to <figref idrefs="DRAWINGS">FIG. 3</figref>, yet another alternative epitaxial wafer amenable for use with the present invention is a strained-semiconductor-on-semiconductor SSOS substrate <b>300</b>, having a strained layer <b>102</b> disposed in contact with a crystalline semiconductor handle wafer <b>310</b>. Handle wafer <b>310</b> may include a bulk semiconductor material, such as silicon. The strain of strained layer <b>102</b> is not induced by underlying handle wafer <b>310</b>, and is independent of any lattice mismatch between strained layer <b>102</b> and handle wafer <b>310</b>. In an embodiment, strained layer <b>102</b> and handle wafer <b>310</b> include the same semiconductor material, e.g., silicon. Handle wafer <b>310</b> may have a lattice constant equal to a lattice constant of strained layer <b>102</b> in the absence of strain. Strained layer <b>102</b> may have a strain greater than approximately 10<sup>−3</sup>. Strained layer <b>102</b> may have been formed by epitaxy, and may have a thickness T<sub>2 </sub>ranging from approximately 20 Å to approximately 1000 Å, with a thickness uniformity of better than approximately ±10%. In an embodiment, strained layer <b>102</b> may have a thickness uniformity of better than approximately ±5%. Strained layer <b>102</b> may have a surface roughness of less than 20 Å.</p>
  <p num="p-0052">The SSOS substrate <b>300</b> may be formed, as described in U.S. Ser. Nos. 10/456,708, 10/456,103, 10/264,935, and 10/629,498, the entire disclosures of each of the four applications being incorporated herein by reference. The SSOS substrate formation process may include the formation of strained layer <b>102</b> over substrate <b>106</b> as described above with reference to <figref idrefs="DRAWINGS">FIG. 1</figref>. A cleave plane may be defined in, e.g., relaxed layer <b>104</b>. Strained layer <b>102</b> may be bonded to the handle wafer <b>310</b>, and a split may be induced at the cleave plane. Portions of the relaxed layer <b>104</b> remaining on strained layer <b>102</b> may be removed by, e.g., oxidation and/or wet etching.</p>
  <p num="p-0053">Yet another epitaxial wafer amenable for use with the present invention is a strained-semiconductor-on-insulator (SSOI) wafer <b>400</b>. Referring to <figref idrefs="DRAWINGS">FIG. 4</figref>, a SSOI wafer <b>400</b> has strained layer <b>102</b> disposed over an insulator, such as a dielectric layer <b>410</b> formed on a semiconductor substrate <b>420</b>. SSOI substrate <b>400</b> may be formed by methods analogous to the methods described above in the formation of SSOS substrate <b>300</b>. Dielectric layer <b>410</b> may include, for example, SiO<sub>2</sub>. In an embodiment, dielectric layer <b>410</b> includes a material having a melting point (T<sub>m</sub>) higher than a T<sub>m </sub>of pure SiO<sub>2</sub>, i.e., higher than 1700° C. Examples of such materials are silicon nitride (Si<sub>3</sub>N<sub>4</sub>), aluminum oxide, magnesium oxide, etc. In another embodiment, dielectric layer <b>410</b> includes a high-k material with a dielectric constant higher than that of SiO<sub>2</sub>, such as aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), hafnium oxide (HfO<sub>2</sub>) or hafnium silicate (HfSiON or HfSiO<sub>4</sub>). Semiconductor substrate <b>420</b> includes a semiconductor material such as, for example, Si, Ge, or SiGe. Strained layer <b>102</b> has a thickness T<sub>4 </sub>selected from a range of, for example, 50–1000 Å, with a thickness uniformity of better than approximately +5% and a surface roughness of less than approximately 20 Å. Dielectric layer <b>410</b> has a thickness T<sub>5 </sub>selected from a range of, for example, 500–3000 Å. In an embodiment, strained layer <b>102</b> includes approximately 100% Si or 100% Ge having one or more of the following material characteristics: misfit dislocation density of, e.g., 0–10<sup>5 </sup>cm/cm<sup>2</sup>; a threading dislocation density of about 10<sup>1–</sup>10<sup>7 </sup>dislocations/cm<sup>2</sup>; a surface roughness of approximately 0.01–1 nm RMS; and a thickness uniformity across SSOI substrate <b>400</b> of better than approximately ±10% of a mean desired thickness; and a thickness T<sub>4 </sub>of less than approximately 200 Å. In an embodiment, SSOI substrate <b>400</b> has a thickness uniformity of better than approximately ±5% of a mean desired thickness.</p>
  <p num="p-0054">In an embodiment, dielectric layer <b>410</b> has a T<sub>m </sub>greater than that of SiO<sub>2</sub>. During subsequent processing, e.g., MOSFET formation, SSOI substrate <b>400</b> may be subjected to high temperatures, i.e., up to 1100° C. High temperatures may result in the relaxation of strained layer <b>102</b> at an interface <b>430</b> between strained layer <b>102</b> and dielectric layer <b>410</b>. The use of dielectric layer with a T<sub>m </sub>greater than 1700° C. may help keep strained layer <b>102</b> from relaxing at the interface <b>430</b> between strained layer <b>102</b> and dielectric layer <b>410</b> when SSOI substrate is subjected to high temperatures.</p>
  <p num="p-0055">In an embodiment, the misfit dislocation density of strained layer <b>102</b> may be lower than its initial dislocation density. The initial dislocation density may be lowered by, for example, performing an etch of a top surface <b>440</b> of strained layer <b>102</b>. This etch may be a wet etch, such as a standard microelectronics clean step such as an RCA SC1, i.e., hydrogen peroxide, ammonium hydroxide, and water (H<sub>2</sub>O<sub>2</sub>+NH<sub>4</sub>OH+H<sub>2</sub>O), which at, e.g., 80° C. may remove silicon.</p>
  <p num="p-0056">In an embodiment, substrate <b>210</b> with layers <b>202</b> is processed through various CMOS front-end steps such as well definition and isolation formation (not shown).</p>
  <p num="p-0057">Referring to <figref idrefs="DRAWINGS">FIG. 5</figref>, a gate dielectric layer <b>500</b> is formed on a top surface <b>510</b> of strained layer <b>102</b>. Gate dielectric layer <b>500</b> is, for example, a thermally grown gate oxide such as silicon dioxide (SiO<sub>2</sub>). Alternatively, gate dielectric layer <b>500</b> may include a high-k material with a dielectric constant higher than that of SiO<sub>2</sub>, such as aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), hafnium oxide (HfO<sub>2</sub>) or hafnium silicate (HfSiON or HfSiO<sub>4</sub>). In some embodiments, gate dielectric layer <b>500</b> may be a stacked structure, e.g., a thin SiO<sub>2 </sub>layer capped with a high-k material. A gate electrode layer <b>520</b> is formed over gate dielectric layer <b>500</b>. Gate electrode layer <b>520</b> may include, for example, polysilicon, amorphous silicon, Ge, or SiGe gate material.</p>
  <p num="p-0058">Referring to <figref idrefs="DRAWINGS">FIG. 6</figref>, an implantation mask <b>600</b> is formed over gate electrode layer <b>520</b>. Implantation mask <b>600</b> may be made of a masking material such as photoresist. Implantation mask <b>600</b> defines an opening <b>610</b>, with opening <b>610</b> exposing a portion <b>620</b> of gate electrode layer <b>520</b> (defined for purposes of illustration by the dashed lines). Gate electrode layer portion <b>620</b> is disposed over a portion of region <b>630</b> of substrate <b>200</b> and layers <b>202</b> in which NMOS devices will be formed. Implantation mask <b>600</b> protects portions of the top surface <b>640</b> of gate electrode layer <b>520</b> disposed over regions of substrate <b>200</b> and layers <b>202</b> in which NMOS devices will not be formed. In the illustrated embodiment, implantation mask exposes only an area <b>620</b> in which an NMOS gate will be defined (see below). In some other embodiments, implantation mask <b>600</b> exposes entire regions of gate electrode layer <b>520</b> disposed over regions of substrate <b>200</b> and layers <b>202</b> in which NMOS devices will be formed, including regions in which n-type sources and drains will be formed (see below).</p>
  <p num="p-0059">Subsequent to the formation of implantation mask <b>600</b>, a plurality of n-type dopants <b>650</b> are introduced into gate electrode layer portion <b>620</b> through opening <b>610</b>. N-type dopants <b>650</b> may be, for example, As or phosphorus (P) ions introduced by ion implantation. After the implantation of n-type dopants, implantation mask <b>600</b> is removed by a stripping process such as a dry strip in an oxygen plasma. A diffusion anneal is performed to diffuse n-type dopants <b>650</b> uniformly in a vertical direction throughout portion <b>620</b> of gate electrode layer <b>520</b>. This diffusion anneal is performed at a relatively high temperature, e.g., over 1000° C., such as 1025° C., for a sufficiently long time to uniformly diffuse dopants <b>650</b>, e.g., 5 seconds or more. The diffusion anneal results in the formation of a depletion region <b>660</b> in portion <b>620</b> of gate electrode layer <b>520</b> having a thickness T<sub>6 </sub>of, e.g., less than 20 angstroms, preferably less than 10 angstroms.</p>
  <p num="p-0060">Referring to <figref idrefs="DRAWINGS">FIG. 7</figref>, as well as to <figref idrefs="DRAWINGS">FIG. 6</figref>, a gate <b>700</b> formed from gate electrode layer <b>520</b> is defined as follows. A gate photoresist mask (not shown) is deposited and patterned to protect at least part of portion <b>620</b> of gate electrode layer <b>520</b>. Regions of gate electrode layer <b>520</b>, as well as regions of portion <b>620</b>, exposed by the gate photoresist mask are removed by a removal process such as reactive ion etching (RIE). Subsequently, portions of dielectric layer <b>500</b> exposed by the RIE of portions of gate electrode layer <b>520</b> are also removed by a removal step, such as RIE with an etch chemistry selective to the material comprising strained layer <b>102</b>, such as Si. Removal of portions of dielectric layer <b>500</b> exposes top surface <b>510</b> of strained layer <b>102</b>, and defines a gate dielectric <b>710</b> disposed under gate <b>700</b>. The gate photoresist mask is removed by, for example, a stripping process such as a dry strip in an oxygen plasma. Gate <b>700</b> includes a uniform distribution of n-type dopants, and defines an initial channel length L<sub>1</sub>.</p>
  <p num="p-0061">Referring to <figref idrefs="DRAWINGS">FIG. 8A</figref>, a shallow implantation of n-type dopants, such as As, is performed to define a source extension <b>800</b> and a drain extension <b>810</b> in strained layer <b>102</b>. A first sidewall spacer <b>820</b> and a second sidewall spacer <b>830</b> are defined proximate gate <b>700</b>. First and second sidewall spacers <b>820</b>, <b>830</b> are formed from a dielectric, such as silicon dioxide or silicon nitride. A source <b>840</b> and a drain <b>850</b> may be defined in portions of strained layer <b>102</b>, compressively strained layer <b>208</b>, and relaxed layer <b>104</b>, proximate first and second sidewall spacers <b>820</b>, <b>830</b>. In some embodiments, source <b>840</b> and drain <b>850</b> may be defined in strained layer <b>102</b>. Source <b>840</b> and drain <b>850</b> are defined by the introduction of a plurality of dopants, such as by an implantation of n-type dopants, e.g., As, into layers <b>202</b> disposed over substrate <b>200</b>. These dopants are substantially prevented from reaching regions of compressively strained layer <b>208</b> and strained layer <b>102</b> disposed below gate dielectric <b>710</b> by the presence of sidewall spacers <b>820</b>, <b>830</b>.</p>
  <p num="p-0062">After the introduction of dopants to define source <b>840</b>, drain <b>850</b>, source extension <b>800</b>, and drain extension <b>810</b>, an activation anneal is performed to activate these dopants. The activation anneal is performed at a relatively low temperature, e.g., less than 1000° C. For example, an activation anneal may be done at 900° C. for 30 seconds. Alternatively, the activation anneal may be done for a very short duration at a higher temperature, e.g., 1 second at 1100° C. In an alternative embodiment, an activation anneal of extremely short duration (e.g., less than 1 second) may be performed by techniques such as flash lamp annealing or laser annealing at temperatures between 900° C. and 1350° C. This temperature and time are sufficient to activate the dopants in the source <b>840</b> and drain <b>850</b>, without inducing excessive diffusion of n-type dopants into a channel <b>860</b> under gate <b>700</b>. As a result of this procedure, good dopant activation is achieved and polysilicon depletion avoided due to the high-temperature diffusion anneal. At the same time, dopants in the vicinity of strained layer <b>102</b> and/or compressively strained layer <b>208</b> do not experience high temperatures for long durations (high thermal budgets) and, hence, do not significantly invade these layers beyond the boundaries of source <b>840</b>, drain <b>850</b>, source extension <b>800</b>, and drain extension <b>810</b>. Dopants do not diffuse into channel <b>860</b> enough to induce a high off current. The off current may be less than 10<sup>−6 </sup>Amperes per micrometer. In some embodiments, the off current is less than 10<sup>−9 </sup>Amperes per micrometer.</p>
  <p num="p-0063">Referring to <figref idrefs="DRAWINGS">FIG. 8B</figref> as well as to <figref idrefs="DRAWINGS">FIG. 8A</figref>, a concentration of dopants in layers <b>202</b> may be graphically depicted with a graph <b>865</b>, with an x-axis representing positions within strained layer <b>102</b> and a y-axis representing a logarithm of dopant concentration. A concentration [n] <b>870</b> of dopants in source <b>840</b> and source extension <b>800</b> and a concentration [n] <b>875</b> of dopants in drain <b>850</b> and drain extension <b>810</b> may have a maximum level of approximately 10<sup>21 </sup>atoms/cubic centimeter at a level <b>880</b> disposed below a surface of strained layer <b>102</b>. Dopants disposed in an outer region of source <b>840</b> may define a source extent <b>890</b>, and dopants disposed in an outer region of drain <b>850</b> may define a drain extent <b>895</b>. The concentration of dopants at source extent <b>76</b> and drain extent <b>78</b> may be approximately 10<sup>18 </sup>atoms/cubic centimeter. After heating of substrate <b>200</b>, portions of source extent <b>890</b> and drain extent <b>895</b> disposed proximate channel <b>860</b> may diffuse a distance extending less than 12.5% of gate length L<sub>1</sub>, thereby decreasing channel length L<sub>1 </sub>by no more than 25%. The abruptness of the dopant concentration in the source and drain region may also be greater than 2 nm per decade (i.e., per order of magnitude in concentration). In some embodiments, this abruptness may be better than 4 nm/decade.</p>
  <p num="p-0064">In an alternative embodiment, PMOS devices are formed with pre-doped gates. Here, the semiconductor material from which the PMOS gate will be defined is doped with p-type dopants (e.g. boron or indium) prior to PMOS gate definition.</p>
  <p num="p-0065">In some embodiments, source and drain extensions may extend into an underlying layer that may include an element other than Si, such as Ge.</p>
  <p num="p-0066">In an alternative embodiment, no mask, e.g., no implantation mask <b>600</b>, is formed before gate electrode layer <b>520</b> is implanted with n-type dopants. In some applications, however, implantation of n-type dopants into gate electrode layer <b>520</b> material which will be used for PMOS gates (or vice versa) may adversely affect threshold voltages.</p>
  <p num="p-0067">In some embodiments, gate <b>700</b> is formed from a conductive material that does not require doping, such as a metal. Gate <b>700</b> can be formed from metals such as titanium (Ti), tungsten (W), molybdenum (Mo), or tantalum (Ta), as well as other materials, e.g., titanium nitride (TiN), titanium silicon nitride (TiSiN), tungsten nitride (WN), tantalum nitride (TaN), tantalum silicide (TaSi), iridium (Ir), iridium oxide (IrO<sub>2</sub>), etc., that provide an appropriate workfunction, i.e., a workfunction of approximately 4–5.5 electron volts (eV), without doping. Metal gates may have a depletion region of 20 angstroms or less, preferably less than 10 angstroms.</p>
  <p num="p-0068">Referring to <figref idrefs="DRAWINGS">FIG. 9</figref>, a first transistor <b>910</b> and a second transistor <b>920</b> may be formed over strained layer <b>102</b>. At least a portion <b>922</b> of first source <b>840</b> and at least a portion <b>924</b> of first drain <b>850</b> may be disposed in a first portion <b>930</b> of the strained layer <b>102</b>. First source <b>840</b> and first drain <b>924</b> may extend into compressively strained layer <b>208</b> and relaxed layer <b>104</b>. First gate <b>700</b> may be disposed above strained layer <b>102</b> and between first source <b>840</b> and first drain <b>850</b>. First gate <b>700</b> may include a metal, such as titanium, tungsten, molybdenum, tantalum, nickel, cobalt, or platinum. In some embodiments, gate <b>700</b> may contain a metal-semiconductor alloy, such as metal silicide, metal germanocide, or metal germanosilicide. In some embodiments, the gate <b>700</b> may include only a metal-semiconductor alloy. Channel <b>860</b> may be disposed under gate <b>700</b>. Source <b>840</b> may include source extent <b>890</b> and drain <b>850</b> may include a drain extent <b>895</b>. Each or both of the drain source extent <b>890</b> and drain extent <b>895</b> may extend under gate <b>700</b> a distance less than 12.5% of channel length L<sub>1 </sub>(see <figref idrefs="DRAWINGS">FIG. 8A</figref>). A concentration of dopants in the source extent <b>890</b> and/or the drain extent <b>895</b> may be at least 10<sup>18 </sup>atoms/cubic centimeter.</p>
  <p num="p-0069">The second transistor <b>920</b> may include a second source <b>940</b> and a second drain <b>950</b> disposed in a second portion <b>960</b> of the strained layer <b>102</b>. A second gate <b>965</b> may be disposed above the strained layer <b>102</b> and between the second source <b>940</b> and second drain <b>950</b>. The second gate <b>965</b> may include a second metal, such as titanium, tungsten, molybdenum, tantalum, nickel, cobalt, or platinum. In some embodiments, gate <b>965</b> may contain a metal-semiconductor alloy. In some embodiments, the gate <b>965</b> may include only a metal-semiconductor alloy. A second gate dielectric layer <b>970</b> may be disposed between the second gate <b>965</b> and the strained layer <b>102</b>. The first transistor <b>910</b> may be an n-type metal-oxide semiconductor field-effect transistor (n-MOSFET), the first source <b>840</b> and the first drain <b>850</b> may include n-type dopants. The second transistor <b>920</b> may be a p-type metal-oxide-semiconductor field-effect transistor (p-MOSFET), and the second source <b>940</b> and second drain <b>950</b> may include p-type dopants. CMOS device <b>900</b>, therefore, includes both n-MOSFET <b>910</b> and p-MOSFET <b>920</b>.</p>
  <p num="p-0070">In some embodiments, gates <b>700</b> and <b>965</b> may be formed from semiconductor layers or from metal-semiconductor alloys, such as silicides.</p>
  <p num="p-0071">In a CMOS device, a single gate having a mid-band gap workfunction (approximately 4.4–4.6 eV) may be used for both NMOS and PMOS devices such as, for example, fully depleted semiconductor-on-insulator devices built on SSOI substrates. Alternatively, two different materials having workfunctions closer to the respective band edges, e.g., approximately 0.2–0.4 eV below the conduction band edge (˜4 eV) or approximately 0–0.2 eV above the valence band edge (˜5 eV), may be used for NMOS and PMOS devices, respectively, formed with strained semiconductors such as strained silicon. By using a gate material that provides an appropriate workfunction without doping, gate depletion effects are avoided because dopants are unnecessary. Further, adverse short channel effects due to dopant diffusion from source and drain extensions <b>800</b>, <b>810</b> are also avoided by the elimination of high thermal budget activation steps.</p>
  <p num="p-0072">In some embodiments, gate electrode layer <b>520</b> may be formed from a gate semiconductor material such as polycrystalline Si, Ge, or SiGe that is reacted with a subsequently deposited metal, e.g., nickel, cobalt, titanium, or platinum, either before or after the definition of gate <b>700</b>. The gate semiconductor material may be deposited as a layer by CVD and may have a thickness of approximately 500–2000 Å, e.g., 1000 Å. The subsequently deposited metal may be deposited by, e.g., sputter deposition, and may have a thickness of, for example, 2–15 nm. The gate semiconductor material and the metal may be reacted in a reaction process such as a silicidation process that includes, e.g., rapid thermal processing at, for example, 10–120 seconds at 400–850° C. The reaction process can also include a second rapid thermal processing step after a wet chemical strip that removes any unreacted metal from the structure. In these embodiments, the reaction conditions and the thicknesses of the gate semiconductor material and the metal are selected such that the gate semiconductor material and the metal substantially completely react with each other to form a metal-semiconductor alloy, such as a metal silicide. Gate <b>700</b>, thus, substantially comprises a silicide material such as nickel silicide, cobalt silicide, titanium silicide, or platinum silicide, or a germanocide material such as nickel germanocide, cobalt germanocide, titanium germanocide, or platinum germanocide. Gate electrode layer <b>520</b> may be doped by the introduction of a plurality of n-type or p-type dopants prior to the reaction process, e.g., the silicidation reaction. Such doping may alter the post-reaction process gate workfunction, facilitating the fabrication of devices with a desired threshold voltage. The reaction process may be performed before or after the definition of gate <b>700</b>. Because the full reaction of the semiconductor gate electrode layer <b>520</b> (and hence gate <b>700</b>) results in gate <b>700</b> being a metal gate, polysilicon depletion effects are eliminated.</p>
  <p num="p-0073">Referring to <figref idrefs="DRAWINGS">FIG. 10</figref> as well as to <figref idrefs="DRAWINGS">FIGS. 4 and 9</figref>, transistor <b>910</b> may be formed over SSOI substrate <b>410</b>, in which strained layer <b>102</b> is disposed in contact with dielectric layer <b>410</b>. In this embodiment, source <b>840</b> and drain <b>850</b> are disposed entirely within strained layer <b>102</b>.</p>
  <p num="p-0074">The methods and structures described above with reference to <figref idrefs="DRAWINGS">FIGS. 5–10</figref> may be formed on other epitaxial wafers, such as the wafers illustrated in <figref idrefs="DRAWINGS">FIGS. 1 and 3</figref>.</p>
  <p num="p-0075">The invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The foregoing embodiments are therefore to be considered in all respects illustrative rather than limiting on the invention described herein. Scope of invention is thus indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are intended to be embraced therein.</p>
</div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5227644">US5227644</a></td><td class="patent-data-table-td patent-date-value">Jun 3, 1991</td><td class="patent-data-table-td patent-date-value">Jul 13, 1993</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Heterojunction field effect transistor with improve carrier density and mobility</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6268253">US6268253</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 1999</td><td class="patent-data-table-td patent-date-value">Jul 31, 2001</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Forming a removable spacer of uniform width on sidewalls of a gate of a field effect transistor during a differential rapid thermal anneal process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6383879">US6383879</a></td><td class="patent-data-table-td patent-date-value">May 17, 2000</td><td class="patent-data-table-td patent-date-value">May 7, 2002</td><td class="patent-data-table-td ">Agere Systems Guardian Corp.</td><td class="patent-data-table-td ">Semiconductor device having a metal gate with a work function compatible with a semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6429061">US6429061</a></td><td class="patent-data-table-td patent-date-value">Jul 26, 2000</td><td class="patent-data-table-td patent-date-value">Aug 6, 2002</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Complimentary metal oxide semiconductor (cmos); producing higher perfomance device; forming a relaxed silicon germanium layer with isolation and well implant regions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020076886">US20020076886</a></td><td class="patent-data-table-td patent-date-value">Nov 30, 2001</td><td class="patent-data-table-td patent-date-value">Jun 20, 2002</td><td class="patent-data-table-td ">Rotondaro Antonio L.P.</td><td class="patent-data-table-td ">Complementary transistors having respective gates formed from a metal and a corresponding metal-silicide</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030227057">US20030227057</a></td><td class="patent-data-table-td patent-date-value">Oct 4, 2002</td><td class="patent-data-table-td patent-date-value">Dec 11, 2003</td><td class="patent-data-table-td ">Lochtefeld Anthony J.</td><td class="patent-data-table-td ">Strained-semiconductor-on-insulator device structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040005740">US20040005740</a></td><td class="patent-data-table-td patent-date-value">Jun 6, 2003</td><td class="patent-data-table-td patent-date-value">Jan 8, 2004</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Strained-semiconductor-on-insulator device structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040031979">US20040031979</a></td><td class="patent-data-table-td patent-date-value">Jun 6, 2003</td><td class="patent-data-table-td patent-date-value">Feb 19, 2004</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Strained-semiconductor-on-insulator device structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040075105">US20040075105</a></td><td class="patent-data-table-td patent-date-value">Aug 22, 2003</td><td class="patent-data-table-td patent-date-value">Apr 22, 2004</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Semiconductor heterostructures having reduced dislocation pile-ups and related methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040115916">US20040115916</a></td><td class="patent-data-table-td patent-date-value">Jul 29, 2003</td><td class="patent-data-table-td patent-date-value">Jun 17, 2004</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Selective placement of dislocation arrays</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040137685">US20040137685</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 22, 2003</td><td class="patent-data-table-td patent-date-value">Jul 15, 2004</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Gate material for semiconductor device fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0784339A2?cl=en">EP0784339A2</a></td><td class="patent-data-table-td patent-date-value">Jan 10, 1997</td><td class="patent-data-table-td patent-date-value">Jul 16, 1997</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Method of fabricating a semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2001093338A1?cl=en">WO2001093338A1</a></td><td class="patent-data-table-td patent-date-value">May 16, 2001</td><td class="patent-data-table-td patent-date-value">Dec 6, 2001</td><td class="patent-data-table-td ">Amberwave Systems Corp</td><td class="patent-data-table-td ">Buried channel strained silicon fet using an ion implanted doped layer</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Imai et al. (May, 2002) "<a href='http://scholar.google.com/scholar?q="A+100nm+Node+CMOS+Technology+for+System-on-a-Chip+Applications"'>A 100nm Node CMOS Technology for System-on-a-Chip Applications</a>". IEICE Trans. Electron., vol. E85-C, No. 5, pp. 1057-1063.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">International Search Report for PCT/US03/33561, dated Mar. 24, 2004.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Park et al. (2002) "<a href='http://scholar.google.com/scholar?q="Gate+Postdoping+to+Decouple+Implant%2FAnneal+for+Gate%2C+Source%2FDrain%2C+and+Extension%3A+Maximizing+Polysilicon+Gate+Activation+for+0.1+mum+CMOS+Technologies"'>Gate Postdoping to Decouple Implant/Anneal for Gate, Source/Drain, and Extension: Maximizing Polysilicon Gate Activation for 0.1 mum CMOS Technologies</a>", 2002 Symposium on VLSI Technology Digest of Technical Papers, pp. 134-135.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Reinking et al. (Mar. 1999) "<a href='http://scholar.google.com/scholar?q="Fabrication+of+high-mobility+Ge+p-channel+MOSFETs+on+Si+substrates"'>Fabrication of high-mobility Ge p-channel MOSFETs on Si substrates</a>", Electronics Letters, vol. 35, No. 6, pp. 503-504.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rim et al. (2002) "<a href='http://scholar.google.com/scholar?q="Characteristics+and+Device+design+of+Sub-100+nm+Strained+SI+N-and+PMOSFETs"'>Characteristics and Device design of Sub-100 nm Strained SI N-and PMOSFETs</a>", 2002 Symposium on VLSI Technology Digest of Technical Papers, pp. 98-99.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Su et al. (2000) "<a href='http://scholar.google.com/scholar?q="Strained+Si%26lt%3BSUB%26gt%3B1-x%26lt%3B%2FSUB%26gt%3BGe%26lt%3BSUB%26gt%3Bx+%26lt%3B%2FSUB%26gt%3Bgraded+channel+PMOSFET+grown+by+UHVCVD"'>Strained Si&lt;SUB&gt;1-x&lt;/SUB&gt;Ge&lt;SUB&gt;x &lt;/SUB&gt;graded channel PMOSFET grown by UHVCVD</a>", Thin Solid Films, Elsevier Science, vol. 369, No. 1-2, pp. 371-374.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Takagi et al. (Aug., 2001) "<a href='http://scholar.google.com/scholar?q="Strained-Si-on-Insulator+%28Strained-SOI%29+MOSFETs-Concept%2C+Structures+and+Device+Characteristics"'>Strained-Si-on-Insulator (Strained-SOI) MOSFETs-Concept, Structures and Device Characteristics</a>", IEICE Trans. Electron., vol. E84-C, No. 8, pp. 1043-1050.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wyon (2002) "<a href='http://scholar.google.com/scholar?q="Future+technology+for+advanced+MOS+devices"'>Future technology for advanced MOS devices</a>", Nuclear Instruments &amp; Methods in Physics Research, Section-B:Beam Interactions With Materials and Atoms, North-Holland Publishing Company, Amsterdam, NL, vol. 186, No. 1-4, pp. 380-391.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Xiang et al. (2000) "<a href='http://scholar.google.com/scholar?q="Very+High+Performance+40nm+CMOS+with+Ultra-thin+Nitride%2FOxynitride+Stack+Gate+Dielectric+and+Pre-doped+Dual+Poly-Si+Gate+Electrodes"'>Very High Performance 40nm CMOS with Ultra-thin Nitride/Oxynitride Stack Gate Dielectric and Pre-doped Dual Poly-Si Gate Electrodes</a>", International Electron Devices Meeting 2000 IEDM Technical Digest, pp. 860-862.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7326599">US7326599</a></td><td class="patent-data-table-td patent-date-value">May 18, 2006</td><td class="patent-data-table-td patent-date-value">Feb 5, 2008</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Gate material for semiconductor device fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8039331">US8039331</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 14, 2008</td><td class="patent-data-table-td patent-date-value">Oct 18, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Opto-thermal annealing methods for forming metal gate and fully silicided gate-field effect transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120223373">US20120223373</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 15, 2012</td><td class="patent-data-table-td patent-date-value">Sep 6, 2012</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device including a crystal semiconductor layer, its fabrication and its operation</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S149000">438/149</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29286">257/E29.286</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21202">257/E21.202</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21203">257/E21.203</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21634">257/E21.634</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29161">257/E29.161</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29160">257/E29.16</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21434">257/E21.434</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21633">257/E21.633</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S347000">257/347</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S938000">438/938</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S198000">438/198</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S150000">438/150</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29158">257/E29.158</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S350000">257/350</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S351000">257/351</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21635">257/E21.635</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29056">257/E29.056</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029490000">H01L29/49</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027010000">H01L27/01</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029100000">H01L29/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021000000">H01L21/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021280000">H01L21/28</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029786000">H01L29/786</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021823800">H01L21/8238</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021336000">H01L21/336</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y10S438/938">Y10S438/938</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/823828">H01L21/823828</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/28079">H01L21/28079</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/4966">H01L29/4966</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/823807">H01L21/823807</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/4975">H01L29/4975</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/823814">H01L21/823814</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/823842">H01L21/823842</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/495">H01L29/495</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/78654">H01L29/78654</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/1054">H01L29/1054</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/28097">H01L21/28097</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/66583">H01L29/66583</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=nAl1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7842">H01L29/7842</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L29/66M6T6F11B2</span>, <span class="nested-value">H01L29/78R</span>, <span class="nested-value">H01L21/8238G4</span>, <span class="nested-value">H01L29/10D2B4</span>, <span class="nested-value">H01L21/28E2B7</span>, <span class="nested-value">H01L21/8238D</span>, <span class="nested-value">H01L21/28E2B5</span>, <span class="nested-value">H01L21/8238G</span>, <span class="nested-value">H01L21/8238C</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Jan 13, 2014</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 26, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AMBERWAVE SYSTEMS CORPORATION;REEL/FRAME:023848/0183</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20091122</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 11, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 9, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060804</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 4, 2005</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">AMBERWAVE SYSTEMS CORPORATION, NEW HAMPSHIRE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LOCHTEFELD, ANTHONY J.;ANTONIADIS, DIMITRI;CURRIE, MATTHEW T.;REEL/FRAME:017173/0197;SIGNING DATES FROM 20040226 TO 20040402</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2Sw6GDvfdDt2VNSFeoTAxqauxK8g\u0026id=nAl1BAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3UqcttrZsb4dv3KMK4M4Qiar6LgQ\u0026id=nAl1BAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0eVuUcilvGeaYRz3jM8HX1i2m18g","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Gate_material_for_semiconductor_device_f.pdf?id=nAl1BAABERAJ\u0026output=pdf\u0026sig=ACfU3U3b3xyFCUBtoqmmEM8AAJAgkyo9xA"},"sample_url":"http://www.google.com/patents/reader?id=nAl1BAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>