Model {
  Name			  "xpcFrameloop"
  Version		  5.0
  SaveDefaultBlockParams  on
  SampleTimeColors	  on
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ExecutionOrder	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Fri Aug 16 08:18:12 2002"
  Creator		  "gweast"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "gweast"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jun 26 11:05:45 2003"
  ModelVersionFormat	  "1.%<AutoIncrement:23>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeMexFile	  "ext_xpc"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  off
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  RTWExpressionDepthLimit 5
  SimulationMode	  "normal"
  Solver		  "FixedStepDiscrete"
  SolverMode		  "Auto"
  StartTime		  "0.0"
  StopTime		  "10.0"
  MaxOrder		  5
  MaxStep		  "auto"
  MinStep		  "auto"
  MaxNumMinSteps	  "-1"
  InitialStep		  "auto"
  FixedStep		  "auto"
  RelTol		  "1e-3"
  AbsTol		  "auto"
  OutputOption		  "RefineOutputTimes"
  OutputTimes		  "[]"
  Refine		  "1"
  LoadExternalInput	  off
  ExternalInput		  "[t, u]"
  LoadInitialState	  off
  InitialState		  "xInitial"
  SaveTime		  on
  TimeSaveName		  "tout"
  SaveState		  off
  StateSaveName		  "xout"
  SaveOutput		  on
  OutputSaveName	  "yout"
  SaveFinalState	  off
  FinalStateName	  "xFinal"
  SaveFormat		  "Array"
  Decimation		  "1"
  LimitDataPoints	  on
  MaxDataPoints		  "1000"
  SignalLoggingName	  "sigsOut"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "error"
  ParameterOverflowMsg	  "error"
  ParameterPrecisionLossMsg "warning"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  RTWInlineParameters	  off
  BlockReductionOpt	  on
  BooleanDataType	  off
  ConditionallyExecuteInputs on
  ParameterPooling	  on
  OptimizeBlockIOStorage  off
  ZeroCross		  on
  AssertionControl	  "UseLocalSettings"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWSystemTargetFile	  "xpctarget.tlc"
  RTWTemplateMakefile	  "xpc_default_tmf"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  RTWOptions		  " -aEnforceIntegerDowncast=0 -aExtMode=1 -aFoldNonRo"
"lledExpr=0 -aForceParamTrailComments=0 -aGenerateComments=1 -aGenerateReport="
"0 -aIncDataTypeInIds=0 -aIncHierarchyInIds=0 -aInlineInvariantSignals=0 -aInl"
"ineParameters=0 -aInlinedPrmAccess=\"Literals\" -aLocalBlockOutputs=0 -aMaxRT"
"WIdLen=31 -aPrefixModelToSubsysFcnNames=1 -aRL32IRQSourceModifier=\"Timer\" -"
"aRL32LogBufSizeModifier=100000 -aRL32LogTETModifier=1 -aRL32ModeModifier=\"Re"
"al-Time\" -aRL32ObjectName=\"tg\" -aRTWVerbose=1 -aRollThreshold=5 -aShowElim"
"inatedStatements=1 -axPCIOIRQSlot=-1 -axPCIRQSourceBoard=\"None/Other\" -axpc"
"DblBuff=0 -axpcObjCom=0"
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Assignment
      InputType		      "Vector"
      ElementSrc	      "Internal"
      Elements		      "1"
      RowSrc		      "Internal"
      Rows		      "1"
      ColumnSrc		      "Internal"
      Columns		      "1"
    }
    Block {
      BlockType		      ForIterator
      ResetStates	      "held"
      IterationSource	      "internal"
      NumIters		      "5"
      ShowIterationPort	      on
      OutputDataType	      "int32"
    }
    Block {
      BlockType		      FrameConversion
      OutFrame		      "Frame-based"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ShowAdditionalParam     off
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      PortDimensions	      "-1"
      SampleTime	      "-1"
      ShowAdditionalParam     off
      LatchInput	      off
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      MultiPortSwitch
      Inputs		      "4"
      ShowAdditionalParam     off
      zeroidx		      off
      InputSameDT	      on
      OutDataTypeMode	      "Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Probe
      ProbeWidth	      on
      ProbeSampleTime	      on
      ProbeComplexSignal      on
      ProbeSignalDimensions   off
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      ShowAdditionalParam     off
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      SampleTime	      "1"
      RTWStateStorageClass    "Auto"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xpcFrameloop"
    Location		    [33, 269, 645, 519]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "For Iterator\nSubsystem"
      Ports		      [2, 1]
      Position		      [295, 52, 395, 103]
      TreatAsAtomicUnit	      on
      System {
	Name			"For Iterator\nSubsystem"
	Location		[32, 440, 758, 791]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [60, 168, 90, 182]
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [15, 113, 45, 127]
	  Port			  "2"
	}
	Block {
	  BlockType		  Assignment
	  Name			  "Assignment"
	  Ports			  [3, 1]
	  Position		  [340, 139, 410, 191]
	  ElementSrc		  "External"
	}
	Block {
	  BlockType		  ForIterator
	  Name			  "For Iterator"
	  Ports			  [1, 1]
	  Position		  [65, 105, 110, 135]
	  IterationSource	  "external"
	  NumIters		  "10"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  Position		  [215, 60, 245, 90]
	  Gain			  "0"
	}
	Block {
	  BlockType		  MultiPortSwitch
	  Name			  "Multiport\nSwitch"
	  Ports			  [2, 1]
	  Position		  [150, 139, 180, 186]
	  Inputs		  "1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [2, 1]
	  Position		  [305, 95, 325, 115]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  Ports			  [2, 1]
	  Position		  [205, 185, 225, 205]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  Position		  [375, 85, 415, 125]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay1"
	  Position		  [230, 220, 270, 260]
	  NamePlacement		  "alternate"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [470, 158, 500, 172]
	}
	Line {
	  SrcBlock		  "For Iterator"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "Multiport\nSwitch"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [165, 0; 0, 60]
	    DstBlock		    "Assignment"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    DstBlock		    "Multiport\nSwitch"
	    DstPort		    2
	  }
	  Branch {
	    Labels		    [1, 0]
	    Points		    [0, -100]
	    DstBlock		    "Gain1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Assignment"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Unit Delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Unit Delay1"
	  SrcPort		  1
	  Points		  [10, 0; 0, -45]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Assignment"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Sum1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  Points		  [0, 30]
	  DstBlock		  "Assignment"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  Points		  [65, 0]
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Multiport\nSwitch"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "For Iterator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  DstBlock		  "Unit Delay1"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Your algorithm goes here, in place of the\n"
"unit delay and sum."
	  Position		  [253, 280]
	}
	Annotation {
	  Name			  "This gain block just passes vector \nsize i"
"nformation to the sum block."
	  Position		  [233, 36]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Frame Status\nConversion"
      Ports		      [1, 1]
      Position		      [90, 59, 140, 91]
      SourceBlock	      "dspsigattribs/Frame Status\nConversion"
      SourceType	      "Frame Status Conversion"
      growRefPort	      off
      outframe		      "Sample-based"
    }
    Block {
      BlockType		      Reference
      Name		      "Frame Status\nConversion1"
      Ports		      [1, 1]
      Position		      [420, 64, 470, 96]
      SourceBlock	      "dspsigattribs/Frame Status\nConversion"
      SourceType	      "Frame Status Conversion"
      growRefPort	      off
      outframe		      "Frame-based"
    }
    Block {
      BlockType		      Probe
      Name		      "Probe"
      Ports		      [1, 1]
      Position		      [175, 77, 255, 103]
      ProbeSampleTime	      off
      ProbeComplexSignal      off
    }
    Block {
      BlockType		      Reference
      Name		      "Scope (xPC) "
      Ports		      [1]
      Position		      [485, 110, 575, 170]
      SourceBlock	      "xpclib/Misc./Scope (xPC) "
      SourceType	      "xpcscopeblock"
      scopeno		      "1"
      scopetype		      "Target"
      viewmode		      "Graphical redraw"
      grid		      on
      ylimits		      "[0,0]"
      autostart		      on
      nosamples		      "100"
      noprepostsamples	      "0"
      interleave	      "1"
      triggermode	      "FreeRun"
      triggersignal	      "1"
      triggerlevel	      "0.0"
      triggerslope	      "either"
      triggerscope	      "1"
      triggersample	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Sine Wave"
      Ports		      [0, 1]
      Position		      [15, 53, 60, 97]
      SourceBlock	      "dspsrcs4/Sine Wave"
      SourceType	      "Sine Wave"
      Amplitude		      "1"
      Frequency		      "100"
      Phase		      "0"
      SampleMode	      "Discrete"
      OutComplex	      "Real"
      CompMethod	      "Trigonometric fcn"
      TableSize		      "Speed"
      SampleTime	      "1/1000"
      SamplesPerFrame	      "11"
      additionalParams	      off
      dataType		      "double"
      wordLen		      "16"
      udDataType	      "sfix(16)"
      fracBitsMode	      "Best precision"
      numFracBits	      "14"
      ResetState	      "Restart at time zero"
    }
    Block {
      BlockType		      Outport
      Name		      "Out1"
      Position		      [515, 63, 545, 77]
    }
    Line {
      SrcBlock		      "Frame Status\nConversion"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	Points			[0, -10]
	DstBlock		"For Iterator\nSubsystem"
	DstPort			1
      }
      Branch {
	Points			[0, 15]
	DstBlock		"Probe"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "For Iterator\nSubsystem"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"Frame Status\nConversion1"
	DstPort			1
      }
      Branch {
	Points			[0, 60]
	DstBlock		"Scope (xPC) "
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Frame Status\nConversion1"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "Out1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Probe"
      SrcPort		      1
      DstBlock		      "For Iterator\nSubsystem"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sine Wave"
      SrcPort		      1
      DstBlock		      "Frame Status\nConversion"
      DstPort		      1
    }
  }
}
