 
****************************************
Report : area
Design : ClockDomainController
Version: G-2012.06-SP5
Date   : Thu May 12 15:05:39 2016
****************************************

Library(s) Used:

    d04_ln_1273_1x1r3_tttt_v075_t70_max (File: /p/hdk/cad/kits_p1273/p1273_14.2.1/stdcells/d04/default/latest/lib/ln/d04_ln_1273_1x1r3_tttt_v075_t70_max.ldb)


Combinational area:         50.385720
Buf/Inv area:                7.429380
Noncombinational area:     163.613941
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:           213.999661
Total area:                 undefined

Core Area:                       361
Aspect Ratio:                 1.0133
Utilization Ratio:            0.5912


The above information was reported from the logical library. The following are from the physical library:

  Total moveable cell area: 214.0
  Total fixed cell area: 0.0
  Total physical cell area: 214.0
  Core area: (0 0 18900 19152)

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  ------------------  ----------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black
                                  Total      Total    national  national   boxes     Design
--------------------------------  ---------  -------  --------  ---------  --------  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
ClockDomainController              213.9997    100.0    0.3352     0.0000    0.0000  ClockDomainController
u_CdcMainClock                     159.3127     74.4   43.4591     0.0000  110.3794  ClockDomainController_CdcMainClock_DEF_PWRON1_ITBITS16_RST1_AREQ1_DRIVE_POK1_CLKACK_NEG_WAIT_DIS0_ISM_AGT_IS_NS0_PRESCC0_DSYNC_CG_EN0_FLOP_CG_EN1_CG_LOCK_ISM0_0
u_CdcMainClock/u_CdcMainCg           5.4743      2.6    0.8379     1.1731    3.4633  ClockDomainController_CdcMainCg_DEF_PWRON1_PRESCC0_DSYNC_CG_EN0_FLOP_CG_EN1_0
u_CdcPgcbClock                      54.3518     25.4    5.7536     0.0000   48.5982  ClockDomainController_CdcPgClock_DEF_PWRON1_AREQ1_DRIVE_POK1_CLKACK_NEG_WAIT_DIS0_GCLKREQ_ASYNC_OR_NS0_RSTR_B4_FORCE0_0
--------------------------------  ---------  -------  --------  ---------  --------  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                  50.3857     1.1731  162.4409

