Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri Apr 22 11:48:58 2016
| Host         : bdbm11 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -file mkBridge_timing_summary_routed.rpt -pb mkBridge_timing_summary_routed.pb
| Design       : mkBridge
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 2608 register/latch pins with constant_clock. (MEDIUM)


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 5892 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.330        0.000                      0                21173        0.028        0.000                      0                20993        0.000        0.000                       0                  9898  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
noc_clk                             {0.000 4.000}        8.000           125.000         
  core_clock                        {0.000 5.000}        10.000          100.000         
    cclock                          {0.000 10.000}       20.000          50.000          
    uclock                          {0.000 10.000}       20.000          50.000          
  scemi_scemi_clkgen_mmcm$CLKFBOUT  {0.000 4.000}        8.000           125.000         
  scemi_scemi_clkgen_mmcm$CLKOUT0B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT4   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT5   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT6   {0.000 5.000}        10.000          100.000         
pci_refclk                          {0.000 5.000}        10.000          100.000         
sys_clk                             {0.000 2.500}        5.000           200.000         
  my_clk_usr                        {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKFBOUT          {0.000 2.500}        5.000           200.000         
  usrClk_mmcm_pll$CLKOUT0B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT1           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT1B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT2           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT2B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT3           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT3B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT4           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT5           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT6           {0.000 5.000}        10.000          100.000         
txoutclk                            {0.000 5.000}        10.000          100.000         
  clk_125mhz                        {0.000 4.000}        8.000           125.000         
  clk_250mhz                        {0.000 2.000}        4.000           250.000         
  mmcm_fb                           {0.000 5.000}        10.000          100.000         
  userclk1                          {0.000 2.000}        4.000           250.000         
  userclk2                          {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKFBOUT       {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKOUT0B       {4.000 8.000}        8.000           125.000         
    scemi_clkgen_pll$CLKOUT1        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT1B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT2        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT2B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT3        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT3B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT4        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT5        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT6        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
noc_clk                                   0.569        0.000                      0                13381        0.079        0.000                      0                13381        1.500        0.000                       0                  6810  
  core_clock                              5.852        0.000                      0                  463        0.111        0.000                      0                  463        4.600        0.000                       0                   176  
    cclock                               16.243        0.000                      0                  174        0.072        0.000                      0                  174        9.232        0.000                       0                   118  
    uclock                               11.336        0.000                      0                 1166        0.057        0.000                      0                 1166        9.232        0.000                       0                   492  
  scemi_scemi_clkgen_mmcm$CLKFBOUT                                                                                                                                                    6.591        0.000                       0                     3  
  scemi_scemi_clkgen_mmcm$CLKOUT0B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT4                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT5                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT6                                                                                                                                                     8.929        0.000                       0                     1  
pci_refclk                                                                                                                                                                            8.462        0.000                       0                    10  
sys_clk                                                                                                                                                                               1.100        0.000                       0                    13  
  my_clk_usr                              3.879        0.000                      0                 1203        0.103        0.000                      0                 1203        4.232        0.000                       0                   439  
  usrClk_mmcm_pll$CLKFBOUT                                                                                                                                                            3.592        0.000                       0                     3  
  usrClk_mmcm_pll$CLKOUT0B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT1                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT1B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT2                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT2B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT3                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT3B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT4                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT5                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT6                                                                                                                                                             8.929        0.000                       0                     1  
txoutclk                                                                                                                                                                              3.000        0.000                       0                     8  
  clk_125mhz                              1.699        0.000                      0                 1778        0.081        0.000                      0                 1778        2.286        0.000                       0                   762  
  clk_250mhz                                                                                                                                                                          2.592        0.000                       0                     2  
  mmcm_fb                                                                                                                                                                             8.929        0.000                       0                     2  
  userclk1                                1.451        0.000                      0                  466        0.028        0.000                      0                  466        0.084        0.000                       0                    19  
  userclk2                                0.330        0.000                      0                 2119        0.059        0.000                      0                 2119        0.000        0.000                       0                  1049  
    scemi_clkgen_pll$CLKFBOUT                                                                                                                                                         2.592        0.000                       0                     3  
    scemi_clkgen_pll$CLKOUT0B                                                                                                                                                         6.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT4                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT5                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT6                                                                                                                                                          8.929        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
userclk2      noc_clk             2.927        0.000                      0                  953                                                                        
core_clock    cclock             13.672        0.000                      0                   59                                                                        
uclock        cclock             17.383        0.000                      0                   47                                                                        
my_clk_usr    cclock             15.992        0.000                      0                   18                                                                        
core_clock    uclock             11.536        0.000                      0                  715                                                                        
cclock        uclock             14.061        0.000                      0                   34                                                                        
cclock        my_clk_usr          8.075        0.000                      0                   34                                                                        
noc_clk       userclk2            3.878        0.000                      0                  582                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cclock             cclock                  14.861        0.000                      0                   51        0.501        0.000                      0                   51  
**async_default**  core_clock         core_clock               2.038        0.000                      0                    6        1.065        0.000                      0                    6  
**async_default**  my_clk_usr         my_clk_usr               6.046        0.000                      0                   11        2.066        0.000                      0                   11  
**async_default**  noc_clk            noc_clk                  0.841        0.000                      0                   74        2.002        0.000                      0                   74  
**async_default**  uclock             uclock                  15.859        0.000                      0                   92        0.605        0.000                      0                   92  
**async_default**  userclk2           userclk2                 1.534        0.000                      0                    9        0.519        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_bridge/pbb_dma_rd_data_vec_reg[165]/S
                            (rising edge-triggered cell FDSE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 0.308ns (4.440%)  route 6.629ns (95.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 11.746 - 8.000 ) 
    Source Clock Delay      (SCD):    4.005ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.774     4.005    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X178Y63                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y63        FDCE (Prop_fdce_C_Q)         0.259     4.264 f  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=139, routed)         2.679     6.943    scemi_epReset125/O2
    SLICE_X165Y113       LUT1 (Prop_lut1_I0_O)        0.049     6.992 r  scemi_epReset125/route_from_dma_i_1/O
                         net (fo=1261, routed)        3.950    10.942    scemi_bridge/I1
    SLICE_X199Y57        FDSE                                         r  scemi_bridge/pbb_dma_rd_data_vec_reg[165]/S
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.650    11.746    scemi_bridge/scemi_clkgen_clkout0buffer$O
    SLICE_X199Y57                                                     r  scemi_bridge/pbb_dma_rd_data_vec_reg[165]/C
                         clock pessimism              0.225    11.971    
                         clock uncertainty           -0.063    11.908    
    SLICE_X199Y57        FDSE (Setup_fdse_C_S)       -0.397    11.511    scemi_bridge/pbb_dma_rd_data_vec_reg[165]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  0.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 scemi_bridge/pbb_dma_dma_td_block_page_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_bridge/pbb_dma_dma_read_req_tlp_values_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.584%)  route 0.147ns (55.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.783     1.755    scemi_bridge/scemi_clkgen_clkout0buffer$O
    SLICE_X190Y99                                                     r  scemi_bridge/pbb_dma_dma_td_block_page_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y99        FDRE (Prop_fdre_C_Q)         0.118     1.873 r  scemi_bridge/pbb_dma_dma_td_block_page_reg[11]/Q
                         net (fo=2, routed)           0.147     2.020    scemi_bridge/pbb_dma_dma_read_req_tlp_values_2$D_IN[7]
    SLICE_X191Y100       FDRE                                         r  scemi_bridge/pbb_dma_dma_read_req_tlp_values_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.954     1.996    scemi_bridge/scemi_clkgen_clkout0buffer$O
    SLICE_X191Y100                                                    r  scemi_bridge/pbb_dma_dma_read_req_tlp_values_2_reg[7]/C
                         clock pessimism             -0.098     1.898    
    SLICE_X191Y100       FDRE (Hold_fdre_C_D)         0.043     1.941    scemi_bridge/pbb_dma_dma_read_req_tlp_values_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         noc_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999     8.000   3.001   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_clockGenerators_clock_gens_counters_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (core_clock rise@10.000ns - core_clock rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.359ns (10.304%)  route 3.125ns (89.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 13.267 - 10.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.471     3.702    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X164Y133                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y133       FDCE (Prop_fdce_C_Q)         0.236     3.938 f  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.464     4.402    scemi_network_status/rstSync/OUT_RST
    SLICE_X164Y133       LUT1 (Prop_lut1_I0_O)        0.123     4.525 r  scemi_network_status/rstSync/scemi_init_state_cycle_stamp[0]_i_1/O
                         net (fo=169, routed)         2.661     7.186    n_0_scemi_network_status
    SLICE_X151Y152       FDRE                                         r  scemi_clockGenerators_clock_gens_counters_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    12.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.789    13.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     9.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    12.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.171    13.267    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X151Y152                                                    r  scemi_clockGenerators_clock_gens_counters_count_reg[11]/C
                         clock pessimism              0.148    13.415    
                         clock uncertainty           -0.072    13.343    
    SLICE_X151Y152       FDRE (Setup_fdre_C_R)       -0.304    13.039    scemi_clockGenerators_clock_gens_counters_count_reg[11]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  5.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 scemi_uclkgen/CLK_VAL_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_clockGenerators_free_stamp_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.644     1.616    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X159Y139                                                    r  scemi_uclkgen/CLK_VAL_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDCE (Prop_fdce_C_Q)         0.100     1.716 r  scemi_uclkgen/CLK_VAL_OUT_reg/Q
                         net (fo=2, routed)           0.081     1.797    scemi_uclkgen/CLK_VAL_OUT
    SLICE_X158Y139       LUT3 (Prop_lut3_I1_O)        0.028     1.825 r  scemi_uclkgen/scemi_clockGenerators_free_stamp_i_1/O
                         net (fo=1, routed)           0.000     1.825    n_1_scemi_uclkgen
    SLICE_X158Y139       FDRE                                         r  scemi_clockGenerators_free_stamp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.865     1.907    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X158Y139                                                    r  scemi_clockGenerators_free_stamp_reg/C
                         clock pessimism             -0.280     1.627    
    SLICE_X158Y139       FDRE (Hold_fdre_C_D)         0.087     1.714    scemi_clockGenerators_free_stamp_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y7    scemi_scemi_clkgen_clkout0buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X155Y121   scemi_clockGenerators_one_to_one_cclock_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X155Y122   scemi_clockGenerators_one_to_one_cclock_count_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       16.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.243ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_didreset/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_1_0_0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.266ns (10.531%)  route 2.260ns (89.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 24.822 - 20.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.308     3.539    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X160Y152       FDCE (Prop_fdce_C_Q)         0.259     3.798 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         2.337     6.135    scemi_settabledut_dut_dutIfc_didreset/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X197Y218                                                    r  scemi_settabledut_dut_dutIfc_didreset/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y218       FDRE (Prop_fdre_C_Q)         0.223     6.358 r  scemi_settabledut_dut_dutIfc_didreset/empty_reg_reg/Q
                         net (fo=6, routed)           1.788     8.145    scemi_settabledut_dut_dutIfc_didreset/scemi_settabledut_dut_dutIfc_didreset$EMPTY_N
    SLICE_X196Y160       LUT2 (Prop_lut2_I0_O)        0.043     8.188 r  scemi_settabledut_dut_dutIfc_didreset/fifoMem_reg_0_1_0_0_i_1__0/O
                         net (fo=8, routed)           0.472     8.661    scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_1_0_0/WE
    SLICE_X198Y157       RAMD32                                       r  scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_1_0_0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.173    23.269    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X160Y152       FDCE (Prop_fdce_C_Q)         0.206    23.475 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         1.347    24.822    scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_1_0_0/WCLK
    SLICE_X198Y157                                                    r  scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_1_0_0/DP/CLK
                         clock pessimism              0.457    25.279    
                         clock uncertainty           -0.072    25.207    
    SLICE_X198Y157       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    24.904    scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_1_0_0/DP
  -------------------------------------------------------------------
                         required time                         24.904    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                 16.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dDoutReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_processor_resp_res_fifo/fifoMem_reg_0_1_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.388%)  route 0.160ns (61.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.595     1.567    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X160Y152       FDCE (Prop_fdce_C_Q)         0.118     1.685 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         0.947     2.632    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X193Y161                                                    r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dDoutReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y161       FDRE (Prop_fdre_C_Q)         0.100     2.732 r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dDoutReg_reg[0]/Q
                         net (fo=2, routed)           0.160     2.892    scemi_processor_resp_res_fifo/fifoMem_reg_0_1_0_0/D
    SLICE_X192Y159       RAMD32                                       r  scemi_processor_resp_res_fifo/fifoMem_reg_0_1_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.797     1.839    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X160Y152       FDCE (Prop_fdce_C_Q)         0.147     1.986 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         1.025     3.011    scemi_processor_resp_res_fifo/fifoMem_reg_0_1_0_0/WCLK
    SLICE_X192Y159                                                    r  scemi_processor_resp_res_fifo/fifoMem_reg_0_1_0_0/SP/CLK
                         clock pessimism             -0.301     2.710    
    SLICE_X192Y159       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.110     2.820    scemi_processor_resp_res_fifo/fifoMem_reg_0_1_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_clk_port_scemi_clkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDPE/C      n/a            0.750     20.000  19.250  SLICE_X173Y153  scemi_processor_req_res_fifo/dGDeqPtr1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X198Y157  scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_1_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X192Y159  scemi_processor_resp_res_fifo/fifoMem_reg_0_1_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       11.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.336ns  (required time - arrival time)
  Source:                 scemi_init_state_msgFIFO/sNotFullReg_reg/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_init_state_msgFIFO/fifoMem_reg_0_7_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.715ns (9.341%)  route 6.939ns (90.659%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 24.496 - 20.000 ) 
    Source Clock Delay      (SCD):    5.644ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.533     3.764    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X167Y139       FDCE (Prop_fdce_C_Q)         0.223     3.987 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         1.657     5.644    scemi_init_state_msgFIFO/dCLK
    SLICE_X204Y136                                                    r  scemi_init_state_msgFIFO/sNotFullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y136       FDCE (Prop_fdce_C_Q)         0.259     5.903 r  scemi_init_state_msgFIFO/sNotFullReg_reg/Q
                         net (fo=3, routed)           0.862     6.765    scemi_settabledut_softrst_resp_res_fifo/scemi_init_state_msgFIFO$sFULL_N
    SLICE_X196Y143       LUT6 (Prop_lut6_I5_O)        0.043     6.808 f  scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_7_0_5_i_9/O
                         net (fo=1, routed)           1.031     7.839    scemi_settabledut_softrst_resp_outport_next/I2
    SLICE_X177Y137       LUT3 (Prop_lut3_I2_O)        0.049     7.888 r  scemi_settabledut_softrst_resp_outport_next/fifoMem_reg_0_7_0_5_i_6/O
                         net (fo=74, routed)          1.753     9.642    scemi_settabledut_dut_prb_control_data_out_next/WILL_FIRE_RL_scemi_settabledut_softrst_resp_connect_res_mkConnectionGetPut
    SLICE_X199Y142       LUT3 (Prop_lut3_I1_O)        0.142     9.784 f  scemi_settabledut_dut_prb_control_data_out_next/sNotFullReg_i_3/O
                         net (fo=2, routed)           0.186     9.969    scemi_settabledut_dut_prb_control_data_out_next/O1
    SLICE_X199Y143       LUT6 (Prop_lut6_I0_O)        0.136    10.105 f  scemi_settabledut_dut_prb_control_data_out_next/fifoMem_reg_0_7_0_5_i_8/O
                         net (fo=2, routed)           0.244    10.349    scemi_settabledut_dut_prb_control_data_out_next/n_0_fifoMem_reg_0_7_0_5_i_8
    SLICE_X199Y143       LUT2 (Prop_lut2_I1_O)        0.043    10.392 f  scemi_settabledut_dut_prb_control_data_out_next/fifoMem_reg_0_7_0_5_i_5/O
                         net (fo=70, routed)          2.074    12.466    scemi_settabledut_dut_prb_control_data_out_next/MUX_scemi_init_state_msgFIFO$enq_1__SEL_1
    SLICE_X175Y136       LUT5 (Prop_lut5_I1_O)        0.043    12.509 r  scemi_settabledut_dut_prb_control_data_out_next/fifoMem_reg_0_7_18_23_i_1/O
                         net (fo=1, routed)           0.789    13.298    scemi_init_state_msgFIFO/fifoMem_reg_0_7_18_23/DIA1
    SLICE_X176Y137       RAMD32                                       r  scemi_init_state_msgFIFO/fifoMem_reg_0_7_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.396    23.492    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X167Y139       FDCE (Prop_fdce_C_Q)         0.178    23.670 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         0.826    24.496    scemi_init_state_msgFIFO/fifoMem_reg_0_7_18_23/WCLK
    SLICE_X176Y137                                                    r  scemi_init_state_msgFIFO/fifoMem_reg_0_7_18_23/RAMA_D1/CLK
                         clock pessimism              0.350    24.846    
                         clock uncertainty           -0.072    24.774    
    SLICE_X176Y137       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140    24.634    scemi_init_state_msgFIFO/fifoMem_reg_0_7_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.634    
                         arrival time                         -13.298    
  -------------------------------------------------------------------
                         slack                                 11.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_prb_control_ackFifo/data0_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_prb_control_data_out_beats_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.360%)  route 0.190ns (61.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.674     1.646    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X167Y139       FDCE (Prop_fdce_C_Q)         0.100     1.746 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         0.974     2.720    scemi_settabledut_dut_prb_control_ackFifo/p_0_in
    SLICE_X202Y137                                                    r  scemi_settabledut_dut_prb_control_ackFifo/data0_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y137       FDRE (Prop_fdre_C_Q)         0.118     2.838 r  scemi_settabledut_dut_prb_control_ackFifo/data0_reg_reg[29]/Q
                         net (fo=2, routed)           0.190     3.028    scemi_settabledut_dut_prb_control_ackFifo$D_OUT[29]
    SLICE_X199Y136       FDSE                                         r  scemi_settabledut_dut_prb_control_data_out_beats_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.895     1.937    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X167Y139       FDCE (Prop_fdce_C_Q)         0.124     2.061 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         1.178     3.239    p_0_in_0
    SLICE_X199Y136                                                    r  scemi_settabledut_dut_prb_control_data_out_beats_reg[29]/C
                         clock pessimism             -0.315     2.924    
    SLICE_X199Y136       FDSE (Hold_fdse_C_D)         0.047     2.971    scemi_settabledut_dut_prb_control_data_out_beats_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_uclkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDPE/C      n/a            0.750     20.000  19.250  SLICE_X206Y137  scemi_init_state_msgFIFO/sGEnqPtr1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X180Y140  scemi_init_state_msgFIFO/fifoMem_reg_0_7_48_53/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X200Y136  scemi_init_state_msgFIFO/fifoMem_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT
  To Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKFBOUT
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     8.000   6.591   BUFGCTRL_X0Y9    scemi_scemi_clkgen_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT0B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_sys_clk_buf/O }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { sys_clk/O }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  my_clk_usr
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack        3.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_started_reg/C
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/dDoutReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_clk_usr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (my_clk_usr rise@10.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 0.481ns (8.252%)  route 5.348ns (91.748%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 7.701 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.002ns
    Clock Pessimism Removal (CPR):    -0.728ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.992 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.461    -4.531    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=437, routed)         1.436    -3.002    scemi_settabledut_dut_dutIfc_m_dut/tpDec/usrClk_mmcm_clkout0buffer$O
    SLICE_X179Y157                                                    r  scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y157       FDRE (Prop_fdre_C_Q)         0.223    -2.779 f  scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_started_reg/Q
                         net (fo=16, routed)          1.940    -0.839    scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_started
    SLICE_X152Y141       LUT5 (Prop_lut5_I2_O)        0.043    -0.796 r  scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_started_i_20/O
                         net (fo=1, routed)           0.368    -0.428    scemi_settabledut_dut_dutIfc_m_dut/tpDec/n_0_tp_started_i_20
    SLICE_X152Y139       LUT6 (Prop_lut6_I5_O)        0.043    -0.385 r  scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_started_i_17/O
                         net (fo=1, routed)           0.161    -0.224    scemi_settabledut_dut_dutIfc_m_dut/tpDec/n_0_tp_started_i_17
    SLICE_X152Y139       LUT6 (Prop_lut6_I4_O)        0.043    -0.181 r  scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_started_i_7/O
                         net (fo=1, routed)           0.443     0.262    scemi_settabledut_dut_dutIfc_m_dut/tpDec/decrypt_ciphertextFIFO/I4
    SLICE_X156Y138       LUT6 (Prop_lut6_I5_O)        0.043     0.305 r  scemi_settabledut_dut_dutIfc_m_dut/tpDec/decrypt_ciphertextFIFO/tp_started_i_2/O
                         net (fo=2, routed)           1.640     1.946    scemi_settabledut_dut_dutIfc_m_dut/tpDec/decrypt_ciphertextFIFO/RDY_setKey_0
    SLICE_X179Y157       LUT3 (Prop_lut3_I0_O)        0.043     1.989 r  scemi_settabledut_dut_dutIfc_m_dut/tpDec/decrypt_ciphertextFIFO/dDoutReg[0]_i_2/O
                         net (fo=2, routed)           0.454     2.443    scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/I2
    SLICE_X175Y157       LUT6 (Prop_lut6_I4_O)        0.043     2.486 r  scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/dDoutReg[0]_i_1/O
                         net (fo=7, routed)           0.341     2.827    scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/n_0_dDoutReg[0]_i_1
    SLICE_X179Y156       FDRE                                         r  scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/dDoutReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  sys_clk/O
                         net (fo=1, routed)           0.986    10.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020     4.966 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.352     6.318    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.401 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=437, routed)         1.300     7.701    scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/usrClk_mmcm_clkout0buffer$O
    SLICE_X179Y156                                                    r  scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/dDoutReg_reg[0]/C
                         clock pessimism             -0.728     6.973    
                         clock uncertainty           -0.066     6.907    
    SLICE_X179Y156       FDRE (Setup_fdre_C_CE)      -0.201     6.706    scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/dDoutReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  3.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_round_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_round_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_clk_usr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk_usr rise@0.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.178ns (38.565%)  route 0.284ns (61.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    -0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -2.231 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.644    -1.587    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=437, routed)         0.681    -0.880    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/usrClk_mmcm_clkout0buffer$O
    SLICE_X194Y150                                                    r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_round_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y150       FDRE (Prop_fdre_C_Q)         0.100    -0.780 r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_round_4_reg[0]/Q
                         net (fo=3, routed)           0.284    -0.496    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_round_4[0]
    SLICE_X190Y148       LUT2 (Prop_lut2_I0_O)        0.028    -0.468 r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_round_0[3]_i_5/O
                         net (fo=1, routed)           0.000    -0.468    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/n_0_encrypt_round_0[3]_i_5
    SLICE_X190Y148       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050    -0.418 r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_round_0_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.418    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_round_0$D_IN[0]
    SLICE_X190Y148       FDRE                                         r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_round_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.607 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.693    -1.914    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=437, routed)         0.956    -0.928    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/usrClk_mmcm_clkout0buffer$O
    SLICE_X190Y148                                                    r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_round_0_reg[0]/C
                         clock pessimism              0.315    -0.613    
    SLICE_X190Y148       FDRE (Hold_fdre_C_D)         0.092    -0.521    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_round_0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clk_usr
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y16   usrClk_mmcm_clkout0buffer/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X192Y161   scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/fifoMem_reg_0_1_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X192Y161   scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/fifoMem_reg_0_1_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKFBOUT
  To Clock:  usrClk_mmcm_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKFBOUT
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { usrClk_mmcm_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y17   usrClk_mmcm_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT0B
  To Clock:  usrClk_mmcm_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT0B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT1
  To Clock:  usrClk_mmcm_pll$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT1B
  To Clock:  usrClk_mmcm_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT2
  To Clock:  usrClk_mmcm_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT2B
  To Clock:  usrClk_mmcm_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT3
  To Clock:  usrClk_mmcm_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT3B
  To Clock:  usrClk_mmcm_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT4
  To Clock:  usrClk_mmcm_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT5
  To Clock:  usrClk_mmcm_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT6
  To Clock:  usrClk_mmcm_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 0.236ns (4.036%)  route 5.612ns (95.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns = ( 14.775 - 8.000 ) 
    Source Clock Delay      (SCD):    7.292ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.606     7.292    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X178Y106                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y106       FDRE (Prop_fdre_C_Q)         0.236     7.528 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=747, routed)         5.612    13.140    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X217Y135       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     9.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449    11.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.682    13.172    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    13.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.520    14.775    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X217Y135                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.519    15.294    
                         clock uncertainty           -0.071    15.223    
    SLICE_X217Y135       FDRE (Setup_fdre_C_R)       -0.384    14.839    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.140    
  -------------------------------------------------------------------
                         slack                                  1.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/di_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.171ns (54.037%)  route 0.145ns (45.963%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.797ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         0.812     3.237    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/CLK
    SLICE_X221Y98                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y98        FDRE (Prop_fdre_C_Q)         0.100     3.337 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[11]/Q
                         net (fo=4, routed)           0.145     3.482    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2[11]
    SLICE_X220Y100       LUT6 (Prop_lut6_I1_O)        0.028     3.510 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/di_reg[11]_i_2__3/O
                         net (fo=1, routed)           0.000     3.510    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/n_0_di_reg[11]_i_2__3
    SLICE_X220Y100       MUXF7 (Prop_muxf7_I0_O)      0.043     3.553 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/di_reg_reg[11]_i_1__3/O
                         net (fo=1, routed)           0.000     3.553    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/n_0_di_reg_reg[11]_i_1__3
    SLICE_X220Y100       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/di_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         0.983     3.797    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/CLK
    SLICE_X220Y100                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/di_reg_reg[11]/C
                         clock pessimism             -0.417     3.380    
    SLICE_X220Y100       FDRE (Hold_fdre_C_D)         0.092     3.472    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/di_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X217Y139       scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[12]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X221Y99        scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/ovrd_reg2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408     4.000   2.592    BUFGCTRL_X0Y1    scemi_pcie_ep/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     10.000  8.929   MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRDATA[38]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.622ns (27.525%)  route 1.638ns (72.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.777ns = ( 10.777 - 4.000 ) 
    Source Clock Delay      (SCD):    7.550ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.864     7.550    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/user_clk
    RAMB36_X13Y19                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y19        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.622     8.172 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DOBDO[2]
                         net (fo=1, routed)           1.638     9.809    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/n_30_pcie_bram_top
    PCIE_X1Y0            PCIE_2_1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRDATA[38]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.522    10.777    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                         clock pessimism              0.446    11.223    
                         clock uncertainty           -0.065    11.158    
    PCIE_X1Y0            PCIE_2_1 (Setup_pcie_2_1_USERCLK_MIMTXRDATA[38])
                                                      0.102    11.260    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  1.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.031ns (6.117%)  route 0.476ns (93.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.894ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     3.181    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[10])
                                                      0.031     3.212 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[10]
                         net (fo=4, routed)           0.476     3.687    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXRADDR[10]
    RAMB36_X13Y18        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.080     3.894    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/user_clk
    RAMB36_X13Y18                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.417     3.477    
    RAMB36_X13Y18        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     3.660    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                2.000     4.000   2.000    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.476   0.084    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 scemi_1_outFifo/data0_reg_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTCFGGNT
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.481ns (13.406%)  route 3.107ns (86.594%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.777ns = ( 10.777 - 4.000 ) 
    Source Clock Delay      (SCD):    7.287ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.601     7.287    scemi_1_outFifo/scemi_pcie_ep$user_clk_out
    SLICE_X181Y115                                                    r  scemi_1_outFifo/data0_reg_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y115       FDRE (Prop_fdre_C_Q)         0.223     7.510 r  scemi_1_outFifo/data0_reg_reg[68]/Q
                         net (fo=2, routed)           0.543     8.053    scemi_1_outFifo/n_0_data0_reg_reg[68]
    SLICE_X181Y117       LUT6 (Prop_lut6_I2_O)        0.043     8.096 f  scemi_1_outFifo/full_reg_i_3__9/O
                         net (fo=3, routed)           0.368     8.464    scemi_1_outFifo/n_0_full_reg_i_3__9
    SLICE_X189Y117       LUT5 (Prop_lut5_I2_O)        0.043     8.507 r  scemi_1_outFifo/throttle_ctl_pipeline.reg_tvalid_i_2/O
                         net (fo=128, routed)         0.474     8.981    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/I17
    SLICE_X198Y119       LUT3 (Prop_lut3_I1_O)        0.043     9.024 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/throttle_ctl_pipeline.reg_tvalid_i_1/O
                         net (fo=140, routed)         0.140     9.164    scemi_1_outFifo/CAN_FIRE_RL_scemi_drive_axi_tx_info
    SLICE_X198Y119       LUT4 (Prop_lut4_I0_O)        0.043     9.207 r  scemi_1_outFifo/throttle_ctl_pipeline.reg_tlast_i_1/O
                         net (fo=6, routed)           0.539     9.746    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/scemi_pcie_ep$s_axis_tx_tlast
    SLICE_X205Y116       LUT5 (Prop_lut5_I0_O)        0.043     9.789 f  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_5/O
                         net (fo=4, routed)           0.297    10.085    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/O3
    SLICE_X206Y116       LUT4 (Prop_lut4_I3_O)        0.043    10.128 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_2/O
                         net (fo=1, routed)           0.746    10.875    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/trn_tcfg_gnt
    PCIE_X1Y0            PCIE_2_1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTCFGGNT
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.522    10.777    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/I10
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism              0.519    11.296    
                         clock uncertainty           -0.065    11.231    
    PCIE_X1Y0            PCIE_2_1 (Setup_pcie_2_1_USERCLK2_TRNTCFGGNT)
                                                     -0.026    11.205    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  0.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[56]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.100ns (17.555%)  route 0.470ns (82.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.749     3.174    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/I2
    SLICE_X206Y118                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y118       FDRE (Prop_fdre_C_Q)         0.100     3.274 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]/Q
                         net (fo=1, routed)           0.470     3.744    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/trn_td[56]
    PCIE_X1Y0            PCIE_2_1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[56]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.979     3.793    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/I10
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.599     3.194    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[56])
                                                      0.491     3.685    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2  n/a            4.000     4.000   0.000   PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKFBOUT
  To Clock:  scemi_clkgen_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKFBOUT
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_clkgen_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     4.000   2.592   BUFGCTRL_X0Y5    scemi_clkgen_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT0B
  To Clock:  scemi_clkgen_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT0B
Waveform:           { 4 8 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1
  To Clock:  scemi_clkgen_pll$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1B
  To Clock:  scemi_clkgen_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2
  To Clock:  scemi_clkgen_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2B
  To Clock:  scemi_clkgen_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3
  To Clock:  scemi_clkgen_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3B
  To Clock:  scemi_clkgen_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT4
  To Clock:  scemi_clkgen_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT5
  To Clock:  scemi_clkgen_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT6
  To Clock:  scemi_clkgen_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 scemi_1_fifoTxData_elem0_status_0_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2)
  Destination:            scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by noc_clk)
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.139ns  (logic 0.395ns (7.687%)  route 4.744ns (92.313%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y117                                    0.000     0.000 r  scemi_1_fifoTxData_elem0_status_0_reg/C
    SLICE_X185Y117       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  scemi_1_fifoTxData_elem0_status_0_reg/Q
                         net (fo=6, routed)           0.611     0.834    scemi_bridge/pbb_arbiter/tlp_out_fifo/scemi_1_fifoTxData_elem0_status_0
    SLICE_X184Y117       LUT3 (Prop_lut3_I0_O)        0.043     0.877 f  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[151]_i_4/O
                         net (fo=2, routed)           0.574     1.451    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[151]_i_4
    SLICE_X182Y119       LUT6 (Prop_lut6_I1_O)        0.043     1.494 f  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[151]_i_2/O
                         net (fo=128, routed)         0.889     2.384    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[151]_i_2
    SLICE_X186Y116       LUT3 (Prop_lut3_I1_O)        0.043     2.427 r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[151]_i_3/O
                         net (fo=129, routed)         2.669     5.096    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[151]_i_3
    SLICE_X166Y111       LUT6 (Prop_lut6_I2_O)        0.043     5.139 r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[99]_i_1__2/O
                         net (fo=1, routed)           0.000     5.139    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[99]_i_1__2
    SLICE_X166Y111       FDRE                                         r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X166Y111       FDRE (Setup_fdre_C_D)        0.066     8.066    scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[99]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  2.927    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       13.672ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.672ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_settabledut_softrst_resp_res_fifo/sSyncReg1_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.116ns  (logic 0.438ns (7.162%)  route 5.678ns (92.838%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y148                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
    SLICE_X160Y148       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/Q
                         net (fo=7, routed)           0.704     0.963    scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_rstgen_rstgen$OUT_RST
    SLICE_X162Y152       LUT2 (Prop_lut2_I0_O)        0.043     1.006 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.578     3.584    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.677 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.709     5.386    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X194Y160       LUT1 (Prop_lut1_I0_O)        0.043     5.429 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__3/O
                         net (fo=45, routed)          0.687     6.116    scemi_settabledut_softrst_resp_res_fifo/I1
    SLICE_X199Y158       FDCE                                         f  scemi_settabledut_softrst_resp_res_fifo/sSyncReg1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X199Y158       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_settabledut_softrst_resp_res_fifo/sSyncReg1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 13.672    





---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       17.383ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.383ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock)
  Destination:            scemi_processor_req_res_fifo/dGDeqPtr1_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.405ns  (logic 0.266ns (11.060%)  route 2.139ns (88.940%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y149                                    0.000     0.000 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X167Y149       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=6, routed)           0.670     0.893    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X172Y152       LUT2 (Prop_lut2_I0_O)        0.043     0.936 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[4]_i_1/O
                         net (fo=304, routed)         1.469     2.405    scemi_processor_req_res_fifo/I3
    SLICE_X173Y153       FDCE                                         f  scemi_processor_req_res_fifo/dGDeqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X173Y153       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_processor_req_res_fifo/dGDeqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                 17.383    





---------------------------------------------------------------------------------------------------
From Clock:  my_clk_usr
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       15.992ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.992ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr)
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dEnqPtr_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.796ns  (logic 0.302ns (7.955%)  route 3.494ns (92.045%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y156                                    0.000     0.000 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
    SLICE_X170Y156       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=13, routed)          0.662     0.921    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X162Y152       LUT1 (Prop_lut1_I0_O)        0.043     0.964 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/decrypt_round_2[23]_i_1/O
                         net (fo=312, routed)         2.832     3.796    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/SR[0]
    SLICE_X194Y161       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dEnqPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X194Y161       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dEnqPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                 15.992    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       11.536ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.536ns  (required time - arrival time)
  Source:                 scemi_init_state_any_in_reset_uclk_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clock)
  Destination:            scemi_init_state_msgFIFO/fifoMem_reg_0_7_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by uclock)
  Path Group:             uclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.324ns  (logic 0.715ns (8.589%)  route 7.609ns (91.411%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y143                                    0.000     0.000 r  scemi_init_state_any_in_reset_uclk_reg/C
    SLICE_X166Y143       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  scemi_init_state_any_in_reset_uclk_reg/Q
                         net (fo=3, routed)           1.532     1.791    scemi_settabledut_softrst_resp_res_fifo/scemi_init_state_any_in_reset_uclk
    SLICE_X196Y143       LUT6 (Prop_lut6_I4_O)        0.043     1.834 f  scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_7_0_5_i_9/O
                         net (fo=1, routed)           1.031     2.865    scemi_settabledut_softrst_resp_outport_next/I2
    SLICE_X177Y137       LUT3 (Prop_lut3_I2_O)        0.049     2.914 r  scemi_settabledut_softrst_resp_outport_next/fifoMem_reg_0_7_0_5_i_6/O
                         net (fo=74, routed)          1.753     4.668    scemi_settabledut_dut_prb_control_data_out_next/WILL_FIRE_RL_scemi_settabledut_softrst_resp_connect_res_mkConnectionGetPut
    SLICE_X199Y142       LUT3 (Prop_lut3_I1_O)        0.142     4.810 f  scemi_settabledut_dut_prb_control_data_out_next/sNotFullReg_i_3/O
                         net (fo=2, routed)           0.186     4.996    scemi_settabledut_dut_prb_control_data_out_next/O1
    SLICE_X199Y143       LUT6 (Prop_lut6_I0_O)        0.136     5.132 f  scemi_settabledut_dut_prb_control_data_out_next/fifoMem_reg_0_7_0_5_i_8/O
                         net (fo=2, routed)           0.244     5.375    scemi_settabledut_dut_prb_control_data_out_next/n_0_fifoMem_reg_0_7_0_5_i_8
    SLICE_X199Y143       LUT2 (Prop_lut2_I1_O)        0.043     5.418 f  scemi_settabledut_dut_prb_control_data_out_next/fifoMem_reg_0_7_0_5_i_5/O
                         net (fo=70, routed)          2.074     7.492    scemi_settabledut_dut_prb_control_data_out_next/MUX_scemi_init_state_msgFIFO$enq_1__SEL_1
    SLICE_X175Y136       LUT5 (Prop_lut5_I1_O)        0.043     7.535 r  scemi_settabledut_dut_prb_control_data_out_next/fifoMem_reg_0_7_18_23_i_1/O
                         net (fo=1, routed)           0.789     8.324    scemi_init_state_msgFIFO/fifoMem_reg_0_7_18_23/DIA1
    SLICE_X176Y137       RAMD32                                       r  scemi_init_state_msgFIFO/fifoMem_reg_0_7_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X176Y137       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140    19.860    scemi_init_state_msgFIFO/fifoMem_reg_0_7_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         19.860    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                 11.536    





---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       14.061ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock)
  Destination:            scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr1_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.752ns  (logic 0.402ns (6.989%)  route 5.350ns (93.011%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y148                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X167Y148       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.376     0.599    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X162Y152       LUT2 (Prop_lut2_I1_O)        0.043     0.642 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.578     3.220    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.313 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.709     5.022    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X194Y160       LUT1 (Prop_lut1_I0_O)        0.043     5.065 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__3/O
                         net (fo=45, routed)          0.687     5.752    scemi_settabledut_softrst_resp_res_fifo/I1
    SLICE_X198Y158       FDPE                                         f  scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X198Y158       FDPE (Recov_fdpe_C_PRE)     -0.187    19.813    scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.813    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 14.061    





---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack        8.075ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.075ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cclock)
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg_c/CLR
                            (rising edge-triggered cell FDCE clocked by my_clk_usr)
  Path Group:             my_clk_usr
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.713ns  (logic 0.302ns (17.633%)  route 1.411ns (82.367%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y159                                    0.000     0.000 r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
    SLICE_X172Y159       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/Q
                         net (fo=1, routed)           0.359     0.618    scemi_settabledut_dut_dutIfc_myrst/rstSync/OUT_RST
    SLICE_X172Y158       LUT1 (Prop_lut1_I0_O)        0.043     0.661 f  scemi_settabledut_dut_dutIfc_myrst/rstSync/dGDeqPtr[2]_i_1__0/O
                         net (fo=48, routed)          1.052     1.713    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/I1
    SLICE_X174Y157       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X174Y157       FDCE (Recov_fdce_C_CLR)     -0.212     9.788    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg_c
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                  8.075    





---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.878ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk)
  Destination:            scemi_1_fifoTxData_dInReset_pre_isInReset_reg/PRE
                            (rising edge-triggered cell FDPE clocked by userclk2)
  Path Group:             userclk2
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.935ns  (logic 0.302ns (7.674%)  route 3.633ns (92.326%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y63                                     0.000     0.000 r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
    SLICE_X178Y63        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=139, routed)         3.149     3.408    scemi_epReset250/I1
    SLICE_X190Y121       LUT2 (Prop_lut2_I1_O)        0.043     3.451 f  scemi_epReset250/scemi_1_fifoTxData_dInReset_pre_isInReset_i_1/O
                         net (fo=2, routed)           0.484     3.935    n_2_scemi_epReset250
    SLICE_X190Y121       FDPE                                         f  scemi_1_fifoTxData_dInReset_pre_isInReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X190Y121       FDPE (Recov_fdpe_C_PRE)     -0.187     7.813    scemi_1_fifoTxData_dInReset_pre_isInReset_reg
  -------------------------------------------------------------------
                         required time                          7.813    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                  3.878    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       14.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.861ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_softrst_resp_res_fifo/sSyncReg1_reg[0]/CLR
                            (recovery check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 0.402ns (6.989%)  route 5.350ns (93.011%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 24.886 - 20.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.308     3.539    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X160Y152       FDCE (Prop_fdce_C_Q)         0.259     3.798 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         0.514     4.312    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/sCLK
    SLICE_X167Y148                                                    r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y148       FDCE (Prop_fdce_C_Q)         0.223     4.535 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.376     4.911    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X162Y152       LUT2 (Prop_lut2_I1_O)        0.043     4.954 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.578     7.532    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     7.625 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.709     9.334    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X194Y160       LUT1 (Prop_lut1_I0_O)        0.043     9.377 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__3/O
                         net (fo=45, routed)          0.687    10.064    scemi_settabledut_softrst_resp_res_fifo/I1
    SLICE_X199Y158       FDCE                                         f  scemi_settabledut_softrst_resp_res_fifo/sSyncReg1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.173    23.269    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X160Y152       FDCE (Prop_fdce_C_Q)         0.206    23.475 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         1.411    24.886    scemi_settabledut_softrst_resp_res_fifo/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X199Y158                                                    r  scemi_settabledut_softrst_resp_res_fifo/sSyncReg1_reg[0]/C
                         clock pessimism              0.323    25.209    
                         clock uncertainty           -0.072    25.137    
    SLICE_X199Y158       FDCE (Recov_fdce_C_CLR)     -0.212    24.925    scemi_settabledut_softrst_resp_res_fifo/sSyncReg1_reg[0]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 14.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/sDeqPtr_reg[0]/CLR
                            (removal check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.146ns (29.617%)  route 0.347ns (70.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.595     1.567    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X160Y152       FDCE (Prop_fdce_C_Q)         0.118     1.685 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         0.463     2.148    scemi_settabledut_dut_dutIfc_myrst/rstSync/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X172Y159                                                    r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y159       FDCE (Prop_fdce_C_Q)         0.118     2.266 r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/Q
                         net (fo=1, routed)           0.180     2.446    scemi_settabledut_dut_dutIfc_myrst/rstSync/OUT_RST
    SLICE_X172Y158       LUT1 (Prop_lut1_I0_O)        0.028     2.474 f  scemi_settabledut_dut_dutIfc_myrst/rstSync/dGDeqPtr[2]_i_1__0/O
                         net (fo=48, routed)          0.167     2.641    scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/I1
    SLICE_X172Y157       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.797     1.839    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X160Y152       FDCE (Prop_fdce_C_Q)         0.147     1.986 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         0.505     2.491    scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X172Y157                                                    r  scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/sDeqPtr_reg[0]/C
                         clock pessimism             -0.301     2.190    
    SLICE_X172Y157       FDCE (Remov_fdce_C_CLR)     -0.050     2.140    scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.501    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_rstgen_init_reg__0/CLR
                            (recovery check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (core_clock fall@5.000ns - core_clock rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.359ns (13.307%)  route 2.339ns (86.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 8.495 - 5.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.471     3.702    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X164Y133                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y133       FDCE (Prop_fdce_C_Q)         0.236     3.938 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.464     4.402    scemi_network_status/rstSync/OUT_RST
    SLICE_X164Y133       LUT1 (Prop_lut1_I0_O)        0.123     4.525 f  scemi_network_status/rstSync/scemi_init_state_cycle_stamp[0]_i_1/O
                         net (fo=169, routed)         1.875     6.400    n_0_scemi_network_status
    SLICE_X167Y147       FDCE                                         f  scemi_rstgen_init_reg__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     5.000 f  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013     7.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.789     8.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.669 f  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344     7.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.399     8.495    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X167Y147                                                    r  scemi_rstgen_init_reg__0/C  (IS_INVERTED)
                         clock pessimism              0.223     8.718    
                         clock uncertainty           -0.072     8.646    
    SLICE_X167Y147       FDCE (Recov_fdce_C_CLR)     -0.208     8.438    scemi_rstgen_init_reg__0
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  2.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_uclkgen/current_clk_reg/CLR
                            (removal check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.171ns (16.112%)  route 0.890ns (83.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.642     1.614    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X164Y133                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y133       FDCE (Prop_fdce_C_Q)         0.107     1.721 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.237     1.958    scemi_network_status/rstSync/OUT_RST
    SLICE_X164Y133       LUT1 (Prop_lut1_I0_O)        0.064     2.022 f  scemi_network_status/rstSync/scemi_init_state_cycle_stamp[0]_i_1/O
                         net (fo=169, routed)         0.653     2.675    scemi_uclkgen/I1
    SLICE_X167Y139       FDCE                                         f  scemi_uclkgen/current_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.895     1.937    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X167Y139                                                    r  scemi_uclkgen/current_clk_reg/C
                         clock pessimism             -0.258     1.679    
    SLICE_X167Y139       FDCE (Remov_fdce_C_CLR)     -0.069     1.610    scemi_uclkgen/current_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  1.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  my_clk_usr
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack        6.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (my_clk_usr rise@10.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.302ns (8.160%)  route 3.399ns (91.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.291ns = ( 7.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.069ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.992 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.461    -4.531    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=437, routed)         1.369    -3.069    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/usrClk_mmcm_clkout0buffer$O
    SLICE_X170Y156                                                    r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y156       FDCE (Prop_fdce_C_Q)         0.259    -2.810 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=13, routed)          0.662    -2.148    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X162Y152       LUT1 (Prop_lut1_I0_O)        0.043    -2.105 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/decrypt_round_2[23]_i_1/O
                         net (fo=312, routed)         2.737     0.632    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/SR[0]
    SLICE_X193Y160       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  sys_clk/O
                         net (fo=1, routed)           0.986    10.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020     4.966 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.352     6.318    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.401 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=437, routed)         1.308     7.709    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/usrClk_mmcm_clkout0buffer$O
    SLICE_X193Y160                                                    r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]/C
                         clock pessimism             -0.753     6.956    
                         clock uncertainty           -0.066     6.890    
    SLICE_X193Y160       FDCE (Recov_fdce_C_CLR)     -0.212     6.678    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  6.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.066ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sGEnqPtr_reg[0]/CLR
                            (removal check against rising-edge clock my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk_usr rise@0.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.146ns (6.955%)  route 1.953ns (93.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.003ns
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    -0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -2.231 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.644    -1.587    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=437, routed)         0.630    -0.931    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/usrClk_mmcm_clkout0buffer$O
    SLICE_X170Y156                                                    r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y156       FDCE (Prop_fdce_C_Q)         0.118    -0.813 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=13, routed)          0.372    -0.441    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X162Y152       LUT1 (Prop_lut1_I0_O)        0.028    -0.413 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/decrypt_round_2[23]_i_1/O
                         net (fo=312, routed)         1.581     1.168    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/SR[0]
    SLICE_X190Y160       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sGEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.607 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.693    -1.914    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=437, routed)         0.881    -1.003    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/usrClk_mmcm_clkout0buffer$O
    SLICE_X190Y160                                                    r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sGEnqPtr_reg[0]/C
                         clock pessimism              0.155    -0.848    
    SLICE_X190Y160       FDCE (Remov_fdce_C_CLR)     -0.050    -0.898    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sGEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.898    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  2.066    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_setkey_inport_ending_reset/dSyncPulse_reg/CLR
                            (recovery check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 0.308ns (4.701%)  route 6.244ns (95.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.616ns = ( 11.616 - 8.000 ) 
    Source Clock Delay      (SCD):    4.005ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.774     4.005    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X178Y63                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y63        FDCE (Prop_fdce_C_Q)         0.259     4.264 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=139, routed)         2.679     6.943    scemi_epReset125/O2
    SLICE_X165Y113       LUT1 (Prop_lut1_I0_O)        0.049     6.992 f  scemi_epReset125/route_from_dma_i_1/O
                         net (fo=1261, routed)        3.565    10.557    scemi_setkey_inport_ending_reset/I1
    SLICE_X210Y137       FDCE                                         f  scemi_setkey_inport_ending_reset/dSyncPulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.520    11.616    scemi_setkey_inport_ending_reset/scemi_clkgen_clkout0buffer$O
    SLICE_X210Y137                                                    r  scemi_setkey_inport_ending_reset/dSyncPulse_reg/C
                         clock pessimism              0.150    11.766    
                         clock uncertainty           -0.063    11.703    
    SLICE_X210Y137       FDCE (Recov_fdce_C_CLR)     -0.305    11.398    scemi_setkey_inport_ending_reset/dSyncPulse_reg
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  0.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.002ns  (arrival time - required time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_fifoRxData_dInReset_pre_isInReset_reg/PRE
                            (removal check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.146ns (6.966%)  route 1.950ns (93.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.768     1.740    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X178Y63                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y63        FDCE (Prop_fdce_C_Q)         0.118     1.858 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=139, routed)         1.760     3.618    scemi_epReset250/I1
    SLICE_X190Y121       LUT2 (Prop_lut2_I1_O)        0.028     3.646 f  scemi_epReset250/scemi_1_fifoTxData_dInReset_pre_isInReset_i_1/O
                         net (fo=2, routed)           0.189     3.836    n_2_scemi_epReset250
    SLICE_X190Y120       FDPE                                         f  scemi_fifoRxData_dInReset_pre_isInReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.942     1.984    scemi_clkgen_clkout0buffer$O
    SLICE_X190Y120                                                    r  scemi_fifoRxData_dInReset_pre_isInReset_reg/C
                         clock pessimism             -0.098     1.886    
    SLICE_X190Y120       FDPE (Remov_fdpe_C_PRE)     -0.052     1.834    scemi_fifoRxData_dInReset_pre_isInReset_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  2.002    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       15.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.859ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_softrst_resp_outport_next/sSyncReg1_reg/PRE
                            (recovery check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.266ns (7.365%)  route 3.346ns (92.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 24.058 - 20.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.533     3.764    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X167Y139       FDCE (Prop_fdce_C_Q)         0.223     3.987 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         0.666     4.653    scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X167Y149                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y149       FDCE (Prop_fdce_C_Q)         0.223     4.876 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=6, routed)           0.670     5.546    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X172Y152       LUT2 (Prop_lut2_I0_O)        0.043     5.589 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[4]_i_1/O
                         net (fo=304, routed)         2.676     8.265    scemi_settabledut_softrst_resp_outport_next/I1
    SLICE_X173Y136       FDPE                                         f  scemi_settabledut_softrst_resp_outport_next/sSyncReg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.396    23.492    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X167Y139       FDCE (Prop_fdce_C_Q)         0.178    23.670 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         0.388    24.058    scemi_settabledut_softrst_resp_outport_next/p_0_in
    SLICE_X173Y136                                                    r  scemi_settabledut_softrst_resp_outport_next/sSyncReg1_reg/C
                         clock pessimism              0.317    24.375    
                         clock uncertainty           -0.072    24.303    
    SLICE_X173Y136       FDPE (Recov_fdpe_C_PRE)     -0.178    24.125    scemi_settabledut_softrst_resp_outport_next/sSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         24.125    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 15.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_softrst_req_res_fifo/sDeqPtr_reg[0]/CLR
                            (removal check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.128ns (13.006%)  route 0.856ns (86.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.674     1.646    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X167Y139       FDCE (Prop_fdce_C_Q)         0.100     1.746 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         0.361     2.107    scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X167Y149                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y149       FDCE (Prop_fdce_C_Q)         0.100     2.207 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=6, routed)           0.359     2.566    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X172Y152       LUT2 (Prop_lut2_I0_O)        0.028     2.594 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[4]_i_1/O
                         net (fo=304, routed)         0.497     3.092    scemi_settabledut_softrst_req_res_fifo/I3
    SLICE_X175Y152       FDCE                                         f  scemi_settabledut_softrst_req_res_fifo/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.895     1.937    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X167Y139       FDCE (Prop_fdce_C_Q)         0.124     2.061 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         0.824     2.885    scemi_settabledut_softrst_req_res_fifo/p_0_in
    SLICE_X175Y152                                                    r  scemi_settabledut_softrst_req_res_fifo/sDeqPtr_reg[0]/C
                         clock pessimism             -0.329     2.556    
    SLICE_X175Y152       FDCE (Remov_fdce_C_CLR)     -0.069     2.487    scemi_settabledut_softrst_req_res_fifo/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.605    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/sys_rst_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.302ns (15.684%)  route 1.624ns (84.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.776ns = ( 10.776 - 4.000 ) 
    Source Clock Delay      (SCD):    7.520ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.834     7.520    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X204Y53                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/sys_rst_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y53        FDRE (Prop_fdre_C_Q)         0.259     7.779 r  scemi_pcie_ep/pcie_7x_v1_10_i/sys_rst_n_int_reg/Q
                         net (fo=2, routed)           1.303     9.082    scemi_pcie_ep/pcie_7x_v1_10_i/sys_rst_n_int
    SLICE_X206Y108       LUT2 (Prop_lut2_I1_O)        0.043     9.125 f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_i_1/O
                         net (fo=2, routed)           0.321     9.446    scemi_pcie_ep/pcie_7x_v1_10_i/n_0_user_reset_out_i_1
    SLICE_X206Y108       FDPE                                         f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.521    10.776    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X206Y108                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/C
                         clock pessimism              0.446    11.222    
                         clock uncertainty           -0.065    11.157    
    SLICE_X206Y108       FDPE (Recov_fdpe_C_PRE)     -0.178    10.979    scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  1.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.938%)  route 0.330ns (72.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.755     3.180    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X207Y108                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y108       FDRE (Prop_fdre_C_Q)         0.100     3.280 f  scemi_pcie_ep/pcie_7x_v1_10_i/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.186     3.466    scemi_pcie_ep/pcie_7x_v1_10_i/n_0_pl_received_hot_rst_q_reg
    SLICE_X206Y108       LUT2 (Prop_lut2_I0_O)        0.028     3.494 f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_i_1/O
                         net (fo=2, routed)           0.145     3.638    scemi_pcie_ep/pcie_7x_v1_10_i/n_0_user_reset_out_i_1
    SLICE_X206Y108       FDPE                                         f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.979     3.793    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X206Y108                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/C
                         clock pessimism             -0.602     3.191    
    SLICE_X206Y108       FDPE (Remov_fdpe_C_PRE)     -0.072     3.119    scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  0.519    





