
****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Sep 24 21:12:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/synthesize.tcl
# set_param general.maxThreads 8
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*}  match]} {
#     set fpo_ver 7.0
# }
# read_vhdl -vhdl2008 [glob /home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/*.vhd]
# source /home/shundroid/dynamatic/tools/backend/synth-resources/addf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name addf_vitis_hls_single_precision_lat_8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Add \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name addf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips addf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files addf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files addf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'addf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'addf_vitis_hls_single_precision_lat_8'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/cmpf_vitis_hls_single_precision_lat_0.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name cmpf_vitis_hls_single_precision_lat_0
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 1 \
##                           CONFIG.c_result_fraction_width 0 \
##                           CONFIG.component_name cmpf_vitis_hls_single_precision_lat_0 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Compare \
##                           CONFIG.result_precision_type Custom \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips cmpf_vitis_hls_single_precision_lat_0] -quiet
## set_property generate_synth_checkpoint false [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
## generate_target {synthesis simulation} [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/divf_vitis_hls_single_precision_lat_28.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name divf_vitis_hls_single_precision_lat_28
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 28 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name divf_vitis_hls_single_precision_lat_28 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips divf_vitis_hls_single_precision_lat_28] -quiet
## set_property generate_synth_checkpoint false [get_files divf_vitis_hls_single_precision_lat_28.xci]
## generate_target {synthesis simulation} [get_files divf_vitis_hls_single_precision_lat_28.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divf_vitis_hls_single_precision_lat_28'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divf_vitis_hls_single_precision_lat_28'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/mulf_vitis_hls_single_precision_lat_4.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name mulf_vitis_hls_single_precision_lat_4
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage Max_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name mulf_vitis_hls_single_precision_lat_4 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Multiply \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips mulf_vitis_hls_single_precision_lat_4] -quiet
## set_property generate_synth_checkpoint false [get_files mulf_vitis_hls_single_precision_lat_4.xci]
## generate_target {synthesis simulation} [get_files mulf_vitis_hls_single_precision_lat_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/subf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name subf_vitis_hls_single_precision_lat_8
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Subtract \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name subf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips subf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files subf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files subf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subf_vitis_hls_single_precision_lat_8'...
# read_xdc /home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/period_10.000.xdc
# synth_design -top if_float2 -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top if_float2 -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3309384
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2197.797 ; gain = 441.797 ; free physical = 380 ; free virtual = 2861
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:39440]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:39512]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:39872]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:39944]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:59670]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:59742]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:60102]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:60174]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:75419]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:75491]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:75851]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:75923]
INFO: [Synth 8-638] synthesizing module 'if_float2' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/if_float2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_or_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_regblock' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:326]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_write_arbiter' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:232]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_write_arbiter_priority' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_write_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_write_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_write_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:110]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_write_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_write_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_write_arbiter_data' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_write_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_write_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:232]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_control' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_control' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:326]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_control' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_control' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_dataless' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_or_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_regblock' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_1.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_fifo' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_1.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_fifo_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_1.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_1.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_2.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_fifo' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_fifo_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_2.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_1' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_1' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3_dataless' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_or_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_regblock' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_merge' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_merge' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_or_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_regblock' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_or_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_regblock' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_buff' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-3491] module 'IntMultiplier_Freq711_uid5' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:714' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1125]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq711_uid9' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:572' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:845]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq711_uid9' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-3491] module 'DSPBlock_7x24_Freq711_uid11' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:610' bound to instance 'tile_1_mult' of component 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:896]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_7x24_Freq711_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-3491] module 'IntAdder_32_Freq711_uid14' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:649' bound to instance 'bitheapFinalAdd_bh7' of component 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:945]
INFO: [Synth 8-638] synthesizing module 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_32_Freq711_uid14' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_Freq711_uid5' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'IntAdder_33_Freq711_uid17' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:977' bound to instance 'RoundingAdder' of component 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq711_uid17' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-226] default block is never used [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1154]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_buff' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_buff' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mulf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_buff' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'FloatingPointAdder' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-3491] module 'RightShifterSticky24_by_max_26_Freq450_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:22' bound to instance 'RightShifterComponent' of component 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:492]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-3491] module 'IntAdder_27_Freq450_uid6' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:104' bound to instance 'fracAdder' of component 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:504]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq450_uid6' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-3491] module 'Normalizer_Z_28_28_28_Freq450_uid8' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:182' bound to instance 'LZCAndShifter' of component 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:512]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-3491] module 'IntAdder_34_Freq450_uid11' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:262' bound to instance 'roundingAdder' of component 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:527]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq450_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointAdder' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPComparator_32bit' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-3491] module 'IntComparator_31_111_F500_uid8' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:4116' bound to instance 'ExpFracCmp' of component 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:4238]
INFO: [Synth 8-638] synthesizing module 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'IntComparator_31_111_F500_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'FPComparator_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_or_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_regblock' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_5.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_fifo' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_fifo_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_5.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_1.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_buff' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_1.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_buff' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_1.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_or_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_regblock' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_or_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_regblock' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_4' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_5' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_5' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_store_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_store_0.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'handshake_store_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_store_0.vhd:33]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_2.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_buff' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_2.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_buff' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_2.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_2' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_2' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_6' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_6.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_6' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_6.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_3' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_3' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_7' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_7.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_7' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_constant_7.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_7.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7_dataless' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_7.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_7.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_buffer_7.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_divf_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_divf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_divf_0_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_divf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_divf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_divf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_divf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_divf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_divf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_divf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_divf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_divf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_divf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_divf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_divf_0_buff' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_divf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_divf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_divf_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'FloatingPointDivider' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1748]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable14' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2293]
INFO: [Synth 8-638] synthesizing module 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1193]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1194]
INFO: [Synth 8-226] default block is never used [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1201]
INFO: [Synth 8-256] done synthesizing module 'selFunction_Freq630_uid4' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1193]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable13' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2310]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable12' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2327]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable11' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2344]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable10' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2361]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable9' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2378]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable8' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2395]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable7' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2412]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable6' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2429]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable5' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2446]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable4' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2463]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable3' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2480]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable2' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2497]
INFO: [Synth 8-3491] module 'selFunction_Freq630_uid4' declared at '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1188' bound to instance 'SelFunctionTable1' of component 'selFunction_Freq630_uid4' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2514]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointDivider' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1748]
INFO: [Synth 8-256] done synthesizing module 'handshake_divf_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_divf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_or_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_regblock' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_1' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_trunci_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_1' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_trunci_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_0' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_0' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_3.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner_join' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_cond_br_3.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'if_float2' (0#1) [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/if_float2.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element remainingStores_reg was removed.  [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/handshake_mem_controller_0.vhd:388]
WARNING: [Synth 8-3936] Found unconnected internal register 'w0_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2526]
WARNING: [Synth 8-3936] Found unconnected internal register 'w1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2509]
WARNING: [Synth 8-3936] Found unconnected internal register 'w2_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2492]
WARNING: [Synth 8-3936] Found unconnected internal register 'w3_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2475]
WARNING: [Synth 8-3936] Found unconnected internal register 'w4_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2458]
WARNING: [Synth 8-3936] Found unconnected internal register 'w5_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2441]
WARNING: [Synth 8-3936] Found unconnected internal register 'w6_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2424]
WARNING: [Synth 8-3936] Found unconnected internal register 'w7_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2407]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2390]
WARNING: [Synth 8-3936] Found unconnected internal register 'w9_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2373]
WARNING: [Synth 8-3936] Found unconnected internal register 'w10_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2356]
WARNING: [Synth 8-3936] Found unconnected internal register 'w11_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2339]
WARNING: [Synth 8-3936] Found unconnected internal register 'w12_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2322]
WARNING: [Synth 8-3936] Found unconnected internal register 'w13_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2305]
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_store_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_store_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpf_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_17x24_Freq711_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module DSPBlock_17x24_Freq711_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[31] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[30] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[29] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[28] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[27] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[26] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[25] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[24] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[23] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[22] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[21] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[20] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[19] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[18] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[17] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[16] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[15] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[14] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[13] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[12] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[11] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[10] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[9] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[8] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[7] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[6] in module handshake_mem_controller_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port loadData[5] in module handshake_mem_controller_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2418.305 ; gain = 662.305 ; free physical = 311 ; free virtual = 2680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.242 ; gain = 668.242 ; free physical = 311 ; free virtual = 2681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.242 ; gain = 668.242 ; free physical = 311 ; free virtual = 2681
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2424.242 ; gain = 0.000 ; free physical = 311 ; free virtual = 2683
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/period_10.000.xdc]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/period_10.000.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.801 ; gain = 0.000 ; free physical = 302 ; free virtual = 2691
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2480.836 ; gain = 0.000 ; free physical = 303 ; free virtual = 2693
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2480.836 ; gain = 724.836 ; free physical = 415 ; free virtual = 2733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2488.805 ; gain = 732.805 ; free physical = 415 ; free virtual = 2733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2488.805 ; gain = 732.805 ; free physical = 415 ; free virtual = 2733
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProd_d1_reg' and it is trimmed from '48' to '47' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1107]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d3_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d2_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d2_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d2_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_d1_reg' and it is trimmed from '26' to '8' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d3_reg' and it is trimmed from '5' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d2_reg' and it is trimmed from '5' to '3' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '5' to '4' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_d1_reg' and it is trimmed from '34' to '23' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:419]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM_d1_reg' and it is trimmed from '28' to '27' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2269]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP_d2_reg' and it is trimmed from '28' to '27' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2268]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP_d1_reg' and it is trimmed from '28' to '27' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2267]
WARNING: [Synth 8-3936] Found unconnected internal register 'betaw3_d2_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2009]
WARNING: [Synth 8-3936] Found unconnected internal register 'betaw6_d2_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1998]
WARNING: [Synth 8-3936] Found unconnected internal register 'betaw9_d2_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1987]
WARNING: [Synth 8-3936] Found unconnected internal register 'betaw12_d2_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1976]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d17_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2035]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d16_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2034]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d15_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2033]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d14_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2032]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d13_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2031]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d12_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2030]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d11_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2029]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d10_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2028]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d9_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2027]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d8_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2026]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d7_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2025]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d6_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2024]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d5_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2023]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d4_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2022]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d3_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2021]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d2_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2020]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_d1_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2019]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d18_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2053]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d17_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2052]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d16_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2051]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d15_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2050]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d14_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2049]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d13_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2048]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d12_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2047]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d11_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2046]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d10_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2045]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d9_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2044]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d8_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2043]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d7_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2042]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d6_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2041]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d5_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2040]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d4_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2039]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d3_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2038]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d2_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2037]
WARNING: [Synth 8-3936] Found unconnected internal register 'qM14_d1_reg' and it is trimmed from '2' to '1' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2036]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2488.805 ; gain = 732.805 ; free physical = 413 ; free virtual = 2736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 3     
	   2 Input   33 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   3 Input   27 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 14    
	   3 Input   20 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 3     
	   4 Input   10 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 3     
+---XORs : 
	   2 Input     27 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               47 Bit    Registers := 2     
	               34 Bit    Registers := 30    
	               32 Bit    Registers := 6     
	               28 Bit    Registers := 9     
	               27 Bit    Registers := 33    
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 19    
	               23 Bit    Registers := 3     
	               19 Bit    Registers := 14    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 24    
	               14 Bit    Registers := 12    
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 24    
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 23    
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 274   
	                1 Bit    Registers := 278   
+---Muxes : 
	   2 Input   48 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   28 Bit        Muxes := 15    
	   3 Input   27 Bit        Muxes := 14    
	   2 Input   26 Bit        Muxes := 15    
	   2 Input   25 Bit        Muxes := 14    
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 32    
	   2 Input    8 Bit        Muxes := 25    
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 28    
	   4 Input    2 Bit        Muxes := 9     
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 51    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'absq1D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2018]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq2D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2015]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq3D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2012]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq4D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2007]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq5D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2004]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq6D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:2001]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq7D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1996]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq8D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1993]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq9D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1990]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq10D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1985]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq11D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1982]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq12D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1979]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq13D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1974]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq14D_d1_reg' and it is trimmed from '27' to '25' bits. [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/hdl/flopoco_ip_cores.vhd:1971]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2520.820 ; gain = 764.820 ; free physical = 367 ; free virtual = 2596
---------------------------------------------------------------------------------
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_0 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_4 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_2 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_5 : 0 0 : 1032 1032 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------+-----------------------+---------------+----------------+
|Module Name              | RTL Object            | Depth x Width | Implemented As | 
+-------------------------+-----------------------+---------------+----------------+
|selFunction_Freq630_uid4 | Y0                    | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable14/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable13/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable12/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable11/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable10/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable9/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable8/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable7/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable6/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable5/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable4/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable3/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable2/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable1/Y0  | 512x3         | LUT            | 
+-------------------------+-----------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 2533.820 ; gain = 777.820 ; free physical = 378 ; free virtual = 2594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2570.867 ; gain = 814.867 ; free physical = 322 ; free virtual = 2539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 2604.883 ; gain = 848.883 ; free physical = 316 ; free virtual = 2534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2722.695 ; gain = 966.695 ; free physical = 342 ; free virtual = 2478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2722.695 ; gain = 966.695 ; free physical = 342 ; free virtual = 2478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2722.695 ; gain = 966.695 ; free physical = 347 ; free virtual = 2483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2722.695 ; gain = 966.695 ; free physical = 347 ; free virtual = 2483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2722.695 ; gain = 966.695 ; free physical = 347 ; free virtual = 2483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2722.695 ; gain = 966.695 ; free physical = 347 ; free virtual = 2483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_float2   | mulf0/ip/sign_d4_reg                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | mulf0/ip/exc_d4_reg[1]                          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | mulf1/ip/sign_d4_reg                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | mulf1/ip/exc_d4_reg[1]                          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | addf0/ip/fracAdder/Y_0_d3_reg[10]               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|if_float2   | addf0/ip/fracAdder/X_0_d5_reg[10]               | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|if_float2   | addf0/ip/fracAdder/Y_1_d3_reg[14]               | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|if_float2   | addf0/ip/fracAdder/X_1_d5_reg[13]               | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|if_float2   | addf0/ip/extendedExpInc_d7_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|if_float2   | addf0/ip/signR_d7_reg                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | addf0/ip/RightShifterComponent/level1_d3_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | addf0/ip/RightShifterComponent/ps_d3_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | addf0/ip/excRt_d8_reg[1]                        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | addf0/ip/EffSub_d7_reg                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | addf1/ip/fracAdder/Y_0_d3_reg[10]               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|if_float2   | addf1/ip/fracAdder/X_0_d5_reg[10]               | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|if_float2   | addf1/ip/fracAdder/Y_1_d3_reg[14]               | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|if_float2   | addf1/ip/fracAdder/X_1_d5_reg[13]               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | addf1/ip/fracAdder/X_1_d5_reg[12]               | 4      | 13    | NO           | NO                 | YES               | 13     | 0       | 
|if_float2   | addf1/ip/extendedExpInc_d7_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|if_float2   | addf1/ip/signR_d7_reg                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | addf1/ip/RightShifterComponent/level1_d3_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | addf1/ip/RightShifterComponent/ps_d3_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | addf1/ip/excRt_d8_reg[1]                        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | addf1/ip/EffSub_d7_reg                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | addf2/ip/fracAdder/Y_0_d3_reg[10]               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|if_float2   | addf2/ip/fracAdder/X_0_d5_reg[10]               | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|if_float2   | addf2/ip/fracAdder/Y_1_d3_reg[14]               | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|if_float2   | addf2/ip/fracAdder/X_1_d5_reg[13]               | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|if_float2   | addf2/ip/extendedExpInc_d7_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|if_float2   | addf2/ip/signR_d7_reg                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | addf2/ip/RightShifterComponent/level1_d3_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | addf2/ip/RightShifterComponent/ps_d3_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | addf2/ip/excRt_d8_reg[1]                        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | addf2/ip/EffSub_d7_reg                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | divf0/ip/qM_d1_reg[26]                          | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | divf0/ip/qM_d1_reg[24]                          | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | divf0/ip/qM_d1_reg[22]                          | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | divf0/ip/qM_d1_reg[20]                          | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | divf0/ip/qM_d1_reg[18]                          | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | divf0/ip/qM_d1_reg[16]                          | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | divf0/ip/qM_d1_reg[14]                          | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | divf0/ip/qM_d1_reg[12]                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | divf0/ip/qM_d1_reg[10]                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | divf0/ip/qM_d1_reg[8]                           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | divf0/ip/qM_d1_reg[6]                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|if_float2   | divf0/ip/qP_d2_reg[26]                          | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|if_float2   | divf0/ip/qP_d2_reg[23]                          | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | divf0/ip/qP_d2_reg[21]                          | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | divf0/ip/qP_d2_reg[19]                          | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | divf0/ip/qP_d2_reg[17]                          | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | divf0/ip/qP_d2_reg[15]                          | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | divf0/ip/qP_d2_reg[13]                          | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | divf0/ip/qP_d2_reg[11]                          | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | divf0/ip/qP_d2_reg[9]                           | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | divf0/ip/qP_d2_reg[7]                           | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | divf0/ip/qP_d2_reg[5]                           | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | divf0/ip/qP_d2_reg[3]                           | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_float2   | divf0/ip/expR0_d20_reg[7]                       | 20     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|if_float2   | divf0/ip/exnR0_d20_reg[1]                       | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_float2   | divf0/ip/sR_d20_reg                             | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   239|
|2     |DSP48E1 |     4|
|3     |LUT1    |   109|
|4     |LUT2    |   437|
|5     |LUT3    |   715|
|6     |LUT4    |   333|
|7     |LUT5    |   358|
|8     |LUT6    |  1001|
|9     |MUXF7   |    13|
|10    |SRL16E  |   231|
|11    |SRLC32E |    14|
|12    |FDRE    |  2759|
|13    |FDSE    |    39|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2722.695 ; gain = 966.695 ; free physical = 347 ; free virtual = 2483
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 116 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2722.695 ; gain = 910.102 ; free physical = 347 ; free virtual = 2483
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2722.703 ; gain = 966.695 ; free physical = 347 ; free virtual = 2483
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2722.703 ; gain = 0.000 ; free physical = 484 ; free virtual = 2630
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/period_10.000.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/period_10.000.xdc:2]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/period_10.000.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.723 ; gain = 0.000 ; free physical = 442 ; free virtual = 2600
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7be58d24
INFO: [Common 17-83] Releasing license: Synthesis
376 Infos, 190 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2778.758 ; gain = 1177.977 ; free physical = 445 ; free virtual = 2603
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2217.665; main = 2154.562; forked = 332.206
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3572.879; main = 2778.727; forked = 967.992
# report_utilization > /home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/utilization_post_syn.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3056.051 ; gain = 164.516 ; free physical = 283 ; free virtual = 2425

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 20730ca64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3056.051 ; gain = 0.000 ; free physical = 283 ; free virtual = 2425

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 20730ca64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3208.988 ; gain = 0.000 ; free physical = 342 ; free virtual = 2224

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 20730ca64

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3208.988 ; gain = 0.000 ; free physical = 342 ; free virtual = 2224
Phase 1 Initialization | Checksum: 20730ca64

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3208.988 ; gain = 0.000 ; free physical = 342 ; free virtual = 2224

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 20730ca64

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3208.988 ; gain = 0.000 ; free physical = 370 ; free virtual = 2227

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 20730ca64

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3208.988 ; gain = 0.000 ; free physical = 396 ; free virtual = 2253
Phase 2 Timer Update And Timing Data Collection | Checksum: 20730ca64

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3208.988 ; gain = 0.000 ; free physical = 396 ; free virtual = 2253

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 46 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ee55cf54

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3208.988 ; gain = 0.000 ; free physical = 395 ; free virtual = 2254
Retarget | Checksum: 1ee55cf54
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 17 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ee55cf54

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3208.988 ; gain = 0.000 ; free physical = 394 ; free virtual = 2254
Constant propagation | Checksum: 1ee55cf54
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3208.988 ; gain = 0.000 ; free physical = 394 ; free virtual = 2254
Phase 5 Sweep | Checksum: 194c5940d

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3208.988 ; gain = 0.000 ; free physical = 394 ; free virtual = 2253
Sweep | Checksum: 194c5940d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 194c5940d

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3241.004 ; gain = 32.016 ; free physical = 394 ; free virtual = 2253
BUFG optimization | Checksum: 194c5940d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 194c5940d

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3241.004 ; gain = 32.016 ; free physical = 394 ; free virtual = 2253
Shift Register Optimization | Checksum: 194c5940d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 194c5940d

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3241.004 ; gain = 32.016 ; free physical = 394 ; free virtual = 2253
Post Processing Netlist | Checksum: 194c5940d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1aaaa1ef5

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3241.004 ; gain = 32.016 ; free physical = 393 ; free virtual = 2253

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3241.004 ; gain = 0.000 ; free physical = 394 ; free virtual = 2254
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1aaaa1ef5

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3241.004 ; gain = 32.016 ; free physical = 394 ; free virtual = 2254
Phase 9 Finalization | Checksum: 1aaaa1ef5

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3241.004 ; gain = 32.016 ; free physical = 394 ; free virtual = 2254
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              17  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1aaaa1ef5

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3241.004 ; gain = 32.016 ; free physical = 394 ; free virtual = 2254

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1aaaa1ef5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3241.004 ; gain = 0.000 ; free physical = 396 ; free virtual = 2258

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1aaaa1ef5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3241.004 ; gain = 0.000 ; free physical = 396 ; free virtual = 2258

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3241.004 ; gain = 0.000 ; free physical = 396 ; free virtual = 2258
Ending Netlist Obfuscation Task | Checksum: 1aaaa1ef5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3241.004 ; gain = 0.000 ; free physical = 396 ; free virtual = 2258
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3241.004 ; gain = 0.000 ; free physical = 306 ; free virtual = 2180
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13775a6ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3241.004 ; gain = 0.000 ; free physical = 306 ; free virtual = 2180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3241.004 ; gain = 0.000 ; free physical = 306 ; free virtual = 2180

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18b9cbbb2

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3241.004 ; gain = 0.000 ; free physical = 304 ; free virtual = 2182

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a5a67992

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 300 ; free virtual = 2184

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a5a67992

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 300 ; free virtual = 2184
Phase 1 Placer Initialization | Checksum: 1a5a67992

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 299 ; free virtual = 2184

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 248c880df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 334 ; free virtual = 2199

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e2c2f78b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 335 ; free virtual = 2200

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e2c2f78b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 334 ; free virtual = 2200

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 265c950c6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 440 ; free virtual = 2240

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2da1835e2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 437 ; free virtual = 2237

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 9 LUTNM shape to break, 78 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 1, total 9, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 39 nets or LUTs. Breaked 9 LUTs, combined 30 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 375 ; free virtual = 2195

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            9  |             30  |                    39  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |             30  |                    39  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2cb6caf26

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 397 ; free virtual = 2218
Phase 2.5 Global Place Phase2 | Checksum: 21a3b0dad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 398 ; free virtual = 2220
Phase 2 Global Placement | Checksum: 21a3b0dad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 398 ; free virtual = 2220

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23db5d2ea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 396 ; free virtual = 2219

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24376473e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 293 ; free virtual = 2128

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 263d43957

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 297 ; free virtual = 2122

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26ce48643

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 280 ; free virtual = 2093

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 26e8fea3d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 373 ; free virtual = 2151

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 221fd622c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 365 ; free virtual = 2144

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2264d0200

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 365 ; free virtual = 2144

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 291d845c5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 365 ; free virtual = 2144
Phase 3 Detail Placement | Checksum: 291d845c5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 365 ; free virtual = 2144

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dd477bca

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.528 | TNS=-38.326 |
Phase 1 Physical Synthesis Initialization | Checksum: 12d162aa6

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 388 ; free virtual = 2146
INFO: [Place 46-33] Processed net buffer10/fifo/control/buffer7_outs_ready, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 20d215735

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 406 ; free virtual = 2145
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dd477bca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 406 ; free virtual = 2145

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.519. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 14c33ccd1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 384 ; free virtual = 2124

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 384 ; free virtual = 2124
Phase 4.1 Post Commit Optimization | Checksum: 14c33ccd1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 384 ; free virtual = 2124

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14c33ccd1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 384 ; free virtual = 2124

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 14c33ccd1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 384 ; free virtual = 2124
Phase 4.3 Placer Reporting | Checksum: 14c33ccd1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 383 ; free virtual = 2122

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 382 ; free virtual = 2122

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 382 ; free virtual = 2122
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12b13fc1b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 382 ; free virtual = 2122
Ending Placer Task | Checksum: f7c3b747

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 382 ; free virtual = 2122
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3280.047 ; gain = 39.043 ; free physical = 376 ; free virtual = 2116
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 336 ; free virtual = 2078
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.519 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1581dbb ConstDB: 0 ShapeSum: 5567454f RouteDB: a104543d
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "minus_trace_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "minus_trace_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "minus_trace_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "minus_trace_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 846a4fdf | NumContArr: d35d0ddd | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2dd1952f6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 395 ; free virtual = 1974

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2dd1952f6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 395 ; free virtual = 1975

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2dd1952f6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 395 ; free virtual = 1976
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2ad510f56

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 363 ; free virtual = 1947
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.870  | TNS=0.000  | WHS=-0.200 | THS=-85.055|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2bac0c0ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 362 ; free virtual = 1946

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4718
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4718
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 31621c8e7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 398 ; free virtual = 1966

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 31621c8e7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 398 ; free virtual = 1966

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 33a91b656

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 437 ; free virtual = 2006
Phase 4 Initial Routing | Checksum: 33a91b656

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 437 ; free virtual = 2006

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 629
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.478  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 237e82c66

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 454 ; free virtual = 2031
Phase 5 Rip-up And Reroute | Checksum: 237e82c66

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 454 ; free virtual = 2031

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 237e82c66

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 454 ; free virtual = 2031

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 237e82c66

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 454 ; free virtual = 2031
Phase 6 Delay and Skew Optimization | Checksum: 237e82c66

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 454 ; free virtual = 2031

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.493  | TNS=0.000  | WHS=0.088  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2281c5e5b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 456 ; free virtual = 2033
Phase 7 Post Hold Fix | Checksum: 2281c5e5b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 456 ; free virtual = 2033

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.383601 %
  Global Horizontal Routing Utilization  = 0.5315 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2281c5e5b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 455 ; free virtual = 2032

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2281c5e5b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 454 ; free virtual = 2031

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 249de2b08

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 453 ; free virtual = 2031

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 249de2b08

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 453 ; free virtual = 2031

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.493  | TNS=0.000  | WHS=0.088  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 249de2b08

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 452 ; free virtual = 2030
Total Elapsed time in route_design: 12.69 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: f691a48a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 452 ; free virtual = 2030
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: f691a48a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 452 ; free virtual = 2030

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 450 ; free virtual = 2031
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 457 ; free virtual = 2039
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.502 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization > /home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/utilization_post_pr.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/timing_post_pr.rpt
# write_checkpoint -force /home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/impl.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 448 ; free virtual = 2042
Wrote PlaceDB: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 436 ; free virtual = 2037
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 436 ; free virtual = 2037
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 440 ; free virtual = 2042
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 439 ; free virtual = 2042
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 439 ; free virtual = 2042
Write Physdb Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3280.047 ; gain = 0.000 ; free physical = 439 ; free virtual = 2042
INFO: [Common 17-1381] The checkpoint '/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/impl.dcp' has been generated.
# set outFile [open "/home/shundroid/dynamatic/integration-test/if_float2/out_standard/synth/primitive_counts.txt" w]
# proc count_primitives {cells outFile} {
#     set primitive_counts {}
#     set total_primitive_counts 0
#     foreach cell $cells {
#         if {[get_property IS_PRIMITIVE $cell]} {
#             set group [get_property PRIMITIVE_GROUP $cell]
#             if {[dict exists $primitive_counts $group]} {
#                 dict incr $primitive_counts $group
#             } else {
#                 dict set $primitive_counts $group 1
#             }
#         } else {
#             puts "not primitive cell: $cell"
#         }
#         incr total_primitive_counts [get_property PRIMITIVE_COUNT $cell]
#     }
#     puts $outFile "Total Primitive Count: $total_primitive_counts"
#     puts $outFile $primitive_counts
#     return $primitive_counts
# }
# puts $outFile "All Primitives:"
# count_primitives [get_cells -leaf] $outFile
# puts $outFile "Spec*:"
WARNING: [Vivado 12-180] No cells matched 'spec*'.
# count_primitives [get_cells spec* -leaf] $outFile
# puts $outFile "Buffers:"
# count_primitives [get_cells buffer* -leaf] $outFile
# puts $outFile "Others:"
# count_primitives [get_cells -leaf -filter {NAME !~ "buffer*" && NAME !~ "spec*"}] $outFile
# close $outFile
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 21:14:05 2025...
