TEGRA20_FLOW_CTRL_CSR_WFE_BITMAP	,	V_12
__iomem	,	T_3
TEGRA20_FLOW_CTRL_CSR_WFI_BITMAP	,	V_13
wmb	,	F_4
TEGRA30_FLOW_CTRL_CSR_WFI_CPU0	,	V_19
u32	,	T_2
reg	,	V_8
TEGRA20_FLOW_CTRL_CSR_WFE_CPU0	,	V_14
flowctrl_offset_halt_cpu	,	V_7
TEGRA30	,	V_15
addr	,	V_3
tegra_chip_id	,	V_10
value	,	V_2
FLOW_CTRL_CSR_ENABLE	,	V_22
flowctrl_offset_cpu_csr	,	V_6
u8	,	T_1
readl	,	F_7
offset	,	V_1
cpuid	,	V_5
flowctrl_cpu_suspend_exit	,	F_12
writel	,	F_3
TEGRA_FLOW_CTRL_BASE	,	V_4
FLOW_CTRL_CSR_INTR_FLAG	,	V_20
i	,	V_9
flowctrl_update	,	F_1
readl_relaxed	,	F_5
TEGRA30_FLOW_CTRL_CSR_WFE_BITMAP	,	V_17
TEGRA114	,	V_16
flowctrl_write_cpu_csr	,	F_8
flowctrl_cpu_suspend_enter	,	F_10
IO_ADDRESS	,	F_2
flowctrl_read_cpu_csr	,	F_6
TEGRA30_FLOW_CTRL_CSR_WFI_BITMAP	,	V_18
TEGRA20	,	V_11
FLOW_CTRL_CSR_EVENT_FLAG	,	V_21
flowctrl_write_cpu_halt	,	F_9
num_possible_cpus	,	F_11
