<stg><name>compute_Pipeline_VITIS_LOOP_142_4</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %i_7_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i_7

]]></Node>
<StgValue><ssdm name="i_7_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc35:0 %j_7 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc35:2 %icmp_ln142 = icmp_eq  i7 %j_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc35:5 %br_ln142 = br i1 %icmp_ln142, void %fpga_resource_limit_hint.for.inc35.1_begin, void %for.inc38.exitStub

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:1 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:2 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:3 %lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:4 %add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_7_read, i5 %lshr_ln7

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:5 %zext_ln146 = zext i11 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:6 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:7 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:9 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:10 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:12 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:13 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:14 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:15 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:18 %reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:19 %reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:20 %reg_file_3_0_load = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_0_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:21 %reg_file_3_1_load = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_1_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:23 %reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:24 %reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc35:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc35:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc35:4 %add_ln142 = add i7 %j_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:8 %trunc_ln146 = trunc i7 %j_7

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:9 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:10 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:11 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln146

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:14 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:15 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:16 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln146

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:17 %val1 = hmul i16 %tmp, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:20 %reg_file_3_0_load = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_0_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:21 %reg_file_3_1_load = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_1_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:22 %val2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln146

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:30 %br_ln149 = br i1 %trunc_ln146, void %arrayidx2948.case.0, void %arrayidx2948.case.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc35.2_end:0 %specresourcelimit_ln150 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_14, void @empty_6, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln150"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc35.2_end:1 %rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc35.2_end:2 %specresourcelimit_ln150 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_8, void @empty_6, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln150"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc35.2_end:3 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc35.2_end:4 %store_ln142 = store i7 %add_ln142, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc35.2_end:5 %br_ln142 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="65" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:17 %val1 = hmul i16 %tmp, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0">
<![CDATA[
for.inc38.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:25 %reg_file_5_0_load = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:26 %reg_file_5_1_load = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:28 %add = hadd i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:25 %reg_file_5_0_load = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:26 %reg_file_5_1_load = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:27 %val3 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_0_load, i16 %reg_file_5_1_load, i1 %trunc_ln146

]]></Node>
<StgValue><ssdm name="val3"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:28 %add = hadd i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="73" st_id="6" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:29 %add1 = hadd i16 %add, i16 %val3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:0 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc35.1_begin:29 %add1 = hadd i16 %add, i16 %val3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx2948.case.0:0 %store_ln149 = store i16 %add1, i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2948.case.0:1 %br_ln149 = br void %fpga_resource_limit_hint.for.inc35.2_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx2948.case.1:0 %store_ln149 = store i16 %add1, i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2948.case.1:1 %br_ln149 = br void %fpga_resource_limit_hint.for.inc35.2_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="101" name="i_7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_7"/></StgValue>
</port>
<port id="102" name="reg_file_4_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="reg_file_4_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="reg_file_5_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="reg_file_5_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="111" from="StgValue_110" to="j" fromId="110" toId="10">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.ap_auto.i6" to="i_7_read" fromId="112" toId="11">
</dataflow>
<dataflow id="114" from="i_7" to="i_7_read" fromId="101" toId="11">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="12">
</dataflow>
<dataflow id="117" from="reg_file_5_1" to="specmemcore_ln0" fromId="109" toId="12">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="12">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="12">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="12">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="125" from="reg_file_5_0" to="specmemcore_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="126" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="127" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="128" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="130" from="reg_file_4_1" to="specmemcore_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="14">
</dataflow>
<dataflow id="132" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="14">
</dataflow>
<dataflow id="133" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="135" from="reg_file_4_0" to="specmemcore_ln0" fromId="102" toId="15">
</dataflow>
<dataflow id="136" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="15">
</dataflow>
<dataflow id="137" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="138" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="16">
</dataflow>
<dataflow id="140" from="reg_file_3_1" to="specmemcore_ln0" fromId="107" toId="16">
</dataflow>
<dataflow id="141" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="16">
</dataflow>
<dataflow id="142" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="143" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="17">
</dataflow>
<dataflow id="145" from="reg_file_3_0" to="specmemcore_ln0" fromId="106" toId="17">
</dataflow>
<dataflow id="146" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="17">
</dataflow>
<dataflow id="147" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="148" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="17">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="18">
</dataflow>
<dataflow id="150" from="reg_file_2_1" to="specmemcore_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="151" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="18">
</dataflow>
<dataflow id="152" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="153" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="18">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="19">
</dataflow>
<dataflow id="155" from="reg_file_2_0" to="specmemcore_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="156" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="157" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="19">
</dataflow>
<dataflow id="158" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="19">
</dataflow>
<dataflow id="160" from="StgValue_159" to="store_ln0" fromId="159" toId="20">
</dataflow>
<dataflow id="161" from="j" to="store_ln0" fromId="10" toId="20">
</dataflow>
<dataflow id="162" from="j" to="j_7" fromId="10" toId="22">
</dataflow>
<dataflow id="163" from="j_7" to="icmp_ln142" fromId="22" toId="23">
</dataflow>
<dataflow id="165" from="StgValue_164" to="icmp_ln142" fromId="164" toId="23">
</dataflow>
<dataflow id="166" from="icmp_ln142" to="br_ln142" fromId="23" toId="24">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="167" toId="25">
</dataflow>
<dataflow id="170" from="empty_7" to="rbegin" fromId="169" toId="25">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="167" toId="26">
</dataflow>
<dataflow id="173" from="empty_16" to="rbegin2" fromId="172" toId="26">
</dataflow>
<dataflow id="175" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln7" fromId="174" toId="27">
</dataflow>
<dataflow id="176" from="j_7" to="lshr_ln7" fromId="22" toId="27">
</dataflow>
<dataflow id="177" from="StgValue_110" to="lshr_ln7" fromId="110" toId="27">
</dataflow>
<dataflow id="179" from="StgValue_178" to="lshr_ln7" fromId="178" toId="27">
</dataflow>
<dataflow id="181" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln1" fromId="180" toId="28">
</dataflow>
<dataflow id="182" from="i_7_read" to="add_ln1" fromId="11" toId="28">
</dataflow>
<dataflow id="183" from="lshr_ln7" to="add_ln1" fromId="27" toId="28">
</dataflow>
<dataflow id="184" from="add_ln1" to="zext_ln146" fromId="28" toId="29">
</dataflow>
<dataflow id="185" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="102" toId="30">
</dataflow>
<dataflow id="187" from="StgValue_186" to="reg_file_4_0_addr" fromId="186" toId="30">
</dataflow>
<dataflow id="188" from="zext_ln146" to="reg_file_4_0_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="189" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="103" toId="31">
</dataflow>
<dataflow id="190" from="StgValue_186" to="reg_file_4_1_addr" fromId="186" toId="31">
</dataflow>
<dataflow id="191" from="zext_ln146" to="reg_file_4_1_addr" fromId="29" toId="31">
</dataflow>
<dataflow id="192" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="30" toId="32">
</dataflow>
<dataflow id="193" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="31" toId="33">
</dataflow>
<dataflow id="194" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="104" toId="34">
</dataflow>
<dataflow id="195" from="StgValue_186" to="reg_file_2_0_addr" fromId="186" toId="34">
</dataflow>
<dataflow id="196" from="zext_ln146" to="reg_file_2_0_addr" fromId="29" toId="34">
</dataflow>
<dataflow id="197" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="105" toId="35">
</dataflow>
<dataflow id="198" from="StgValue_186" to="reg_file_2_1_addr" fromId="186" toId="35">
</dataflow>
<dataflow id="199" from="zext_ln146" to="reg_file_2_1_addr" fromId="29" toId="35">
</dataflow>
<dataflow id="200" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="34" toId="36">
</dataflow>
<dataflow id="201" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="35" toId="37">
</dataflow>
<dataflow id="202" from="reg_file_3_0" to="reg_file_3_0_addr" fromId="106" toId="38">
</dataflow>
<dataflow id="203" from="StgValue_186" to="reg_file_3_0_addr" fromId="186" toId="38">
</dataflow>
<dataflow id="204" from="zext_ln146" to="reg_file_3_0_addr" fromId="29" toId="38">
</dataflow>
<dataflow id="205" from="reg_file_3_1" to="reg_file_3_1_addr" fromId="107" toId="39">
</dataflow>
<dataflow id="206" from="StgValue_186" to="reg_file_3_1_addr" fromId="186" toId="39">
</dataflow>
<dataflow id="207" from="zext_ln146" to="reg_file_3_1_addr" fromId="29" toId="39">
</dataflow>
<dataflow id="208" from="reg_file_3_0_addr" to="reg_file_3_0_load" fromId="38" toId="40">
</dataflow>
<dataflow id="209" from="reg_file_3_1_addr" to="reg_file_3_1_load" fromId="39" toId="41">
</dataflow>
<dataflow id="210" from="reg_file_5_0" to="reg_file_5_0_addr" fromId="108" toId="42">
</dataflow>
<dataflow id="211" from="StgValue_186" to="reg_file_5_0_addr" fromId="186" toId="42">
</dataflow>
<dataflow id="212" from="zext_ln146" to="reg_file_5_0_addr" fromId="29" toId="42">
</dataflow>
<dataflow id="213" from="reg_file_5_1" to="reg_file_5_1_addr" fromId="109" toId="43">
</dataflow>
<dataflow id="214" from="StgValue_186" to="reg_file_5_1_addr" fromId="186" toId="43">
</dataflow>
<dataflow id="215" from="zext_ln146" to="reg_file_5_1_addr" fromId="29" toId="43">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="216" toId="44">
</dataflow>
<dataflow id="219" from="StgValue_218" to="specpipeline_ln0" fromId="218" toId="44">
</dataflow>
<dataflow id="221" from="StgValue_220" to="specpipeline_ln0" fromId="220" toId="44">
</dataflow>
<dataflow id="222" from="StgValue_110" to="specpipeline_ln0" fromId="110" toId="44">
</dataflow>
<dataflow id="223" from="StgValue_220" to="specpipeline_ln0" fromId="220" toId="44">
</dataflow>
<dataflow id="225" from="p_str" to="specpipeline_ln0" fromId="224" toId="44">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="226" toId="45">
</dataflow>
<dataflow id="229" from="StgValue_228" to="empty" fromId="228" toId="45">
</dataflow>
<dataflow id="230" from="StgValue_228" to="empty" fromId="228" toId="45">
</dataflow>
<dataflow id="231" from="StgValue_228" to="empty" fromId="228" toId="45">
</dataflow>
<dataflow id="232" from="j_7" to="add_ln142" fromId="22" toId="46">
</dataflow>
<dataflow id="234" from="StgValue_233" to="add_ln142" fromId="233" toId="46">
</dataflow>
<dataflow id="235" from="j_7" to="trunc_ln146" fromId="22" toId="47">
</dataflow>
<dataflow id="236" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="30" toId="48">
</dataflow>
<dataflow id="237" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="31" toId="49">
</dataflow>
<dataflow id="239" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp" fromId="238" toId="50">
</dataflow>
<dataflow id="240" from="reg_file_4_0_load" to="tmp" fromId="48" toId="50">
</dataflow>
<dataflow id="241" from="reg_file_4_1_load" to="tmp" fromId="49" toId="50">
</dataflow>
<dataflow id="242" from="trunc_ln146" to="tmp" fromId="47" toId="50">
</dataflow>
<dataflow id="243" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="34" toId="51">
</dataflow>
<dataflow id="244" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="35" toId="52">
</dataflow>
<dataflow id="245" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_s" fromId="238" toId="53">
</dataflow>
<dataflow id="246" from="reg_file_2_0_load" to="tmp_s" fromId="51" toId="53">
</dataflow>
<dataflow id="247" from="reg_file_2_1_load" to="tmp_s" fromId="52" toId="53">
</dataflow>
<dataflow id="248" from="trunc_ln146" to="tmp_s" fromId="47" toId="53">
</dataflow>
<dataflow id="249" from="tmp" to="val1" fromId="50" toId="54">
</dataflow>
<dataflow id="250" from="tmp_s" to="val1" fromId="53" toId="54">
</dataflow>
<dataflow id="251" from="reg_file_3_0_addr" to="reg_file_3_0_load" fromId="38" toId="55">
</dataflow>
<dataflow id="252" from="reg_file_3_1_addr" to="reg_file_3_1_load" fromId="39" toId="56">
</dataflow>
<dataflow id="253" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val2" fromId="238" toId="57">
</dataflow>
<dataflow id="254" from="reg_file_3_0_load" to="val2" fromId="55" toId="57">
</dataflow>
<dataflow id="255" from="reg_file_3_1_load" to="val2" fromId="56" toId="57">
</dataflow>
<dataflow id="256" from="trunc_ln146" to="val2" fromId="47" toId="57">
</dataflow>
<dataflow id="257" from="trunc_ln146" to="br_ln149" fromId="47" toId="58">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln150" fromId="258" toId="59">
</dataflow>
<dataflow id="261" from="StgValue_260" to="specresourcelimit_ln150" fromId="260" toId="59">
</dataflow>
<dataflow id="263" from="empty_14" to="specresourcelimit_ln150" fromId="262" toId="59">
</dataflow>
<dataflow id="265" from="empty_6" to="specresourcelimit_ln150" fromId="264" toId="59">
</dataflow>
<dataflow id="266" from="empty_6" to="specresourcelimit_ln150" fromId="264" toId="59">
</dataflow>
<dataflow id="267" from="empty_6" to="specresourcelimit_ln150" fromId="264" toId="59">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecRegionEnd" to="rend3" fromId="268" toId="60">
</dataflow>
<dataflow id="270" from="empty_16" to="rend3" fromId="172" toId="60">
</dataflow>
<dataflow id="271" from="rbegin2" to="rend3" fromId="26" toId="60">
</dataflow>
<dataflow id="272" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln150" fromId="258" toId="61">
</dataflow>
<dataflow id="273" from="StgValue_260" to="specresourcelimit_ln150" fromId="260" toId="61">
</dataflow>
<dataflow id="275" from="empty_8" to="specresourcelimit_ln150" fromId="274" toId="61">
</dataflow>
<dataflow id="276" from="empty_6" to="specresourcelimit_ln150" fromId="264" toId="61">
</dataflow>
<dataflow id="277" from="empty_6" to="specresourcelimit_ln150" fromId="264" toId="61">
</dataflow>
<dataflow id="278" from="empty_6" to="specresourcelimit_ln150" fromId="264" toId="61">
</dataflow>
<dataflow id="279" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="268" toId="62">
</dataflow>
<dataflow id="280" from="empty_7" to="rend" fromId="169" toId="62">
</dataflow>
<dataflow id="281" from="rbegin" to="rend" fromId="25" toId="62">
</dataflow>
<dataflow id="282" from="add_ln142" to="store_ln142" fromId="46" toId="63">
</dataflow>
<dataflow id="283" from="j" to="store_ln142" fromId="10" toId="63">
</dataflow>
<dataflow id="284" from="tmp" to="val1" fromId="50" toId="65">
</dataflow>
<dataflow id="285" from="tmp_s" to="val1" fromId="53" toId="65">
</dataflow>
<dataflow id="286" from="reg_file_5_0_addr" to="reg_file_5_0_load" fromId="42" toId="66">
</dataflow>
<dataflow id="287" from="reg_file_5_1_addr" to="reg_file_5_1_load" fromId="43" toId="67">
</dataflow>
<dataflow id="288" from="val1" to="add" fromId="65" toId="68">
</dataflow>
<dataflow id="289" from="val2" to="add" fromId="57" toId="68">
</dataflow>
<dataflow id="290" from="reg_file_5_0_addr" to="reg_file_5_0_load" fromId="42" toId="69">
</dataflow>
<dataflow id="291" from="reg_file_5_1_addr" to="reg_file_5_1_load" fromId="43" toId="70">
</dataflow>
<dataflow id="292" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val3" fromId="238" toId="71">
</dataflow>
<dataflow id="293" from="reg_file_5_0_load" to="val3" fromId="69" toId="71">
</dataflow>
<dataflow id="294" from="reg_file_5_1_load" to="val3" fromId="70" toId="71">
</dataflow>
<dataflow id="295" from="trunc_ln146" to="val3" fromId="47" toId="71">
</dataflow>
<dataflow id="296" from="val1" to="add" fromId="65" toId="72">
</dataflow>
<dataflow id="297" from="val2" to="add" fromId="57" toId="72">
</dataflow>
<dataflow id="298" from="add" to="add1" fromId="72" toId="73">
</dataflow>
<dataflow id="299" from="val3" to="add1" fromId="71" toId="73">
</dataflow>
<dataflow id="301" from="_ssdm_op_SpecLoopName" to="specloopname_ln131" fromId="300" toId="74">
</dataflow>
<dataflow id="303" from="empty_18" to="specloopname_ln131" fromId="302" toId="74">
</dataflow>
<dataflow id="304" from="add" to="add1" fromId="72" toId="75">
</dataflow>
<dataflow id="305" from="val3" to="add1" fromId="71" toId="75">
</dataflow>
<dataflow id="306" from="add1" to="store_ln149" fromId="75" toId="76">
</dataflow>
<dataflow id="307" from="reg_file_5_0_addr" to="store_ln149" fromId="42" toId="76">
</dataflow>
<dataflow id="308" from="add1" to="store_ln149" fromId="75" toId="78">
</dataflow>
<dataflow id="309" from="reg_file_5_1_addr" to="store_ln149" fromId="43" toId="78">
</dataflow>
<dataflow id="310" from="icmp_ln142" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="311" from="icmp_ln142" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="312" from="icmp_ln142" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="313" from="icmp_ln142" to="StgValue_5" fromId="23" toId="5">
</dataflow>
<dataflow id="314" from="trunc_ln146" to="StgValue_8" fromId="47" toId="8">
</dataflow>
</dataflows>


</stg>
