#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 21 11:39:43 2024
# Process ID: 6728
# Current directory: C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13252 C:\Users\Jalal\Desktop\N-bit-Full-Adder\FullAdder\project_1.xpr
# Log file: C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/vivado.log
# Journal file: C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.xpr
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1/project_1.cache/ip'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.055 ; gain = 0.000
launch_simulation -simset [get_filesets sim_16bits ]
Command: launch_simulation -simset sim_16bits
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_16bits'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_nbits_tb' in fileset 'sim_16bits'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_16bits'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim'
"xvhdl --incr --relax -prj FullAdder_nbits_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim'
"xelab -wto 71f5ad140c5b41828112edcefcfdde62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FullAdder_nbits_tb_behav xil_defaultlib.FullAdder_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71f5ad140c5b41828112edcefcfdde62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FullAdder_nbits_tb_behav xil_defaultlib.FullAdder_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.sim/sim_16bits/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_nbits_tb_behav -key {Behavioral:sim_16bits:Functional:FullAdder_nbits_tb} -tclbatch {FullAdder_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source FullAdder_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.055 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1109.055 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.055 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: FullAdder_nbits
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1646.762 ; gain = 242.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FullAdder_nbits' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:40]
	Parameter num_of_bit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-638] synthesizing module 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_1bit' (1#1) [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:12]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_nbits' (2#1) [C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.344 ; gain = 318.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.344 ; gain = 318.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.344 ; gain = 318.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1723.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1976.355 ; gain = 571.910
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1976.355 ; gain = 867.301
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 11:46:57 2024...
