[03/18 10:26:37      0s] 
[03/18 10:26:37      0s] Cadence Innovus(TM) Implementation System.
[03/18 10:26:37      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/18 10:26:37      0s] 
[03/18 10:26:37      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/18 10:26:37      0s] Options:	
[03/18 10:26:37      0s] Date:		Sat Mar 18 10:26:37 2023
[03/18 10:26:37      0s] Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
[03/18 10:26:37      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/18 10:26:37      0s] 
[03/18 10:26:37      0s] License:
[03/18 10:26:37      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/18 10:26:37      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/18 10:26:55     15s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/18 10:26:55     15s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/18 10:26:55     15s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/18 10:26:55     15s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/18 10:26:55     15s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/18 10:26:55     15s] @(#)CDS: CPE v19.17-s044
[03/18 10:26:55     15s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/18 10:26:55     15s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/18 10:26:55     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/18 10:26:55     15s] @(#)CDS: RCDB 11.14.18
[03/18 10:26:55     15s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/18 10:26:55     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_21810_ieng6-ece-04.ucsd.edu_rkarki_EfxApM.

[03/18 10:26:55     15s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/18 10:26:56     16s] 
[03/18 10:26:56     16s] **INFO:  MMMC transition support version v31-84 
[03/18 10:26:56     16s] 
[03/18 10:26:56     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/18 10:26:56     16s] <CMD> suppressMessage ENCEXT-2799
[03/18 10:26:56     16s] <CMD> win
[03/18 10:27:36     24s] <CMD> is_common_ui_mode
[03/18 10:27:36     24s] <CMD> restoreDesign /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat fullchip
[03/18 10:27:36     24s] #% Begin load design ... (date=03/18 10:27:36, mem=487.8M)
[03/18 10:27:36     24s] Set Default Input Pin Transition as 0.1 ps.
[03/18 10:27:36     25s] Loading design 'fullchip' saved by 'Innovus' '19.17-s077_1' on 'Sat Mar 18 01:31:50 2023'.
[03/18 10:27:36     25s] % Begin Load MMMC data ... (date=03/18 10:27:36, mem=489.8M)
[03/18 10:27:36     25s] % End Load MMMC data ... (date=03/18 10:27:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=490.0M, current mem=490.0M)
[03/18 10:27:36     25s] 
[03/18 10:27:36     25s] Loading LEF file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/18 10:27:36     25s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/18 10:27:36     25s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/18 10:27:36     25s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/18 10:27:36     25s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/18 10:27:36     25s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/18 10:27:36     25s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/18 10:27:36     25s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/18 10:27:36     25s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/18 10:27:36     25s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/18 10:27:36     25s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/18 10:27:36     25s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/18 10:27:36     25s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/18 10:27:36     25s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/18 10:27:36     25s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/18 10:27:36     25s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/18 10:27:36     25s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/18 10:27:36     25s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/18 10:27:36     25s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/18 10:27:36     25s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/18 10:27:36     25s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 10:27:36     25s] The LEF parser will ignore this statement.
[03/18 10:27:36     25s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/18 10:27:36     25s] Set DBUPerIGU to M2 pitch 400.
[03/18 10:27:37     25s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/18 10:27:37     25s] Type 'man IMPLF-200' for more detail.
[03/18 10:27:37     25s] 
[03/18 10:27:37     25s] viaInitial starts at Sat Mar 18 10:27:37 2023
viaInitial ends at Sat Mar 18 10:27:37 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/18 10:27:37     25s] Loading view definition file from /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/viewDefinition.tcl
[03/18 10:27:37     25s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/18 10:27:38     26s] Read 811 cells in library 'tcbn65gpluswc' 
[03/18 10:27:38     26s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/18 10:27:39     28s] Read 811 cells in library 'tcbn65gplusbc' 
[03/18 10:27:39     28s] Ending "PreSetAnalysisView" (total cpu=0:00:02.9, real=0:00:02.0, peak res=602.8M, current mem=515.4M)
[03/18 10:27:39     28s] *** End library_loading (cpu=0.05min, real=0.03min, mem=25.0M, fe_cpu=0.47min, fe_real=1.03min, fe_mem=748.2M) ***
[03/18 10:27:39     28s] % Begin Load netlist data ... (date=03/18 10:27:39, mem=514.4M)
[03/18 10:27:39     28s] *** Begin netlist parsing (mem=748.2M) ***
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/18 10:27:39     28s] Type 'man IMPVL-159' for more detail.
[03/18 10:27:39     28s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/18 10:27:39     28s] To increase the message display limit, refer to the product command reference manual.
[03/18 10:27:39     28s] Created 811 new cells from 2 timing libraries.
[03/18 10:27:39     28s] Reading netlist ...
[03/18 10:27:39     28s] Backslashed names will retain backslash and a trailing blank character.
[03/18 10:27:39     28s] Reading verilogBinary netlist '/home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/fullchip.v.bin'
[03/18 10:27:39     28s] Reading binary database version 2 in 1-threaded mode
[03/18 10:27:40     28s] 
[03/18 10:27:40     28s] *** Memory Usage v#1 (Current mem = 771.184M, initial mem = 291.785M) ***
[03/18 10:27:40     28s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=771.2M) ***
[03/18 10:27:40     28s] % End Load netlist data ... (date=03/18 10:27:40, total cpu=0:00:00.2, real=0:00:01.0, peak res=544.9M, current mem=544.9M)
[03/18 10:27:40     28s] Set top cell to fullchip.
[03/18 10:27:40     28s] Hooked 1622 DB cells to tlib cells.
[03/18 10:27:40     28s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=577.0M, current mem=577.0M)
[03/18 10:27:40     28s] Starting recursive module instantiation check.
[03/18 10:27:40     28s] No recursion found.
[03/18 10:27:40     28s] Building hierarchical netlist for Cell fullchip ...
[03/18 10:27:40     29s] *** Netlist is unique.
[03/18 10:27:40     29s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/18 10:27:40     29s] ** info: there are 1658 modules.
[03/18 10:27:40     29s] ** info: there are 60627 stdCell insts.
[03/18 10:27:40     29s] 
[03/18 10:27:40     29s] *** Memory Usage v#1 (Current mem = 855.109M, initial mem = 291.785M) ***
[03/18 10:27:40     29s] *info: set bottom ioPad orient R0
[03/18 10:27:40     29s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 10:27:40     29s] Type 'man IMPFP-3961' for more detail.
[03/18 10:27:40     29s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 10:27:40     29s] Type 'man IMPFP-3961' for more detail.
[03/18 10:27:40     29s] Set Default Net Delay as 1000 ps.
[03/18 10:27:40     29s] Set Default Net Load as 0.5 pF. 
[03/18 10:27:40     29s] Set Default Input Pin Transition as 0.1 ps.
[03/18 10:27:41     29s] Loading preference file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/gui.pref.tcl ...
[03/18 10:27:41     29s] ##  Process: 65            (User Set)               
[03/18 10:27:41     29s] ##     Node: (not set)                           
[03/18 10:27:41     29s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/18 10:27:41     29s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/18 10:27:41     29s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/18 10:27:41     29s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/18 10:27:41     29s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/18 10:27:41     29s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/18 10:27:41     29s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/18 10:27:41     29s] Stripe will break at block ring.
[03/18 10:27:41     29s] Extraction setup Delayed 
[03/18 10:27:41     29s] *Info: initialize multi-corner CTS.
[03/18 10:27:41     30s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=786.9M, current mem=604.2M)
[03/18 10:27:41     30s] Reading timing constraints file '/home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
[03/18 10:27:41     30s] Current (total cpu=0:00:30.3, real=0:01:04, peak res=794.6M, current mem=794.6M)
[03/18 10:27:42     30s] INFO (CTE): Constraints read successfully.
[03/18 10:27:42     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=843.5M, current mem=843.5M)
[03/18 10:27:42     30s] Current (total cpu=0:00:30.5, real=0:01:05, peak res=843.5M, current mem=843.5M)
[03/18 10:27:42     30s] Reading latency file '/home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
[03/18 10:27:42     30s] Reading latency file '/home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
[03/18 10:27:42     30s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 10:27:42     30s] Creating Cell Server ...(0, 1, 1, 1)
[03/18 10:27:42     30s] Summary for sequential cells identification: 
[03/18 10:27:42     30s]   Identified SBFF number: 199
[03/18 10:27:42     30s]   Identified MBFF number: 0
[03/18 10:27:42     30s]   Identified SB Latch number: 0
[03/18 10:27:42     30s]   Identified MB Latch number: 0
[03/18 10:27:42     30s]   Not identified SBFF number: 0
[03/18 10:27:42     30s]   Not identified MBFF number: 0
[03/18 10:27:42     30s]   Not identified SB Latch number: 0
[03/18 10:27:42     30s]   Not identified MB Latch number: 0
[03/18 10:27:42     30s]   Number of sequential cells which are not FFs: 104
[03/18 10:27:42     30s] Total number of combinational cells: 497
[03/18 10:27:42     30s] Total number of sequential cells: 303
[03/18 10:27:42     30s] Total number of tristate cells: 11
[03/18 10:27:42     30s] Total number of level shifter cells: 0
[03/18 10:27:42     30s] Total number of power gating cells: 0
[03/18 10:27:42     30s] Total number of isolation cells: 0
[03/18 10:27:42     30s] Total number of power switch cells: 0
[03/18 10:27:42     30s] Total number of pulse generator cells: 0
[03/18 10:27:42     30s] Total number of always on buffers: 0
[03/18 10:27:42     30s] Total number of retention cells: 0
[03/18 10:27:42     30s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/18 10:27:42     30s] Total number of usable buffers: 27
[03/18 10:27:42     30s] List of unusable buffers:
[03/18 10:27:42     30s] Total number of unusable buffers: 0
[03/18 10:27:42     30s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
[03/18 10:27:42     30s] Total number of usable inverters: 27
[03/18 10:27:42     30s] List of unusable inverters:
[03/18 10:27:42     30s] Total number of unusable inverters: 0
[03/18 10:27:42     30s] List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/18 10:27:42     30s] Total number of identified usable delay cells: 9
[03/18 10:27:42     30s] List of identified unusable delay cells:
[03/18 10:27:42     30s] Total number of identified unusable delay cells: 0
[03/18 10:27:42     30s] Creating Cell Server, finished. 
[03/18 10:27:42     30s] 
[03/18 10:27:42     30s] Deleting Cell Server ...
[03/18 10:27:42     30s] % Begin Load MMMC data post ... (date=03/18 10:27:42, mem=846.4M)
[03/18 10:27:42     30s] % End Load MMMC data post ... (date=03/18 10:27:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=846.4M, current mem=846.4M)
[03/18 10:27:42     30s] Reading floorplan file - /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/fullchip.fp.gz (mem = 1086.5M).
[03/18 10:27:42     30s] % Begin Load floorplan data ... (date=03/18 10:27:42, mem=846.5M)
[03/18 10:27:42     30s] *info: reset 62573 existing net BottomPreferredLayer and AvoidDetour
[03/18 10:27:42     30s] net ignore based on current view = 0
[03/18 10:27:42     30s] Deleting old partition specification.
[03/18 10:27:42     30s] Set FPlanBox to (0 0 1535200 1530400)
[03/18 10:27:42     30s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 10:27:42     30s] Type 'man IMPFP-3961' for more detail.
[03/18 10:27:42     30s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 10:27:42     30s] Type 'man IMPFP-3961' for more detail.
[03/18 10:27:42     30s]  ... processed partition successfully.
[03/18 10:27:42     30s] Reading binary special route file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/fullchip.fp.spr.gz (Created by Innovus v19.17-s077_1 on Sat Mar 18 01:31:46 2023, version: 1)
[03/18 10:27:42     30s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=850.9M, current mem=850.9M)
[03/18 10:27:42     30s] There are 343 nets with weight being set
[03/18 10:27:42     30s] There are 393 nets with bottomPreferredRoutingLayer being set
[03/18 10:27:42     30s] There are 343 nets with avoidDetour being set
[03/18 10:27:42     30s] Extracting standard cell pins and blockage ...... 
[03/18 10:27:42     31s] Pin and blockage extraction finished
[03/18 10:27:43     31s] % End Load floorplan data ... (date=03/18 10:27:42, total cpu=0:00:00.3, real=0:00:01.0, peak res=854.2M, current mem=853.4M)
[03/18 10:27:43     31s] Reading congestion map file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/fullchip.route.congmap.gz ...
[03/18 10:27:43     31s] % Begin Load SymbolTable ... (date=03/18 10:27:43, mem=853.7M)
[03/18 10:27:43     31s] Suppress "**WARN ..." messages.
[03/18 10:27:43     31s] routingBox: (0 0) (1535200 1530400)
[03/18 10:27:43     31s] coreBox:    (20000 20000) (1515200 1510400)
[03/18 10:27:43     31s] Un-suppress "**WARN ..." messages.
[03/18 10:27:43     31s] % End Load SymbolTable ... (date=03/18 10:27:43, total cpu=0:00:00.2, real=0:00:00.0, peak res=866.1M, current mem=866.1M)
[03/18 10:27:43     31s] Loading place ...
[03/18 10:27:43     31s] % Begin Load placement data ... (date=03/18 10:27:43, mem=866.1M)
[03/18 10:27:43     31s] Reading placement file - /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/fullchip.place.gz.
[03/18 10:27:43     31s] ** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Sat Mar 18 01:31:46 2023, version# 2) ...
[03/18 10:27:43     31s] Read Views for adaptive view pruning ...
[03/18 10:27:43     31s] Read 0 views from Binary DB for adaptive view pruning
[03/18 10:27:43     31s] *** Completed restorePlace (cpu=0:00:00.2 real=0:00:00.0 mem=1105.6M) ***
[03/18 10:27:43     31s] Total net length = 9.721e+05 (4.393e+05 5.328e+05) (ext = 9.363e+04)
[03/18 10:27:43     31s] % End Load placement data ... (date=03/18 10:27:43, total cpu=0:00:00.2, real=0:00:00.0, peak res=875.6M, current mem=874.0M)
[03/18 10:27:43     31s] Reading PG file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/fullchip.pg.gz
[03/18 10:27:43     31s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1102.6M) ***
[03/18 10:27:43     31s] % Begin Load routing data ... (date=03/18 10:27:43, mem=875.0M)
[03/18 10:27:43     31s] Reading routing file - /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/fullchip.route.gz.
[03/18 10:27:44     31s] Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Sat Mar 18 01:31:46 2023 Format: 19.1) ...
[03/18 10:27:44     32s] *** Total 62321 nets are successfully restored.
[03/18 10:27:44     32s] *** Completed restoreRoute (cpu=0:00:00.7 real=0:00:01.0 mem=1187.6M) ***
[03/18 10:27:44     32s] % End Load routing data ... (date=03/18 10:27:44, total cpu=0:00:00.7, real=0:00:01.0, peak res=961.2M, current mem=960.7M)
[03/18 10:27:44     32s] Loading Drc markers ...
[03/18 10:27:44     32s] ... 2 markers are loaded ...
[03/18 10:27:44     32s] ... 0 geometry drc markers are loaded ...
[03/18 10:27:44     32s] ... 2 antenna drc markers are loaded ...
[03/18 10:27:44     32s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/18 10:27:44     32s] Reading property file /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/fullchip.prop
[03/18 10:27:45     32s] *** Completed restoreProperty (cpu=0:00:00.1 real=0:00:01.0 mem=1193.6M) ***
[03/18 10:27:45     32s] Set Default Input Pin Transition as 0.1 ps.
[03/18 10:27:45     33s] pesRestorePreRouteExtractionData::readRCCornerMetaData, could not read file: 
[03/18 10:27:45     33s] Extraction setup Started 
[03/18 10:27:45     33s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/18 10:27:45     33s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/18 10:27:45     33s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:27:45     33s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:27:45     33s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 10:27:45     33s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 10:27:45     33s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/18 10:27:45     33s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:27:45     33s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:27:45     33s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 10:27:45     33s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 10:27:45     33s] Importing multi-corner RC tables ... 
[03/18 10:27:45     33s] Summary of Active RC-Corners : 
[03/18 10:27:45     33s]  
[03/18 10:27:45     33s]  Analysis View: WC_VIEW
[03/18 10:27:45     33s]     RC-Corner Name        : Cmax
[03/18 10:27:45     33s]     RC-Corner Index       : 0
[03/18 10:27:45     33s]     RC-Corner Temperature : 125 Celsius
[03/18 10:27:45     33s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/18 10:27:45     33s]     RC-Corner PreRoute Res Factor         : 1
[03/18 10:27:45     33s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 10:27:45     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 10:27:45     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 10:27:45     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 10:27:45     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 10:27:45     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:27:45     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:27:45     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 10:27:45     33s]  
[03/18 10:27:45     33s]  Analysis View: BC_VIEW
[03/18 10:27:45     33s]     RC-Corner Name        : Cmin
[03/18 10:27:45     33s]     RC-Corner Index       : 1
[03/18 10:27:45     33s]     RC-Corner Temperature : -40 Celsius
[03/18 10:27:45     33s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/18 10:27:45     33s]     RC-Corner PreRoute Res Factor         : 1
[03/18 10:27:45     33s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 10:27:45     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 10:27:45     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 10:27:45     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 10:27:45     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 10:27:45     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:27:45     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:27:45     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 10:27:45     33s] LayerId::1 widthSet size::4
[03/18 10:27:45     33s] LayerId::2 widthSet size::4
[03/18 10:27:45     33s] LayerId::3 widthSet size::4
[03/18 10:27:45     33s] LayerId::4 widthSet size::4
[03/18 10:27:45     33s] LayerId::5 widthSet size::4
[03/18 10:27:45     33s] LayerId::6 widthSet size::4
[03/18 10:27:45     33s] LayerId::7 widthSet size::4
[03/18 10:27:45     33s] LayerId::8 widthSet size::4
[03/18 10:27:45     33s] Initializing multi-corner capacitance tables ... 
[03/18 10:27:46     33s] Initializing multi-corner resistance tables ...
[03/18 10:27:46     33s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.257406 ; uaWl: 0.992555 ; uaWlH: 0.265229 ; aWlH: 0.005966 ; Pmax: 0.834200 ; wcR: 0.636400 ; newSi: 0.089300 ; pMod: 82 ; 
[03/18 10:27:46     33s] Start generating vias ...
[03/18 10:27:46     33s] #Skip building auto via since it is not turned on.
[03/18 10:27:46     33s] Extracting standard cell pins and blockage ...... 
[03/18 10:27:46     33s] Pin and blockage extraction finished
[03/18 10:27:46     33s] Via generation completed.
[03/18 10:27:46     33s] % Begin Load power constraints ... (date=03/18 10:27:46, mem=1009.9M)
[03/18 10:27:46     33s] % End Load power constraints ... (date=03/18 10:27:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1010.1M, current mem=1010.1M)
[03/18 10:27:46     33s] % Begin load AAE data ... (date=03/18 10:27:46, mem=1010.1M)
[03/18 10:27:47     34s] AAE DB initialization (MEM=1269.09 CPU=0:00:00.3 REAL=0:00:01.0) 
[03/18 10:27:47     34s] % End load AAE data ... (date=03/18 10:27:47, total cpu=0:00:00.7, real=0:00:01.0, peak res=1024.7M, current mem=1024.7M)
[03/18 10:27:47     34s] Restoring CCOpt config...
[03/18 10:27:47     34s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 10:27:47     34s] Summary for sequential cells identification: 
[03/18 10:27:47     34s]   Identified SBFF number: 199
[03/18 10:27:47     34s]   Identified MBFF number: 0
[03/18 10:27:47     34s]   Identified SB Latch number: 0
[03/18 10:27:47     34s]   Identified MB Latch number: 0
[03/18 10:27:47     34s]   Not identified SBFF number: 0
[03/18 10:27:47     34s]   Not identified MBFF number: 0
[03/18 10:27:47     34s]   Not identified SB Latch number: 0
[03/18 10:27:47     34s]   Not identified MB Latch number: 0
[03/18 10:27:47     34s]   Number of sequential cells which are not FFs: 104
[03/18 10:27:47     34s]  Visiting view : WC_VIEW
[03/18 10:27:47     34s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/18 10:27:47     34s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 10:27:47     34s]  Visiting view : BC_VIEW
[03/18 10:27:47     34s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/18 10:27:47     34s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 10:27:47     34s]  Setting StdDelay to 14.50
[03/18 10:27:47     34s] Creating Cell Server, finished. 
[03/18 10:27:47     34s] 
[03/18 10:27:47     34s]   Extracting original clock gating for clk2...
[03/18 10:27:47     34s]     clock_tree clk2 contains 10264 sinks and 0 clock gates.
[03/18 10:27:47     34s]     Extraction for clk2 complete.
[03/18 10:27:47     34s]   Extracting original clock gating for clk2 done.
[03/18 10:27:47     34s]   Extracting original clock gating for clk1...
[03/18 10:27:47     35s]     clock_tree clk1 contains 10264 sinks and 0 clock gates.
[03/18 10:27:47     35s]     Extraction for clk1 complete.
[03/18 10:27:47     35s]   Extracting original clock gating for clk1 done.
[03/18 10:27:47     35s]   The skew group clk1/CON was created. It contains 10264 sinks and 1 sources.
[03/18 10:27:47     35s]   The skew group clk2/CON was created. It contains 10264 sinks and 1 sources.
[03/18 10:27:48     35s]   The skew group clk1/CON was created. It contains 10264 sinks and 1 sources.
[03/18 10:27:48     35s]   The skew group clk2/CON was created. It contains 10264 sinks and 1 sources.
[03/18 10:27:48     35s] Restoring CCOpt config done.
[03/18 10:27:48     35s] Deleting Cell Server ...
[03/18 10:27:48     35s] Creating Cell Server ...(0, 1, 1, 1)
[03/18 10:27:48     35s] Summary for sequential cells identification: 
[03/18 10:27:48     35s]   Identified SBFF number: 199
[03/18 10:27:48     35s]   Identified MBFF number: 0
[03/18 10:27:48     35s]   Identified SB Latch number: 0
[03/18 10:27:48     35s]   Identified MB Latch number: 0
[03/18 10:27:48     35s]   Not identified SBFF number: 0
[03/18 10:27:48     35s]   Not identified MBFF number: 0
[03/18 10:27:48     35s]   Not identified SB Latch number: 0
[03/18 10:27:48     35s]   Not identified MB Latch number: 0
[03/18 10:27:48     35s]   Number of sequential cells which are not FFs: 104
[03/18 10:27:48     35s] Total number of combinational cells: 497
[03/18 10:27:48     35s] Total number of sequential cells: 303
[03/18 10:27:48     35s] Total number of tristate cells: 11
[03/18 10:27:48     35s] Total number of level shifter cells: 0
[03/18 10:27:48     35s] Total number of power gating cells: 0
[03/18 10:27:48     35s] Total number of isolation cells: 0
[03/18 10:27:48     35s] Total number of power switch cells: 0
[03/18 10:27:48     35s] Total number of pulse generator cells: 0
[03/18 10:27:48     35s] Total number of always on buffers: 0
[03/18 10:27:48     35s] Total number of retention cells: 0
[03/18 10:27:48     35s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/18 10:27:48     35s] Total number of usable buffers: 18
[03/18 10:27:48     35s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/18 10:27:48     35s] Total number of unusable buffers: 9
[03/18 10:27:48     35s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/18 10:27:48     35s] Total number of usable inverters: 18
[03/18 10:27:48     35s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/18 10:27:48     35s] Total number of unusable inverters: 9
[03/18 10:27:48     35s] List of identified usable delay cells:
[03/18 10:27:48     35s] Total number of identified usable delay cells: 0
[03/18 10:27:48     35s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/18 10:27:48     35s] Total number of identified unusable delay cells: 9
[03/18 10:27:48     35s] Creating Cell Server, finished. 
[03/18 10:27:48     35s] 
[03/18 10:27:48     35s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/18 10:27:48     35s] Deleting Cell Server ...
[03/18 10:27:48     35s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
[03/18 10:27:48     35s] timing_enable_default_delay_arc
[03/18 10:27:48     35s] #% End load design ... (date=03/18 10:27:48, total cpu=0:00:10.8, real=0:00:12.0, peak res=1062.9M, current mem=1055.5M)
[03/18 10:27:48     35s] 
[03/18 10:27:48     35s] *** Summary of all messages that are not suppressed in this session:
[03/18 10:27:48     35s] Severity  ID               Count  Summary                                  
[03/18 10:27:48     35s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/18 10:27:48     35s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/18 10:27:48     35s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/18 10:27:48     35s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/18 10:27:48     35s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/18 10:27:48     35s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/18 10:27:48     35s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/18 10:27:48     35s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/18 10:27:48     35s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/18 10:27:48     35s] *** Message Summary: 1637 warning(s), 0 error(s)
[03/18 10:27:48     35s] 
[03/18 10:28:36     44s] <CMD> set init_pwr_net VDD
[03/18 10:28:36     44s] <CMD> set init_gnd_net VSS
[03/18 10:28:36     44s] <CMD> set init_verilog ../syn/fullchip.out.v
[03/18 10:28:36     44s] <CMD> set init_design_netlisttype Verilog
[03/18 10:28:36     44s] <CMD> set init_design_settop 1
[03/18 10:28:36     44s] <CMD> set init_top_cell fullchip
[03/18 10:28:36     44s] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/18 10:28:36     44s] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/18 10:28:36     44s] Saving CCOpt state...
[03/18 10:28:36     45s] Saving CCOpt state done.
[03/18 10:28:36     45s] CCOpt state has been saved. Subsequent CCOpt commands will cause this data to be restored.
[03/18 10:28:36     45s] **WARN: (IMPCCOPT-2231):	CCOpt data structures have been affected by updating library set.
[03/18 10:28:36     45s] 
[03/18 10:28:36     45s] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/18 10:28:36     45s] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/18 10:28:36     45s] Extraction setup Started 
[03/18 10:28:36     45s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/18 10:28:36     45s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/18 10:28:36     45s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:36     45s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:36     45s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 10:28:36     45s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 10:28:36     45s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/18 10:28:36     45s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:36     45s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:36     45s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 10:28:36     45s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 10:28:36     45s] Importing multi-corner RC tables ... 
[03/18 10:28:36     45s] Summary of Active RC-Corners : 
[03/18 10:28:36     45s]  
[03/18 10:28:36     45s]  Analysis View: WC_VIEW
[03/18 10:28:36     45s]     RC-Corner Name        : Cmax
[03/18 10:28:36     45s]     RC-Corner Index       : 0
[03/18 10:28:36     45s]     RC-Corner Temperature : 125 Celsius
[03/18 10:28:36     45s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/18 10:28:36     45s]     RC-Corner PreRoute Res Factor         : 1
[03/18 10:28:36     45s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 10:28:36     45s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 10:28:36     45s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 10:28:36     45s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 10:28:36     45s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:36     45s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:36     45s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:36     45s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:36     45s]  
[03/18 10:28:36     45s]  Analysis View: BC_VIEW
[03/18 10:28:36     45s]     RC-Corner Name        : Cmin
[03/18 10:28:36     45s]     RC-Corner Index       : 1
[03/18 10:28:36     45s]     RC-Corner Temperature : -40 Celsius
[03/18 10:28:36     45s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/18 10:28:36     45s]     RC-Corner PreRoute Res Factor         : 1
[03/18 10:28:36     45s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 10:28:36     45s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 10:28:36     45s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 10:28:36     45s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 10:28:36     45s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:36     45s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:36     45s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:36     45s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:37     45s] LayerId::1 widthSet size::4
[03/18 10:28:37     45s] LayerId::2 widthSet size::4
[03/18 10:28:37     45s] LayerId::3 widthSet size::4
[03/18 10:28:37     45s] LayerId::4 widthSet size::4
[03/18 10:28:37     45s] LayerId::5 widthSet size::4
[03/18 10:28:37     45s] LayerId::6 widthSet size::4
[03/18 10:28:37     45s] LayerId::7 widthSet size::4
[03/18 10:28:37     45s] LayerId::8 widthSet size::4
[03/18 10:28:37     45s] Initializing multi-corner capacitance tables ... 
[03/18 10:28:37     45s] Initializing multi-corner resistance tables ...
[03/18 10:28:37     46s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.257406 ; uaWl: 0.992555 ; uaWlH: 0.265229 ; aWlH: 0.005966 ; Pmax: 0.834200 ; wcR: 0.636400 ; newSi: 0.089300 ; pMod: 82 ; 
[03/18 10:28:37     46s] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/18 10:28:37     46s] Extraction setup Started 
[03/18 10:28:37     46s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/18 10:28:37     46s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/18 10:28:37     46s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:37     46s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:37     46s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 10:28:37     46s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 10:28:37     46s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/18 10:28:37     46s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:37     46s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:37     46s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 10:28:37     46s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 10:28:37     46s] Importing multi-corner RC tables ... 
[03/18 10:28:37     46s] Summary of Active RC-Corners : 
[03/18 10:28:37     46s]  
[03/18 10:28:37     46s]  Analysis View: WC_VIEW
[03/18 10:28:37     46s]     RC-Corner Name        : Cmax
[03/18 10:28:37     46s]     RC-Corner Index       : 0
[03/18 10:28:37     46s]     RC-Corner Temperature : 125 Celsius
[03/18 10:28:37     46s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/18 10:28:37     46s]     RC-Corner PreRoute Res Factor         : 1
[03/18 10:28:37     46s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 10:28:37     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 10:28:37     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 10:28:37     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 10:28:37     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:37     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:37     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:37     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:37     46s]  
[03/18 10:28:37     46s]  Analysis View: BC_VIEW
[03/18 10:28:37     46s]     RC-Corner Name        : Cmin
[03/18 10:28:37     46s]     RC-Corner Index       : 1
[03/18 10:28:37     46s]     RC-Corner Temperature : -40 Celsius
[03/18 10:28:37     46s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/18 10:28:37     46s]     RC-Corner PreRoute Res Factor         : 1
[03/18 10:28:37     46s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 10:28:37     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 10:28:37     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 10:28:37     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 10:28:37     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:37     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:37     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:37     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:37     46s] LayerId::1 widthSet size::4
[03/18 10:28:37     46s] LayerId::2 widthSet size::4
[03/18 10:28:37     46s] LayerId::3 widthSet size::4
[03/18 10:28:37     46s] LayerId::4 widthSet size::4
[03/18 10:28:37     46s] LayerId::5 widthSet size::4
[03/18 10:28:37     46s] LayerId::6 widthSet size::4
[03/18 10:28:37     46s] LayerId::7 widthSet size::4
[03/18 10:28:37     46s] LayerId::8 widthSet size::4
[03/18 10:28:37     46s] Initializing multi-corner capacitance tables ... 
[03/18 10:28:38     46s] Initializing multi-corner resistance tables ...
[03/18 10:28:38     47s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.257406 ; uaWl: 0.992555 ; uaWlH: 0.265229 ; aWlH: 0.005966 ; Pmax: 0.834200 ; wcR: 0.636400 ; newSi: 0.089300 ; pMod: 82 ; 
[03/18 10:28:38     47s] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/18 10:28:38     47s] Extraction setup Started 
[03/18 10:28:38     47s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/18 10:28:38     47s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/18 10:28:38     47s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:38     47s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:38     47s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 10:28:38     47s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 10:28:38     47s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/18 10:28:38     47s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:38     47s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:38     47s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 10:28:38     47s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 10:28:38     47s] Importing multi-corner RC tables ... 
[03/18 10:28:38     47s] Summary of Active RC-Corners : 
[03/18 10:28:38     47s]  
[03/18 10:28:38     47s]  Analysis View: WC_VIEW
[03/18 10:28:38     47s]     RC-Corner Name        : Cmax
[03/18 10:28:38     47s]     RC-Corner Index       : 0
[03/18 10:28:38     47s]     RC-Corner Temperature : 125 Celsius
[03/18 10:28:38     47s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/18 10:28:38     47s]     RC-Corner PreRoute Res Factor         : 1
[03/18 10:28:38     47s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 10:28:38     47s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 10:28:38     47s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 10:28:38     47s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 10:28:38     47s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:38     47s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:38     47s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:38     47s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:38     47s]  
[03/18 10:28:38     47s]  Analysis View: BC_VIEW
[03/18 10:28:38     47s]     RC-Corner Name        : Cmin
[03/18 10:28:38     47s]     RC-Corner Index       : 1
[03/18 10:28:38     47s]     RC-Corner Temperature : -40 Celsius
[03/18 10:28:38     47s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/18 10:28:38     47s]     RC-Corner PreRoute Res Factor         : 1
[03/18 10:28:38     47s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 10:28:38     47s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 10:28:38     47s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 10:28:38     47s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 10:28:38     47s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:38     47s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:38     47s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:38     47s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:38     47s] LayerId::1 widthSet size::4
[03/18 10:28:38     47s] LayerId::2 widthSet size::4
[03/18 10:28:38     47s] LayerId::3 widthSet size::4
[03/18 10:28:38     47s] LayerId::4 widthSet size::4
[03/18 10:28:38     47s] LayerId::5 widthSet size::4
[03/18 10:28:38     47s] LayerId::6 widthSet size::4
[03/18 10:28:38     47s] LayerId::7 widthSet size::4
[03/18 10:28:38     47s] LayerId::8 widthSet size::4
[03/18 10:28:38     47s] Initializing multi-corner capacitance tables ... 
[03/18 10:28:38     47s] Initializing multi-corner resistance tables ...
[03/18 10:28:39     47s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.257406 ; uaWl: 0.992555 ; uaWlH: 0.265229 ; aWlH: 0.005966 ; Pmax: 0.834200 ; wcR: 0.636400 ; newSi: 0.089300 ; pMod: 82 ; 
[03/18 10:28:39     47s] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/18 10:28:39     47s] Extraction setup Started 
[03/18 10:28:39     47s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/18 10:28:39     47s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/18 10:28:39     47s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:39     47s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:39     47s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 10:28:39     47s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 10:28:39     47s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/18 10:28:39     47s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:39     47s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 10:28:39     47s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 10:28:39     47s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 10:28:39     47s] Importing multi-corner RC tables ... 
[03/18 10:28:39     47s] Summary of Active RC-Corners : 
[03/18 10:28:39     47s]  
[03/18 10:28:39     47s]  Analysis View: WC_VIEW
[03/18 10:28:39     47s]     RC-Corner Name        : Cmax
[03/18 10:28:39     47s]     RC-Corner Index       : 0
[03/18 10:28:39     47s]     RC-Corner Temperature : 125 Celsius
[03/18 10:28:39     47s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/18 10:28:39     47s]     RC-Corner PreRoute Res Factor         : 1
[03/18 10:28:39     47s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 10:28:39     47s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 10:28:39     47s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 10:28:39     47s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 10:28:39     47s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:39     47s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:39     47s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:39     47s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:39     47s]  
[03/18 10:28:39     47s]  Analysis View: BC_VIEW
[03/18 10:28:39     47s]     RC-Corner Name        : Cmin
[03/18 10:28:39     47s]     RC-Corner Index       : 1
[03/18 10:28:39     47s]     RC-Corner Temperature : -40 Celsius
[03/18 10:28:39     47s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/18 10:28:39     47s]     RC-Corner PreRoute Res Factor         : 1
[03/18 10:28:39     47s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 10:28:39     47s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 10:28:39     47s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 10:28:39     47s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 10:28:39     47s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:39     47s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:39     47s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 10:28:39     47s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 10:28:39     47s] LayerId::1 widthSet size::4
[03/18 10:28:39     47s] LayerId::2 widthSet size::4
[03/18 10:28:39     47s] LayerId::3 widthSet size::4
[03/18 10:28:39     47s] LayerId::4 widthSet size::4
[03/18 10:28:39     47s] LayerId::5 widthSet size::4
[03/18 10:28:39     47s] LayerId::6 widthSet size::4
[03/18 10:28:39     47s] LayerId::7 widthSet size::4
[03/18 10:28:39     47s] LayerId::8 widthSet size::4
[03/18 10:28:39     47s] Initializing multi-corner capacitance tables ... 
[03/18 10:28:39     48s] Initializing multi-corner resistance tables ...
[03/18 10:28:39     48s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.257406 ; uaWl: 0.992555 ; uaWlH: 0.265229 ; aWlH: 0.005966 ; Pmax: 0.834200 ; wcR: 0.636400 ; newSi: 0.089300 ; pMod: 82 ; 
[03/18 10:28:39     48s] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/18 10:28:40     48s] Reading timing constraints file './constraints/fullchip.sdc' ...
[03/18 10:28:40     48s] Current (total cpu=0:00:49.0, real=0:02:03, peak res=1083.2M, current mem=1023.4M)
[03/18 10:28:40     49s] INFO (CTE): Constraints read successfully.
[03/18 10:28:40     49s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1039.7M, current mem=1039.7M)
[03/18 10:28:40     49s] Current (total cpu=0:00:49.2, real=0:02:03, peak res=1083.2M, current mem=1039.7M)
[03/18 10:28:40     49s] Reading latency file '/home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
[03/18 10:28:40     49s] Reading latency file '/home/linux/ieng6/ee260bwi23/rkarki/ee260b/project4/project/Final_merged/pnr/route.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
[03/18 10:28:40     49s] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/18 10:28:40     49s] The existing analysis_view 'WC_VIEW' has been replaced with new attributes.
[03/18 10:28:40     49s] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/18 10:28:40     49s] The existing analysis_view 'BC_VIEW' has been replaced with new attributes.
[03/18 10:28:40     49s] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/18 10:28:40     49s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[03/18 10:28:41     49s] 
[03/18 10:28:41     49s] *** Summary of all messages that are not suppressed in this session:
[03/18 10:28:41     49s] Severity  ID               Count  Summary                                  
[03/18 10:28:41     49s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[03/18 10:28:41     49s] *** Message Summary: 1 warning(s), 0 error(s)
[03/18 10:28:41     49s] 
[03/18 10:28:41     49s] <CMD> set_interactive_constraint_modes {CON}
[03/18 10:28:41     49s] <CMD> setDesignMode -process 65
[03/18 10:28:41     49s] ##  Process: 65            (User Set)               
[03/18 10:28:41     49s] ##     Node: (not set)                           
[03/18 10:28:41     49s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/18 10:28:41     49s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/18 10:28:41     49s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/18 10:28:41     49s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/18 10:28:41     49s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/18 10:28:41     49s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/18 10:29:15     56s] <CMD> verifyGeometry
[03/18 10:29:15     56s]  *** Starting Verify Geometry (MEM: 1294.8) ***
[03/18 10:29:15     56s] 
[03/18 10:29:15     56s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/18 10:29:15     56s]   VERIFY GEOMETRY ...... Starting Verification
[03/18 10:29:15     56s]   VERIFY GEOMETRY ...... Initializing
[03/18 10:29:15     56s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/18 10:29:15     56s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/18 10:29:15     56s]                   ...... bin size: 2880
[03/18 10:29:15     56s]   VERIFY GEOMETRY ...... SubArea : 1 of 25
[03/18 10:29:15     56s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:15     56s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:15     56s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:15     56s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:15     56s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/18 10:29:15     56s]   VERIFY GEOMETRY ...... SubArea : 2 of 25
[03/18 10:29:16     57s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:16     57s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:16     57s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:16     57s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:16     57s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/18 10:29:16     57s]   VERIFY GEOMETRY ...... SubArea : 3 of 25
[03/18 10:29:17     57s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:17     57s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:17     57s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:17     57s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:17     57s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/18 10:29:17     57s]   VERIFY GEOMETRY ...... SubArea : 4 of 25
[03/18 10:29:18     58s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:18     58s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:18     58s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:18     58s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:18     58s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/18 10:29:18     58s]   VERIFY GEOMETRY ...... SubArea : 5 of 25
[03/18 10:29:19     59s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:19     59s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:19     59s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:19     59s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:19     59s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/18 10:29:19     59s]   VERIFY GEOMETRY ...... SubArea : 6 of 25
[03/18 10:29:19     60s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:19     60s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:19     60s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:19     60s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:19     60s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[03/18 10:29:19     60s]   VERIFY GEOMETRY ...... SubArea : 7 of 25
[03/18 10:29:21     62s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:21     62s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:21     62s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:21     62s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:21     62s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[03/18 10:29:21     62s]   VERIFY GEOMETRY ...... SubArea : 8 of 25
[03/18 10:29:23     64s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:23     64s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:23     64s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:23     64s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:23     64s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/18 10:29:23     64s]   VERIFY GEOMETRY ...... SubArea : 9 of 25
[03/18 10:29:25     66s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:25     66s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:25     66s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:25     66s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:25     66s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/18 10:29:25     66s]   VERIFY GEOMETRY ...... SubArea : 10 of 25
[03/18 10:29:27     67s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:27     67s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:27     67s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/18 10:29:27     67s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:27     67s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 2 Viols. 0 Wrngs.
[03/18 10:29:27     67s]   VERIFY GEOMETRY ...... SubArea : 11 of 25
[03/18 10:29:27     68s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:27     68s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:27     68s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:27     68s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:27     68s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/18 10:29:27     68s]   VERIFY GEOMETRY ...... SubArea : 12 of 25
[03/18 10:29:29     70s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:29     70s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:29     70s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:29     70s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:29     70s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[03/18 10:29:29     70s]   VERIFY GEOMETRY ...... SubArea : 13 of 25
[03/18 10:29:31     71s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:31     71s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:31     71s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:31     71s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:31     71s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[03/18 10:29:31     71s]   VERIFY GEOMETRY ...... SubArea : 14 of 25
[03/18 10:29:33     73s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:33     73s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:33     73s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/18 10:29:33     73s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:33     73s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 1 Viols. 0 Wrngs.
[03/18 10:29:33     73s]   VERIFY GEOMETRY ...... SubArea : 15 of 25
[03/18 10:29:35     76s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:35     76s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:35     76s]   VERIFY GEOMETRY ...... Wiring         :  9 Viols.
[03/18 10:29:35     76s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:35     76s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 9 Viols. 0 Wrngs.
[03/18 10:29:35     76s]   VERIFY GEOMETRY ...... SubArea : 16 of 25
[03/18 10:29:37     77s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:37     77s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:37     77s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:37     77s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:37     77s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/18 10:29:37     77s]   VERIFY GEOMETRY ...... SubArea : 17 of 25
[03/18 10:29:39     79s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:39     79s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:39     79s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:39     79s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:39     79s]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[03/18 10:29:39     79s]   VERIFY GEOMETRY ...... SubArea : 18 of 25
[03/18 10:29:40     81s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:40     81s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:40     81s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:40     81s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:40     81s]   VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
[03/18 10:29:40     81s]   VERIFY GEOMETRY ...... SubArea : 19 of 25
[03/18 10:29:42     83s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:42     83s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:42     83s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:42     83s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:42     83s]   VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
[03/18 10:29:42     83s]   VERIFY GEOMETRY ...... SubArea : 20 of 25
[03/18 10:29:44     84s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:44     84s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:44     84s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/18 10:29:44     84s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:44     84s]   VERIFY GEOMETRY ...... Sub-Area : 20 complete 1 Viols. 0 Wrngs.
[03/18 10:29:44     84s]   VERIFY GEOMETRY ...... SubArea : 21 of 25
[03/18 10:29:45     85s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:45     85s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:45     85s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:45     85s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:45     86s]   VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
[03/18 10:29:45     86s]   VERIFY GEOMETRY ...... SubArea : 22 of 25
[03/18 10:29:46     87s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:46     87s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:46     87s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/18 10:29:46     87s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:46     87s]   VERIFY GEOMETRY ...... Sub-Area : 22 complete 1 Viols. 0 Wrngs.
[03/18 10:29:46     87s]   VERIFY GEOMETRY ...... SubArea : 23 of 25
[03/18 10:29:47     88s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:47     88s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:47     88s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:47     88s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:47     88s]   VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
[03/18 10:29:47     88s]   VERIFY GEOMETRY ...... SubArea : 24 of 25
[03/18 10:29:48     89s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:48     89s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:48     89s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/18 10:29:48     89s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:48     89s]   VERIFY GEOMETRY ...... Sub-Area : 24 complete 1 Viols. 0 Wrngs.
[03/18 10:29:48     89s]   VERIFY GEOMETRY ...... SubArea : 25 of 25
[03/18 10:29:49     89s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 10:29:49     89s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 10:29:49     89s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 10:29:49     89s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 10:29:49     89s]   VERIFY GEOMETRY ...... Sub-Area : 25 complete 0 Viols. 0 Wrngs.
[03/18 10:29:49     89s] VG: elapsed time: 34.00
[03/18 10:29:49     89s] Begin Summary ...
[03/18 10:29:49     89s]   Cells       : 0
[03/18 10:29:49     89s]   SameNet     : 0
[03/18 10:29:49     89s]   Wiring      : 0
[03/18 10:29:49     89s]   Antenna     : 0
[03/18 10:29:49     89s]   Short       : 15
[03/18 10:29:49     89s]   Overlap     : 0
[03/18 10:29:49     89s] End Summary
[03/18 10:29:49     89s] 
[03/18 10:29:49     89s]   Verification Complete : 15 Viols.  0 Wrngs.
[03/18 10:29:49     89s] 
[03/18 10:29:49     89s] **********End: VERIFY GEOMETRY**********
[03/18 10:29:49     89s]  *** verify geometry (CPU: 0:00:33.7  MEM: 250.4M)
[03/18 10:29:49     89s] 
[03/18 10:29:49     89s] <CMD> verifyConnectivity
[03/18 10:29:49     89s] VERIFY_CONNECTIVITY use new engine.
[03/18 10:29:49     89s] 
[03/18 10:29:49     89s] ******** Start: VERIFY CONNECTIVITY ********
[03/18 10:29:49     89s] Start Time: Sat Mar 18 10:29:49 2023
[03/18 10:29:49     89s] 
[03/18 10:29:49     89s] Design Name: fullchip
[03/18 10:29:49     89s] Database Units: 2000
[03/18 10:29:49     89s] Design Boundary: (0.0000, 0.0000) (767.6000, 765.2000)
[03/18 10:29:49     89s] Error Limit = 1000; Warning Limit = 50
[03/18 10:29:49     89s] Check all nets
[03/18 10:29:49     90s] **** 10:29:49 **** Processed 5000 nets.
[03/18 10:29:50     90s] **** 10:29:50 **** Processed 10000 nets.
[03/18 10:29:50     91s] **** 10:29:50 **** Processed 15000 nets.
[03/18 10:29:50     91s] **** 10:29:50 **** Processed 20000 nets.
[03/18 10:29:50     91s] **** 10:29:50 **** Processed 25000 nets.
[03/18 10:29:50     91s] **** 10:29:50 **** Processed 30000 nets.
[03/18 10:29:51     91s] **** 10:29:51 **** Processed 35000 nets.
[03/18 10:29:51     91s] **** 10:29:51 **** Processed 40000 nets.
[03/18 10:29:51     92s] **** 10:29:51 **** Processed 45000 nets.
[03/18 10:29:51     92s] **** 10:29:51 **** Processed 50000 nets.
[03/18 10:29:51     92s] **** 10:29:51 **** Processed 55000 nets.
[03/18 10:29:51     92s] **** 10:29:51 **** Processed 60000 nets.
[03/18 10:29:53     93s] 
[03/18 10:29:53     93s] Begin Summary 
[03/18 10:29:53     93s]   Found no problems or warnings.
[03/18 10:29:53     93s] End Summary
[03/18 10:29:53     93s] 
[03/18 10:29:53     93s] End Time: Sat Mar 18 10:29:53 2023
[03/18 10:29:53     93s] Time Elapsed: 0:00:04.0
[03/18 10:29:53     93s] 
[03/18 10:29:53     93s] ******** End: VERIFY CONNECTIVITY ********
[03/18 10:29:53     93s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/18 10:29:53     93s]   (CPU Time: 0:00:03.9  MEM: -0.172M)
[03/18 10:29:53     93s] 
[03/18 10:29:53     93s] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/18 10:29:53     94s] AAE DB initialization (MEM=1545.17 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/18 10:29:53     94s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 10:29:53     94s] #################################################################################
[03/18 10:29:53     94s] # Design Stage: PostRoute
[03/18 10:29:53     94s] # Design Name: fullchip
[03/18 10:29:53     94s] # Design Mode: 65nm
[03/18 10:29:53     94s] # Analysis Mode: MMMC OCV 
[03/18 10:29:53     94s] # Parasitics Mode: No SPEF/RCDB
[03/18 10:29:53     94s] # Signoff Settings: SI On 
[03/18 10:29:53     94s] #################################################################################
[03/18 10:29:53     94s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 10:29:53     94s] Extraction called for design 'fullchip' of instances=60627 and nets=62573 using extraction engine 'postRoute' at effort level 'low' .
[03/18 10:29:53     94s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 10:29:53     94s] RC Extraction called in multi-corner(2) mode.
[03/18 10:29:53     94s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 10:29:53     94s] Process corner(s) are loaded.
[03/18 10:29:53     94s]  Corner: Cmax
[03/18 10:29:53     94s]  Corner: Cmin
[03/18 10:29:53     94s] extractDetailRC Option : -outfile /tmp/innovus_temp_21810_ieng6-ece-04.ucsd.edu_rkarki_EfxApM/fullchip_21810_07MqAo.rcdb.d  -extended
[03/18 10:29:53     94s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 10:29:53     94s]       RC Corner Indexes            0       1   
[03/18 10:29:53     94s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 10:29:53     94s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 10:29:53     94s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 10:29:53     94s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 10:29:53     94s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 10:29:53     94s] Shrink Factor                : 1.00000
[03/18 10:29:54     95s] LayerId::1 widthSet size::4
[03/18 10:29:54     95s] LayerId::2 widthSet size::4
[03/18 10:29:54     95s] LayerId::3 widthSet size::4
[03/18 10:29:54     95s] LayerId::4 widthSet size::4
[03/18 10:29:54     95s] LayerId::5 widthSet size::4
[03/18 10:29:54     95s] LayerId::6 widthSet size::4
[03/18 10:29:54     95s] LayerId::7 widthSet size::4
[03/18 10:29:54     95s] LayerId::8 widthSet size::4
[03/18 10:29:54     95s] Initializing multi-corner capacitance tables ... 
[03/18 10:29:54     95s] Initializing multi-corner resistance tables ...
[03/18 10:29:54     95s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.257406 ; uaWl: 0.992555 ; uaWlH: 0.265229 ; aWlH: 0.005966 ; Pmax: 0.834200 ; wcR: 0.636400 ; newSi: 0.089300 ; pMod: 82 ; 
[03/18 10:29:55     95s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1375.2M)
[03/18 10:29:55     95s] Creating parasitic data file '/tmp/innovus_temp_21810_ieng6-ece-04.ucsd.edu_rkarki_EfxApM/fullchip_21810_07MqAo.rcdb.d' for storing RC.
[03/18 10:29:55     96s] Extracted 10.0003% (CPU Time= 0:00:01.5  MEM= 1459.1M)
[03/18 10:29:55     96s] Extracted 20.0002% (CPU Time= 0:00:02.0  MEM= 1459.1M)
[03/18 10:29:56     97s] Extracted 30.0002% (CPU Time= 0:00:02.5  MEM= 1461.1M)
[03/18 10:29:57     98s] Extracted 40.0003% (CPU Time= 0:00:03.3  MEM= 1475.1M)
[03/18 10:29:58     99s] Extracted 50.0002% (CPU Time= 0:00:04.9  MEM= 1484.1M)
[03/18 10:29:59    100s] Extracted 60.0002% (CPU Time= 0:00:05.3  MEM= 1485.1M)
[03/18 10:29:59    100s] Extracted 70.0003% (CPU Time= 0:00:05.9  MEM= 1487.1M)
[03/18 10:30:00    101s] Extracted 80.0003% (CPU Time= 0:00:06.5  MEM= 1488.1M)
[03/18 10:30:01    102s] Extracted 90.0002% (CPU Time= 0:00:07.3  MEM= 1494.1M)
[03/18 10:30:03    104s] Extracted 100% (CPU Time= 0:00:09.2  MEM= 1503.1M)
[03/18 10:30:03    104s] Number of Extracted Resistors     : 1163845
[03/18 10:30:03    104s] Number of Extracted Ground Cap.   : 1145921
[03/18 10:30:03    104s] Number of Extracted Coupling Cap. : 1858264
[03/18 10:30:03    104s] Opening parasitic data file '/tmp/innovus_temp_21810_ieng6-ece-04.ucsd.edu_rkarki_EfxApM/fullchip_21810_07MqAo.rcdb.d' for reading (mem: 1487.059M)
[03/18 10:30:03    104s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 10:30:03    104s]  Corner: Cmax
[03/18 10:30:03    104s]  Corner: Cmin
[03/18 10:30:03    104s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1487.1M)
[03/18 10:30:03    104s] Creating parasitic data file '/tmp/innovus_temp_21810_ieng6-ece-04.ucsd.edu_rkarki_EfxApM/fullchip_21810_07MqAo.rcdb_Filter.rcdb.d' for storing RC.
[03/18 10:30:04    105s] Closing parasitic data file '/tmp/innovus_temp_21810_ieng6-ece-04.ucsd.edu_rkarki_EfxApM/fullchip_21810_07MqAo.rcdb.d': 62313 access done (mem: 1487.059M)
[03/18 10:30:04    105s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1487.059M)
[03/18 10:30:04    105s] Opening parasitic data file '/tmp/innovus_temp_21810_ieng6-ece-04.ucsd.edu_rkarki_EfxApM/fullchip_21810_07MqAo.rcdb.d' for reading (mem: 1487.059M)
[03/18 10:30:04    105s] processing rcdb (/tmp/innovus_temp_21810_ieng6-ece-04.ucsd.edu_rkarki_EfxApM/fullchip_21810_07MqAo.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 10:30:04    106s] Closing parasitic data file '/tmp/innovus_temp_21810_ieng6-ece-04.ucsd.edu_rkarki_EfxApM/fullchip_21810_07MqAo.rcdb.d': 0 access done (mem: 1487.059M)
[03/18 10:30:04    106s] Lumped Parasitic Loading Completed (total cpu=0:00:01.5, real=0:00:00.0, current mem=1487.059M)
[03/18 10:30:04    106s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.4  Real Time: 0:00:11.0  MEM: 1487.059M)
[03/18 10:30:06    108s] AAE_INFO: 1 threads acquired from CTE.
[03/18 10:30:06    108s] Setting infinite Tws ...
[03/18 10:30:06    108s] First Iteration Infinite Tw... 
[03/18 10:30:06    109s] Calculate early delays in OCV mode...
[03/18 10:30:06    109s] Calculate late delays in OCV mode...
[03/18 10:30:07    109s] Topological Sorting (REAL = 0:00:01.0, MEM = 1487.1M, InitMEM = 1487.1M)
[03/18 10:30:07    109s] Start delay calculation (fullDC) (1 T). (MEM=1487.06)
[03/18 10:30:07    109s] LayerId::1 widthSet size::4
[03/18 10:30:07    109s] LayerId::2 widthSet size::4
[03/18 10:30:07    109s] LayerId::3 widthSet size::4
[03/18 10:30:07    109s] LayerId::4 widthSet size::4
[03/18 10:30:07    109s] LayerId::5 widthSet size::4
[03/18 10:30:07    109s] LayerId::6 widthSet size::4
[03/18 10:30:07    109s] LayerId::7 widthSet size::4
[03/18 10:30:07    109s] LayerId::8 widthSet size::4
[03/18 10:30:07    109s] Initializing multi-corner capacitance tables ... 
[03/18 10:30:07    109s] Initializing multi-corner resistance tables ...
[03/18 10:30:07    109s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.257406 ; uaWl: 0.992555 ; uaWlH: 0.265229 ; aWlH: 0.005966 ; Pmax: 0.834200 ; wcR: 0.636400 ; newSi: 0.089300 ; pMod: 82 ; 
[03/18 10:30:08    110s] Start AAE Lib Loading. (MEM=1498.67)
[03/18 10:30:08    110s] End AAE Lib Loading. (MEM=1517.75 CPU=0:00:00.0 Real=0:00:00.0)
[03/18 10:30:08    110s] End AAE Lib Interpolated Model. (MEM=1517.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 10:30:08    110s] Opening parasitic data file '/tmp/innovus_temp_21810_ieng6-ece-04.ucsd.edu_rkarki_EfxApM/fullchip_21810_07MqAo.rcdb.d' for reading (mem: 1527.285M)
[03/18 10:30:08    110s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1527.3M)
[03/18 10:30:09    111s] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[03/18 10:30:25    127s] Total number of fetched objects 62340
[03/18 10:30:25    127s] AAE_INFO-618: Total number of nets in the design is 62573,  99.6 percent of the nets selected for SI analysis
[03/18 10:30:26    128s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[03/18 10:30:26    128s] End delay calculation. (MEM=1634.97 CPU=0:00:17.0 REAL=0:00:17.0)
[03/18 10:30:26    128s] End delay calculation (fullDC). (MEM=1607.89 CPU=0:00:19.5 REAL=0:00:19.0)
[03/18 10:30:26    128s] *** CDM Built up (cpu=0:00:34.2  real=0:00:33.0  mem= 1607.9M) ***
[03/18 10:30:29    131s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1607.9M)
[03/18 10:30:29    131s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 10:30:29    131s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1607.9M)
[03/18 10:30:29    132s] Starting SI iteration 2
[03/18 10:30:30    132s] Calculate early delays in OCV mode...
[03/18 10:30:30    132s] Calculate late delays in OCV mode...
[03/18 10:30:30    132s] Start delay calculation (fullDC) (1 T). (MEM=1596.01)
[03/18 10:30:30    132s] End AAE Lib Interpolated Model. (MEM=1596.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 10:30:36    138s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 10:30:36    138s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 62340. 
[03/18 10:30:36    138s] Total number of fetched objects 62340
[03/18 10:30:36    138s] AAE_INFO-618: Total number of nets in the design is 62573,  12.6 percent of the nets selected for SI analysis
[03/18 10:30:36    138s] End delay calculation. (MEM=1602.16 CPU=0:00:05.9 REAL=0:00:06.0)
[03/18 10:30:36    138s] End delay calculation (fullDC). (MEM=1602.16 CPU=0:00:06.2 REAL=0:00:06.0)
[03/18 10:30:36    138s] *** CDM Built up (cpu=0:00:06.3  real=0:00:06.0  mem= 1602.2M) ***
[03/18 10:30:38    141s] <CMD> report_power -outfile fullchip.post_route.power.rpt
[03/18 10:30:38    141s] 
[03/18 10:30:38    141s] Power Net Detected:
[03/18 10:30:38    141s]         Voltage	    Name
[03/18 10:30:38    141s]              0V	    VSS
[03/18 10:30:38    141s]            0.9V	    VDD
[03/18 10:30:38    141s] 
[03/18 10:30:38    141s] Begin Power Analysis
[03/18 10:30:38    141s] 
[03/18 10:30:39    141s]              0V	    VSS
[03/18 10:30:39    141s]            0.9V	    VDD
[03/18 10:30:39    141s] Begin Processing Timing Library for Power Calculation
[03/18 10:30:39    141s] 
[03/18 10:30:39    141s] Begin Processing Timing Library for Power Calculation
[03/18 10:30:39    141s] 
[03/18 10:30:39    141s] 
[03/18 10:30:39    141s] 
[03/18 10:30:39    141s] Begin Processing Power Net/Grid for Power Calculation
[03/18 10:30:39    141s] 
[03/18 10:30:39    141s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1385.41MB/2684.82MB/1385.42MB)
[03/18 10:30:39    141s] 
[03/18 10:30:39    141s] Begin Processing Timing Window Data for Power Calculation
[03/18 10:30:39    141s] 
[03/18 10:30:39    141s] clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1402.07MB/2684.82MB/1402.07MB)
[03/18 10:30:39    142s] 
[03/18 10:30:39    142s] Begin Processing User Attributes
[03/18 10:30:39    142s] 
[03/18 10:30:39    142s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1402.12MB/2684.82MB/1402.12MB)
[03/18 10:30:39    142s] 
[03/18 10:30:39    142s] Begin Processing Signal Activity
[03/18 10:30:39    142s] 
[03/18 10:30:43    145s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1410.88MB/2684.82MB/1410.88MB)
[03/18 10:30:43    145s] 
[03/18 10:30:43    145s] Begin Power Computation
[03/18 10:30:43    145s] 
[03/18 10:30:43    145s]       ----------------------------------------------------------
[03/18 10:30:43    145s]       # of cell(s) missing both power/leakage table: 0
[03/18 10:30:43    145s]       # of cell(s) missing power table: 2
[03/18 10:30:43    145s]       # of cell(s) missing leakage table: 0
[03/18 10:30:43    145s]       # of MSMV cell(s) missing power_level: 0
[03/18 10:30:43    145s]       ----------------------------------------------------------
[03/18 10:30:43    145s] CellName                                  Missing Table(s)
[03/18 10:30:43    145s] TIEH                                      internal power, 
[03/18 10:30:43    145s] TIEL                                      internal power, 
[03/18 10:30:43    145s] 
[03/18 10:30:43    145s] 
[03/18 10:30:47    149s] Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1411.35MB/2684.82MB/1411.35MB)
[03/18 10:30:47    149s] 
[03/18 10:30:47    149s] Begin Processing User Attributes
[03/18 10:30:47    149s] 
[03/18 10:30:47    149s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1411.35MB/2684.82MB/1411.41MB)
[03/18 10:30:47    149s] 
[03/18 10:30:47    149s] Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=1411.41MB/2684.82MB/1411.41MB)
[03/18 10:30:47    149s] 
[03/18 10:30:48    150s] *



[03/18 10:30:48    150s] Total Power
[03/18 10:30:48    150s] -----------------------------------------------------------------------------------------
[03/18 10:30:48    150s] Total Internal Power:      158.79021594 	   77.7273%
[03/18 10:30:48    150s] Total Switching Power:      43.31807115 	   21.2041%
[03/18 10:30:48    150s] Total Leakage Power:         2.18303323 	    1.0686%
[03/18 10:30:48    150s] Total Power:               204.29132003
[03/18 10:30:48    150s] -----------------------------------------------------------------------------------------
[03/18 10:30:48    150s] <CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
[03/18 10:30:48    150s] Start to collect the design information.
[03/18 10:30:48    150s] Build netlist information for Cell fullchip.
[03/18 10:30:48    150s] Finished collecting the design information.
[03/18 10:30:48    150s] Generating standard cells used in the design report.
[03/18 10:30:48    150s] Analyze library ... 
[03/18 10:30:48    150s] Analyze netlist ... 
[03/18 10:30:48    150s] Generate no-driven nets information report.
[03/18 10:30:48    150s] Analyze timing ... 
[03/18 10:30:48    150s] Analyze floorplan/placement ... 
[03/18 10:30:48    151s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1618.2M
[03/18 10:30:48    151s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1618.2M
[03/18 10:30:48    151s] Use non-trimmed site array because memory saving is not enough.
[03/18 10:30:48    151s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1624.2M
[03/18 10:30:48    151s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.040, REAL:0.042, MEM:1624.2M
[03/18 10:30:48    151s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.160, REAL:0.158, MEM:1624.2M
[03/18 10:30:48    151s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.180, REAL:0.179, MEM:1624.2M
[03/18 10:30:48    151s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1624.2M
[03/18 10:30:48    151s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1618.2M
[03/18 10:30:48    151s] Analysis Routing ...
[03/18 10:30:48    151s] Report saved in file fullchip.post_route.summary.rpt.
[03/18 10:30:57    153s] 
[03/18 10:30:57    153s] *** Memory Usage v#1 (Current mem = 1611.152M, initial mem = 291.785M) ***
[03/18 10:30:57    153s] 
[03/18 10:30:57    153s] *** Summary of all messages that are not suppressed in this session:
[03/18 10:30:57    153s] Severity  ID               Count  Summary                                  
[03/18 10:30:57    153s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/18 10:30:57    153s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/18 10:30:57    153s] WARNING   IMPEXT-2710         10  Basic Cap table for layer M%d is ignored...
[03/18 10:30:57    153s] WARNING   IMPEXT-2760         10  Layer M%d specified in the cap table is ...
[03/18 10:30:57    153s] WARNING   IMPEXT-2771         10  Via %s specified in the cap table is ign...
[03/18 10:30:57    153s] WARNING   IMPEXT-2801         10  Resistance values are not provided in th...
[03/18 10:30:57    153s] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/18 10:30:57    153s] WARNING   IMPEXT-3518          1  The lower process node is set (using com...
[03/18 10:30:57    153s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[03/18 10:30:57    153s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/18 10:30:57    153s] WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
[03/18 10:30:57    153s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[03/18 10:30:57    153s] WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
[03/18 10:30:57    153s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/18 10:30:57    153s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/18 10:30:57    153s] *** Message Summary: 1675 warning(s), 0 error(s)
[03/18 10:30:57    153s] 
[03/18 10:30:57    153s] --- Ending "Innovus" (totcpu=0:02:33, real=0:04:20, mem=1611.2M) ---
