
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.41+111 (git sha1 4b67f3757, clang++ 10.0.0-4ubuntu1 -fPIC -Os)

-- Executing script file `cpu_wrapper.ys' --

1. Executing Verilog-2005 frontend: ../../../cpu_wrapper.v
Parsing Verilog input from `../../../cpu_wrapper.v' to AST representation.
Generating RTLIL representation for module `\cpu_wrapper'.
Warning: Replacing memory \vectOut with list of registers. See ../../../cpu_wrapper.v:64, ../../../cpu_wrapper.v:58, ../../../cpu_wrapper.v:55
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../source/cpu.v
Parsing Verilog input from `../../../../source/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Warning: Replacing memory \AXYS with list of registers. See ../../../../source/cpu.v:546
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../source/ALU8.v
Parsing Verilog input from `../../../../source/ALU8.v' to AST representation.
Generating RTLIL representation for module `\ALU8'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU8

4.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU8
Removed 0 unused modules.

5. Executing SYNTH_GOWIN pass.

5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_xtra.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\MUX2_MUX8'.
Generating RTLIL representation for module `\MUX2_MUX16'.
Generating RTLIL representation for module `\MUX2_MUX32'.
Generating RTLIL representation for module `\MUX4'.
Generating RTLIL representation for module `\MUX8'.
Generating RTLIL representation for module `\MUX16'.
Generating RTLIL representation for module `\MUX32'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\DL'.
Generating RTLIL representation for module `\DLE'.
Generating RTLIL representation for module `\DLC'.
Generating RTLIL representation for module `\DLCE'.
Generating RTLIL representation for module `\DLP'.
Generating RTLIL representation for module `\DLPE'.
Generating RTLIL representation for module `\DLN'.
Generating RTLIL representation for module `\DLNE'.
Generating RTLIL representation for module `\DLNC'.
Generating RTLIL representation for module `\DLNCE'.
Generating RTLIL representation for module `\DLNP'.
Generating RTLIL representation for module `\DLNPE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\rSDP'.
Generating RTLIL representation for module `\rSDPX9'.
Generating RTLIL representation for module `\rROM'.
Generating RTLIL representation for module `\rROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLL'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DCS'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\FLASH128K'.
Generating RTLIL representation for module `\MCU'.
Generating RTLIL representation for module `\USB20_PHY'.
Generating RTLIL representation for module `\ADC'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DCC'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\EMCU'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Generating RTLIL representation for module `\I3C'.
Generating RTLIL representation for module `\IODELAYA'.
Generating RTLIL representation for module `\IODELAYC'.
Generating RTLIL representation for module `\SPMI'.
Generating RTLIL representation for module `\IODELAYB'.
Generating RTLIL representation for module `\PLLO'.
Generating RTLIL representation for module `\DCCG'.
Generating RTLIL representation for module `\FLASH96KA'.
Generating RTLIL representation for module `\MIPI_DPHY_RX'.
Generating RTLIL representation for module `\CLKDIVG'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.3.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU8

5.3.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Used module:     \cpu
Used module:         \ALU8
Removed 0 unused modules.

5.4. Executing PROC pass (convert processes to netlists).

5.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$524'.
Cleaned up 1 empty switch.

5.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584 in module RAM16S4.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$548 in module RAM16S2.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$529 in module RAM16S1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$520 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$518 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$516 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$514 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$512 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$510 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$508 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$506 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$500 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$498 in module DFFC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$496 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$494 in module DFFP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$492 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$490 in module DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$488 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$486 in module DFFS.
Marked 1 switch rules as full_case in process $proc$../../../../source/ALU8.v:101$292 in module ALU8.
Removed 1 dead cases from process $proc$../../../../source/ALU8.v:71$280 in module ALU8.
Marked 1 switch rules as full_case in process $proc$../../../../source/ALU8.v:71$280 in module ALU8.
Removed 1 dead cases from process $proc$../../../../source/ALU8.v:56$276 in module ALU8.
Marked 2 switch rules as full_case in process $proc$../../../../source/ALU8.v:56$276 in module ALU8.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:0$261 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:0$261 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1309$256 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1303$255 in module cpu.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:1288$250 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1288$250 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1282$249 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1255$236 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1241$233 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1213$230 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1201$227 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1190$224 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1177$221 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1165$218 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1154$213 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1143$208 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1131$205 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1121$202 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1108$199 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1095$196 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1081$193 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1056$190 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1034$187 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:1013$184 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:1007$182 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:900$169 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:889$166 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:875$156 in module cpu.
Marked 3 switch rules as full_case in process $proc$../../../../source/cpu.v:853$151 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:839$148 in module cpu.
Marked 4 switch rules as full_case in process $proc$../../../../source/cpu.v:823$143 in module cpu.
Marked 5 switch rules as full_case in process $proc$../../../../source/cpu.v:804$134 in module cpu.
Marked 4 switch rules as full_case in process $proc$../../../../source/cpu.v:790$126 in module cpu.
Marked 5 switch rules as full_case in process $proc$../../../../source/cpu.v:768$117 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:731$106 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:698$105 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:656$102 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:646$101 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:636$95 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:608$93 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:559$89 in module cpu.
Marked 3 switch rules as full_case in process $proc$../../../../source/cpu.v:543$77 in module cpu.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:527$76 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:527$76 in module cpu.
Removed 1 dead cases from process $proc$../../../../source/cpu.v:513$75 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:513$75 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:500$73 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:482$70 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:454$69 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:433$64 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:417$53 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:365$52 in module cpu.
Marked 1 switch rules as full_case in process $proc$../../../../source/cpu.v:349$50 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:323$45 in module cpu.
Marked 2 switch rules as full_case in process $proc$../../../../source/cpu.v:296$39 in module cpu.
Removed 1 dead cases from process $proc$../../../cpu_wrapper.v:43$7 in module cpu_wrapper.
Marked 3 switch rules as full_case in process $proc$../../../cpu_wrapper.v:43$7 in module cpu_wrapper.
Removed a total of 7 dead cases.

5.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 94 assignments to connections.

5.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$629'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
  Set init value: \mem2 = 16'0000000000000000
  Set init value: \mem3 = 16'0000000000000000
Found init rule in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$571'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
Found init rule in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$541'.
  Set init value: \mem = 16'0000000000000000
Found init rule in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$521'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$519'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$517'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$515'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$513'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$511'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$509'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$507'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$505'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$503'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$501'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$499'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$497'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$495'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$493'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$491'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$489'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$487'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$485'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$483'.
  Set init value: \Q = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:1301$271'.
  Set init value: \NMI_1 = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:72$270'.
  Set init value: \NMI_edge = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:55$269'.
  Set init value: \N = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:54$268'.
  Set init value: \V = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:53$267'.
  Set init value: \D = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:52$266'.
  Set init value: \I = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:51$265'.
  Set init value: \Z = 1'0
Found init rule in `\cpu.$proc$../../../../source/cpu.v:50$264'.
  Set init value: \C = 1'0

5.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$520'.
Found async reset \CLEAR in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$518'.
Found async reset \PRESET in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$516'.
Found async reset \PRESET in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$514'.
Found async reset \CLEAR in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$500'.
Found async reset \CLEAR in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$498'.
Found async reset \PRESET in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$496'.
Found async reset \PRESET in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$494'.
Found async reset \reset in `\ALU8.$proc$../../../../source/ALU8.v:101$292'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1309$256'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1303$255'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1282$249'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1255$236'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1241$233'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1213$230'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1201$227'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1190$224'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1177$221'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1165$218'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1154$213'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1143$208'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1131$205'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1121$202'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1108$199'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1095$196'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1081$193'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1056$190'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1034$187'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1013$184'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:1007$182'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:900$169'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:889$166'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:875$156'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:853$151'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:839$148'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:823$143'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:804$134'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:790$126'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:768$117'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:646$101'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:543$77'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:500$73'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:417$53'.
Found async reset \reset in `\cpu.$proc$../../../../source/cpu.v:349$50'.

5.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~131 debug messages>

5.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$629'.
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
     1/8: $1$lookahead\mem3$583[15:0]$600
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1075$575[3:0]$596
     3/8: $1$lookahead\mem2$582[15:0]$599
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1074$574[3:0]$595
     5/8: $1$lookahead\mem1$581[15:0]$598
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1073$573[3:0]$594
     7/8: $1$lookahead\mem0$580[15:0]$597
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1072$572[3:0]$593
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$571'.
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$548'.
     1/4: $1$lookahead\mem1$547[15:0]$556
     2/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1028$543[3:0]$554
     3/4: $1$lookahead\mem0$546[15:0]$555
     4/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1027$542[3:0]$553
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$541'.
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$529'.
     1/2: $1$lookahead\mem$528[15:0]$533
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:989$526[3:0]$532
Creating decoders for process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$524'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$521'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$520'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$519'.
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$518'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$517'.
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$516'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$515'.
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$514'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$513'.
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$512'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$511'.
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$510'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$509'.
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$508'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$507'.
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$506'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$505'.
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$504'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$503'.
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$502'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$501'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$500'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$499'.
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$498'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$497'.
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$496'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$495'.
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$494'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$493'.
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$492'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$491'.
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$490'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$489'.
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$488'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$487'.
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$486'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$485'.
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$484'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$483'.
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$482'.
Creating decoders for process `\ALU8.$proc$../../../../source/ALU8.v:101$292'.
     1/6: $0\BI7[0:0]
     2/6: $0\AI7[0:0]
     3/6: $0\OUT[7:0]
     4/6: $0\HC[0:0]
     5/6: $0\N[0:0]
     6/6: $0\CO[0:0]
Creating decoders for process `\ALU8.$proc$../../../../source/ALU8.v:93$287'.
Creating decoders for process `\ALU8.$proc$../../../../source/ALU8.v:71$280'.
     1/1: $1\temp_BI[7:0]
Creating decoders for process `\ALU8.$proc$../../../../source/ALU8.v:56$276'.
     1/2: $2\temp_logic[8:0]
     2/2: $1\temp_logic[8:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1301$271'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:72$270'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:55$269'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:54$268'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:53$267'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:52$266'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:51$265'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:50$264'.
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:0$261'.
     1/1: $1$mem2reg_rd$\AXYS$../../../../source/cpu.v:75$37_DATA[7:0]$263
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1309$256'.
     1/1: $0\NMI_edge[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1303$255'.
     1/1: $0\NMI_1[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1288$250'.
     1/1: $1\cond_true[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1282$249'.
     1/1: $0\cond_code[2:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1255$236'.
     1/10: $0\brk[0:0]
     2/10: $0\clv[0:0]
     3/10: $0\sei[0:0]
     4/10: $0\cli[0:0]
     5/10: $0\sed[0:0]
     6/10: $0\cld[0:0]
     7/10: $0\sec[0:0]
     8/10: $0\clc[0:0]
     9/10: $0\php[0:0]
    10/10: $0\plp[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1241$233'.
     1/1: $0\bit_ins[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1213$230'.
     1/1: $0\op[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1201$227'.
     1/1: $0\rotate[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1190$224'.
     1/1: $0\shift_right[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1177$221'.
     1/1: $0\compare[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1165$218'.
     1/1: $0\shift[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1154$213'.
     1/1: $0\adc_bcd[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1143$208'.
     1/1: $0\adc_sbc[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1131$205'.
     1/1: $0\inc[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1121$202'.
     1/1: $0\load_only[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1108$199'.
     1/1: $0\write_back[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1095$196'.
     1/1: $0\store[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1081$193'.
     1/1: $0\index_y[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1056$190'.
     1/1: $0\src_reg[1:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1034$187'.
     1/1: $0\dst_reg[1:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1013$184'.
     1/1: $0\load_reg[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:1007$182'.
     1/1: $0\res[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:900$169'.
     1/1: $0\state[5:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:889$166'.
     1/1: $0\DIHOLD[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:875$156'.
     1/2: $0\IRHOLD_valid[0:0]
     2/2: $0\IRHOLD[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:853$151'.
     1/1: $0\V[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:839$148'.
     1/1: $0\D[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:823$143'.
     1/1: $0\I[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:804$134'.
     1/1: $0\N[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:790$126'.
     1/1: $0\Z[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:768$117'.
     1/1: $0\C[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:731$106'.
     1/1: $1\CI[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:698$105'.
     1/1: $1\BI[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:656$102'.
     1/1: $1\AI[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:646$101'.
     1/1: $0\backwards[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:636$95'.
     1/1: $1\alu_shift_right[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:608$93'.
     1/1: $1\alu_op[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:559$89'.
     1/1: $1\regsel[1:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:543$77'.
     1/8: $2$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$38_ADDR[1:0]$83
     2/8: $2$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$38_DATA[7:0]$84
     3/8: $1$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$38_DATA[7:0]$81
     4/8: $1$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$38_ADDR[1:0]$80
     5/8: $0\AXYS[3][7:0]
     6/8: $0\AXYS[2][7:0]
     7/8: $0\AXYS[1][7:0]
     8/8: $0\AXYS[0][7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:527$76'.
     1/1: $1\ADJH[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:513$75'.
     1/1: $1\ADJL[3:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:500$73'.
     1/1: $0\adj_bcd[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:482$70'.
     1/1: $1\write_register[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:454$69'.
     1/1: $1\WE[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:433$64'.
     1/1: $1\DO[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:417$53'.
     1/2: $0\ABH[7:0]
     2/2: $0\ABL[7:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:365$52'.
     1/1: $1\AB[15:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:349$50'.
     1/1: $0\PC[15:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:323$45'.
     1/2: $2\PC_inc[0:0]
     2/2: $1\PC_inc[0:0]
Creating decoders for process `\cpu.$proc$../../../../source/cpu.v:296$39'.
     1/2: $2\PC_temp[15:0]
     2/2: $1\PC_temp[15:0]
Creating decoders for process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
     1/27: $3$mem2reg_rd$\vectOut$../../../cpu_wrapper.v:64$1_DATA[7:0]$36
     2/27: $2\vectOut[3][7:0] [7:1]
     3/27: $2\vectOut[3][7:0] [0]
     4/27: $2$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$35
     5/27: $2$memwr$\stimIn$../../../cpu_wrapper.v:63$6_DATA[7:0]$34
     6/27: $2$memwr$\stimIn$../../../cpu_wrapper.v:63$6_ADDR[2:0]$33
     7/27: $2$mem2reg_rd$\vectOut$../../../cpu_wrapper.v:64$1_DATA[7:0]$32
     8/27: $2$mem2reg_rd$\vectOut$../../../cpu_wrapper.v:64$1_ADDR[1:0]$31
     9/27: $1$mem2bits$\stimIn$../../../cpu_wrapper.v:50$5[7:0]$22
    10/27: $1$mem2bits$\stimIn$../../../cpu_wrapper.v:49$4[7:0]$21
    11/27: $1$mem2bits$\stimIn$../../../cpu_wrapper.v:48$3[7:0]$20
    12/27: $1$mem2bits$\stimIn$../../../cpu_wrapper.v:47$2[7:0]$19
    13/27: $1$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$25
    14/27: $1$memwr$\stimIn$../../../cpu_wrapper.v:63$6_DATA[7:0]$24
    15/27: $1$memwr$\stimIn$../../../cpu_wrapper.v:63$6_ADDR[2:0]$23
    16/27: $1$mem2reg_rd$\vectOut$../../../cpu_wrapper.v:64$1_DATA[7:0]$18
    17/27: $1$mem2reg_rd$\vectOut$../../../cpu_wrapper.v:64$1_ADDR[1:0]$17
    18/27: $1\vectOut[3][7:0]
    19/27: $0\vectOut[2][7:0]
    20/27: $0\vectOut[1][7:0]
    21/27: $0\vectOut[0][7:0]
    22/27: $0\reset[0:0]
    23/27: $0\RDY[0:0]
    24/27: $0\NMI[0:0]
    25/27: $0\IRQ[0:0]
    26/27: $0\DI[7:0]
    27/27: $0\Dout_emu[7:0]

5.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ALU8.\temp_l' from process `\ALU8.$proc$../../../../source/ALU8.v:93$287'.
No latch inferred for signal `\ALU8.\temp_h' from process `\ALU8.$proc$../../../../source/ALU8.v:93$287'.
No latch inferred for signal `\ALU8.\temp_BI' from process `\ALU8.$proc$../../../../source/ALU8.v:71$280'.
No latch inferred for signal `\ALU8.\temp_logic' from process `\ALU8.$proc$../../../../source/ALU8.v:56$276'.
No latch inferred for signal `\cpu.$mem2reg_rd$\AXYS$../../../../source/cpu.v:75$37_DATA' from process `\cpu.$proc$../../../../source/cpu.v:0$261'.
No latch inferred for signal `\cpu.\cond_true' from process `\cpu.$proc$../../../../source/cpu.v:1288$250'.
No latch inferred for signal `\cpu.\CI' from process `\cpu.$proc$../../../../source/cpu.v:731$106'.
No latch inferred for signal `\cpu.\BI' from process `\cpu.$proc$../../../../source/cpu.v:698$105'.
No latch inferred for signal `\cpu.\AI' from process `\cpu.$proc$../../../../source/cpu.v:656$102'.
No latch inferred for signal `\cpu.\alu_shift_right' from process `\cpu.$proc$../../../../source/cpu.v:636$95'.
No latch inferred for signal `\cpu.\alu_op' from process `\cpu.$proc$../../../../source/cpu.v:608$93'.
No latch inferred for signal `\cpu.\regsel' from process `\cpu.$proc$../../../../source/cpu.v:559$89'.
No latch inferred for signal `\cpu.\ADJH' from process `\cpu.$proc$../../../../source/cpu.v:527$76'.
No latch inferred for signal `\cpu.\ADJL' from process `\cpu.$proc$../../../../source/cpu.v:513$75'.
No latch inferred for signal `\cpu.\write_register' from process `\cpu.$proc$../../../../source/cpu.v:482$70'.
No latch inferred for signal `\cpu.\WE' from process `\cpu.$proc$../../../../source/cpu.v:454$69'.
No latch inferred for signal `\cpu.\DO' from process `\cpu.$proc$../../../../source/cpu.v:433$64'.
No latch inferred for signal `\cpu.\AB' from process `\cpu.$proc$../../../../source/cpu.v:365$52'.
No latch inferred for signal `\cpu.\PC_inc' from process `\cpu.$proc$../../../../source/cpu.v:323$45'.
No latch inferred for signal `\cpu.\PC_temp' from process `\cpu.$proc$../../../../source/cpu.v:296$39'.

5.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\RAM16S4.\mem0' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
  created $dff cell `$procdff$1323' with positive edge clock.
Creating register for signal `\RAM16S4.\mem1' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
  created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\RAM16S4.\mem2' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
  created $dff cell `$procdff$1325' with positive edge clock.
Creating register for signal `\RAM16S4.\mem3' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
  created $dff cell `$procdff$1326' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1072$572' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
  created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1073$573' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
  created $dff cell `$procdff$1328' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1074$574' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
  created $dff cell `$procdff$1329' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1075$575' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
  created $dff cell `$procdff$1330' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem0$580' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
  created $dff cell `$procdff$1331' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem1$581' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
  created $dff cell `$procdff$1332' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem2$582' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
  created $dff cell `$procdff$1333' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem3$583' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
  created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `\RAM16S2.\mem0' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$548'.
  created $dff cell `$procdff$1335' with positive edge clock.
Creating register for signal `\RAM16S2.\mem1' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$548'.
  created $dff cell `$procdff$1336' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1027$542' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$548'.
  created $dff cell `$procdff$1337' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1028$543' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$548'.
  created $dff cell `$procdff$1338' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem0$546' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$548'.
  created $dff cell `$procdff$1339' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem1$547' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$548'.
  created $dff cell `$procdff$1340' with positive edge clock.
Creating register for signal `\RAM16S1.\mem' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$529'.
  created $dff cell `$procdff$1341' with positive edge clock.
Creating register for signal `\RAM16S1.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:989$526' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$529'.
  created $dff cell `$procdff$1342' with positive edge clock.
Creating register for signal `\RAM16S1.$lookahead\mem$528' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$529'.
  created $dff cell `$procdff$1343' with positive edge clock.
Creating register for signal `\ALU.\C' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$524'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$524'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$520'.
  created $adff cell `$procdff$1344' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$518'.
  created $adff cell `$procdff$1345' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$516'.
  created $adff cell `$procdff$1346' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$514'.
  created $adff cell `$procdff$1347' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$512'.
  created $dff cell `$procdff$1348' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$510'.
  created $dff cell `$procdff$1349' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$508'.
  created $dff cell `$procdff$1350' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$506'.
  created $dff cell `$procdff$1351' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$504'.
  created $dff cell `$procdff$1352' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$502'.
  created $dff cell `$procdff$1353' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$500'.
  created $adff cell `$procdff$1354' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$498'.
  created $adff cell `$procdff$1355' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$496'.
  created $adff cell `$procdff$1356' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$494'.
  created $adff cell `$procdff$1357' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$492'.
  created $dff cell `$procdff$1358' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$490'.
  created $dff cell `$procdff$1359' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$488'.
  created $dff cell `$procdff$1360' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$486'.
  created $dff cell `$procdff$1361' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$484'.
  created $dff cell `$procdff$1362' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$482'.
  created $dff cell `$procdff$1363' with positive edge clock.
Creating register for signal `\ALU8.\CO' using process `\ALU8.$proc$../../../../source/ALU8.v:101$292'.
  created $adff cell `$procdff$1364' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\N' using process `\ALU8.$proc$../../../../source/ALU8.v:101$292'.
  created $adff cell `$procdff$1365' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\HC' using process `\ALU8.$proc$../../../../source/ALU8.v:101$292'.
  created $adff cell `$procdff$1366' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\OUT' using process `\ALU8.$proc$../../../../source/ALU8.v:101$292'.
  created $adff cell `$procdff$1367' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\AI7' using process `\ALU8.$proc$../../../../source/ALU8.v:101$292'.
  created $adff cell `$procdff$1368' with positive edge clock and positive level reset.
Creating register for signal `\ALU8.\BI7' using process `\ALU8.$proc$../../../../source/ALU8.v:101$292'.
  created $adff cell `$procdff$1369' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\NMI_edge' using process `\cpu.$proc$../../../../source/cpu.v:1309$256'.
  created $adff cell `$procdff$1370' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\NMI_1' using process `\cpu.$proc$../../../../source/cpu.v:1303$255'.
  created $adff cell `$procdff$1371' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cond_code' using process `\cpu.$proc$../../../../source/cpu.v:1282$249'.
  created $adff cell `$procdff$1372' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\plp' using process `\cpu.$proc$../../../../source/cpu.v:1255$236'.
  created $adff cell `$procdff$1373' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\php' using process `\cpu.$proc$../../../../source/cpu.v:1255$236'.
  created $adff cell `$procdff$1374' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\clc' using process `\cpu.$proc$../../../../source/cpu.v:1255$236'.
  created $adff cell `$procdff$1375' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sec' using process `\cpu.$proc$../../../../source/cpu.v:1255$236'.
  created $adff cell `$procdff$1376' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cld' using process `\cpu.$proc$../../../../source/cpu.v:1255$236'.
  created $adff cell `$procdff$1377' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sed' using process `\cpu.$proc$../../../../source/cpu.v:1255$236'.
  created $adff cell `$procdff$1378' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\cli' using process `\cpu.$proc$../../../../source/cpu.v:1255$236'.
  created $adff cell `$procdff$1379' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\sei' using process `\cpu.$proc$../../../../source/cpu.v:1255$236'.
  created $adff cell `$procdff$1380' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\clv' using process `\cpu.$proc$../../../../source/cpu.v:1255$236'.
  created $adff cell `$procdff$1381' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\brk' using process `\cpu.$proc$../../../../source/cpu.v:1255$236'.
  created $adff cell `$procdff$1382' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\bit_ins' using process `\cpu.$proc$../../../../source/cpu.v:1241$233'.
  created $adff cell `$procdff$1383' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\op' using process `\cpu.$proc$../../../../source/cpu.v:1213$230'.
  created $adff cell `$procdff$1384' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\rotate' using process `\cpu.$proc$../../../../source/cpu.v:1201$227'.
  created $adff cell `$procdff$1385' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\shift_right' using process `\cpu.$proc$../../../../source/cpu.v:1190$224'.
  created $adff cell `$procdff$1386' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\compare' using process `\cpu.$proc$../../../../source/cpu.v:1177$221'.
  created $adff cell `$procdff$1387' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\shift' using process `\cpu.$proc$../../../../source/cpu.v:1165$218'.
  created $adff cell `$procdff$1388' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adc_bcd' using process `\cpu.$proc$../../../../source/cpu.v:1154$213'.
  created $adff cell `$procdff$1389' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adc_sbc' using process `\cpu.$proc$../../../../source/cpu.v:1143$208'.
  created $adff cell `$procdff$1390' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\inc' using process `\cpu.$proc$../../../../source/cpu.v:1131$205'.
  created $adff cell `$procdff$1391' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\load_only' using process `\cpu.$proc$../../../../source/cpu.v:1121$202'.
  created $adff cell `$procdff$1392' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\write_back' using process `\cpu.$proc$../../../../source/cpu.v:1108$199'.
  created $adff cell `$procdff$1393' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\store' using process `\cpu.$proc$../../../../source/cpu.v:1095$196'.
  created $adff cell `$procdff$1394' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\index_y' using process `\cpu.$proc$../../../../source/cpu.v:1081$193'.
  created $adff cell `$procdff$1395' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\src_reg' using process `\cpu.$proc$../../../../source/cpu.v:1056$190'.
  created $adff cell `$procdff$1396' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\dst_reg' using process `\cpu.$proc$../../../../source/cpu.v:1034$187'.
  created $adff cell `$procdff$1397' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\load_reg' using process `\cpu.$proc$../../../../source/cpu.v:1013$184'.
  created $adff cell `$procdff$1398' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\res' using process `\cpu.$proc$../../../../source/cpu.v:1007$182'.
  created $adff cell `$procdff$1399' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\state' using process `\cpu.$proc$../../../../source/cpu.v:900$169'.
  created $adff cell `$procdff$1400' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\DIHOLD' using process `\cpu.$proc$../../../../source/cpu.v:889$166'.
  created $adff cell `$procdff$1401' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\IRHOLD' using process `\cpu.$proc$../../../../source/cpu.v:875$156'.
  created $dff cell `$procdff$1404' with positive edge clock.
Creating register for signal `\cpu.\IRHOLD_valid' using process `\cpu.$proc$../../../../source/cpu.v:875$156'.
  created $adff cell `$procdff$1405' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\V' using process `\cpu.$proc$../../../../source/cpu.v:853$151'.
  created $adff cell `$procdff$1406' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\D' using process `\cpu.$proc$../../../../source/cpu.v:839$148'.
  created $adff cell `$procdff$1407' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\I' using process `\cpu.$proc$../../../../source/cpu.v:823$143'.
  created $adff cell `$procdff$1408' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\N' using process `\cpu.$proc$../../../../source/cpu.v:804$134'.
  created $adff cell `$procdff$1409' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\Z' using process `\cpu.$proc$../../../../source/cpu.v:790$126'.
  created $adff cell `$procdff$1410' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\C' using process `\cpu.$proc$../../../../source/cpu.v:768$117'.
  created $adff cell `$procdff$1411' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\backwards' using process `\cpu.$proc$../../../../source/cpu.v:646$101'.
  created $adff cell `$procdff$1412' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[0]' using process `\cpu.$proc$../../../../source/cpu.v:543$77'.
  created $adff cell `$procdff$1413' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[1]' using process `\cpu.$proc$../../../../source/cpu.v:543$77'.
  created $adff cell `$procdff$1414' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[2]' using process `\cpu.$proc$../../../../source/cpu.v:543$77'.
  created $adff cell `$procdff$1415' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\AXYS[3]' using process `\cpu.$proc$../../../../source/cpu.v:543$77'.
  created $adff cell `$procdff$1416' with positive edge clock and positive level reset.
Creating register for signal `\cpu.$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$38_ADDR' using process `\cpu.$proc$../../../../source/cpu.v:543$77'.
  created $adff cell `$procdff$1417' with positive edge clock and positive level reset.
Creating register for signal `\cpu.$mem2reg_wr$\AXYS$../../../../source/cpu.v:552$38_DATA' using process `\cpu.$proc$../../../../source/cpu.v:543$77'.
  created $adff cell `$procdff$1418' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\adj_bcd' using process `\cpu.$proc$../../../../source/cpu.v:500$73'.
  created $adff cell `$procdff$1419' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\ABL' using process `\cpu.$proc$../../../../source/cpu.v:417$53'.
  created $adff cell `$procdff$1420' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\ABH' using process `\cpu.$proc$../../../../source/cpu.v:417$53'.
  created $adff cell `$procdff$1421' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\PC' using process `\cpu.$proc$../../../../source/cpu.v:349$50'.
  created $adff cell `$procdff$1422' with positive edge clock and positive level reset.
Creating register for signal `\cpu_wrapper.\Dout_emu' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1423' with positive edge clock.
Creating register for signal `\cpu_wrapper.\DI' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1424' with positive edge clock.
Creating register for signal `\cpu_wrapper.\IRQ' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `\cpu_wrapper.\NMI' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1426' with positive edge clock.
Creating register for signal `\cpu_wrapper.\RDY' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1427' with positive edge clock.
Creating register for signal `\cpu_wrapper.\reset' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1428' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[0]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1429' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[1]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1430' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[2]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1431' with positive edge clock.
Creating register for signal `\cpu_wrapper.\vectOut[3]' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2reg_rd$\vectOut$../../../cpu_wrapper.v:64$1_ADDR' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1433' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2reg_rd$\vectOut$../../../cpu_wrapper.v:64$1_DATA' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1434' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper.v:47$2' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper.v:48$3' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper.v:49$4' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1437' with positive edge clock.
Creating register for signal `\cpu_wrapper.$mem2bits$\stimIn$../../../cpu_wrapper.v:50$5' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1438' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\stimIn$../../../cpu_wrapper.v:63$6_ADDR' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\stimIn$../../../cpu_wrapper.v:63$6_DATA' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `\cpu_wrapper.$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN' using process `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
  created $dff cell `$procdff$1441' with positive edge clock.

5.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$629'.
Found and cleaned up 1 empty switch in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$584'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$571'.
Found and cleaned up 1 empty switch in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$548'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$548'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$541'.
Found and cleaned up 1 empty switch in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$529'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$529'.
Removing empty process `ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$524'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$521'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$520'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$520'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$519'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$518'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$517'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$516'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$516'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$515'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$514'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$513'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$512'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$512'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$511'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$510'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$510'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$509'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$508'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$508'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$507'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$506'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$506'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$505'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$504'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$504'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$503'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$502'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$501'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$500'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$500'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$499'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$498'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$497'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$496'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$496'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$495'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$494'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$493'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$492'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$492'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$491'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$490'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$490'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$489'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$488'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$488'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$487'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$486'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$486'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$485'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$484'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$484'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$483'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$482'.
Found and cleaned up 1 empty switch in `\ALU8.$proc$../../../../source/ALU8.v:101$292'.
Removing empty process `ALU8.$proc$../../../../source/ALU8.v:101$292'.
Removing empty process `ALU8.$proc$../../../../source/ALU8.v:93$287'.
Found and cleaned up 1 empty switch in `\ALU8.$proc$../../../../source/ALU8.v:71$280'.
Removing empty process `ALU8.$proc$../../../../source/ALU8.v:71$280'.
Found and cleaned up 2 empty switches in `\ALU8.$proc$../../../../source/ALU8.v:56$276'.
Removing empty process `ALU8.$proc$../../../../source/ALU8.v:56$276'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1301$271'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:72$270'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:55$269'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:54$268'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:53$267'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:52$266'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:51$265'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:50$264'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:0$261'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:0$261'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1309$256'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1309$256'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1303$255'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1288$250'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1288$250'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1282$249'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1282$249'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1255$236'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1255$236'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1241$233'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1241$233'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1213$230'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1213$230'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1201$227'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1201$227'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1190$224'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1190$224'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1177$221'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1177$221'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1165$218'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1165$218'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1154$213'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1154$213'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1143$208'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1143$208'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1131$205'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1131$205'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1121$202'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1121$202'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1108$199'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1108$199'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1095$196'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1095$196'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1081$193'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1081$193'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1056$190'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1056$190'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1034$187'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1034$187'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:1013$184'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1013$184'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:1007$182'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:1007$182'.
Found and cleaned up 3 empty switches in `\cpu.$proc$../../../../source/cpu.v:900$169'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:900$169'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:889$166'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:889$166'.
Found and cleaned up 3 empty switches in `\cpu.$proc$../../../../source/cpu.v:875$156'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:875$156'.
Found and cleaned up 6 empty switches in `\cpu.$proc$../../../../source/cpu.v:853$151'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:853$151'.
Found and cleaned up 5 empty switches in `\cpu.$proc$../../../../source/cpu.v:839$148'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:839$148'.
Found and cleaned up 7 empty switches in `\cpu.$proc$../../../../source/cpu.v:823$143'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:823$143'.
Found and cleaned up 6 empty switches in `\cpu.$proc$../../../../source/cpu.v:804$134'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:804$134'.
Found and cleaned up 5 empty switches in `\cpu.$proc$../../../../source/cpu.v:790$126'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:790$126'.
Found and cleaned up 7 empty switches in `\cpu.$proc$../../../../source/cpu.v:768$117'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:768$117'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:731$106'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:731$106'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:698$105'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:698$105'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:656$102'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:656$102'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:646$101'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:646$101'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:636$95'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:636$95'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:608$93'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:608$93'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:559$89'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:559$89'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:543$77'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:543$77'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:527$76'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:527$76'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:513$75'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:513$75'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:500$73'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:482$70'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:482$70'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:454$69'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:454$69'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:433$64'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:433$64'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:417$53'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:417$53'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:365$52'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:365$52'.
Found and cleaned up 1 empty switch in `\cpu.$proc$../../../../source/cpu.v:349$50'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:349$50'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:323$45'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:323$45'.
Found and cleaned up 2 empty switches in `\cpu.$proc$../../../../source/cpu.v:296$39'.
Removing empty process `cpu.$proc$../../../../source/cpu.v:296$39'.
Found and cleaned up 3 empty switches in `\cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
Removing empty process `cpu_wrapper.$proc$../../../cpu_wrapper.v:43$7'.
Cleaned up 131 empty switches.

5.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU8.
<suppressed ~2 debug messages>
Optimizing module cpu.
<suppressed ~11 debug messages>
Optimizing module cpu_wrapper.
<suppressed ~1 debug messages>

5.5. Executing FLATTEN pass (flatten design).
Deleting now unused module ALU8.
Deleting now unused module cpu.
<suppressed ~2 debug messages>

5.6. Executing TRIBUF pass.

5.7. Executing DEMINOUT pass (demote inout ports to input or output).

5.8. Executing SYNTH pass.

5.8.1. Executing PROC pass (convert processes to netlists).

5.8.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.8.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.8.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

5.8.1.4. Executing PROC_INIT pass (extract init attributes).

5.8.1.5. Executing PROC_ARST pass (detect async resets in processes).

5.8.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

5.8.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

5.8.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.8.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

5.8.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.8.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.8.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.8.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.8.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 27 unused cells and 343 unused wires.
<suppressed ~35 debug messages>

5.8.4. Executing CHECK pass (checking for obvious problems).
Checking module cpu_wrapper...
Found and reported 0 problems.

5.8.5. Executing OPT pass (performing simple optimizations).

5.8.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.8.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~804 debug messages>
Removed a total of 268 cells.

5.8.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_cpu.$procmux$1177.
    dead port 2/2 on $mux $flatten\u_cpu.$procmux$1192.
    dead port 1/2 on $mux $procmux$1207.
    dead port 1/2 on $mux $procmux$1210.
    dead port 1/2 on $mux $procmux$1216.
    dead port 1/2 on $mux $procmux$1222.
    dead port 1/2 on $mux $procmux$1228.
    dead port 1/2 on $mux $procmux$1234.
    dead port 1/2 on $mux $procmux$1240.
Removed 9 multiplexer ports.
<suppressed ~85 debug messages>

5.8.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$1085: { $flatten\u_cpu.$procmux$1065_CMP [1] $auto$opt_reduce.cc:134:opt_pmux$1446 $flatten\u_cpu.$procmux$1087_CTRL $flatten\u_cpu.$procmux$1086_CTRL }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$1128: { $flatten\u_cpu.$procmux$1132_CMP $auto$opt_reduce.cc:134:opt_pmux$1448 $flatten\u_cpu.$procmux$1129_CMP }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$1134: { $flatten\u_cpu.$procmux$1138_CMP $auto$opt_reduce.cc:134:opt_pmux$1450 $flatten\u_cpu.$procmux$1135_CMP }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$879: { $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$183_Y $flatten\u_cpu.$procmux$1146_CMP [5] $flatten\u_cpu.$procmux$1077_CMP [1] $flatten\u_cpu.$procmux$1146_CMP [4] $flatten\u_cpu.$procmux$1182_CMP [0] $flatten\u_cpu.$procmux$1068_CMP [1] $flatten\u_cpu.$procmux$1077_CMP [3] $flatten\u_cpu.$procmux$1065_CMP [2] $flatten\u_cpu.$procmux$1146_CMP [2] $flatten\u_cpu.$procmux$1077_CMP [2] $flatten\u_cpu.$procmux$1062_CMP [7] $flatten\u_cpu.$procmux$1163_CMP [3] $flatten\u_cpu.$procmux$1062_CMP [6] $flatten\u_cpu.$procmux$1077_CMP [10] $flatten\u_cpu.$procmux$1065_CMP [0] $flatten\u_cpu.$eq$../../../../source/cpu.v:637$99_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$158_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$157_Y $flatten\u_cpu.$procmux$1093_CMP [5] $flatten\u_cpu.$eq$../../../../source/cpu.v:552$85_Y $flatten\u_cpu.$procmux$1070_CMP [9] $flatten\u_cpu.$procmux$1070_CMP [10] $flatten\u_cpu.$procmux$1062_CMP [1] $flatten\u_cpu.$procmux$1062_CMP [2] $flatten\u_cpu.$eq$../../../../source/cpu.v:773$120_Y $flatten\u_cpu.$procmux$1093_CMP [8] $flatten\u_cpu.$procmux$1062_CMP [4] $flatten\u_cpu.$procmux$1062_CMP [5] $flatten\u_cpu.$procmux$1093_CMP [10] $auto$opt_reduce.cc:134:opt_pmux$1456 $flatten\u_cpu.$procmux$1069_CMP $flatten\u_cpu.$procmux$1065_CMP [1] $flatten\u_cpu.$procmux$887_CMP $auto$opt_reduce.cc:134:opt_pmux$1454 $flatten\u_cpu.$procmux$885_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$210_Y $flatten\u_cpu.$procmux$1070_CMP [12] $flatten\u_cpu.$procmux$1070_CMP [13] $auto$opt_reduce.cc:134:opt_pmux$1452 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$1067: { $flatten\u_cpu.$procmux$1069_CMP $auto$opt_reduce.cc:134:opt_pmux$1458 }
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$929: { $flatten\u_cpu.$procmux$953_CMP $flatten\u_cpu.$procmux$952_CMP $flatten\u_cpu.$procmux$950_CMP $flatten\u_cpu.$procmux$949_CMP $flatten\u_cpu.$procmux$948_CMP $flatten\u_cpu.$procmux$947_CMP $flatten\u_cpu.$procmux$868_CMP [0] $flatten\u_cpu.$procmux$945_CMP $flatten\u_cpu.$procmux$940_CMP $flatten\u_cpu.$procmux$939_CMP $auto$opt_reduce.cc:134:opt_pmux$1466 $auto$opt_reduce.cc:134:opt_pmux$1464 $flatten\u_cpu.$procmux$935_CMP $flatten\u_cpu.$procmux$855_CMP [0] $flatten\u_cpu.$procmux$933_CMP $auto$opt_reduce.cc:134:opt_pmux$1462 $auto$opt_reduce.cc:134:opt_pmux$1460 }
    Consolidated identical input bits for $mux cell $procmux$1225:
      Old ports: A=8'11111111, B=8'00000000, Y=$procmux$1225_Y
      New ports: A=1'1, B=1'0, Y=$procmux$1225_Y [0]
      New connections: $procmux$1225_Y [7:1] = { $procmux$1225_Y [0] $procmux$1225_Y [0] $procmux$1225_Y [0] $procmux$1225_Y [0] $procmux$1225_Y [0] $procmux$1225_Y [0] $procmux$1225_Y [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$1445: { $flatten\u_cpu.$eq$../../../../source/cpu.v:595$91_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$97_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$99_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$1457: { $flatten\u_cpu.$eq$../../../../source/cpu.v:552$85_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$97_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$99_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:773$120_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$157_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$158_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$183_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$210_Y $flatten\u_cpu.$procmux$1062_CMP [7] $flatten\u_cpu.$procmux$1062_CMP [5:4] $flatten\u_cpu.$procmux$1062_CMP [2:1] $flatten\u_cpu.$procmux$1065_CMP [1] $flatten\u_cpu.$procmux$1068_CMP [1] $flatten\u_cpu.$procmux$1070_CMP [15] $flatten\u_cpu.$procmux$1070_CMP [13:12] $flatten\u_cpu.$procmux$1070_CMP [10:9] }
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $mux cell $procmux$1267:
      Old ports: A=$2$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$35, B=8'00000000, Y=$0$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$16
      New ports: A=$procmux$1225_Y [0], B=1'0, Y=$0$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$16 [0]
      New connections: $0$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$16 [7:1] = { $0$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$16 [0] $0$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$16 [0] $0$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$16 [0] $0$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$16 [0] $0$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$16 [0] $0$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$16 [0] $0$memwr$\stimIn$../../../cpu_wrapper.v:63$6_EN[7:0]$16 [0] }
  Optimizing cells in module \cpu_wrapper.
Performed a total of 10 changes.

5.8.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

5.8.5.6. Executing OPT_DFF pass (perform DFF optimizations).

5.8.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 2 unused cells and 174 unused wires.
<suppressed ~3 debug messages>

5.8.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.8.5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.8.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~84 debug messages>

5.8.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    New ctrl vector for $pmux cell $flatten\u_cpu.$procmux$879: { $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$183_Y $flatten\u_cpu.$procmux$1077_CMP [1] $flatten\u_cpu.$procmux$1182_CMP [0] $flatten\u_cpu.$procmux$1077_CMP [3] $flatten\u_cpu.$procmux$1065_CMP [2] $auto$opt_reduce.cc:134:opt_pmux$1468 $flatten\u_cpu.$procmux$1077_CMP [2] $flatten\u_cpu.$procmux$1062_CMP [7] $flatten\u_cpu.$procmux$1163_CMP [3] $flatten\u_cpu.$procmux$1062_CMP [6] $flatten\u_cpu.$procmux$1077_CMP [10] $flatten\u_cpu.$procmux$1065_CMP [0] $flatten\u_cpu.$eq$../../../../source/cpu.v:637$99_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$158_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$157_Y $flatten\u_cpu.$procmux$1093_CMP [5] $flatten\u_cpu.$eq$../../../../source/cpu.v:552$85_Y $flatten\u_cpu.$procmux$1070_CMP [9] $flatten\u_cpu.$procmux$1070_CMP [10] $flatten\u_cpu.$procmux$1062_CMP [1] $flatten\u_cpu.$procmux$1062_CMP [2] $flatten\u_cpu.$eq$../../../../source/cpu.v:773$120_Y $flatten\u_cpu.$procmux$1093_CMP [8] $flatten\u_cpu.$procmux$1062_CMP [4] $flatten\u_cpu.$procmux$1062_CMP [5] $flatten\u_cpu.$procmux$1093_CMP [10] $auto$opt_reduce.cc:134:opt_pmux$1456 $flatten\u_cpu.$procmux$1069_CMP $flatten\u_cpu.$procmux$1065_CMP [1] $flatten\u_cpu.$procmux$887_CMP $auto$opt_reduce.cc:134:opt_pmux$1454 $flatten\u_cpu.$procmux$885_CMP $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$210_Y $flatten\u_cpu.$procmux$1070_CMP [12] $flatten\u_cpu.$procmux$1070_CMP [13] $auto$opt_reduce.cc:134:opt_pmux$1452 }
  Optimizing cells in module \cpu_wrapper.
Performed a total of 1 changes.

5.8.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.8.5.13. Executing OPT_DFF pass (perform DFF optimizations).

5.8.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.8.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.8.5.16. Rerunning OPT passes. (Maybe there is more to do..)

5.8.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~84 debug messages>

5.8.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.8.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.8.5.20. Executing OPT_DFF pass (perform DFF optimizations).

5.8.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.8.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.8.5.23. Finished OPT passes. (There is nothing left to do.)

5.8.6. Executing FSM pass (extract and optimize FSM).

5.8.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking cpu_wrapper.u_cpu.dst_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking cpu_wrapper.u_cpu.src_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register cpu_wrapper.u_cpu.state.

5.8.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_cpu.state' from module `\cpu_wrapper'.
  found $adff cell for state register: $flatten\u_cpu.$procdff$1400
  root of input selection tree: $flatten\u_cpu.$0\state[5:0]
  found reset state: 6'001000 (from async reset)
  found ctrl input: \RDY
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1452
  found ctrl input: $flatten\u_cpu.$procmux$1070_CMP [13]
  found ctrl input: $flatten\u_cpu.$procmux$1070_CMP [12]
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$210_Y
  found ctrl input: $flatten\u_cpu.$procmux$885_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1454
  found ctrl input: $flatten\u_cpu.$procmux$887_CMP
  found ctrl input: $flatten\u_cpu.$procmux$1065_CMP [1]
  found ctrl input: $flatten\u_cpu.$procmux$1069_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1456
  found ctrl input: $flatten\u_cpu.$procmux$1093_CMP [10]
  found ctrl input: $flatten\u_cpu.$procmux$1062_CMP [5]
  found ctrl input: $flatten\u_cpu.$procmux$1062_CMP [4]
  found ctrl input: $flatten\u_cpu.$procmux$1093_CMP [8]
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:773$120_Y
  found ctrl input: $flatten\u_cpu.$procmux$1062_CMP [2]
  found ctrl input: $flatten\u_cpu.$procmux$1062_CMP [1]
  found ctrl input: $flatten\u_cpu.$procmux$1070_CMP [10]
  found ctrl input: $flatten\u_cpu.$procmux$1070_CMP [9]
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:552$85_Y
  found ctrl input: $flatten\u_cpu.$procmux$1093_CMP [5]
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$157_Y
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$158_Y
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$99_Y
  found ctrl input: $flatten\u_cpu.$procmux$1065_CMP [0]
  found ctrl input: $flatten\u_cpu.$procmux$1077_CMP [10]
  found ctrl input: $flatten\u_cpu.$procmux$1062_CMP [6]
  found ctrl input: $flatten\u_cpu.$procmux$1163_CMP [3]
  found ctrl input: $flatten\u_cpu.$procmux$1062_CMP [7]
  found ctrl input: $flatten\u_cpu.$procmux$1077_CMP [2]
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1468
  found ctrl input: $flatten\u_cpu.$procmux$1065_CMP [2]
  found ctrl input: $flatten\u_cpu.$procmux$1077_CMP [3]
  found ctrl input: $flatten\u_cpu.$procmux$1182_CMP [0]
  found ctrl input: $flatten\u_cpu.$procmux$1077_CMP [1]
  found ctrl input: $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$183_Y
  found state code: 6'010110
  found state code: 6'001011
  found state code: 6'001010
  found state code: 6'001001
  found state code: 6'011001
  found state code: 6'001100
  found state code: 6'010111
  found ctrl input: $flatten\u_cpu.$xor$../../../../source/cpu.v:986$180_Y
  found state code: 6'000111
  found ctrl input: \u_cpu.cond_true
  found state code: 6'000110
  found state code: 6'001101
  found state code: 6'101101
  found state code: 6'101100
  found state code: 6'101011
  found state code: 6'101001
  found state code: 6'101000
  found state code: 6'100111
  found state code: 6'100110
  found state code: 6'011101
  found state code: 6'011100
  found state code: 6'011011
  found state code: 6'100000
  found state code: 6'011111
  found state code: 6'100010
  found state code: 6'101110
  found ctrl input: $flatten\u_cpu.$or$../../../../source/cpu.v:943$173_Y
  found state code: 6'010101
  found state code: 6'010100
  found state code: 6'010011
  found state code: 6'010001
  found state code: 6'010000
  found state code: 6'001111
  found ctrl input: \u_cpu.write_back
  found state code: 6'100011
  found ctrl input: $flatten\u_cpu.$or$../../../../source/cpu.v:943$174_Y
  found state code: 6'000100
  found state code: 6'000011
  found state code: 6'000001
  found state code: 6'110001
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1460
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1462
  found ctrl input: $flatten\u_cpu.$procmux$933_CMP
  found ctrl input: $flatten\u_cpu.$procmux$855_CMP [0]
  found ctrl input: $flatten\u_cpu.$procmux$935_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1464
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1466
  found ctrl input: $flatten\u_cpu.$procmux$939_CMP
  found ctrl input: $flatten\u_cpu.$procmux$940_CMP
  found ctrl input: $flatten\u_cpu.$procmux$945_CMP
  found ctrl input: $flatten\u_cpu.$procmux$868_CMP [0]
  found ctrl input: $flatten\u_cpu.$procmux$947_CMP
  found ctrl input: $flatten\u_cpu.$procmux$948_CMP
  found ctrl input: $flatten\u_cpu.$procmux$949_CMP
  found ctrl input: $flatten\u_cpu.$procmux$950_CMP
  found ctrl input: $flatten\u_cpu.$procmux$952_CMP
  found ctrl input: $flatten\u_cpu.$procmux$953_CMP
  found state code: 6'100100
  found state code: 6'000010
  found state code: 6'110000
  found state code: 6'010010
  found state code: 6'000101
  found state code: 6'000000
  found state code: 6'101111
  found state code: 6'001110
  found state code: 6'011110
  found state code: 6'100001
  found state code: 6'011000
  found state code: 6'101010
  found state code: 6'100101
  found state code: 6'011010
  found ctrl output: $flatten\u_cpu.$procmux$1199_CMP [2]
  found ctrl output: $flatten\u_cpu.$procmux$1182_CMP [9]
  found ctrl output: $flatten\u_cpu.$procmux$1182_CMP [0]
  found ctrl output: $flatten\u_cpu.$procmux$1168_CMP [5]
  found ctrl output: $flatten\u_cpu.$procmux$1168_CMP [4]
  found ctrl output: $flatten\u_cpu.$procmux$1168_CMP [3]
  found ctrl output: $flatten\u_cpu.$procmux$1167_CMP [0]
  found ctrl output: $flatten\u_cpu.$procmux$1163_CMP [3]
  found ctrl output: $flatten\u_cpu.$procmux$1146_CMP [5]
  found ctrl output: $flatten\u_cpu.$procmux$1146_CMP [4]
  found ctrl output: $flatten\u_cpu.$procmux$1146_CMP [2]
  found ctrl output: $flatten\u_cpu.$procmux$1146_CMP [1]
  found ctrl output: $flatten\u_cpu.$procmux$1146_CMP [0]
  found ctrl output: $flatten\u_cpu.$procmux$1093_CMP [10]
  found ctrl output: $flatten\u_cpu.$procmux$1093_CMP [8]
  found ctrl output: $flatten\u_cpu.$procmux$1093_CMP [5]
  found ctrl output: $flatten\u_cpu.$procmux$1077_CMP [10]
  found ctrl output: $flatten\u_cpu.$procmux$1077_CMP [3]
  found ctrl output: $flatten\u_cpu.$procmux$1077_CMP [2]
  found ctrl output: $flatten\u_cpu.$procmux$1077_CMP [1]
  found ctrl output: $flatten\u_cpu.$procmux$1070_CMP [15]
  found ctrl output: $flatten\u_cpu.$procmux$1070_CMP [13]
  found ctrl output: $flatten\u_cpu.$procmux$1070_CMP [12]
  found ctrl output: $flatten\u_cpu.$procmux$1070_CMP [10]
  found ctrl output: $flatten\u_cpu.$procmux$1070_CMP [9]
  found ctrl output: $flatten\u_cpu.$procmux$1069_CMP
  found ctrl output: $flatten\u_cpu.$procmux$1068_CMP [1]
  found ctrl output: $flatten\u_cpu.$procmux$1065_CMP [2]
  found ctrl output: $flatten\u_cpu.$procmux$1065_CMP [1]
  found ctrl output: $flatten\u_cpu.$procmux$1065_CMP [0]
  found ctrl output: $flatten\u_cpu.$procmux$1062_CMP [7]
  found ctrl output: $flatten\u_cpu.$procmux$1062_CMP [6]
  found ctrl output: $flatten\u_cpu.$procmux$1062_CMP [5]
  found ctrl output: $flatten\u_cpu.$procmux$1062_CMP [4]
  found ctrl output: $flatten\u_cpu.$procmux$1062_CMP [2]
  found ctrl output: $flatten\u_cpu.$procmux$1062_CMP [1]
  found ctrl output: $flatten\u_cpu.$procmux$904_CMP
  found ctrl output: $flatten\u_cpu.$procmux$887_CMP
  found ctrl output: $flatten\u_cpu.$procmux$885_CMP
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:1312$257_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$210_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$183_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$158_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$157_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:773$120_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:771$118_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$99_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$97_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:595$91_Y
  found ctrl output: $flatten\u_cpu.$eq$../../../../source/cpu.v:552$85_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$62_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$60_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$58_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$55_Y
  found ctrl output: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$54_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$1460 $auto$opt_reduce.cc:134:opt_pmux$1454 $auto$opt_reduce.cc:134:opt_pmux$1456 $auto$opt_reduce.cc:134:opt_pmux$1466 $auto$opt_reduce.cc:134:opt_pmux$1452 \u_cpu.write_back \u_cpu.cond_true $auto$opt_reduce.cc:134:opt_pmux$1468 $flatten\u_cpu.$or$../../../../source/cpu.v:943$173_Y $flatten\u_cpu.$or$../../../../source/cpu.v:943$174_Y $flatten\u_cpu.$xor$../../../../source/cpu.v:986$180_Y $flatten\u_cpu.$procmux$855_CMP [0] $flatten\u_cpu.$procmux$868_CMP [0] $flatten\u_cpu.$procmux$933_CMP $flatten\u_cpu.$procmux$935_CMP $flatten\u_cpu.$procmux$939_CMP $flatten\u_cpu.$procmux$940_CMP $flatten\u_cpu.$procmux$945_CMP $flatten\u_cpu.$procmux$947_CMP $flatten\u_cpu.$procmux$948_CMP $flatten\u_cpu.$procmux$949_CMP $flatten\u_cpu.$procmux$950_CMP $flatten\u_cpu.$procmux$952_CMP $flatten\u_cpu.$procmux$953_CMP $auto$opt_reduce.cc:134:opt_pmux$1462 $auto$opt_reduce.cc:134:opt_pmux$1464 \RDY }
  ctrl outputs: { $flatten\u_cpu.$ne$../../../../source/cpu.v:423$54_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:423$55_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:424$58_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:424$60_Y $flatten\u_cpu.$ne$../../../../source/cpu.v:424$62_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:552$85_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:595$91_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$97_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:637$99_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:771$118_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:773$120_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$157_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:879$158_Y $flatten\u_cpu.$0\state[5:0] $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$183_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$210_Y $flatten\u_cpu.$eq$../../../../source/cpu.v:1312$257_Y $flatten\u_cpu.$procmux$885_CMP $flatten\u_cpu.$procmux$887_CMP $flatten\u_cpu.$procmux$904_CMP $flatten\u_cpu.$procmux$1062_CMP [7:4] $flatten\u_cpu.$procmux$1062_CMP [2:1] $flatten\u_cpu.$procmux$1065_CMP $flatten\u_cpu.$procmux$1068_CMP [1] $flatten\u_cpu.$procmux$1069_CMP $flatten\u_cpu.$procmux$1070_CMP [15] $flatten\u_cpu.$procmux$1070_CMP [13:12] $flatten\u_cpu.$procmux$1070_CMP [10:9] $flatten\u_cpu.$procmux$1077_CMP [10] $flatten\u_cpu.$procmux$1077_CMP [3:1] $flatten\u_cpu.$procmux$1093_CMP [10] $flatten\u_cpu.$procmux$1093_CMP [8] $flatten\u_cpu.$procmux$1093_CMP [5] $flatten\u_cpu.$procmux$1146_CMP [5:4] $flatten\u_cpu.$procmux$1146_CMP [2:0] $flatten\u_cpu.$procmux$1163_CMP [3] $flatten\u_cpu.$procmux$1167_CMP [0] $flatten\u_cpu.$procmux$1168_CMP [5:3] $flatten\u_cpu.$procmux$1182_CMP [9] $flatten\u_cpu.$procmux$1182_CMP [0] $flatten\u_cpu.$procmux$1199_CMP [2] }
  transition:   6'000000 27'--------------------------0 ->   6'000000 61'1111100000000000000000000000000000000000000000000000000000010
  transition:   6'000000 27'--------------------------1 ->   6'000001 61'1111100000000000001000000000000000000000000000000000000000010
  transition:   6'100000 27'--------------------------0 ->   6'100000 61'1111000000000100000000001000000000000000000000000000000000000
  transition:   6'100000 27'--0----0------------------1 ->   6'001100 61'1111000000000001100000001000000000000000000000000000000000000
  transition:   6'010000 27'--------------------------0 ->   6'010000 61'1111100000000010000000000000000000000000000000000000010000000
  transition:   6'010000 27'--------------------------1 ->   6'010001 61'1111100000000010001000000000000000000000000000000000010000000
  transition:   6'110000 27'--------------------------0 ->   6'110000 61'1111100000000110000000000000000000000000000010000000000000000
  transition:   6'110000 27'--------------------------1 ->   6'110001 61'1111100000000110001000000000000000000000000010000000000000000
  transition:   6'001000 27'--------------------------0 ->   6'001000 61'1111100000000001000010000000000000000000000000000000000000000
  transition:   6'001000 27'--------------------------1 ->   6'001001 61'1111100000000001001010000000000000000000000000000000000000000
  transition:   6'101000 27'--------------------------0 ->   6'101000 61'1111100000000101000000000000000000000000000000100000000000000
  transition:   6'101000 27'--------------------------1 ->   6'101001 61'1111100000000101001000000000000000000000000000100000000000000
  transition:   6'011000 27'--------------------------0 ->   6'011000 61'1111100000000011000000100000000000000000000000000000000000000
  transition:   6'011000 27'--------------------------1 ->   6'011001 61'1111100000000011001000100000000000000000000000000000000000000
  transition:   6'000100 27'--------------------------0 ->   6'000100 61'1111100000000000100000000000000000000000000000000010000000000
  transition:   6'000100 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000010000000000
  transition:   6'000100 27'-----1--------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000010000000000
  transition:   6'100100 27'--------------------------0 ->   6'100100 61'1111100100000100100000000000000000000000000000000000000000000
  transition:   6'100100 27'--0----0------------------1 ->   6'001100 61'1111100100000001100000000000000000000000000000000000000000000
  transition:   6'010100 27'--------------------------0 ->   6'010100 61'1111100000000010100000000000000001000000000000000000000000000
  transition:   6'010100 27'--------0-----------------1 ->   6'001101 61'1111100000000001101000000000000001000000000000000000000000000
  transition:   6'010100 27'--------1-----------------1 ->   6'010101 61'1111100000000010101000000000000001000000000000000000000000000
  transition:   6'001100 27'--------------------------0 ->   6'001100 61'1111100000000001100100000000000000000000000000000000000000000
  transition:   6'001100 27'0--0-------0000000000000001 ->   6'001100 61'1111100000000001100100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------------------1--1 ->   6'001000 61'1111100000000001000100000000000000000000000000000000000000000
  transition:   6'001100 27'----------------------1---1 ->   6'011010 61'1111100000000011010100000000000000000000000000000000000000000
  transition:   6'001100 27'---------------------1----1 ->   6'100101 61'1111100000000100101100000000000000000000000000000000000000000
  transition:   6'001100 27'--------------------1-----1 ->   6'010110 61'1111100000000010110100000000000000000000000000000000000000000
  transition:   6'001100 27'-------------------1------1 ->   6'101010 61'1111100000000101010100000000000000000000000000000000000000000
  transition:   6'001100 27'------------------1-------1 ->   6'011000 61'1111100000000011000100000000000000000000000000000000000000000
  transition:   6'001100 27'------------1-------------1 ->   6'100001 61'1111100000000100001100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------------1--------1 ->   6'011110 61'1111100000000011110100000000000000000000000000000000000000000
  transition:   6'001100 27'----------------1---------1 ->   6'001110 61'1111100000000001110100000000000000000000000000000000000000000
  transition:   6'001100 27'---------------1----------1 ->   6'101111 61'1111100000000101111100000000000000000000000000000000000000000
  transition:   6'001100 27'---1----------------------1 ->   6'001101 61'1111100000000001101100000000000000000000000000000000000000000
  transition:   6'001100 27'-------------------------11 ->   6'000000 61'1111100000000000000100000000000000000000000000000000000000000
  transition:   6'001100 27'--------------1-----------1 ->   6'000101 61'1111100000000000101100000000000000000000000000000000000000000
  transition:   6'001100 27'-----------1--------------1 ->   6'010010 61'1111100000000010010100000000000000000000000000000000000000000
  transition:   6'001100 27'-------------1------------1 ->   6'110000 61'1111100000000110000100000000000000000000000000000000000000000
  transition:   6'001100 27'------------------------1-1 ->   6'000010 61'1111100000000000010100000000000000000000000000000000000000000
  transition:   6'001100 27'1-------------------------1 ->   6'100100 61'1111100000000100100100000000000000000000000000000000000000000
  transition:   6'101100 27'--------------------------0 ->   6'101100 61'1111100000000101100000000000000000000000000001000000000000000
  transition:   6'101100 27'--------------------------1 ->   6'101101 61'1111100000000101101000000000000000000000000001000000000000000
  transition:   6'011100 27'--------------------------0 ->   6'011100 61'1111100000000011100000000000000000000001000000000000000000000
  transition:   6'011100 27'--------------------------1 ->   6'011101 61'1111100000000011101000000000000000000001000000000000000000000
  transition:   6'000010 27'--------------------------0 ->   6'000010 61'1111100000000000010000000000000000000000001000000000000000000
  transition:   6'000010 27'--------------------------1 ->   6'000011 61'1111100000000000011000000000000000000000001000000000000000000
  transition:   6'100010 27'--------------------------0 ->   6'100010 61'1011100000000100010000000000000000001000000000000000000000000
  transition:   6'100010 27'--0----0------------------1 ->   6'001100 61'1011100000000001100000000000000000001000000000000000000000000
  transition:   6'010010 27'--------------------------0 ->   6'010010 61'1111100000000010010000000010000000000000000000000000000000000
  transition:   6'010010 27'--------------------------1 ->   6'010011 61'1111100000000010011000000010000000000000000000000000000000000
  transition:   6'001010 27'--------------------------0 ->   6'001010 61'1111100000000001010000000000000000000100000000000000000000000
  transition:   6'001010 27'--------------------------1 ->   6'001011 61'1111100000000001011000000000000000000100000000000000000000000
  transition:   6'101010 27'--------------------------0 ->   6'101010 61'1111100000000101010000000000100000000000000000000000000000000
  transition:   6'101010 27'--------------------------1 ->   6'101011 61'1111100000000101011000000000100000000000000000000000000000000
  transition:   6'011010 27'--------------------------0 ->   6'011010 61'1111110000000011010000000000000000000000000000000000000000000
  transition:   6'011010 27'--------------------------1 ->   6'011011 61'1111110000000011011000000000000000000000000000000000000000000
  transition:   6'000110 27'--------------------------0 ->   6'000110 61'1111100000000000110000000000000010000000000000000000000000000
  transition:   6'000110 27'----------0---------------1 ->   6'001100 61'1111100000000001100000000000000010000000000000000000000000000
  transition:   6'000110 27'----------1---------------1 ->   6'000111 61'1111100000000000111000000000000010000000000000000000000000000
  transition:   6'100110 27'--------------------------0 ->   6'100110 61'1111100000000100110000000000010000000000000000000000000000000
  transition:   6'100110 27'--------------------------1 ->   6'100111 61'1111100000000100111000000000010000000000000000000000000000000
  transition:   6'010110 27'--------------------------0 ->   6'010110 61'1111100000000010110000010000000000000000000000000000000000000
  transition:   6'010110 27'--------------------------1 ->   6'010111 61'1111100000000010111000010000000000000000000000000000000000000
  transition:   6'001110 27'--------------------------0 ->   6'001110 61'1111100000000001110000000000000000000000000100000000000000000
  transition:   6'001110 27'--------------------------1 ->   6'001111 61'1111100000000001111000000000000000000000000100000000000000000
  transition:   6'101110 27'--------------------------0 ->   6'101110 61'1111100001000101110000000000000000000000000000000000000000000
  transition:   6'101110 27'-------0------------------1 ->   6'001101 61'1111100001000001101000000000000000000000000000000000000000000
  transition:   6'011110 27'--------------------------0 ->   6'011110 61'1101100000010011110000000000000000000000000000000000000000000
  transition:   6'011110 27'--------------------------1 ->   6'011111 61'1101100000010011111000000000000000000000000000000000000000000
  transition:   6'000001 27'--------------------------0 ->   6'000001 61'1111100000000000001000000000000000100000000000000000000000000
  transition:   6'000001 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000100000000000000000000000000
  transition:   6'000001 27'-----1--------------------1 ->   6'100011 61'1111100000000100011000000000000000100000000000000000000000000
  transition:   6'100001 27'--------------------------0 ->   6'100001 61'0111100000001100001000000000000000000000000000000000000000000
  transition:   6'100001 27'--------------------------1 ->   6'100010 61'0111100000001100010000000000000000000000000000000000000000000
  transition:   6'010001 27'--------------------------0 ->   6'010001 61'1111100000000010001000000000000000000000000000000000100000000
  transition:   6'010001 27'-------0------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000100000000
  transition:   6'110001 27'--------------------------0 ->   6'110001 61'1111100000000110001000000000000000000000000000000100000000000
  transition:   6'110001 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000100000000000
  transition:   6'110001 27'-----1--------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000000100000000000
  transition:   6'001001 27'--------------------------0 ->   6'001001 61'1111100000000001001000000000000000000010000000000000000000000
  transition:   6'001001 27'--------------------------1 ->   6'001010 61'1111100000000001010000000000000000000010000000000000000000000
  transition:   6'101001 27'--------------------------0 ->   6'101001 61'1111100000000101001000000000000000000000000000000000000100000
  transition:   6'101001 27'--0----0------------------1 ->   6'001100 61'1111100000000001100000000000000000000000000000000000000100000
  transition:   6'011001 27'--------------------------0 ->   6'011001 61'1111100000000011001000000000000000000000000000000000000010000
  transition:   6'011001 27'-00----0------------------1 ->   6'010110 61'1111100000000010110000000000000000000000000000000000000010000
  transition:   6'000101 27'--------------------------0 ->   6'000101 61'1111100000000000101000000000000000010000000000000000000000000
  transition:   6'000101 27'------0-------------------1 ->   6'001100 61'1111100000000001100000000000000000010000000000000000000000000
  transition:   6'000101 27'------1-------------------1 ->   6'000110 61'1111100000000000110000000000000000010000000000000000000000000
  transition:   6'100101 27'--------------------------0 ->   6'100101 61'1111100000000100101000000000001000000000000000000000000000000
  transition:   6'100101 27'--------------------------1 ->   6'100110 61'1111100000000100110000000000001000000000000000000000000000000
  transition:   6'010101 27'--------------------------0 ->   6'010101 61'1111100000000010101000000000000000000000000000000001000000000
  transition:   6'010101 27'-------0------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000001000000000
  transition:   6'001101 27'--------------------------0 ->   6'001101 61'1111101000000001101000000000000000000000000000000000000000000
  transition:   6'001101 27'--0----0------------------1 ->   6'001100 61'1111101000000001100000000000000000000000000000000000000000000
  transition:   6'101101 27'--------------------------0 ->   6'101101 61'1111100000000101101000000000000000000000000000000000000000100
  transition:   6'101101 27'-------0------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000000100
  transition:   6'011101 27'--------------------------0 ->   6'011101 61'1111100000000011101000000000000000000000000000000000000000001
  transition:   6'011101 27'-------0------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000000000000000001
  transition:   6'000011 27'--------------------------0 ->   6'000011 61'1111100000000000011000000000000100000000000000000000000000000
  transition:   6'000011 27'---------0----------------1 ->   6'001101 61'1111100000000001101000000000000100000000000000000000000000000
  transition:   6'000011 27'---------1----------------1 ->   6'000100 61'1111100000000000100000000000000100000000000000000000000000000
  transition:   6'100011 27'--------------------------0 ->   6'100011 61'1111100010000100011000000000000000000000000000000000000000000
  transition:   6'100011 27'--------------------------1 ->   6'101110 61'1111100010000101110000000000000000000000000000000000000000000
  transition:   6'010011 27'--------------------------0 ->   6'010011 61'1111100000000010011000000000000000000000010000000000000000000
  transition:   6'010011 27'--------------------------1 ->   6'010100 61'1111100000000010100000000000000000000000010000000000000000000
  transition:   6'001011 27'--------------------------0 ->   6'001011 61'1111100000000001011001000000000000000000000000000000000000000
  transition:   6'001011 27'-00----0------------------1 ->   6'010110 61'1111100000000010110001000000000000000000000000000000000000000
  transition:   6'101011 27'--------------------------0 ->   6'101011 61'1111100000000101011000000001000000000000000000000000000000000
  transition:   6'101011 27'--------------------------1 ->   6'101100 61'1111100000000101100000000001000000000000000000000000000000000
  transition:   6'011011 27'--------------------------0 ->   6'011011 61'1111100000000011011000000000000000000000100000000000000000000
  transition:   6'011011 27'--------------------------1 ->   6'011100 61'1111100000000011100000000000000000000000100000000000000000000
  transition:   6'000111 27'--------------------------0 ->   6'000111 61'1111100000000000111000000000000000000000000000000000001000000
  transition:   6'000111 27'--0----0------------------1 ->   6'001100 61'1111100000000001100000000000000000000000000000000000001000000
  transition:   6'100111 27'--------------------------0 ->   6'100111 61'1111100000100100111000000000000000000000000000000000000000000
  transition:   6'100111 27'--------------------------1 ->   6'101000 61'1111100000100101000000000000000000000000000000000000000000000
  transition:   6'010111 27'--------------------------0 ->   6'010111 61'1111100000000010111000000000000000000000000000000000000001000
  transition:   6'010111 27'--0----0------------------1 ->   6'001100 61'1111100000000001100000000000000000000000000000000000000001000
  transition:   6'001111 27'--------------------------0 ->   6'001111 61'1111100000000001111000000100000000000000000000000000000000000
  transition:   6'001111 27'--------------------------1 ->   6'010000 61'1111100000000010000000000100000000000000000000000000000000000
  transition:   6'101111 27'--------------------------0 ->   6'101111 61'1111100000000101111000000000000000000000000000001000000000000
  transition:   6'101111 27'-----0--------------------1 ->   6'001101 61'1111100000000001101000000000000000000000000000001000000000000
  transition:   6'101111 27'-----1--------------------1 ->   6'100011 61'1111100000000100011000000000000000000000000000001000000000000
  transition:   6'011111 27'--------------------------0 ->   6'011111 61'1110100000000011111000000000000000000000000000010000000000000
  transition:   6'011111 27'--------------------------1 ->   6'100000 61'1110100000000100000000000000000000000000000000010000000000000

5.8.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_cpu.state$1469' from module `\cpu_wrapper'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$1452.

5.8.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 65 unused cells and 65 unused wires.
<suppressed ~66 debug messages>

5.8.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_cpu.state$1469' from module `\cpu_wrapper'.
  Removing unused output signal $flatten\u_cpu.$procmux$887_CMP.
  Removing unused output signal $flatten\u_cpu.$procmux$885_CMP.
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [0].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [1].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [2].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [3].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [4].
  Removing unused output signal $flatten\u_cpu.$0\state[5:0] [5].

5.8.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_cpu.state$1469' from module `\cpu_wrapper' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  existing encoding is already a packed binary encoding.

5.8.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_cpu.state$1469' from module `cpu_wrapper':
-------------------------------------

  Information on FSM $fsm$\u_cpu.state$1469 (\u_cpu.state):

  Number of input signals:   26
  Number of output signals:  53
  Number of state bits:       6

  Input signals:
    0: \RDY
    1: $auto$opt_reduce.cc:134:opt_pmux$1464
    2: $auto$opt_reduce.cc:134:opt_pmux$1462
    3: $flatten\u_cpu.$procmux$953_CMP
    4: $flatten\u_cpu.$procmux$952_CMP
    5: $flatten\u_cpu.$procmux$950_CMP
    6: $flatten\u_cpu.$procmux$949_CMP
    7: $flatten\u_cpu.$procmux$948_CMP
    8: $flatten\u_cpu.$procmux$947_CMP
    9: $flatten\u_cpu.$procmux$945_CMP
   10: $flatten\u_cpu.$procmux$940_CMP
   11: $flatten\u_cpu.$procmux$939_CMP
   12: $flatten\u_cpu.$procmux$935_CMP
   13: $flatten\u_cpu.$procmux$933_CMP
   14: $flatten\u_cpu.$procmux$868_CMP [0]
   15: $flatten\u_cpu.$procmux$855_CMP [0]
   16: $flatten\u_cpu.$xor$../../../../source/cpu.v:986$180_Y
   17: $flatten\u_cpu.$or$../../../../source/cpu.v:943$174_Y
   18: $flatten\u_cpu.$or$../../../../source/cpu.v:943$173_Y
   19: $auto$opt_reduce.cc:134:opt_pmux$1468
   20: \u_cpu.cond_true
   21: \u_cpu.write_back
   22: $auto$opt_reduce.cc:134:opt_pmux$1466
   23: $auto$opt_reduce.cc:134:opt_pmux$1456
   24: $auto$opt_reduce.cc:134:opt_pmux$1454
   25: $auto$opt_reduce.cc:134:opt_pmux$1460

  Output signals:
    0: $flatten\u_cpu.$procmux$1199_CMP [2]
    1: $flatten\u_cpu.$procmux$1182_CMP [0]
    2: $flatten\u_cpu.$procmux$1182_CMP [9]
    3: $flatten\u_cpu.$procmux$1168_CMP [3]
    4: $flatten\u_cpu.$procmux$1168_CMP [4]
    5: $flatten\u_cpu.$procmux$1168_CMP [5]
    6: $flatten\u_cpu.$procmux$1167_CMP [0]
    7: $flatten\u_cpu.$procmux$1163_CMP [3]
    8: $flatten\u_cpu.$procmux$1146_CMP [0]
    9: $flatten\u_cpu.$procmux$1146_CMP [1]
   10: $flatten\u_cpu.$procmux$1146_CMP [2]
   11: $flatten\u_cpu.$procmux$1146_CMP [4]
   12: $flatten\u_cpu.$procmux$1146_CMP [5]
   13: $flatten\u_cpu.$procmux$1093_CMP [5]
   14: $flatten\u_cpu.$procmux$1093_CMP [8]
   15: $flatten\u_cpu.$procmux$1093_CMP [10]
   16: $flatten\u_cpu.$procmux$1077_CMP [1]
   17: $flatten\u_cpu.$procmux$1077_CMP [2]
   18: $flatten\u_cpu.$procmux$1077_CMP [3]
   19: $flatten\u_cpu.$procmux$1077_CMP [10]
   20: $flatten\u_cpu.$procmux$1070_CMP [9]
   21: $flatten\u_cpu.$procmux$1070_CMP [10]
   22: $flatten\u_cpu.$procmux$1070_CMP [12]
   23: $flatten\u_cpu.$procmux$1070_CMP [13]
   24: $flatten\u_cpu.$procmux$1070_CMP [15]
   25: $flatten\u_cpu.$procmux$1069_CMP
   26: $flatten\u_cpu.$procmux$1068_CMP [1]
   27: $flatten\u_cpu.$procmux$1065_CMP [0]
   28: $flatten\u_cpu.$procmux$1065_CMP [1]
   29: $flatten\u_cpu.$procmux$1065_CMP [2]
   30: $flatten\u_cpu.$procmux$1062_CMP [1]
   31: $flatten\u_cpu.$procmux$1062_CMP [2]
   32: $flatten\u_cpu.$procmux$1062_CMP [4]
   33: $flatten\u_cpu.$procmux$1062_CMP [5]
   34: $flatten\u_cpu.$procmux$1062_CMP [6]
   35: $flatten\u_cpu.$procmux$1062_CMP [7]
   36: $flatten\u_cpu.$procmux$904_CMP
   37: $flatten\u_cpu.$eq$../../../../source/cpu.v:1312$257_Y
   38: $flatten\u_cpu.$eq$../../../../source/cpu.v:1146$210_Y
   39: $flatten\u_cpu.$eq$../../../../source/cpu.v:1010$183_Y
   40: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$158_Y
   41: $flatten\u_cpu.$eq$../../../../source/cpu.v:879$157_Y
   42: $flatten\u_cpu.$eq$../../../../source/cpu.v:773$120_Y
   43: $flatten\u_cpu.$eq$../../../../source/cpu.v:771$118_Y
   44: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$99_Y
   45: $flatten\u_cpu.$eq$../../../../source/cpu.v:637$97_Y
   46: $flatten\u_cpu.$eq$../../../../source/cpu.v:595$91_Y
   47: $flatten\u_cpu.$eq$../../../../source/cpu.v:552$85_Y
   48: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$62_Y
   49: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$60_Y
   50: $flatten\u_cpu.$ne$../../../../source/cpu.v:424$58_Y
   51: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$55_Y
   52: $flatten\u_cpu.$ne$../../../../source/cpu.v:423$54_Y

  State encoding:
    0:   6'000000
    1:   6'100000
    2:   6'010000
    3:   6'110000
    4:   6'001000  <RESET STATE>
    5:   6'101000
    6:   6'011000
    7:   6'000100
    8:   6'100100
    9:   6'010100
   10:   6'001100
   11:   6'101100
   12:   6'011100
   13:   6'000010
   14:   6'100010
   15:   6'010010
   16:   6'001010
   17:   6'101010
   18:   6'011010
   19:   6'000110
   20:   6'100110
   21:   6'010110
   22:   6'001110
   23:   6'101110
   24:   6'011110
   25:   6'000001
   26:   6'100001
   27:   6'010001
   28:   6'110001
   29:   6'001001
   30:   6'101001
   31:   6'011001
   32:   6'000101
   33:   6'100101
   34:   6'010101
   35:   6'001101
   36:   6'101101
   37:   6'011101
   38:   6'000011
   39:   6'100011
   40:   6'010011
   41:   6'001011
   42:   6'101011
   43:   6'011011
   44:   6'000111
   45:   6'100111
   46:   6'010111
   47:   6'001111
   48:   6'101111
   49:   6'011111

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 26'-------------------------0   ->     0 53'11111000000000000000000000000000000000000000000000010
      1:     0 26'-------------------------1   ->    25 53'11111000000000000000000000000000000000000000000000010
      2:     1 26'-------------------------0   ->     1 53'11110000000000001000000000000000000000000000000000000
      3:     1 26'--0---0------------------1   ->    10 53'11110000000000001000000000000000000000000000000000000
      4:     2 26'-------------------------0   ->     2 53'11111000000000000000000000000000000000000000010000000
      5:     2 26'-------------------------1   ->    27 53'11111000000000000000000000000000000000000000010000000
      6:     3 26'-------------------------0   ->     3 53'11111000000000000000000000000000000010000000000000000
      7:     3 26'-------------------------1   ->    28 53'11111000000000000000000000000000000010000000000000000
      8:     4 26'-------------------------0   ->     4 53'11111000000000100000000000000000000000000000000000000
      9:     4 26'-------------------------1   ->    29 53'11111000000000100000000000000000000000000000000000000
     10:     5 26'-------------------------0   ->     5 53'11111000000000000000000000000000000000100000000000000
     11:     5 26'-------------------------1   ->    30 53'11111000000000000000000000000000000000100000000000000
     12:     6 26'-------------------------0   ->     6 53'11111000000000000000000000000000000000000000000000000
     13:     6 26'-------------------------1   ->    31 53'11111000000000000000000000000000000000000000000000000
     14:     7 26'-------------------------0   ->     7 53'11111000000000000000000000000000000000000010000000000
     15:     7 26'----0--------------------1   ->    35 53'11111000000000000000000000000000000000000010000000000
     16:     7 26'----1--------------------1   ->    39 53'11111000000000000000000000000000000000000010000000000
     17:     8 26'-------------------------0   ->     8 53'11111001000000000000000000000000000000000000000000000
     18:     8 26'--0---0------------------1   ->    10 53'11111001000000000000000000000000000000000000000000000
     19:     9 26'-------------------------0   ->     9 53'11111000000000000000000001000000000000000000000000000
     20:     9 26'-------1-----------------1   ->    34 53'11111000000000000000000001000000000000000000000000000
     21:     9 26'-------0-----------------1   ->    35 53'11111000000000000000000001000000000000000000000000000
     22:    10 26'------------------------11   ->     0 53'11111000000001000000000000000000000000000000000000000
     23:    10 26'------------1------------1   ->     3 53'11111000000001000000000000000000000000000000000000000
     24:    10 26'----------------------1--1   ->     4 53'11111000000001000000000000000000000000000000000000000
     25:    10 26'-----------------1-------1   ->     6 53'11111000000001000000000000000000000000000000000000000
     26:    10 26'1------------------------1   ->     8 53'11111000000001000000000000000000000000000000000000000
     27:    10 26'-------------------------0   ->    10 53'11111000000001000000000000000000000000000000000000000
     28:    10 26'0--0------0000000000000001   ->    10 53'11111000000001000000000000000000000000000000000000000
     29:    10 26'-----------------------1-1   ->    13 53'11111000000001000000000000000000000000000000000000000
     30:    10 26'----------1--------------1   ->    15 53'11111000000001000000000000000000000000000000000000000
     31:    10 26'------------------1------1   ->    17 53'11111000000001000000000000000000000000000000000000000
     32:    10 26'---------------------1---1   ->    18 53'11111000000001000000000000000000000000000000000000000
     33:    10 26'-------------------1-----1   ->    21 53'11111000000001000000000000000000000000000000000000000
     34:    10 26'---------------1---------1   ->    22 53'11111000000001000000000000000000000000000000000000000
     35:    10 26'----------------1--------1   ->    24 53'11111000000001000000000000000000000000000000000000000
     36:    10 26'-----------1-------------1   ->    26 53'11111000000001000000000000000000000000000000000000000
     37:    10 26'-------------1-----------1   ->    32 53'11111000000001000000000000000000000000000000000000000
     38:    10 26'--------------------1----1   ->    33 53'11111000000001000000000000000000000000000000000000000
     39:    10 26'---1---------------------1   ->    35 53'11111000000001000000000000000000000000000000000000000
     40:    10 26'--------------1----------1   ->    48 53'11111000000001000000000000000000000000000000000000000
     41:    11 26'-------------------------0   ->    11 53'11111000000000000000000000000000000001000000000000000
     42:    11 26'-------------------------1   ->    36 53'11111000000000000000000000000000000001000000000000000
     43:    12 26'-------------------------0   ->    12 53'11111000000000000000000000000001000000000000000000000
     44:    12 26'-------------------------1   ->    37 53'11111000000000000000000000000001000000000000000000000
     45:    13 26'-------------------------0   ->    13 53'11111000000000000000000000000000001000000000000000000
     46:    13 26'-------------------------1   ->    38 53'11111000000000000000000000000000001000000000000000000
     47:    14 26'--0---0------------------1   ->    10 53'10111000000000000000000000001000000000000000000000000
     48:    14 26'-------------------------0   ->    14 53'10111000000000000000000000001000000000000000000000000
     49:    15 26'-------------------------0   ->    15 53'11111000000000000010000000000000000000000000000000000
     50:    15 26'-------------------------1   ->    40 53'11111000000000000010000000000000000000000000000000000
     51:    16 26'-------------------------0   ->    16 53'11111000000000000000000000000100000000000000000000000
     52:    16 26'-------------------------1   ->    41 53'11111000000000000000000000000100000000000000000000000
     53:    17 26'-------------------------0   ->    17 53'11111000000000000000100000000000000000000000000000000
     54:    17 26'-------------------------1   ->    42 53'11111000000000000000100000000000000000000000000000000
     55:    18 26'-------------------------0   ->    18 53'11111100000000000000000000000000000000000000000000000
     56:    18 26'-------------------------1   ->    43 53'11111100000000000000000000000000000000000000000000000
     57:    19 26'---------0---------------1   ->    10 53'11111000000000000000000010000000000000000000000000000
     58:    19 26'-------------------------0   ->    19 53'11111000000000000000000010000000000000000000000000000
     59:    19 26'---------1---------------1   ->    44 53'11111000000000000000000010000000000000000000000000000
     60:    20 26'-------------------------0   ->    20 53'11111000000000000000010000000000000000000000000000000
     61:    20 26'-------------------------1   ->    45 53'11111000000000000000010000000000000000000000000000000
     62:    21 26'-------------------------0   ->    21 53'11111000000000000000000000000000000000000000000000000
     63:    21 26'-------------------------1   ->    46 53'11111000000000000000000000000000000000000000000000000
     64:    22 26'-------------------------0   ->    22 53'11111000000000000000000000000000000100000000000000000
     65:    22 26'-------------------------1   ->    47 53'11111000000000000000000000000000000100000000000000000
     66:    23 26'-------------------------0   ->    23 53'11111000010000000000000000000000000000000000000000000
     67:    23 26'------0------------------1   ->    35 53'11111000010000000000000000000000000000000000000000000
     68:    24 26'-------------------------0   ->    24 53'11011000000100000000000000000000000000000000000000000
     69:    24 26'-------------------------1   ->    49 53'11011000000100000000000000000000000000000000000000000
     70:    25 26'-------------------------0   ->    25 53'11111000000000000000000000100000000000000000000000000
     71:    25 26'----0--------------------1   ->    35 53'11111000000000000000000000100000000000000000000000000
     72:    25 26'----1--------------------1   ->    39 53'11111000000000000000000000100000000000000000000000000
     73:    26 26'-------------------------1   ->    14 53'01111000000010000000000000000000000000000000000000000
     74:    26 26'-------------------------0   ->    26 53'01111000000010000000000000000000000000000000000000000
     75:    27 26'-------------------------0   ->    27 53'11111000000000000000000000000000000000000000100000000
     76:    27 26'------0------------------1   ->    35 53'11111000000000000000000000000000000000000000100000000
     77:    28 26'-------------------------0   ->    28 53'11111000000000000000000000000000000000000100000000000
     78:    28 26'----0--------------------1   ->    35 53'11111000000000000000000000000000000000000100000000000
     79:    28 26'----1--------------------1   ->    39 53'11111000000000000000000000000000000000000100000000000
     80:    29 26'-------------------------1   ->    16 53'11111000000000000000000000000010000000000000000000000
     81:    29 26'-------------------------0   ->    29 53'11111000000000000000000000000010000000000000000000000
     82:    30 26'--0---0------------------1   ->    10 53'11111000000000000000000000000000000000000000000100000
     83:    30 26'-------------------------0   ->    30 53'11111000000000000000000000000000000000000000000100000
     84:    31 26'-00---0------------------1   ->    21 53'11111000000000000000000000000000000000000000000010000
     85:    31 26'-------------------------0   ->    31 53'11111000000000000000000000000000000000000000000010000
     86:    32 26'-----0-------------------1   ->    10 53'11111000000000000000000000010000000000000000000000000
     87:    32 26'-----1-------------------1   ->    19 53'11111000000000000000000000010000000000000000000000000
     88:    32 26'-------------------------0   ->    32 53'11111000000000000000000000010000000000000000000000000
     89:    33 26'-------------------------1   ->    20 53'11111000000000000000001000000000000000000000000000000
     90:    33 26'-------------------------0   ->    33 53'11111000000000000000001000000000000000000000000000000
     91:    34 26'-------------------------0   ->    34 53'11111000000000000000000000000000000000000001000000000
     92:    34 26'------0------------------1   ->    35 53'11111000000000000000000000000000000000000001000000000
     93:    35 26'--0---0------------------1   ->    10 53'11111010000000000000000000000000000000000000000000000
     94:    35 26'-------------------------0   ->    35 53'11111010000000000000000000000000000000000000000000000
     95:    36 26'------0------------------1   ->    35 53'11111000000000000000000000000000000000000000000000100
     96:    36 26'-------------------------0   ->    36 53'11111000000000000000000000000000000000000000000000100
     97:    37 26'------0------------------1   ->    35 53'11111000000000000000000000000000000000000000000000001
     98:    37 26'-------------------------0   ->    37 53'11111000000000000000000000000000000000000000000000001
     99:    38 26'--------1----------------1   ->     7 53'11111000000000000000000100000000000000000000000000000
    100:    38 26'--------0----------------1   ->    35 53'11111000000000000000000100000000000000000000000000000
    101:    38 26'-------------------------0   ->    38 53'11111000000000000000000100000000000000000000000000000
    102:    39 26'-------------------------1   ->    23 53'11111000100000000000000000000000000000000000000000000
    103:    39 26'-------------------------0   ->    39 53'11111000100000000000000000000000000000000000000000000
    104:    40 26'-------------------------1   ->     9 53'11111000000000000000000000000000010000000000000000000
    105:    40 26'-------------------------0   ->    40 53'11111000000000000000000000000000010000000000000000000
    106:    41 26'-00---0------------------1   ->    21 53'11111000000000010000000000000000000000000000000000000
    107:    41 26'-------------------------0   ->    41 53'11111000000000010000000000000000000000000000000000000
    108:    42 26'-------------------------1   ->    11 53'11111000000000000001000000000000000000000000000000000
    109:    42 26'-------------------------0   ->    42 53'11111000000000000001000000000000000000000000000000000
    110:    43 26'-------------------------1   ->    12 53'11111000000000000000000000000000100000000000000000000
    111:    43 26'-------------------------0   ->    43 53'11111000000000000000000000000000100000000000000000000
    112:    44 26'--0---0------------------1   ->    10 53'11111000000000000000000000000000000000000000001000000
    113:    44 26'-------------------------0   ->    44 53'11111000000000000000000000000000000000000000001000000
    114:    45 26'-------------------------1   ->     5 53'11111000001000000000000000000000000000000000000000000
    115:    45 26'-------------------------0   ->    45 53'11111000001000000000000000000000000000000000000000000
    116:    46 26'--0---0------------------1   ->    10 53'11111000000000000000000000000000000000000000000001000
    117:    46 26'-------------------------0   ->    46 53'11111000000000000000000000000000000000000000000001000
    118:    47 26'-------------------------1   ->     2 53'11111000000000000100000000000000000000000000000000000
    119:    47 26'-------------------------0   ->    47 53'11111000000000000100000000000000000000000000000000000
    120:    48 26'----0--------------------1   ->    35 53'11111000000000000000000000000000000000001000000000000
    121:    48 26'----1--------------------1   ->    39 53'11111000000000000000000000000000000000001000000000000
    122:    48 26'-------------------------0   ->    48 53'11111000000000000000000000000000000000001000000000000
    123:    49 26'-------------------------1   ->     1 53'11101000000000000000000000000000000000010000000000000
    124:    49 26'-------------------------0   ->    49 53'11101000000000000000000000000000000000010000000000000

-------------------------------------

5.8.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_cpu.state$1469' from module `\cpu_wrapper'.

5.8.7. Executing OPT pass (performing simple optimizations).

5.8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~78 debug messages>

5.8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

5.8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~84 debug messages>

5.8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1432 ($dff) from module cpu_wrapper (D = { 7'0000000 \WE }, Q = \vectOut[3]).
Adding EN signal on $procdff$1431 ($dff) from module cpu_wrapper (D = \DO, Q = \vectOut[2]).
Adding EN signal on $procdff$1430 ($dff) from module cpu_wrapper (D = \AB [7:0], Q = \vectOut[1]).
Adding EN signal on $procdff$1429 ($dff) from module cpu_wrapper (D = \AB [15:8], Q = \vectOut[0]).
Adding EN signal on $procdff$1428 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper.v:47$26_DATA [0], Q = \reset).
Adding EN signal on $procdff$1427 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper.v:47$26_DATA [3], Q = \RDY).
Adding EN signal on $procdff$1426 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper.v:47$26_DATA [2], Q = \NMI).
Adding EN signal on $procdff$1425 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper.v:47$26_DATA [1], Q = \IRQ).
Adding EN signal on $procdff$1424 ($dff) from module cpu_wrapper (D = $memrd$\stimIn$../../../cpu_wrapper.v:51$30_DATA, Q = \DI).
Adding EN signal on $procdff$1423 ($dff) from module cpu_wrapper (D = $3$mem2reg_rd$\vectOut$../../../cpu_wrapper.v:64$1_DATA[7:0]$36, Q = \Dout_emu).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$1369 ($adff) from module cpu_wrapper (D = \u_cpu.u_ALU8.temp_BI [7], Q = \u_cpu.u_ALU8.BI7).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$1368 ($adff) from module cpu_wrapper (D = \u_cpu.u_ALU8.AI [7], Q = \u_cpu.u_ALU8.AI7).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$1367 ($adff) from module cpu_wrapper (D = { \u_cpu.u_ALU8.temp_h [3:0] \u_cpu.u_ALU8.temp_l [3:0] }, Q = \u_cpu.u_ALU8.OUT).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$1366 ($adff) from module cpu_wrapper (D = \u_cpu.u_ALU8.temp_HC, Q = \u_cpu.u_ALU8.HC).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$1365 ($adff) from module cpu_wrapper (D = \u_cpu.u_ALU8.temp_h [3], Q = \u_cpu.u_ALU8.N).
Adding EN signal on $flatten\u_cpu.\u_ALU8.$procdff$1364 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.\u_ALU8.$or$../../../../source/ALU8.v:116$293_Y, Q = \u_cpu.u_ALU8.CO).
Adding EN signal on $flatten\u_cpu.$procdff$1422 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$add$../../../../source/cpu.v:354$51_Y, Q = \u_cpu.PC).
Adding EN signal on $flatten\u_cpu.$procdff$1421 ($adff) from module cpu_wrapper (D = \AB [15:8], Q = \u_cpu.ABH).
Adding EN signal on $flatten\u_cpu.$procdff$1420 ($adff) from module cpu_wrapper (D = \AB [7:0], Q = \u_cpu.ABL).
Adding EN signal on $flatten\u_cpu.$procdff$1416 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$88_Y, Q = \u_cpu.AXYS[3]).
Adding EN signal on $flatten\u_cpu.$procdff$1415 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$88_Y, Q = \u_cpu.AXYS[2]).
Adding EN signal on $flatten\u_cpu.$procdff$1414 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$88_Y, Q = \u_cpu.AXYS[1]).
Adding EN signal on $flatten\u_cpu.$procdff$1413 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$ternary$../../../../source/cpu.v:552$88_Y, Q = \u_cpu.AXYS[0]).
Adding EN signal on $flatten\u_cpu.$procdff$1412 ($adff) from module cpu_wrapper (D = \u_cpu.DIMUX [7], Q = \u_cpu.backwards).
Adding EN signal on $flatten\u_cpu.$procdff$1411 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\C[0:0], Q = \u_cpu.C).
Adding EN signal on $flatten\u_cpu.$procdff$1410 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\Z[0:0], Q = \u_cpu.Z).
Adding EN signal on $flatten\u_cpu.$procdff$1409 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\N[0:0], Q = \u_cpu.N).
Adding EN signal on $flatten\u_cpu.$procdff$1408 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\I[0:0], Q = \u_cpu.I).
Adding EN signal on $flatten\u_cpu.$procdff$1407 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\D[0:0], Q = \u_cpu.D).
Adding EN signal on $flatten\u_cpu.$procdff$1406 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\V[0:0], Q = \u_cpu.V).
Adding EN signal on $flatten\u_cpu.$procdff$1405 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$962_Y, Q = \u_cpu.IRHOLD_valid).
Adding EN signal on $flatten\u_cpu.$procdff$1404 ($dff) from module cpu_wrapper (D = \u_cpu.DIMUX, Q = \u_cpu.IRHOLD).
Adding EN signal on $flatten\u_cpu.$procdff$1399 ($adff) from module cpu_wrapper (D = 1'0, Q = \u_cpu.res).
Adding EN signal on $flatten\u_cpu.$procdff$1398 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$873_Y, Q = \u_cpu.load_reg).
Adding EN signal on $flatten\u_cpu.$procdff$1397 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$866_Y, Q = \u_cpu.dst_reg).
Adding EN signal on $flatten\u_cpu.$procdff$1396 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$859_Y, Q = \u_cpu.src_reg).
Adding EN signal on $flatten\u_cpu.$procdff$1395 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$854_Y, Q = \u_cpu.index_y).
Adding EN signal on $flatten\u_cpu.$procdff$1394 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$849_Y, Q = \u_cpu.store).
Adding EN signal on $flatten\u_cpu.$procdff$1393 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$844_Y, Q = \u_cpu.write_back).
Adding EN signal on $flatten\u_cpu.$procdff$1392 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$839_Y, Q = \u_cpu.load_only).
Adding EN signal on $flatten\u_cpu.$procdff$1391 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$834_Y, Q = \u_cpu.inc).
Adding EN signal on $flatten\u_cpu.$procdff$1390 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$829_Y, Q = \u_cpu.adc_sbc).
Adding EN signal on $flatten\u_cpu.$procdff$1389 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$824_Y, Q = \u_cpu.adc_bcd).
Adding EN signal on $flatten\u_cpu.$procdff$1388 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$819_Y, Q = \u_cpu.shift).
Adding EN signal on $flatten\u_cpu.$procdff$1387 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$814_Y, Q = \u_cpu.compare).
Adding EN signal on $flatten\u_cpu.$procdff$1386 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$809_Y, Q = \u_cpu.shift_right).
Adding EN signal on $flatten\u_cpu.$procdff$1385 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$804_Y, Q = \u_cpu.rotate).
Adding EN signal on $flatten\u_cpu.$procdff$1384 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$795_Y, Q = \u_cpu.op).
Adding EN signal on $flatten\u_cpu.$procdff$1383 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$procmux$790_Y, Q = \u_cpu.bit_ins).
Adding EN signal on $flatten\u_cpu.$procdff$1381 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1276$245_Y, Q = \u_cpu.clv).
Adding EN signal on $flatten\u_cpu.$procdff$1380 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1275$244_Y, Q = \u_cpu.sei).
Adding EN signal on $flatten\u_cpu.$procdff$1379 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1274$243_Y, Q = \u_cpu.cli).
Adding EN signal on $flatten\u_cpu.$procdff$1378 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1278$247_Y, Q = \u_cpu.sed).
Adding EN signal on $flatten\u_cpu.$procdff$1377 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1277$246_Y, Q = \u_cpu.cld).
Adding EN signal on $flatten\u_cpu.$procdff$1376 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1273$242_Y, Q = \u_cpu.sec).
Adding EN signal on $flatten\u_cpu.$procdff$1375 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1271$240_Y, Q = \u_cpu.clc).
Adding EN signal on $flatten\u_cpu.$procdff$1374 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1270$239_Y, Q = \u_cpu.php).
Adding EN signal on $flatten\u_cpu.$procdff$1373 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$eq$../../../../source/cpu.v:1272$241_Y, Q = \u_cpu.plp).
Adding EN signal on $flatten\u_cpu.$procdff$1372 ($adff) from module cpu_wrapper (D = \u_cpu.IR [7:5], Q = \u_cpu.cond_code).
Adding EN signal on $flatten\u_cpu.$procdff$1370 ($adff) from module cpu_wrapper (D = $flatten\u_cpu.$0\NMI_edge[0:0], Q = \u_cpu.NMI_edge).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$2078 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$2078 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$2078 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$2078 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$2078 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2078 ($dffe) from module cpu_wrapper.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$2078 ($dffe) from module cpu_wrapper.

5.8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 69 unused cells and 175 unused wires.
<suppressed ~70 debug messages>

5.8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~8 debug messages>

5.8.7.9. Rerunning OPT passes. (Maybe there is more to do..)

5.8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

5.8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.8.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

5.8.7.13. Executing OPT_DFF pass (perform DFF optimizations).

5.8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

5.8.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.8.7.16. Rerunning OPT passes. (Maybe there is more to do..)

5.8.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

5.8.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.8.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.8.7.20. Executing OPT_DFF pass (perform DFF optimizations).

5.8.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.8.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.8.7.23. Finished OPT passes. (There is nothing left to do.)

5.8.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 address bits (of 3) from memory init port cpu_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1442 (stimIn).
Removed top 31 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper.v:47$26 (stimIn).
Removed top 31 address bits (of 32) from memory read port cpu_wrapper.$memrd$\stimIn$../../../cpu_wrapper.v:51$30 (stimIn).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$procmux$1204_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell cpu_wrapper.$procmux$1273 ($mux).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$1689 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$1683 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$1679 ($eq).
Removed top 17 bits (of 18) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$1675 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1563 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1564 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1531 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1566 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1533 ($eq).
Removed top 4 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1567 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1535 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1569 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1570 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1536 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1572 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1573 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1538 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1539 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1575 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1576 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1541 ($eq).
Removed top 4 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1542 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1578 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1544 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1545 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1547 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1548 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1550 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1551 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1553 ($eq).
Removed top 5 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1554 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1556 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1558 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1560 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu_wrapper.$auto$fsm_map.cc:215:map_fsm$1561 ($eq).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$ternary$../../../../source/ALU8.v:51$275 ($mux).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$or$../../../../source/ALU8.v:59$277 ($or).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$and$../../../../source/ALU8.v:60$278 ($and).
Removed top 1 bits (of 9) from port Y of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$xor$../../../../source/ALU8.v:61$279 ($xor).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$procmux$738_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.\u_ALU8.$procmux$746_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2134 ($ne).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2173 ($ne).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2143 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$1117_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$1920 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$1924 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$1928 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$1934 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2150 ($ne).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$952_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$951_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$950_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$949_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$948_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$947_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$945_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$944_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$940_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$939_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$938_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$937_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$936_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$1792 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2166 ($ne).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$874_CMP8 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$874_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$874_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$868_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$825_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$820_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$820_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$805_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$805_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$800_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$798_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$796_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$796_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$791_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$765_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$764_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_wrapper.$flatten\u_cpu.$procmux$763_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1275$244 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1274$243 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1273$242 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1272$241 ($eq).
Removed top 3 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1271$240 ($eq).
Removed top 4 bits (of 8) from port B of cell cpu_wrapper.$flatten\u_cpu.$eq$../../../../source/cpu.v:1270$239 ($eq).
Removed top 3 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2157 ($ne).
Removed top 4 bits (of 5) from port B of cell cpu_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$2159 ($ne).
Removed top 1 bits (of 2) from port B of cell cpu_wrapper.$flatten\u_cpu.$ne$../../../../source/cpu.v:800$130 ($ne).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:744$116 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:745$114 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:746$113 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:741$110 ($mux).
Removed top 31 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:742$108 ($mux).
Removed top 24 bits (of 32) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:685$104 ($mux).
Removed top 1 bits (of 4) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:613$94 ($mux).
Removed top 1 bits (of 2) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:564$90 ($mux).
Removed top 3 bits (of 8) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:445$68 ($mux).
Removed top 13 bits (of 16) from mux cell cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:315$43 ($mux).
Removed top 2 bits (of 3) from mux cell cpu_wrapper.$procmux$1237 ($mux).
Removed top 2 bits (of 3) from wire cpu_wrapper.$0$memwr$\stimIn$../../../cpu_wrapper.v:63$6_ADDR[2:0]$14.
Removed top 2 bits (of 3) from wire cpu_wrapper.$2$memwr$\stimIn$../../../cpu_wrapper.v:63$6_ADDR[2:0]$33.
Removed top 13 bits (of 16) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:315$43_Y.
Removed top 1 bits (of 2) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:564$90_Y.
Removed top 1 bits (of 4) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:613$94_Y.
Removed top 24 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:685$104_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:744$116_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:745$114_Y.
Removed top 31 bits (of 32) from wire cpu_wrapper.$flatten\u_cpu.$ternary$../../../../source/cpu.v:746$113_Y.
Removed top 1 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\u_ALU8.$and$../../../../source/ALU8.v:60$278_Y.
Removed top 1 bits (of 9) from wire cpu_wrapper.$flatten\u_cpu.\u_ALU8.$or$../../../../source/ALU8.v:59$277_Y.
Removed top 7 bits (of 8) from wire cpu_wrapper.vectOut[3].

5.8.9. Executing PEEPOPT pass (run peephole optimizers).

5.8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

5.8.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cpu_wrapper:
  creating $macc model for $flatten\u_cpu.$add$../../../../source/cpu.v:354$51 ($add).
  creating $macc model for $flatten\u_cpu.$add$../../../../source/cpu.v:552$86 ($add).
  creating $macc model for $flatten\u_cpu.$add$../../../../source/cpu.v:552$87 ($add).
  creating $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$288 ($add).
  creating $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$289 ($add).
  creating $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$290 ($add).
  creating $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$291 ($add).
  merging $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$290 into $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$291.
  merging $macc model for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$288 into $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$289.
  creating $alu model for $macc $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$289.
  creating $alu model for $macc $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$291.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../../source/cpu.v:552$87.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../../source/cpu.v:552$86.
  creating $alu model for $macc $flatten\u_cpu.$add$../../../../source/cpu.v:354$51.
  creating $alu model for $flatten\u_cpu.\u_ALU8.$ge$../../../../source/ALU8.v:83$282 ($ge): new $alu
  creating $alu model for $flatten\u_cpu.\u_ALU8.$ge$../../../../source/ALU8.v:86$284 ($ge): new $alu
  creating $alu cell for $flatten\u_cpu.\u_ALU8.$ge$../../../../source/ALU8.v:86$284: $auto$alumacc.cc:485:replace_alu$2231
  creating $alu cell for $flatten\u_cpu.\u_ALU8.$ge$../../../../source/ALU8.v:83$282: $auto$alumacc.cc:485:replace_alu$2240
  creating $alu cell for $flatten\u_cpu.$add$../../../../source/cpu.v:354$51: $auto$alumacc.cc:485:replace_alu$2249
  creating $alu cell for $flatten\u_cpu.$add$../../../../source/cpu.v:552$86: $auto$alumacc.cc:485:replace_alu$2252
  creating $alu cell for $flatten\u_cpu.$add$../../../../source/cpu.v:552$87: $auto$alumacc.cc:485:replace_alu$2255
  creating $alu cell for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:96$291: $auto$alumacc.cc:485:replace_alu$2258
  creating $alu cell for $flatten\u_cpu.\u_ALU8.$add$../../../../source/ALU8.v:95$289: $auto$alumacc.cc:485:replace_alu$2261
  created 7 $alu and 0 $macc cells.

5.8.12. Executing SHARE pass (SAT-based resource sharing).

5.8.13. Executing OPT pass (performing simple optimizations).

5.8.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.8.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.8.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

5.8.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.8.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.8.13.6. Executing OPT_DFF pass (perform DFF optimizations).

5.8.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

5.8.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.8.13.9. Rerunning OPT passes. (Maybe there is more to do..)

5.8.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

5.8.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.8.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.8.13.13. Executing OPT_DFF pass (perform DFF optimizations).

5.8.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.8.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.8.13.16. Finished OPT passes. (There is nothing left to do.)

5.8.14. Executing MEMORY pass.

5.8.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.8.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.8.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing cpu_wrapper.stimIn write port 0.

5.8.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.8.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\stimIn'[0] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[1] in module `\cpu_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.

5.8.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 5 unused cells and 13 unused wires.
<suppressed ~6 debug messages>

5.8.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory cpu_wrapper.stimIn by address:
  Merging ports 0, 1 (address 1'1).

5.8.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.8.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.8.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.8.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.9. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory cpu_wrapper.stimIn
<suppressed ~636 debug messages>

5.10. Executing TECHMAP pass (map to technology primitives).

5.10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

5.10.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

5.10.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

5.11. Executing OPT pass (performing simple optimizations).

5.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~41 debug messages>

5.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.11.3. Executing OPT_DFF pass (perform DFF optimizations).

5.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 8 unused cells and 40 unused wires.
<suppressed ~9 debug messages>

5.11.5. Finished fast OPT passes.

5.12. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \stimIn in module \cpu_wrapper:
  created 2 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of cpu_wrapper.stimIn: $\stimIn$rdreg[0]
  read interface: 1 $dff and 0 $mux cells.
  write interface: 2 write mux blocks.

5.13. Executing OPT pass (performing simple optimizations).

5.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~4 debug messages>

5.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

5.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

5.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\u_cpu.$procmux$1128:
      Old ports: A=4'1010, B=8'00000110, Y=\u_cpu.ADJH
      New ports: A=3'101, B=6'000011, Y=\u_cpu.ADJH [3:1]
      New connections: \u_cpu.ADJH [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_cpu.$procmux$1134:
      Old ports: A=4'1010, B=8'00000110, Y=\u_cpu.ADJL
      New ports: A=3'101, B=6'000011, Y=\u_cpu.ADJL [3:1]
      New connections: \u_cpu.ADJL [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$44:
      Old ports: A={ 13'1111111111111 $auto$wreduce.cc:461:run$2219 [2:0] }, B=16'1111111111111100, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$44_Y
      New ports: A=$auto$wreduce.cc:461:run$2219 [2:0], B=3'100, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$44_Y [2:0]
      New connections: $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$44_Y [15:3] = 13'1111111111111
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:315$43:
      Old ports: A=3'110, B=3'010, Y=$auto$wreduce.cc:461:run$2219 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$2219 [2]
      New connections: $auto$wreduce.cc:461:run$2219 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:445$68:
      Old ports: A={ 1'1 \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }, B={ 1'0 \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:445$68_Y [4:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:445$68_Y [4]
      New connections: $flatten\u_cpu.$ternary$../../../../source/cpu.v:445$68_Y [3:0] = { \u_cpu.D \u_cpu.I \u_cpu.Z \u_cpu.C }
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:613$94:
      Old ports: A=3'011, B=3'111, Y=$auto$wreduce.cc:461:run$2221 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$2221 [2]
      New connections: $auto$wreduce.cc:461:run$2221 [1:0] = 2'11
    Consolidated identical input bits for $pmux cell $flatten\u_cpu.\u_ALU8.$procmux$743:
      Old ports: A={ 1'0 $auto$wreduce.cc:461:run$2227 [7:0] }, B={ 1'0 $auto$wreduce.cc:461:run$2226 [7:0] 1'0 $flatten\u_cpu.\u_ALU8.$xor$../../../../source/ALU8.v:61$279_Y [7:0] 1'0 \u_cpu.u_ALU8.AI }, Y=$flatten\u_cpu.\u_ALU8.$1\temp_logic[8:0]
      New ports: A=$auto$wreduce.cc:461:run$2227 [7:0], B={ $auto$wreduce.cc:461:run$2226 [7:0] $flatten\u_cpu.\u_ALU8.$xor$../../../../source/ALU8.v:61$279_Y [7:0] \u_cpu.u_ALU8.AI }, Y=$flatten\u_cpu.\u_ALU8.$1\temp_logic[8:0] [7:0]
      New connections: $flatten\u_cpu.\u_ALU8.$1\temp_logic[8:0] [8] = 1'0
  Optimizing cells in module \cpu_wrapper.
    Consolidated identical input bits for $mux cell $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$44:
      Old ports: A=$auto$wreduce.cc:461:run$2219 [2:0], B=3'100, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$44_Y [2:0]
      New ports: A={ $auto$wreduce.cc:461:run$2219 [2] 1'1 }, B=2'10, Y=$flatten\u_cpu.$ternary$../../../../source/cpu.v:314$44_Y [2:1]
      New connections: $flatten\u_cpu.$ternary$../../../../source/cpu.v:314$44_Y [0] = 1'0
  Optimizing cells in module \cpu_wrapper.
Performed a total of 8 changes.

5.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.13.6. Executing OPT_DFF pass (perform DFF optimizations).

5.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

5.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~2 debug messages>

5.13.9. Rerunning OPT passes. (Maybe there is more to do..)

5.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

5.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\stimIn[1]$2486 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[1]).
Adding EN signal on $memory\stimIn[0]$2484 ($dff) from module cpu_wrapper (D = \Din_emu, Q = \stimIn[0]).

5.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

5.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.13.16. Rerunning OPT passes. (Maybe there is more to do..)

5.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

5.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.13.20. Executing OPT_DFF pass (perform DFF optimizations).

5.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.13.23. Finished OPT passes. (There is nothing left to do.)

5.14. Executing TECHMAP pass (map to technology primitives).

5.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.14.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$30fa96e978dc3d9d8917e537f49e4beca9251827\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$ede7b58042915c15b5512c92c18754c007fd5a95\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_90_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$0b42e0ef0120c44ea9490666611378bfd171ba8c\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_90_alu for cells of type $alu.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xnor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~1888 debug messages>

5.15. Executing OPT pass (performing simple optimizations).

5.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~1787 debug messages>

5.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
<suppressed ~3153 debug messages>
Removed a total of 1051 cells.

5.15.3. Executing OPT_DFF pass (perform DFF optimizations).

5.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 57 unused cells and 2023 unused wires.
<suppressed ~58 debug messages>

5.15.5. Finished fast OPT passes.

5.16. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port cpu_wrapper.Addr_emu using IBUF.
Mapping port cpu_wrapper.Din_emu using IBUF.
Mapping port cpu_wrapper.Dout_emu using OBUF.
Mapping port cpu_wrapper.clk_dut using IBUF.
Mapping port cpu_wrapper.clk_emu using IBUF.
Mapping port cpu_wrapper.get_emu using IBUF.
Mapping port cpu_wrapper.load_emu using IBUF.

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.18. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.19.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
No more expansions possible.
<suppressed ~223 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.
<suppressed ~13 debug messages>

5.21. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.22. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

5.23. Executing ABC9 pass.

5.23.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.23.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.23.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module cpu_wrapper.
Found 0 SCCs.

5.23.4. Executing ABC9_OPS pass (helper functions for ABC9).

5.23.5. Executing PROC pass (convert processes to netlists).

5.23.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.23.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.23.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

5.23.5.4. Executing PROC_INIT pass (extract init attributes).

5.23.5.5. Executing PROC_ARST pass (detect async resets in processes).

5.23.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

5.23.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

5.23.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.23.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

5.23.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.23.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.23.5.12. Executing OPT_EXPR pass (perform const folding).

5.23.6. Executing TECHMAP pass (map to technology primitives).

5.23.6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.23.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~252 debug messages>

5.23.7. Executing OPT pass (performing simple optimizations).

5.23.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.
Optimizing module DFFP.
Optimizing module DFFCE.
Optimizing module DFFPE.

5.23.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Finding identical cells in module `\DFFP'.
Finding identical cells in module `\DFFCE'.
Finding identical cells in module `\DFFPE'.
Removed a total of 0 cells.

5.23.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DFFC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DFFP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DFFCE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DFFPE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.23.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DFFC.
  Optimizing cells in module \DFFP.
  Optimizing cells in module \DFFCE.
  Optimizing cells in module \DFFPE.
Performed a total of 0 changes.

5.23.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Finding identical cells in module `\DFFP'.
Finding identical cells in module `\DFFCE'.
Finding identical cells in module `\DFFPE'.
Removed a total of 0 cells.

5.23.7.6. Executing OPT_DFF pass (perform DFF optimizations).

5.23.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DFFC..
Finding unused cells or wires in module \DFFP..
Finding unused cells or wires in module \DFFCE..
Finding unused cells or wires in module \DFFPE..

5.23.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.
Optimizing module DFFCE.
Optimizing module DFFP.
Optimizing module DFFPE.

5.23.7.9. Finished OPT passes. (There is nothing left to do.)

5.23.8. Executing TECHMAP pass (map to technology primitives).

5.23.8.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

5.23.8.2. Continuing TECHMAP pass.
Using template DFFCE for cells of type DFFCE.
Using template DFFC for cells of type DFFC.
Using template DFFP for cells of type DFFP.
Using template DFFPE for cells of type DFFPE.
No more expansions possible.
<suppressed ~141 debug messages>

5.23.9. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

5.23.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~132 debug messages>

5.23.11. Executing ABC9_OPS pass (helper functions for ABC9).

5.23.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

5.23.13. Executing TECHMAP pass (map to technology primitives).

5.23.13.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.23.13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~254 debug messages>

5.23.14. Executing OPT pass (performing simple optimizations).

5.23.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.23.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.23.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.23.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_wrapper.
Performed a total of 0 changes.

5.23.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wrapper'.
Removed a total of 0 cells.

5.23.14.6. Executing OPT_DFF pass (perform DFF optimizations).

5.23.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wrapper..

5.23.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wrapper.

5.23.14.9. Finished OPT passes. (There is nothing left to do.)

5.23.15. Executing AIGMAP pass (map logic to AIG).

5.23.16. Executing AIGMAP pass (map logic to AIG).
Module cpu_wrapper: replaced 1463 cells with 6678 new cells, skipped 1287 cells.
  replaced 4 cell types:
    1188 $_OR_
      55 $_XOR_
       1 $_XNOR_
     219 $_MUX_
  not replaced 16 cell types:
       2 $scopeinfo
     260 $_NOT_
     537 $_AND_
      65 DFFE
       1 DFFP
       1 DFFPE
      15 DFFC
     118 DFFCE
      15 IBUF
       8 OBUF
      15 DFFC_$abc9_byp
       1 DFFP_$abc9_byp
     118 DFFCE_$abc9_byp
      65 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000
       1 DFFPE_$abc9_byp
      65 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111

5.23.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.23.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.23.16.3. Executing XAIGER backend.
<suppressed ~211 debug messages>
Extracted 2550 AND gates and 8104 wires from module `cpu_wrapper' to a netlist network with 237 inputs and 275 outputs.

5.23.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

5.23.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    237/    275  and =    2383  lev =   64 (3.75)  mem = 0.05 MB  box = 265  bb = 265
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    237/    275  and =    2830  lev =   44 (3.08)  mem = 0.05 MB  ch =  378  box = 265  bb = 265
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   68. Obj =  152. Set =  708. CutMin = no
ABC: Node =    2830.  Ch =   332.  Total mem =    0.64 MB. Peak cut mem =    0.15 MB.
ABC: P:  Del = 17788.00.  Ar =    6363.0.  Edge =     4135.  Cut =    55217.  T =     0.01 sec
ABC: P:  Del = 16290.00.  Ar =    6472.0.  Edge =     4211.  Cut =    55932.  T =     0.01 sec
ABC: P:  Del = 16290.00.  Ar =    2983.0.  Edge =     3646.  Cut =   139608.  T =     0.03 sec
ABC: F:  Del = 16290.00.  Ar =    1612.0.  Edge =     3118.  Cut =   108523.  T =     0.02 sec
ABC: A:  Del = 16247.00.  Ar =    1472.0.  Edge =     2794.  Cut =    97890.  T =     0.03 sec
ABC: A:  Del = 16247.00.  Ar =    1433.0.  Edge =     2762.  Cut =    98903.  T =     0.03 sec
ABC: Total time =     0.13 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    237/    275  and =    2921  lev =   45 (3.05)  mem = 0.05 MB  box = 265  bb = 265
ABC: Mapping (K=8)  :  lut =    670  edge =    2575  lev =   10 (1.43)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   45  mem = 0.03 MB
ABC: LUT = 670 : 2=134 20.0 %  3=149 22.2 %  4=202 30.1 %  5=125 18.7 %  6=13 1.9 %  7=27 4.0 %  8=20 3.0 %  Ave = 3.84
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.59 seconds, total: 0.59 seconds

5.23.16.6. Executing AIGER frontend.
<suppressed ~1036 debug messages>
Removed 4137 unused cells and 5367 unused wires.

5.23.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      670
ABC RESULTS:   \DFFC_$abc9_byp cells:       15
ABC RESULTS:   \DFFP_$abc9_byp cells:        1
ABC RESULTS:   \DFFCE_$abc9_byp cells:      118
ABC RESULTS:   \DFFPE_$abc9_byp cells:        1
ABC RESULTS:           input signals:      158
ABC RESULTS:          output signals:      199
Removing temp directory.

5.23.17. Executing TECHMAP pass (map to technology primitives).

5.23.17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

5.23.17.2. Continuing TECHMAP pass.
Using template DFFCE_$abc9_byp for cells of type DFFCE_$abc9_byp.
Using template DFFC_$abc9_byp for cells of type DFFC_$abc9_byp.
Using template DFFP_$abc9_byp for cells of type DFFP_$abc9_byp.
Using template DFFPE_$abc9_byp for cells of type DFFPE_$abc9_byp.
No more expansions possible.
<suppressed ~144 debug messages>
Removed 91 unused cells and 11158 unused wires.

5.24. Executing TECHMAP pass (map to technology primitives).

5.24.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.24.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$e3f15dbf386eb2d9773236c73b6cf924ec3294ee\$lut for cells of type $lut.
Using template $paramod$dc8eb389b2fc3ec6a78d93ff9b548b7fd27b6950\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$7b809938766c3068dc017c276033f224fcfb7189\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$682dcf7a44e09cdf417bc55247ac658426f4c8e6\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$9eaabafe459be125f48a5e46558dd0084a2c0d60\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$2f87c368047bf16fd97b1b9b673a21c15e3e414f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$301e80db5caf8ab0f690fe282b39e33835c81278\$lut for cells of type $lut.
Using template $paramod$ed5c931cb7f2090203f8bf285b89df2fafea97aa\$lut for cells of type $lut.
Using template $paramod$f546bd96bcec6e3bf1b78bdea64b0f5bbbaff6df\$lut for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod$2d5b6b38dc7cc9e193e4e3ea0d4a04933fba0c65\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$34916519e8d4fb501a732473009e388e277f93a2\$lut for cells of type $lut.
Using template $paramod$5fac9bb226d8b6f4ffedc3d61dbf63652f1063c7\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$7ffc04c088a4897014506d1e561a14b627924059\$lut for cells of type $lut.
Using template $paramod$4b815e6c998e04ad0d0242e44b0c58a7a9d0b3b6\$lut for cells of type $lut.
Using template $paramod$f078e8795264523c05d440d1d8badd2b4b54294c\$lut for cells of type $lut.
Using template $paramod$a190dca018ce780c5999f1c3eec1f4ceecdfe178\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$a03ef989f8f4e1878ce2f5c4e0e3d2dfb54307ef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$ce15874c299a587dd16825ec2d2d2759b547554e\$lut for cells of type $lut.
Using template $paramod$efc60783c939ae41b2f3555af407b17c007b27f8\$lut for cells of type $lut.
Using template $paramod$698a1c037d047c625f8c06f43f4cd4fdf030f8a1\$lut for cells of type $lut.
Using template $paramod$a81cf453a316218febe7a33c0cf3157f69dfa7dc\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$f919a4b1991f60672ac129533fc4e98150f7d551\$lut for cells of type $lut.
Using template $paramod$011998c9bc40e79d3b9378981668ce5683b7cfe4\$lut for cells of type $lut.
Using template $paramod$bacdb2105cbfbe75cfbcc2fb021fd3aba864526b\$lut for cells of type $lut.
Using template $paramod$7ad8bbca42b11c177ed6ec0094526b4b4eceb6c7\$lut for cells of type $lut.
Using template $paramod$d4860316a8ab7c9ec94882d68916f26ff5b43a77\$lut for cells of type $lut.
Using template $paramod$18368a3da11a7221c7fb674ec80ee0d0bd64b883\$lut for cells of type $lut.
Using template $paramod$77268019239d7d46332da9cb6aa01cbf3ba29ee3\$lut for cells of type $lut.
Using template $paramod$c7754eeb17b54dfe53ea4a973db3714d78ced2f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$421f8fa60b2711a5f10c0f31266092c877b2eaaf\$lut for cells of type $lut.
Using template $paramod$b089060a61c5d29ddce66d73edb5ee493ec9de27\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$d6a246575d0ba3dcbbccd768ad41b602f82ff057\$lut for cells of type $lut.
Using template $paramod$44ca8ebf67c324f12aa04b031b359d46a725bac7\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$7e4887c33523699b61fbbdcc14af41ca4266096f\$lut for cells of type $lut.
Using template $paramod$4e70b5b52fb3d916114e4ea160f8e778c11043f2\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$6d7cc275871d0ceead401cadfae2ff1124665ec4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$74c0f3179b5cebe485563ea55e9b637e7ee5c0c3\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$80c57506599e789c4765758c4a3d41a728771aaf\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$903905cca899aab473483ca27c3db12d7108e3a5\$lut for cells of type $lut.
Using template $paramod$f711b19b1a93073d7c5ddeaa5705a7281f2a9016\$lut for cells of type $lut.
Using template $paramod$36c40f7f57f25727a5c547e45358c96eef2a4744\$lut for cells of type $lut.
Using template $paramod$654f6f338fd7cad6694c28589a33f15da9087140\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$94f4995d45174235ff0e18b00acc364873b4add2\$lut for cells of type $lut.
Using template $paramod$ed029e6c1e87a70cff2c1ea2f266e7c04d3c3742\$lut for cells of type $lut.
Using template $paramod$81cf3f915303411088f7ea559d78f5ca66921e6d\$lut for cells of type $lut.
Using template $paramod$d2ca0e464540506dfa9280c4d85b2809606d4c8f\$lut for cells of type $lut.
Using template $paramod$2a4b250d89be3556c74aa0e719a4f6242369d42f\$lut for cells of type $lut.
Using template $paramod$06222b4891f9e25cc0070a40c3d02dd998086ec7\$lut for cells of type $lut.
Using template $paramod$ff06e4d3994239b5c721441c7aab27c000ae76e4\$lut for cells of type $lut.
Using template $paramod$7fa65f70aeb65317a3a2b86b890808d159e11917\$lut for cells of type $lut.
Using template $paramod$e8b66ffa6a1637a256e0e3b986fca27d917e7987\$lut for cells of type $lut.
Using template $paramod$637048cab5e215f797a56ba1bcfec9943078f651\$lut for cells of type $lut.
Using template $paramod$8e231f22713589a6abbb7ea58decd23a23b5e5a2\$lut for cells of type $lut.
Using template $paramod$92c7d6d8190f814018faddad8158168d0682998a\$lut for cells of type $lut.
Using template $paramod$9074e2c824dd220aac62568e8159789b9935c915\$lut for cells of type $lut.
Using template $paramod$2ae22ed255cc0f3746c71b5da2407ee38a2a66e6\$lut for cells of type $lut.
Using template $paramod$13ae0e94e6583da9234489180e133d6efa6e4fe8\$lut for cells of type $lut.
Using template $paramod$670b0a6ff07bc295dbf078d442ed69a8f678d527\$lut for cells of type $lut.
Using template $paramod$e07d89761ca197eaae09f757f97dae40bb2accd9\$lut for cells of type $lut.
Using template $paramod$b45308ffeb4031bc5d55ef31b149afd94d3d7565\$lut for cells of type $lut.
Using template $paramod$ee237fde9715926087dbea8a611238bba4866836\$lut for cells of type $lut.
Using template $paramod$c137883ce523359beb98ca9c7f54eb9cacd0bbbe\$lut for cells of type $lut.
Using template $paramod$860ad663c2a44a4dc57face897ef5f8949271788\$lut for cells of type $lut.
Using template $paramod$3981b641b8b83ddcca474b223403920b15752d72\$lut for cells of type $lut.
Using template $paramod$0b8faa81192bf01325ab0852e73f811599c18d1b\$lut for cells of type $lut.
Using template $paramod$a6098368ed1721643265f33d18eefb699bf26092\$lut for cells of type $lut.
Using template $paramod$d1dc785fc5b97e7bec2be30ee7302c8cf250ad22\$lut for cells of type $lut.
Using template $paramod$c18316765b193c8fc68dacbcf73829d51ebe1631\$lut for cells of type $lut.
Using template $paramod$314f3c3dec7cf6ef51df1856bd63e6c4433257ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$497aa714ffa399423aed5fe789a8dd35df92638a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$a46f5454332495bc3558854867fd7ae67fdd9f33\$lut for cells of type $lut.
Using template $paramod$8a5572d57bb4d603bdd29f2be16dc53f42914ec9\$lut for cells of type $lut.
Using template $paramod$a4550ffad09d079c5cfc8911b53f312523a5783a\$lut for cells of type $lut.
Using template $paramod$961043886a66a2d7623ddfd6cee77d2ff5d365ce\$lut for cells of type $lut.
Using template $paramod$fa182c7ae41a1084712b4f4206f03327ab4eae11\$lut for cells of type $lut.
Using template $paramod$40c7c455469fec5cdabd404e1b1b67068a0f9ce8\$lut for cells of type $lut.
Using template $paramod$0d5e420ccfc2dddc13533c0817d1e17e68a2c136\$lut for cells of type $lut.
Using template $paramod$757c055b2d591f99a56beeb4bd1bdff266f67334\$lut for cells of type $lut.
Using template $paramod$c0e395c2d0dfbafa147a6aae7cfc1897ce26affb\$lut for cells of type $lut.
Using template $paramod$84fbdce090390ef6b3da299f14d3b510fb26e161\$lut for cells of type $lut.
Using template $paramod$54a853cac0e65b945d96d7dd0e9cca8bb9f3a21e\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761\$lut for cells of type $lut.
Using template $paramod$67c577bf893abd186a6aee1ffd9b3dbe2bb282c3\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod$3170cf03349b88b5635e6c1c2df644e450ae489d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$35263df2729566c94275a917d947c023d0350d7f\$lut for cells of type $lut.
Using template $paramod$02fe1b40a7f451c397320f43836c6f3687b95f89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$047ec0a110b3f33933a5b165fc8e4bbf23b12f0a\$lut for cells of type $lut.
Using template $paramod$8e77aa7c16f67716b174557fa431803ffd67e2ef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod$5bb4589aef4e67d4113ef14e01c5bb618a3e9139\$lut for cells of type $lut.
Using template $paramod$80de1a6406798cd225b00ffbf3e0486952c7e849\$lut for cells of type $lut.
Using template $paramod$3e06dc229ada3e4c75506b32cb33f3f3fd10a937\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$82abb8f9ddaac453e6ee24bf456879be259b8e87\$lut for cells of type $lut.
Using template $paramod$bc051162dfb23caab98d73c4ec086fe9a67895f2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$6340990275e799cfc1d6b99db978032d2a0a5965\$lut for cells of type $lut.
Using template $paramod$5a490b0e00aeb3aa961ff44c01138435d4948c4d\$lut for cells of type $lut.
Using template $paramod$6d937d8a77a6356f2f9cc89d5646fb948bb8225e\$lut for cells of type $lut.
Using template $paramod$6bfaee1515e966bd225ecbe5b85671af8e37c0a2\$lut for cells of type $lut.
Using template $paramod$bb97a1b519b46a7c44bd221a67c560624e20720b\$lut for cells of type $lut.
Using template $paramod$31f0a66a4b242b524303bfb4ac95c05ad74158f8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$4e0e0cbcf409e44d531f994216e43c962b48abb1\$lut for cells of type $lut.
Using template $paramod$6365d9caf4ed54423f37fa5efdb525c2935eda3c\$lut for cells of type $lut.
Using template $paramod$63591aaec6c1d3d46e0579eb3f4136bd6e73352a\$lut for cells of type $lut.
Using template $paramod$e0b2ffec8a58b648d06da5c6b4e65eeb323aeee8\$lut for cells of type $lut.
Using template $paramod$ee1db6284a9363532ae60f07fd121571eb25c937\$lut for cells of type $lut.
Using template $paramod$de3406006c16cf7256a0a2fdcbb1597ad8f6cb54\$lut for cells of type $lut.
Using template $paramod$24ca0390b3c7866a19922039474de91afb9e77c2\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$eb13d6ec1857b79eba185d6ec635e1afaf914f82\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$5e3f8a8607d77590f8896fc79b5b6eb43c037f7f\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$fbed19fb84ee7c8a884778d28a96daea96245184\$lut for cells of type $lut.
Using template $paramod$9c7a967a5dd69d8b7070c7493295b0c7b420660f\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$ab802f374fd5db87cad46a1e7b287d7bfdd01aa7\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod$791c912d59c2285f133bc455126bf80d53df8fd8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$1f093f42b22f1cbed483e6fb46857abb85b9c690\$lut for cells of type $lut.
Using template $paramod$16ae211fff4d5d04de6f3379ba5a531a078fa277\$lut for cells of type $lut.
Using template $paramod$831a9c3a5ba35f2971272ed4938753623b82bb9f\$lut for cells of type $lut.
Using template $paramod$a64732f582ea8289cbced924e0b49666f5719dd7\$lut for cells of type $lut.
Using template $paramod$67191c9374f5c1f9bf6fc5d02c4b7443b1431d85\$lut for cells of type $lut.
Using template $paramod$c363c3c4809c3d9a99c85a838ea93767a0ab5559\$lut for cells of type $lut.
Using template $paramod$ceed359e6b3352ca05211931fc768c1d655d0b53\$lut for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod$c4a4cf1f67c598049dd5cb5cdb183838e000e772\$lut for cells of type $lut.
Using template $paramod$057ec71729eca16233589e1a8c2264ade2c2bf20\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$9e2e773faa2ffc8523b11bc66a79647807b39775\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$ceb4d492d75ceeb3e81ca930ef044a8421f5a668\$lut for cells of type $lut.
Using template $paramod$febbec20bd453b66317a3789877b52bad3e6ae48\$lut for cells of type $lut.
Using template $paramod$f030c0ae14e07afd91f3c39fd33f89d85389d563\$lut for cells of type $lut.
Using template $paramod$1483b2a528fafc9c0a30d69fe2caf90eec0d75d1\$lut for cells of type $lut.
Using template $paramod$b3b7580379b62721cb7046687b2b57192970817b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$f28aede8a07a53ff316cc6f8627c7d8a2337a88a\$lut for cells of type $lut.
Using template $paramod$3ccc23db184ad4ca7ed34ebe2511de41d5d97e78\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$03254b0b74a5189a21be27a1c43c46b760fa1667\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$02f222530db39a8a31d75f48a5f0ca4b0932388c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$8829675bb8c52553aed9f101ec0d5ef0c865e5c7\$lut for cells of type $lut.
Using template $paramod$435b6c36ddb910bc9e1071a49577a34de643831b\$lut for cells of type $lut.
Using template $paramod$6a9b42dd2737c91073e6a695b8ac858c4a8587d7\$lut for cells of type $lut.
Using template $paramod$9663b40607acec66b46336b1efebce402b1ad545\$lut for cells of type $lut.
Using template $paramod$0859b4dde508336bdde19ef64cc1f8fa330f09c6\$lut for cells of type $lut.
Using template $paramod$e53db5aa2a889035ea622d09a0ffa1cd73bb67ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$6e4a86e6f1a5dc8f826898a131e83cdba4a4fc9e\$lut for cells of type $lut.
Using template $paramod$3416dacc8eaab1f89b3d6b7398df3da766d29ef2\$lut for cells of type $lut.
Using template $paramod$0b7fe3935cd18cc143459512551fdea704d24033\$lut for cells of type $lut.
Using template $paramod$5141046cf56d1caba60e944b9e72e86bc4ac60ef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110110 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$46b1b94814844f8ee8215118e9c4db5e025aa95e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$34ccb0403abd26609d9a7a8ea9a44b40cc4b3caf\$lut for cells of type $lut.
Using template $paramod$4277944f29ac11ce8a5c4bc7fc7e5bd9dfde25fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$ac977aa0d190185160c6b377be998fa6a7e9ef34\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$f750a4899b19cb23f7f91d895b70d40eaf6b0924\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$adff998ad9d51fc08f3ddf980a26eaf26f02fb27\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$83bcfe613d0de1886bf3176034eadf04735fbade\$lut for cells of type $lut.
Using template $paramod$04f19070e7c1672498283e3c11b8ccca37511acb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101101 for cells of type $lut.
Using template $paramod$cbe8e069e1200f33efcf831b7405db1c48d71dc8\$lut for cells of type $lut.
Using template $paramod$b234ad6f3387bc91717e12f4db11ddee1675c736\$lut for cells of type $lut.
Using template $paramod$6ba28acb933e10e61cd484a7f68003f1ff41425e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$0ea71767baf0fc9de545ca24ea67910732697991\$lut for cells of type $lut.
Using template $paramod$878dc3d4b8ddbc3525a9eff9712be00fae96cc26\$lut for cells of type $lut.
Using template $paramod$cfafb3464f3dc20326d832cc5a756c0515789408\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$505cc4e17a98e69df099ad3b168abe5f49ce84d8\$lut for cells of type $lut.
Using template $paramod$027b71830bd0fbfb04ad11206c5a0de76ed9d3f5\$lut for cells of type $lut.
Using template $paramod$c24d0e2a94559837d969df5b5aaf84188feaf3d8\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$41c88e3daab31754e96e2d83c2c795a5da3011b2\$lut for cells of type $lut.
Using template $paramod$33338872557433d08312d9f94cbdaee4aeb3d274\$lut for cells of type $lut.
Using template $paramod$8dff4a4a3d63521e74b7c323106e4109161dc850\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$151610f684249a0388e474f930b81d62988e1817\$lut for cells of type $lut.
Using template $paramod$eb764785a67ae0903625e17df40813438d0457e8\$lut for cells of type $lut.
Using template $paramod$451540f0f4d6738aa7ad07d81c5f0cead4cc4a73\$lut for cells of type $lut.
Using template $paramod$24d21baf7e8bbf363b2744520ec2a24ed26283a9\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$d25d96a8130d46c74772e04aefb2f9b7d5399713\$lut for cells of type $lut.
Using template $paramod$a46834e3845fc7a1f6397cb1ee0fb7de422198a2\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$556c69dc46ef4798e751bb353ac057129ae20bb0\$lut for cells of type $lut.
Using template $paramod$10119a41795d9ba7b8ac5fe4df937e1952333b3c\$lut for cells of type $lut.
Using template $paramod$9a147f4902d494779aa87cb0dc98ced8f5da77ff\$lut for cells of type $lut.
Using template $paramod$cb20b2b0b2c816c29bc513fd455f40a7e82f62ae\$lut for cells of type $lut.
Using template $paramod$8583b3a1e5cbafa8c5ae9e16060e8d5d8391bd1f\$lut for cells of type $lut.
Using template $paramod$dc1227511f637242c0bce5d3c68b0b2694cc5770\$lut for cells of type $lut.
Using template $paramod$4ec2b2dcee981ecef741caeff32abd12340bbfde\$lut for cells of type $lut.
Using template $paramod$2971f26e7d6eb12537fb1deda8fe498f1486915d\$lut for cells of type $lut.
Using template $paramod$3cdb628263bcf9cc5c9313343c1ef62eb9660c63\$lut for cells of type $lut.
Using template $paramod$04ae10f7d848c17f6abdd4c00ba30939b2cb4eb5\$lut for cells of type $lut.
Using template $paramod$09a19b20f184da6af8362cd1b32ba29eada4f9c3\$lut for cells of type $lut.
Using template $paramod$e1e1dbdeb91a63dea3db5d9810b2b92622fe35b4\$lut for cells of type $lut.
Using template $paramod$15e465e947aa87c07d3af9c64951debe4d4f6075\$lut for cells of type $lut.
Using template $paramod$b332ae906be3c839a382d311d3e922bc1c696209\$lut for cells of type $lut.
Using template $paramod$afbc730335dbc52b05bd5c7407776eb24aa9acb8\$lut for cells of type $lut.
Using template $paramod$f164323d69b7280cf9df7c7b084bf0548bc9a78d\$lut for cells of type $lut.
Using template $paramod$3f34ddea51afc39d8d7a8fbba9d0512338e11843\$lut for cells of type $lut.
Using template $paramod$8d2e4687bd5f1166064152f9cdb8d1638a6b8b07\$lut for cells of type $lut.
Using template $paramod$c28ca1c73651b09b0df985c9219fd2bd2de62b50\$lut for cells of type $lut.
Using template $paramod$42dfb98f7b8593d41164fd70bf9c42719a8b653e\$lut for cells of type $lut.
Using template $paramod$fdc9edebb5f1a471ca8bea94960aa8ffcc8dad55\$lut for cells of type $lut.
Using template $paramod$ef7f1e65df746b0baa248bc34b422614333608b7\$lut for cells of type $lut.
Using template $paramod$24f6b2ede07aa8b07c70a0c03b0dfb56b4cd3430\$lut for cells of type $lut.
Using template $paramod$11e478df2d28ad00475d5dd61d1cac264a05c1ce\$lut for cells of type $lut.
Using template $paramod$8d00395b06e662281367dde70529a94f7a99ad21\$lut for cells of type $lut.
Using template $paramod$f711ebf365c19db76332ce1b4e18d6be756c44bc\$lut for cells of type $lut.
Using template $paramod$3d22e13721425180c0f11f9e3af72a687d23a578\$lut for cells of type $lut.
Using template $paramod$235b01dfd67794e9f3e6a188f9ae95b8ca9662ab\$lut for cells of type $lut.
Using template $paramod$abfec105dc724177faca7ae342f37e8e2c211ed8\$lut for cells of type $lut.
Using template $paramod$48f257607f9484ce11bd450662edc874b7da173d\$lut for cells of type $lut.
Using template $paramod$60573784e1d430491e3e9a9a9b13c58df8e10602\$lut for cells of type $lut.
Using template $paramod$14d85da22ee0c0dc84ff78ae1cb7b4039a5fe988\$lut for cells of type $lut.
Using template $paramod$a735d100ef9dd51c34eb1bc021fed8c5ca404fcd\$lut for cells of type $lut.
Using template $paramod$b05caddbd9c6f85b97d2808cc8655dbba67095eb\$lut for cells of type $lut.
Using template $paramod$4f619c40bfe2354ee2ccd51bfbfe96a13b2d3892\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$6dccbaabe7e8617401f538cd83d8c53dc3a9f0b5\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$980f8375db6d8e53bb4328028bf5bff8c2940b45\$lut for cells of type $lut.
Using template $paramod$82c0b13701acdc886aede9c55a2dc36d21ba97a1\$lut for cells of type $lut.
Using template $paramod$2fe70dc8f7d8d4c53e12686d9863d9ad022a4f68\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$3930f402cd7cab2c13985a0b00d4e247db9f42a0\$lut for cells of type $lut.
Using template $paramod$8e7898333090b8d2c8df5292367a6371263f84cd\$lut for cells of type $lut.
Using template $paramod$7be5ba6537bbd61f594c56628aabac8a2fd8927a\$lut for cells of type $lut.
Using template $paramod$9737430c7a5b9380e2d3db558f084a537f974d50\$lut for cells of type $lut.
Using template $paramod$ace62399341c38d32051e24873d05458bdba3129\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$3d1e4720a2306e22bff52d796eb65240ede3347a\$lut for cells of type $lut.
Using template $paramod$79fb5902b9868c984acca649b985fb4052fc8d57\$lut for cells of type $lut.
Using template $paramod$59abf1106f2fb331387c5318cda3535aa3767c94\$lut for cells of type $lut.
Using template $paramod$c391b11eea83cf8ccaa129511344aba65ab77a64\$lut for cells of type $lut.
Using template $paramod$3a4e48eee4d9f8c91eb0b5fe794cc56651517854\$lut for cells of type $lut.
Using template $paramod$2fffd26b336bab672d16ffa9749d7a0ee840b0d6\$lut for cells of type $lut.
Using template $paramod$661a35d4ab582ddf44e254e1f64080336c6d5b8f\$lut for cells of type $lut.
Using template $paramod$5a455a6d585063e703e7799af0d4ea7f804b6326\$lut for cells of type $lut.
Using template $paramod$ce81079988724c293f1fa6a53463b595380f9908\$lut for cells of type $lut.
Using template $paramod$2bf13edab60c162142f99d43cb40a20ffaa37dfb\$lut for cells of type $lut.
Using template $paramod$4ecda8ab7735c9a5d5be9ef461ee9cef3e056160\$lut for cells of type $lut.
Using template $paramod$b064daecbed0e462ad7cfb6ffae33899f55533a7\$lut for cells of type $lut.
Using template $paramod$52d4c59e2345b34a54c41edcf3214b2bcec6c1bc\$lut for cells of type $lut.
Using template $paramod$40614bc945b57aab95fbc31af093a3fc79ada1f6\$lut for cells of type $lut.
Using template $paramod$b8e43e3f5a5b3a3d02880fc0e8ef6c7a00e7bca5\$lut for cells of type $lut.
Using template $paramod$bd3276a3cd03e45d1ee4a15114e9e4d299b8148b\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$6b91293bed43caa104a13f7dddcb1f798bda655d\$lut for cells of type $lut.
Using template $paramod$d5704f4493d38b8f4e498edb8e1fdbc20dfc8125\$lut for cells of type $lut.
Using template $paramod$aad72af640fd3808b96db51bb8b23c293ec78e62\$lut for cells of type $lut.
Using template $paramod$da0ff5370765bfdf09119684091cd941258cb629\$lut for cells of type $lut.
Using template $paramod$ea274c1ef829b4ee4806829376b52bee2c1a491c\$lut for cells of type $lut.
Using template $paramod$8abf71d32f4d36494991a039c5044da902a34012\$lut for cells of type $lut.
Using template $paramod$504098eded6399b026c5166ec3573c856ac3656b\$lut for cells of type $lut.
Using template $paramod$eb837231b33f49f55de1213e802c59b51014c077\$lut for cells of type $lut.
Using template $paramod$3d71bebdeba3b5a2c4cb46b3a6f3256323be0efc\$lut for cells of type $lut.
Using template $paramod$f5aee10345316f5c355294e78de61563e24c9ce6\$lut for cells of type $lut.
Using template $paramod$b2ff9ae0ebb1ad646c72aaec106bb2f1405107d4\$lut for cells of type $lut.
Using template $paramod$6f4f6eca73877a1b6f7aeba7d0b0f94ec7330555\$lut for cells of type $lut.
Using template $paramod$e0bf651243d5b8155d00a927bfed9a1bca354ccf\$lut for cells of type $lut.
Using template $paramod$a9f5c68e824a6583d666bca43f7f765ce04fb112\$lut for cells of type $lut.
Using template $paramod$2be047c3c5cf32617733278ff7629bd7f28c6da9\$lut for cells of type $lut.
Using template $paramod$738daacac7a6d80a89b2d97109b90db9b2708a27\$lut for cells of type $lut.
Using template $paramod$90520d6d80f978a79d16361354ee1c6573df00de\$lut for cells of type $lut.
Using template $paramod$932b557fe830398aec866a1aa07eb1eb56a5839e\$lut for cells of type $lut.
Using template $paramod$734fa1fdc7d4f5ea1c8c3cb2cd117b95134b6613\$lut for cells of type $lut.
Using template $paramod$9806d5221bb2214869b5e9578eef6df07569ef69\$lut for cells of type $lut.
Using template $paramod$00d56ac4cc644cff7c712b5875e8726bc3a5d9f1\$lut for cells of type $lut.
Using template $paramod$0b661e7bd3bbae4bb0c417a23f772314db3977c2\$lut for cells of type $lut.
Using template $paramod$0ddc9a2fdaea69b5659283d88d831e2026e3c9c9\$lut for cells of type $lut.
Using template $paramod$c3ac3c035bbf7468d50b8cde5d7c2074ee1bd638\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$86b7c8488e8247528883457a33377daa4f2f79d0\$lut for cells of type $lut.
Using template $paramod$bb600e80482bfe1b706617423277a0fa77c4472b\$lut for cells of type $lut.
Using template $paramod$5161372e00af1962eff6027bd82fb42ca69df210\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$4eec6567efa4ceeb4e51e71f83503d1c9a9e1ff1\$lut for cells of type $lut.
Using template $paramod$07ecd584fd20473080f5e2b86a8549ccfe810feb\$lut for cells of type $lut.
Using template $paramod$6d3c2515d53a7df8edaabc7c845bc0c97fe2bd9e\$lut for cells of type $lut.
Using template $paramod$69f06ba6ef763a0239c71c9d239daeb9f16a762a\$lut for cells of type $lut.
Using template $paramod$98de9ef08fc35f91c1446acf8ddeeebbb4fe99dd\$lut for cells of type $lut.
Using template $paramod$a3b8f6dde99160b99f43730b3534227c86c32364\$lut for cells of type $lut.
Using template $paramod$0a2b3b5914dcd335002863722b012502007c4124\$lut for cells of type $lut.
Using template $paramod$69abe77427939bd0b53e1db24aa5cbf2f9436db4\$lut for cells of type $lut.
Using template $paramod$c5659ce220c21457c491948403829be9c698f783\$lut for cells of type $lut.
Using template $paramod$c634b631c65e2d7f7a96e1a23252f36a092855de\$lut for cells of type $lut.
Using template $paramod$79b021c2570664fe27209f93af9977fe71abcfb2\$lut for cells of type $lut.
Using template $paramod$f700d874ef3a1b5343db83b75db1d8881034d7a8\$lut for cells of type $lut.
Using template $paramod$f8ea66760a256e3b7582ee45913b3bca64e9f45d\$lut for cells of type $lut.
Using template $paramod$d0a770e4418cc1bd55c5894d620cd74c1d6344a1\$lut for cells of type $lut.
Using template $paramod$a8cb9dc6eccb911035b7155b3fa8bdcdb987b386\$lut for cells of type $lut.
Using template $paramod$bdb9257695609aba3f93d4bfd52c7b7ad476da8c\$lut for cells of type $lut.
Using template $paramod$1cfab8793392a34bf4d0d4d9be47926f376a4019\$lut for cells of type $lut.
Using template $paramod$6ac3487a8e0195e281cf3533b613187c2da6cd6a\$lut for cells of type $lut.
Using template $paramod$4efd1b47743553d2acd3bf9d6f9320a0d69e4d5a\$lut for cells of type $lut.
Using template $paramod$de8f577f1e8af1dadfbd6f5a185b3cc1c26b641c\$lut for cells of type $lut.
Using template $paramod$2699b73f503d6a92aa4300f68712c95167a5c8bc\$lut for cells of type $lut.
Using template $paramod$964a0196aa83ee76f3ea6c3b2086c7c57c9a7e02\$lut for cells of type $lut.
Using template $paramod$8b473a7537b198f2da37f39bdc653f31a4555f82\$lut for cells of type $lut.
Using template $paramod$d90ba664aac13f6307e1cbda53f79ac8cd8dc618\$lut for cells of type $lut.
Using template $paramod$f4410b3002d0db6eebb97a2ec2fa65ecd608fff2\$lut for cells of type $lut.
Using template $paramod$6a533338941d112ebd7c341e4c61120d009dad44\$lut for cells of type $lut.
Using template $paramod$800f2d62d2775cc8c919eb0cec47c36058dfba71\$lut for cells of type $lut.
Using template $paramod$54561102c8bc1dff34a98e3e39bb8e466d7953c0\$lut for cells of type $lut.
Using template $paramod$1f3d9e41b8852a046a8964629407ac2a74581a71\$lut for cells of type $lut.
Using template $paramod$c8a1e4c7769a6e576b863defd26e4af8bb2a751a\$lut for cells of type $lut.
Using template $paramod$efce057eb9d6292bfd7e0cfe55b3e669d88084a4\$lut for cells of type $lut.
Using template $paramod$d2299f2acc3a174d06d97962a2e2dde67aae8d35\$lut for cells of type $lut.
Using template $paramod$e04ac2447860268df5518827ae5c85d0a2a10b67\$lut for cells of type $lut.
Using template $paramod$62669c4276b79a9bb7ff05b2ef073b0dcdb843d7\$lut for cells of type $lut.
Using template $paramod$5dc49a2047666fa5ee8349d054f102373b470680\$lut for cells of type $lut.
Using template $paramod$77175ebd99bc1dc9bf5fdd171166279f072d710d\$lut for cells of type $lut.
Using template $paramod$b42c3540ff6aaecea6a19b917145e45baf075353\$lut for cells of type $lut.
Using template $paramod$b52904406eb9057eac8045f1d02f2ca15cdc1b1d\$lut for cells of type $lut.
Using template $paramod$261858732385894b0017574d7f8ac2361ec8522e\$lut for cells of type $lut.
Using template $paramod$fdb75b3453363ff0846507046aef9ea93c2ad27a\$lut for cells of type $lut.
Using template $paramod$eb5e4021b63993ed51f67df8fc7912b7cc506976\$lut for cells of type $lut.
Using template $paramod$b2f4fe1ab80cae1e7b291dff38400c2858e94896\$lut for cells of type $lut.
Using template $paramod$6d1116eb6114adaaaab84f3cb1176faf66c5b7fd\$lut for cells of type $lut.
Using template $paramod$2e97a42b3a68a5dd37966b009808dae74564bfbf\$lut for cells of type $lut.
Using template $paramod$788d6323824c572c4d41e424e102f4e4b1a57bfc\$lut for cells of type $lut.
Using template $paramod$7f5a46efdab77e47fb8fea4c711dff83ed26e7e0\$lut for cells of type $lut.
Using template $paramod$ae13de3e115d4ce8c6188472a799b1f351ef8c9b\$lut for cells of type $lut.
Using template $paramod$30df1681baba56ee4fa7824a8a0abd93cd3c3a23\$lut for cells of type $lut.
Using template $paramod$ecb27c5ef9e283903d9ab54e3f1888017dab4fb0\$lut for cells of type $lut.
Using template $paramod$7039c9cac0dc9eb02cc663868205b3d69b0304b7\$lut for cells of type $lut.
Using template $paramod$111eb2bd26da1769ac495efce6f6711f2a2e8f6c\$lut for cells of type $lut.
Using template $paramod$f0bdbfe48e696253ba54e362636288a85f2a8ad8\$lut for cells of type $lut.
Using template $paramod$2e9b94e84d4705f403450885eb2423f2e3de0778\$lut for cells of type $lut.
Using template $paramod$7b6dba9da7b24ba15cc91d483adc1cbb42ec924c\$lut for cells of type $lut.
Using template $paramod$f39e14a0a832fe36c636f9d67d6d23c89e4000e3\$lut for cells of type $lut.
Using template $paramod$dbd6445f3697489fa00b110c57d0fed6c83ad8d8\$lut for cells of type $lut.
Using template $paramod$5b75da83ac7a1974960c1232880751d4288a09c0\$lut for cells of type $lut.
Using template $paramod$cc7dce79a6c034945d914e06bca08a33e61e3cfc\$lut for cells of type $lut.
Using template $paramod$ab783cbe197867d334461645017a33ec14671af7\$lut for cells of type $lut.
Using template $paramod$459a4e164b94176a178fa999c6df2e32ae1b4014\$lut for cells of type $lut.
Using template $paramod$53f12c95ac336b34337beace0e085d789dff2029\$lut for cells of type $lut.
Using template $paramod$ad5ced947a8e9f138511f6b18f9c80eb9c1a6dd5\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$6ebebac6d349051b4f2d07fa01e5ff354a8815fb\$lut for cells of type $lut.
Using template $paramod$9082701d7f5d38867d8640cdbcff1f38b26a970e\$lut for cells of type $lut.
Using template $paramod$897109f48ed66d47e5429327086a3a27ea44d0aa\$lut for cells of type $lut.
Using template $paramod$2f0694f04a85a7f948834624e8a4fe27118590be\$lut for cells of type $lut.
Using template $paramod$990ec80bd7fa278b0f392cd14edebb0558c375f5\$lut for cells of type $lut.
Using template $paramod$cd0c9bbbf94abd2596aaae9976827f6c56fb4967\$lut for cells of type $lut.
Using template $paramod$51d5abb78d2b1d488b67f9d9153598afbe96ae90\$lut for cells of type $lut.
Using template $paramod$edbbf05323736f0219449db3f23ba4fbdcac224d\$lut for cells of type $lut.
Using template $paramod$13fe4fcb920598508eebb2b9b81be82cd9d0f3f0\$lut for cells of type $lut.
Using template $paramod$b2d3534cfd2a3f0dac98bae3322ae6886a632f1b\$lut for cells of type $lut.
Using template $paramod$bd8b130ccd436ee87bc41f5cb8e6938d45df95ee\$lut for cells of type $lut.
Using template $paramod$51d2d8f4bf4d3af88c035dea61ccbd03afcc8701\$lut for cells of type $lut.
Using template $paramod$7815f3fcab4e27c2d598461fb087697670bd9edc\$lut for cells of type $lut.
Using template $paramod$662aa0a39b9e25110115bde1c02f46570201d4f7\$lut for cells of type $lut.
Using template $paramod$62c675224c886fec2727fe847542ebdd43e34a30\$lut for cells of type $lut.
Using template $paramod$c5b31557573a3926cbc6e4b608c6075284875d0f\$lut for cells of type $lut.
Using template $paramod$4740342c6a2f569e98a172055ab37f3cfd656391\$lut for cells of type $lut.
Using template $paramod$4b723598099c44ad7e6eb96e47d54bc9f12d87a9\$lut for cells of type $lut.
Using template $paramod$f6127ac78f8cff31867f05c52be80d4d770a140e\$lut for cells of type $lut.
Using template $paramod$7fc9846d04eaabdb42706d4c80e77768e973d439\$lut for cells of type $lut.
Using template $paramod$d30194605765cec14a0333493c8af4bcb69f86dc\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$8e1937c6294312a360731010cb24dd3d53611814\$lut for cells of type $lut.
Using template $paramod$0e83dc9457e4736dc49e1b486a02efd1492e8d1b\$lut for cells of type $lut.
Using template $paramod$56b5e95d3daec4f2c2463814227d52a85756ed79\$lut for cells of type $lut.
Using template $paramod$b223df875540f0a898e3c11e8ba2793c3dbe79f4\$lut for cells of type $lut.
Using template $paramod$98221f3270a9f190c96f066e55506ed12be19099\$lut for cells of type $lut.
Using template $paramod$2a332b42118918a2b385aff6ca1259e370283a6e\$lut for cells of type $lut.
Using template $paramod$cc8a3369c94a5a1c4cdcf8526c6a7e6f50e8802a\$lut for cells of type $lut.
Using template $paramod$0e4573a50fd86cc0f3eba6d007dc8c7ed12b6094\$lut for cells of type $lut.
Using template $paramod$5df5a6117e49b6ad22a3a3bba7f2958e23e7e072\$lut for cells of type $lut.
Using template $paramod$559faae3ac40e50eb0a206b4d764bdab1db003ea\$lut for cells of type $lut.
Using template $paramod$dea9c3bcdaeaf50dee3555990be3f500ad1c0071\$lut for cells of type $lut.
Using template $paramod$d145a47d7c9722278115ab4d0a12d0e57348706a\$lut for cells of type $lut.
Using template $paramod$bdf256c1c418bf2e64ccee6e10505c679116a057\$lut for cells of type $lut.
Using template $paramod$9383df70b75b6f0ed6ef09c7d708be44b34c66f0\$lut for cells of type $lut.
Using template $paramod$c10a51112349f17d4efe727dfcde4ed8f32ae1af\$lut for cells of type $lut.
Using template $paramod$80c82c5abf8ed5f66fc0aa0ed19267a81add17f6\$lut for cells of type $lut.
Using template $paramod$8d2d81c48a78e09d8be8dac5eea76133c2e4a012\$lut for cells of type $lut.
Using template $paramod$758132a476c9e19447d0e7ce9f23de07dc123365\$lut for cells of type $lut.
Using template $paramod$1e18bb222b874015e5ffcc6f06d22a0714fbcf43\$lut for cells of type $lut.
Using template $paramod$ef97c5e6c23b2937646d193491703d5b5cd28ee5\$lut for cells of type $lut.
Using template $paramod$3599f17ff1da01453315c8d608fbe2d4deabc019\$lut for cells of type $lut.
Using template $paramod$93fad86b93630519b724b38379e05ca19e0bd207\$lut for cells of type $lut.
Using template $paramod$5524c8a29416f68c281fdf0e0452dbe05c4d17f8\$lut for cells of type $lut.
Using template $paramod$ec91891a66bfc6c9c3cd2955a58a6dada3005406\$lut for cells of type $lut.
Using template $paramod$bf07ee1e54bc96275f65a2907bf445e98ddc42d2\$lut for cells of type $lut.
Using template $paramod$8276a2a5eff5b7292d7b1e2a78cd189fec63c842\$lut for cells of type $lut.
Using template $paramod$bc531c616fdb8aed3c3afa03ca97b908bc633e57\$lut for cells of type $lut.
Using template $paramod$0db07f583be02150432df2f67620da0938ee2584\$lut for cells of type $lut.
Using template $paramod$9d67dfd3877ddeeea10b8c87c6bc5eb6e8affef5\$lut for cells of type $lut.
Using template $paramod$7d4f6328100f0233cc4c7d6a9bc353de2187bcdc\$lut for cells of type $lut.
Using template $paramod$74369a623bda69da6caff7fc50ab0b3eb4b721e0\$lut for cells of type $lut.
Using template $paramod$56c7f847f0a8f4248426b50cbdb2b3c9b406b07e\$lut for cells of type $lut.
Using template $paramod$654af72ab0dfedc81d311e259fc28e7690a09b3d\$lut for cells of type $lut.
Using template $paramod$344aa99e62b12b94852321f0b6f57f6187c77192\$lut for cells of type $lut.
Using template $paramod$eb515de565b5194f37c98f03d62176f4cbb9be4c\$lut for cells of type $lut.
Using template $paramod$2cdf23df0aa7e90c124e2c02f5a8de811fee4700\$lut for cells of type $lut.
Using template $paramod$02f28906c94a4e8938050076e1459fd9dea6e9e8\$lut for cells of type $lut.
Using template $paramod$f323f94c2c19d3edf2408be870b1471e70ce0aeb\$lut for cells of type $lut.
Using template $paramod$7bc42b22dfe0446fa8cf74cefec4c1fcf6562ae8\$lut for cells of type $lut.
Using template $paramod$a060ec2132577be363e7986e26bcfc4ff36766fb\$lut for cells of type $lut.
Using template $paramod$9efdf3654f6b84586766fa3113221c83ae445d42\$lut for cells of type $lut.
Using template $paramod$a22a298569f138d0cee88e5cdc3d59f0606e43bf\$lut for cells of type $lut.
Using template $paramod$2cb34ecc1a85d02cb37f4354b4a32c49afa7ef2b\$lut for cells of type $lut.
Using template $paramod$9fc5d6297c25c57479ad0c2b1e03f7e0b320f346\$lut for cells of type $lut.
Using template $paramod$df80ec66680f038a1e38626cdd9ae8b73243b4fb\$lut for cells of type $lut.
Using template $paramod$7af078e3c73089c23ab7be80ba74898bc5962ddd\$lut for cells of type $lut.
Using template $paramod$8feaa1d0cb731a1df285983de9263dfbc66ed1cf\$lut for cells of type $lut.
Using template $paramod$f1f08c4f6507fb352186c22faf594ec580458f74\$lut for cells of type $lut.
Using template $paramod$762c2cd2b2e1a22092424cb2672b14ca63506211\$lut for cells of type $lut.
Using template $paramod$7210268c451af1a6e1221c70cd3aa6a27b5384b4\$lut for cells of type $lut.
Using template $paramod$391c36937705f3eb6caa35fd3863d92a1364918f\$lut for cells of type $lut.
Using template $paramod$4a63de1b87ce72628ee66b0313d640c69b5b39db\$lut for cells of type $lut.
Using template $paramod$a9e0657103eec420fe4b78e616708b4f7441deca\$lut for cells of type $lut.
Using template $paramod$8f46b5b2e692b359be12234ba10cc5466c1c7493\$lut for cells of type $lut.
Using template $paramod$c4647088ef2fefd8d6a95356ba8b47a6d5bf3a3a\$lut for cells of type $lut.
Using template $paramod$adb0befe70b0036ba7cc28d49ce97f038933028c\$lut for cells of type $lut.
Using template $paramod$dc2f9b0f8ed859a46636725254f3cf695170b8c8\$lut for cells of type $lut.
Using template $paramod$33e936bca564054464a616454baace8778947111\$lut for cells of type $lut.
Using template $paramod$bc269241cfcc80e20e83bc3836dfd75a458b8875\$lut for cells of type $lut.
Using template $paramod$3b13ab9bee512155383647f58a7f3e69f6a83fd5\$lut for cells of type $lut.
Using template $paramod$4c63c7ac50818cac6ea622fa9cc903762d708303\$lut for cells of type $lut.
Using template $paramod$4ffc9c1b861b4422389f7152c45020a8aff79770\$lut for cells of type $lut.
Using template $paramod$074b2e0c0f21b567e2bd3e79a133fb62fd894a90\$lut for cells of type $lut.
Using template $paramod$ac2d095ee1b2ab074e43d8fd169540ef6f664696\$lut for cells of type $lut.
Using template $paramod$77a210d8531794872f419a4433e5f33e7c8a9da0\$lut for cells of type $lut.
Using template $paramod$77fc7b068694b40c9f0933e8c4f91a906cfe21d3\$lut for cells of type $lut.
Using template $paramod$5eeeae9022ed1e247a31cd4c0c17042b6c513842\$lut for cells of type $lut.
Using template $paramod$f8ef4fbeb1e8e5d5b460d5f5a72d557d3844a5be\$lut for cells of type $lut.
Using template $paramod$5f06b905c2b2937d6b5531589f304cbdbba24853\$lut for cells of type $lut.
Using template $paramod$865582e3b919a6205a7c0c732e5d8292e2b9ccab\$lut for cells of type $lut.
Using template $paramod$3b45a9a4b3cf30216bcaff3bdb9102ef208d26a1\$lut for cells of type $lut.
Using template $paramod$733d9b9892c0ca75468746e4d27f331c85864fa5\$lut for cells of type $lut.
Using template $paramod$c5b8b54e6dc86c26564e9c4914464ecd41f09b87\$lut for cells of type $lut.
Using template $paramod$d3d88fa073f5bd3be0768d3a2663d3fa54ab1793\$lut for cells of type $lut.
Using template $paramod$2274a105a4a0f2ee10298ac11fa23fbea35642e1\$lut for cells of type $lut.
Using template $paramod$f3c5817fac3b74e3e70be16ed7723aea45cec0bb\$lut for cells of type $lut.
Using template $paramod$a8b64879d9a146dab11c10af46b76546ff047b9b\$lut for cells of type $lut.
Using template $paramod$fba76c4041a654f5c7c39b4c41a3df1205722ebc\$lut for cells of type $lut.
Using template $paramod$96b5005c3f6bef779182a99a374ae3c4016c0519\$lut for cells of type $lut.
Using template $paramod$39697522405899601e10295ce6d926941a1b2cf4\$lut for cells of type $lut.
Using template $paramod$909f4e2dc0fa9fa56c99e35c215b1f2b62a5ae8f\$lut for cells of type $lut.
Using template $paramod$dadff75c617cf87bb5b8cfe47ca6c69fb6925370\$lut for cells of type $lut.
Using template $paramod$1789501bde3654ece696f475faa8a19829dab020\$lut for cells of type $lut.
Using template $paramod$bcd86b1f5ba0a081a96321c01d8a4624e8e608df\$lut for cells of type $lut.
Using template $paramod$0a1221cc9d315c1b3f9c00248454a78f796ad2fd\$lut for cells of type $lut.
Using template $paramod$7a5c0e63c13d053a484e9dead3e4cd251498ce7d\$lut for cells of type $lut.
Using template $paramod$7f3617f4b24dd2e899782b88617aab9578e70e0f\$lut for cells of type $lut.
Using template $paramod$c74a1bcb30eae4bb362d0b0bfd054117457b8bfd\$lut for cells of type $lut.
Using template $paramod$26c6eee984c99ab7c3bb4a85cab5854f70684cc5\$lut for cells of type $lut.
Using template $paramod$e0fe451d97ba3692bbf86231160e2d9583a25cce\$lut for cells of type $lut.
Using template $paramod$f8878794a916426b09dea565aa72f6e0ea4a7b05\$lut for cells of type $lut.
Using template $paramod$aa7a67225d7aea9af2acd4ee410e8fe4caf26e35\$lut for cells of type $lut.
Using template $paramod$6a1e4429bf141fdf2f1e38ddfc44e9a8565ad1d3\$lut for cells of type $lut.
Using template $paramod$115ece11f22283f153873127fbb557d75405e229\$lut for cells of type $lut.
Using template $paramod$8f152908f2e4f48ddcaa9971f4554d408f6c6a45\$lut for cells of type $lut.
Using template $paramod$dc61a94b2b9b2a956d73739624458f8f21524dba\$lut for cells of type $lut.
Using template $paramod$80da6fc63a08464d6a0d157a6816c57bc336f6df\$lut for cells of type $lut.
Using template $paramod$6208e0b262fbb3b16c8126915266a463c998f479\$lut for cells of type $lut.
Using template $paramod$40a676d4db82c2db7dbf11934841d45739371d70\$lut for cells of type $lut.
Using template $paramod$34633a252da5f1a8e8bcb65d1b4ad2c9b8ea80da\$lut for cells of type $lut.
Using template $paramod$0e07592e54b579e41e2ecbe5792f909655611a21\$lut for cells of type $lut.
Using template $paramod$0370c5c826897590b8b15a3738e4f872ea29f3c2\$lut for cells of type $lut.
Using template $paramod$1ec448a9864c2f1d917e72874256a82da6c05446\$lut for cells of type $lut.
Using template $paramod$1a27e1b8ffe26068eaa0de6af24a35f23e8ff18f\$lut for cells of type $lut.
Using template $paramod$4774fd3bc03b90bbb334b17c412d4bcc2beeec97\$lut for cells of type $lut.
Using template $paramod$db63ad654dd3148c950a6a51f121779ea5ad75ef\$lut for cells of type $lut.
Using template $paramod$28e7e732dfd4a70a2bc25fd98ad846b2de68c521\$lut for cells of type $lut.
Using template $paramod$fd3b48b40b2fd1c136e24a534fb14cc7c5e145ed\$lut for cells of type $lut.
Using template $paramod$e81d3048f619e4ba2927482798a852e1c9bd5c2e\$lut for cells of type $lut.
Using template $paramod$aa87e476f1dd88ef4aaa2d929073c0dc243b03fd\$lut for cells of type $lut.
Using template $paramod$d363d49c4eeeafa637fe94cbe3a1dbcae209ceb9\$lut for cells of type $lut.
Using template $paramod$522106c49dd2d2094cf9e2b2b3fa39fc741308b2\$lut for cells of type $lut.
Using template $paramod$575dd3918da2398fc4f3c8783f7509f23865b03e\$lut for cells of type $lut.
Using template $paramod$50bbcee185905b6b3854491a6647fb932db56b0d\$lut for cells of type $lut.
Using template $paramod$a475917a8080deafe32473d660a6cb893eb8c9aa\$lut for cells of type $lut.
Using template $paramod$1634f37c5a4a52da80f6e7fd1c693aac05386637\$lut for cells of type $lut.
Using template $paramod$e7866bd8a4b3b0c096fd678107bfd6d5ae7828d1\$lut for cells of type $lut.
Using template $paramod$61f245c12ab7052e4a5c764ecd9e4e164bd01452\$lut for cells of type $lut.
Using template $paramod$d9298257502af8e65b917148011a6ede6b81d540\$lut for cells of type $lut.
Using template $paramod$c593021b5e1a9f81019d7393b8ba92880064558d\$lut for cells of type $lut.
Using template $paramod$7cf44ae4860cee91200da31ba7688f806e21e65a\$lut for cells of type $lut.
Using template $paramod$da3b7fefb41b1a31221323bacb7d8c67fa38ced9\$lut for cells of type $lut.
Using template $paramod$9c12681b7d0bc482696d8453f2e8966a563ebe77\$lut for cells of type $lut.
Using template $paramod$13870d604e986cd058f4ea28b7c72a28f5566883\$lut for cells of type $lut.
Using template $paramod$086a15f6cf961341e75aa6eac19da4f58cd6ed5a\$lut for cells of type $lut.
Using template $paramod$8bd704e201ef1d6e591fde8bbd43602d636e8fd7\$lut for cells of type $lut.
Using template $paramod$a27aca669dc3b55d0aaa63be96e9797567adebbb\$lut for cells of type $lut.
Using template $paramod$f07a3f08b9d79598b6c17ecfd41cf5c672181d52\$lut for cells of type $lut.
Using template $paramod$9e154fae4ff8d9a9407f8ecb59abafc8f8017fc5\$lut for cells of type $lut.
Using template $paramod$9be7def87c2d4d62c69b8d987d6b27842dbb9d6f\$lut for cells of type $lut.
Using template $paramod$fc98382bcb1860bfff8f92e9ad93d410b2f9b6d4\$lut for cells of type $lut.
Using template $paramod$a09c22a6636956880e95192e3ece48b179df3b12\$lut for cells of type $lut.
Using template $paramod$d9c681e8a362984a78e5cdf312e2f4f877d8fd28\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$83ebd016d2579c4b63d6d6bf8bd445378fa3c620\$lut for cells of type $lut.
Using template $paramod$1e7d3400dfd1dbdb59368497218e392d98da71f5\$lut for cells of type $lut.
Using template $paramod$57b30c0318d69466ffa9607d539c64a853f08af3\$lut for cells of type $lut.
Using template $paramod$4224257fc458d57878c8003d2e11e0f491d873ca\$lut for cells of type $lut.
Using template $paramod$a618568e98a9cb3df992124e8cb37ea79dd31f14\$lut for cells of type $lut.
Using template $paramod$d02937e96a75107363d8b5dcd003fa74efdb5350\$lut for cells of type $lut.
Using template $paramod$6432b29dadced930b05941435533f6b0d3ec6c80\$lut for cells of type $lut.
Using template $paramod$f756c6ded821b4a3cf0369498cc51c03818f5cb3\$lut for cells of type $lut.
Using template $paramod$5e39f2df13ead5f40a240574f5759650aa9d164e\$lut for cells of type $lut.
Using template $paramod$73baa2833534e74cb98ca96b995d2dfaa6d416ad\$lut for cells of type $lut.
Using template $paramod$96ff56ce5a5ee85ee0c4678d1c423b47046ec6af\$lut for cells of type $lut.
Using template $paramod$53956518a095d20d628ec14bd104b2f69a35c1df\$lut for cells of type $lut.
Using template $paramod$63ee312084de28cf6d80157600fb7679de0b774c\$lut for cells of type $lut.
Using template $paramod$a53821d631209a8445627ce5a0006f50fcbeeeda\$lut for cells of type $lut.
Using template $paramod$f6aa725215a1450c05e9668c72bfbe2e6267dfc7\$lut for cells of type $lut.
Using template $paramod$be0bb61cbcdb0bfcbd3557db6a399d990de4376f\$lut for cells of type $lut.
Using template $paramod$afda0f7c90893cd746eab4f44310636f5cb65958\$lut for cells of type $lut.
Using template $paramod$5bf2b9f9e28f9edd3771a8bc21f4a8d676681cdd\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$babd5ea92821eed0bdddfc168b62cdabe74dbc80\$lut for cells of type $lut.
Using template $paramod$0e6e2c2f27aa692c572a0f95fa737ada9b8194fb\$lut for cells of type $lut.
Using template $paramod$843f494e2a9308d7cb1a725c8865c6de0fc2cd36\$lut for cells of type $lut.
Using template $paramod$3ae70c96a303dcfa2adae6cd3477fe1febd9310d\$lut for cells of type $lut.
Using template $paramod$05ebf658742d14dfede2ef28f3010a9f1bc37c2d\$lut for cells of type $lut.
Using template $paramod$d367e05a0861acf121235994a4fff23da56c8723\$lut for cells of type $lut.
Using template $paramod$2cc2c8ab2fe1e28e9df544d2502f2335b510c8b3\$lut for cells of type $lut.
Using template $paramod$0117c7a6e583e9ec130af6ebd8fb9b5dc397820d\$lut for cells of type $lut.
Using template $paramod$656f634cafc36ccf8e6d3902f8d52f62cf2182e2\$lut for cells of type $lut.
Using template $paramod$77ad5b5a13077339c889d22d77e93cfd4da9d15f\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$ea60670e529359258f932d74b3592f484a7a708d\$lut for cells of type $lut.
Using template $paramod$059a18b83f440098c69d0c68999bb03d1f1b1ff8\$lut for cells of type $lut.
Using template $paramod$78346b7df2689e6a73f5c35d7ea349f80632a31f\$lut for cells of type $lut.
Using template $paramod$aa9840d47646229deeecf1c2d874b1c3c19d3506\$lut for cells of type $lut.
Using template $paramod$6c1b06e730dc31099cdddfc9b6d3d8b9626e5150\$lut for cells of type $lut.
Using template $paramod$35c57873920eba13532dc5e01a428ff1c2ae8a65\$lut for cells of type $lut.
Using template $paramod$7c73c49952efc698652e4cd4fc6f9ed8aa6eeb60\$lut for cells of type $lut.
Using template $paramod$9990385a5b65fb7bbe9ee6d458c1e4d044897dca\$lut for cells of type $lut.
Using template $paramod$c208adfa50d3f6c50cc1f9547b0e7b282353a895\$lut for cells of type $lut.
Using template $paramod$5fda6fc45d03714ba3ad6fe5f9f0e33ced95c245\$lut for cells of type $lut.
Using template $paramod$7c900154ac38a314ba8a3cbd7382c6421f6c2b67\$lut for cells of type $lut.
Using template $paramod$eda15d2d6b89804d088017cbe308749686fcc082\$lut for cells of type $lut.
Using template $paramod$66a313451d4ea5a589dd3957862541dcdb5d7098\$lut for cells of type $lut.
Using template $paramod$30898eb0bc86cab2371acd5c5984a4d2c4690cf9\$lut for cells of type $lut.
Using template $paramod$7fada8943c2195f85f2014a04604c99b0ae31f58\$lut for cells of type $lut.
Using template $paramod$0d0c8d4c869809795932c7acab2a7b01fb157f16\$lut for cells of type $lut.
Using template $paramod$9769c57a6f3ccae486a4a38a6eb5bb695a26b599\$lut for cells of type $lut.
Using template $paramod$16c7e5b275a4bed09dfa984043cb39ff22a6755e\$lut for cells of type $lut.
Using template $paramod$266d4a4ca0f89678789a08f99630e5989249f36b\$lut for cells of type $lut.
Using template $paramod$1ee5f258df10caab55441ff3170844321f396a32\$lut for cells of type $lut.
Using template $paramod$2661aa2601af93e362041e04a59405a491f36855\$lut for cells of type $lut.
Using template $paramod$278278da8d76ea5cbd78cd718b45f52986d1194a\$lut for cells of type $lut.
Using template $paramod$44bd8455f2e571b484727952f1e2e3ab63bc0db0\$lut for cells of type $lut.
Using template $paramod$a88d0ee728d0a041f6d9367305189a87f64db02a\$lut for cells of type $lut.
Using template $paramod$71d6d3d7653dd35f0f0d8d3740edf95dfe9e8e8e\$lut for cells of type $lut.
Using template $paramod$bd9c5ccb4e8b571f1f7871ba52786ae0a4537314\$lut for cells of type $lut.
Using template $paramod$1698bb7350a5ea3a06024e84bfe74a9a89c07fad\$lut for cells of type $lut.
Using template $paramod$69299aaf7508800050a9d7286b29f69157eab677\$lut for cells of type $lut.
Using template $paramod$9947b3b98068bb7929873c1ef7954d977cfa6e46\$lut for cells of type $lut.
Using template $paramod$7704dee12a59976cef91303a7e63afe78af54484\$lut for cells of type $lut.
Using template $paramod$0e981cd76bf168a94bc83d53f3205c6c389b3370\$lut for cells of type $lut.
Using template $paramod$223901ac4eb8167b3403004252d8f704a922cb21\$lut for cells of type $lut.
Using template $paramod$18d6eff76ab81a4ff97e1c4109446f58827cd1ea\$lut for cells of type $lut.
Using template $paramod$86b98313d0f54d18c1c90efa1f02abe2bc24f994\$lut for cells of type $lut.
Using template $paramod$c23824cf20844a03b940f636e37c11eb9177402d\$lut for cells of type $lut.
Using template $paramod$5ed1c354d6b30f4c97780c151c05b1db17e08b1b\$lut for cells of type $lut.
Using template $paramod$2547c97f8526eb5fec58cae09d573e53f4e77b8c\$lut for cells of type $lut.
Using template $paramod$e6b14e97085c08d968580ed1e5919fce6e41f8b3\$lut for cells of type $lut.
Using template $paramod$6c07a0be3b7e660009c9244d0ada1abd9bf45357\$lut for cells of type $lut.
Using template $paramod$0ed4736b1191795b6e8974125fad0ebba3bd2971\$lut for cells of type $lut.
Using template $paramod$4de081e3ebb3684949d1874248b8da5b89c5d7a9\$lut for cells of type $lut.
Using template $paramod$3a1bfc8ec5916c91906336f36ce57d3caa5b4f32\$lut for cells of type $lut.
Using template $paramod$959320dade0d39f26c8db57436d36df94f4e0851\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~10846 debug messages>

5.25. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in cpu_wrapper.
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1702.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1702.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$3070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$2079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$2079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$2079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1702.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3089.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$auto$opt_dff.cc:219:make_patterns_logic$2151.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$3070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$3008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1391.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$3295.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$2765.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1164.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$1920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$flatten\u_cpu.$logic_and$../../../../source/cpu.v:423$63_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1765.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$2053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2219.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$3403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2395.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$2605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$2836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$3070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3125.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$3174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$3178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$3191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$3202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$auto$alumacc.cc:485:replace_alu$2249.Y[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$3303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$3407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$1048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$897.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$24831$lut$flatten\u_cpu.$0\D[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$24831$lut$aiger24830$953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$flatten\u_cpu.$0\D[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$3321.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$auto$opt_dff.cc:219:make_patterns_logic$2126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$2193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$1112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$24831$lut$aiger24830$805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$2108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$24831$lut$aiger24830$2936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$24831$lut$aiger24830$1457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$24925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)

5.26. Executing SETUNDEF pass (replace undef values with defined constants).

5.27. Executing HILOMAP pass (mapping to constant drivers).

5.28. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 1 unused cells and 10523 unused wires.

5.29. Executing AUTONAME pass.
Renamed 41877 objects in module cpu_wrapper (111 iterations).
<suppressed ~4309 debug messages>

5.30. Executing HIERARCHY pass (managing design hierarchy).

5.30.1. Analyzing design hierarchy..
Top module:  \cpu_wrapper

5.30.2. Analyzing design hierarchy..
Top module:  \cpu_wrapper
Removed 0 unused modules.

5.31. Printing statistics.

=== cpu_wrapper ===

   Number of wires:               2328
   Number of wire bits:           2328
   Number of public wires:        2328
   Number of public wire bits:    2328
   Number of ports:                 23
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2209
     $scopeinfo                      2
     DFFC                           15
     DFFCE                         118
     DFFE                           65
     DFFP                            1
     DFFPE                           1
     GND                             1
     IBUF                           15
     LUT1                          356
     LUT2                          174
     LUT3                          264
     LUT4                          536
     MUX2_LUT5                     419
     MUX2_LUT6                     147
     MUX2_LUT7                      67
     MUX2_LUT8                      20
     OBUF                            8

5.32. Executing CHECK pass (checking for obvious problems).
Checking module cpu_wrapper...
Found and reported 0 problems.

5.33. Executing Verilog backend.

5.33.1. Executing BMUXMAP pass.

5.33.2. Executing DEMUXMAP pass.
Dumping module `\cpu_wrapper'.

6. Printing statistics.

=== cpu_wrapper ===

   Number of wires:               2328
   Number of wire bits:           2328
   Number of public wires:        2328
   Number of public wire bits:    2328
   Number of ports:                 23
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2209
     $scopeinfo                      2
     DFFC                           15
     DFFCE                         118
     DFFE                           65
     DFFP                            1
     DFFPE                           1
     GND                             1
     IBUF                           15
     LUT1                          356
     LUT2                          174
     LUT3                          264
     LUT4                          536
     MUX2_LUT5                     419
     MUX2_LUT6                     147
     MUX2_LUT7                      67
     MUX2_LUT8                      20
     OBUF                            8

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: ad9f77be8f, CPU: user 2.33s system 0.06s, MEM: 135.62 MB peak
Yosys 0.41+111 (git sha1 4b67f3757, clang++ 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 8x techmap (0 sec), 20% 1x abc9_exe (0 sec), ...
