

================================================================
== Vivado HLS Report for 'hls_cropping_vert_strm'
================================================================
* Date:           Fri Jul 17 14:23:31 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        hls_cropping_vert
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  17.00|     21.69|        2.13|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   3671|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    163|
|Register         |        -|      -|     383|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     383|   3834|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +------------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |                Module                | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |linebuffer1_V_U   |hls_cropping_vert_strm_linebuffer1_V  |        1|  0|   0|    64|   16|     1|         1024|
    |linebuffer1b_V_U  |hls_cropping_vert_strm_linebuffer1_V  |        1|  0|   0|    64|   16|     1|         1024|
    |linebuffer2b_V_U  |hls_cropping_vert_strm_linebuffer1_V  |        1|  0|   0|    64|   16|     1|         1024|
    |linebuffer2_V_U   |hls_cropping_vert_strm_linebuffer2_V  |        1|  0|   0|    64|   16|     1|         1024|
    +------------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                                      |        4|  0|   0|   256|   64|     4|         4096|
    +------------------+--------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_10_fu_592_p2                  |     +    |      0|  0|  32|          32|           1|
    |tmp_14_fu_625_p2                  |     +    |      0|  0|  32|          32|           1|
    |tmp_18_fu_658_p2                  |     +    |      0|  0|  32|          32|           1|
    |tmp_1_fu_492_p2                   |     +    |      0|  0|  32|          32|           1|
    |tmp_21_fu_685_p2                  |     +    |      0|  0|  32|          32|           1|
    |tmp_22_fu_897_p2                  |     +    |      0|  0|  32|          32|           1|
    |tmp_24_fu_909_p2                  |     +    |      0|  0|  32|          32|           1|
    |tmp_25_fu_1830_p2                 |     +    |      0|  0|  32|          32|           1|
    |tmp_3_fu_522_p2                   |     +    |      0|  0|  32|          32|           1|
    |tmp_5_fu_508_p2                   |     +    |      0|  0|  32|          32|           1|
    |tmp_6_fu_553_p2                   |     +    |      0|  0|  32|          32|           1|
    |col_counter2_new_3_fu_1243_p3     |  Select  |      0|  0|  32|           1|          32|
    |col_counter_loc_fu_466_p3         |  Select  |      0|  0|  32|           1|          32|
    |col_counter_new_3_fu_1217_p3      |  Select  |      0|  0|  32|           1|           1|
    |counter2_loc_fu_691_p3            |  Select  |      0|  0|  32|           1|          32|
    |counter3_loc_1_fu_937_p3          |  Select  |      0|  0|  32|           1|          32|
    |counter_loc_fu_457_p3             |  Select  |      0|  0|  32|           1|          32|
    |counter_pad_loc_fu_923_p3         |  Select  |      0|  0|  32|           1|          32|
    |counter_rd1_loc_fu_809_p3         |  Select  |      0|  0|  32|           1|          32|
    |counter_rd1_new_1_fu_1351_p3      |  Select  |      0|  0|  32|           1|          32|
    |counter_rd1b_loc_fu_841_p3        |  Select  |      0|  0|  32|           1|          32|
    |counter_rd1b_new_2_fu_1373_p3     |  Select  |      0|  0|  32|           1|          32|
    |counter_rd2_loc_fu_865_p3         |  Select  |      0|  0|  32|           1|          32|
    |counter_rd2_new_3_fu_1387_p3      |  Select  |      0|  0|  32|           1|           1|
    |counter_rd2b_loc_fu_881_p3        |  Select  |      0|  0|  32|           1|          32|
    |counter_rd2b_new_4_fu_1459_p3     |  Select  |      0|  0|  32|           1|          32|
    |counter_vsync_loc_fu_1836_p3      |  Select  |      0|  0|  32|           1|          32|
    |dst_V                             |  Select  |      0|  0|  16|           1|           1|
    |newSel1_fu_1665_p3                |  Select  |      0|  0|   3|           1|           3|
    |newSel2_fu_1673_p3                |  Select  |      0|  0|   2|           1|           2|
    |newSel_cast_fu_1657_p3            |  Select  |      0|  0|   2|           1|           2|
    |p_0131_0_i_fu_1751_p3             |  Select  |      0|  0|  16|           1|          16|
    |p_0131_1_i_fu_1758_p3             |  Select  |      0|  0|  16|           1|          16|
    |p_0131_2_i_fu_1765_p3             |  Select  |      0|  0|  16|           1|          16|
    |p_0131_3_i_fu_1772_p3             |  Select  |      0|  0|  16|           1|          16|
    |p_0131_8_i_fu_1807_p3             |  Select  |      0|  0|  16|           1|          16|
    |p_col_counter2_loc_1_fu_1203_p3   |  Select  |      0|  0|  32|           1|           1|
    |p_col_counter_load_fu_428_p3      |  Select  |      0|  0|  32|           1|           1|
    |p_counter2_loc_fu_1571_p3         |  Select  |      0|  0|  32|           1|           1|
    |p_counter3_loc_1_fu_1713_p3       |  Select  |      0|  0|  32|           1|           1|
    |p_counter_load_fu_420_p3          |  Select  |      0|  0|  32|           1|           1|
    |p_counter_new_1_fu_1527_p3        |  Select  |      0|  0|  32|           1|           1|
    |p_counter_pad_new_1_fu_1699_p3    |  Select  |      0|  0|  32|           1|           1|
    |p_counter_rd2b_loc_fu_1287_p3     |  Select  |      0|  0|  32|           1|           1|
    |p_counter_vsync_loc_fu_1909_p3    |  Select  |      0|  0|  32|           1|           1|
    |sel_tmp10_fu_785_p3               |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp11_fu_793_p3               |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp12_fu_801_p3               |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp13_fu_817_p3               |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp14_fu_825_p3               |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp15_fu_833_p3               |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp16_fu_849_p3               |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp17_fu_857_p3               |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp18_fu_873_p3               |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp19_fu_1779_p3              |  Select  |      0|  0|  16|           1|          16|
    |sel_tmp20_fu_1786_p3              |  Select  |      0|  0|  16|           1|          16|
    |sel_tmp21_fu_1793_p3              |  Select  |      0|  0|  16|           1|          16|
    |sel_tmp22_fu_1800_p3              |  Select  |      0|  0|  16|           1|          16|
    |sel_tmp27_fu_1335_p3              |  Select  |      0|  0|  32|           1|           1|
    |sel_tmp28_fu_1343_p3              |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp29_fu_1365_p3              |  Select  |      0|  0|  32|           1|           1|
    |sel_tmp31_fu_1443_p3              |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp32_fu_1451_p3              |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp8_fu_771_p3                |  Select  |      0|  0|  32|           1|          32|
    |tmp_24_counter3_load_fu_915_p3    |  Select  |      0|  0|  32|           1|          32|
    |begin2buffer_flag_fu_442_p2       |    and   |      0|  0|   1|           1|           1|
    |cond_hsync1_fu_1107_p2            |    and   |      0|  0|   1|           1|           1|
    |cond_hsync2_fu_1125_p2            |    and   |      0|  0|   1|           1|           1|
    |cond_hsync3_fu_1143_p2            |    and   |      0|  0|   1|           1|           1|
    |cond_hsync4_fu_1161_p2            |    and   |      0|  0|   1|           1|           1|
    |cond_hsync5_fu_1179_p2            |    and   |      0|  0|   1|           1|           1|
    |cond_vld1_fu_1011_p2              |    and   |      0|  0|   1|           1|           1|
    |cond_vld2_fu_1029_p2              |    and   |      0|  0|   1|           1|           1|
    |cond_vld3_fu_1047_p2              |    and   |      0|  0|   1|           1|           1|
    |cond_vld4_fu_1065_p2              |    and   |      0|  0|   1|           1|           1|
    |cond_vld5_fu_1083_p2              |    and   |      0|  0|   1|           1|           1|
    |counter3_flag_1_fu_931_p2         |    and   |      0|  0|   1|           1|           1|
    |counter_rd1_flag_fu_765_p2        |    and   |      0|  0|   1|           1|           1|
    |p_buff_in_new_1_fu_1621_p2        |    and   |      0|  0|   1|           1|           1|
    |p_col_counter2_flag_1_fu_1231_p2  |    and   |      0|  0|   1|           1|           1|
    |sel_tmp24_fu_1301_p2              |    and   |      0|  0|   1|           1|           1|
    |sel_tmp26_fu_1319_p2              |    and   |      0|  0|   1|           1|           1|
    |sel_tmp2_fu_711_p2                |    and   |      0|  0|   1|           1|           1|
    |sel_tmp30_fu_1431_p2              |    and   |      0|  0|   1|           1|           1|
    |sel_tmp4_fu_723_p2                |    and   |      0|  0|   1|           1|           1|
    |sel_tmp5_fu_729_p2                |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_747_p2                |    and   |      0|  0|   1|           1|           1|
    |sel_tmp9_fu_779_p2                |    and   |      0|  0|   1|           1|           1|
    |sel_tmp_fu_699_p2                 |    and   |      0|  0|   1|           1|           1|
    |tmp12_fu_1419_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp13_fu_1425_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_741_p2                    |    and   |      0|  0|   1|           1|           1|
    |tmp_fu_476_p2                     |    and   |      0|  0|   1|           1|           1|
    |cond_eol1_fu_951_p2               |   icmp   |      0|  0|  40|          32|           7|
    |cond_eol2_fu_957_p2               |   icmp   |      0|  0|  40|          32|           7|
    |cond_eol3_fu_963_p2               |   icmp   |      0|  0|  40|          32|           7|
    |cond_eol4_fu_969_p2               |   icmp   |      0|  0|  40|          32|           7|
    |cond_eol5_fu_975_p2               |   icmp   |      0|  0|  40|          32|           7|
    |icmp1_fu_674_p2                   |   icmp   |      0|  0|  33|          26|           1|
    |icmp4_fu_608_p2                   |   icmp   |      0|  0|  33|          26|           1|
    |icmp7_fu_641_p2                   |   icmp   |      0|  0|  33|          26|           1|
    |icmp_fu_575_p2                    |   icmp   |      0|  0|  33|          26|           1|
    |tmp_12_fu_614_p2                  |   icmp   |      0|  0|   3|           2|           3|
    |tmp_16_fu_647_p2                  |   icmp   |      0|  0|   2|           2|           2|
    |tmp_23_fu_903_p2                  |   icmp   |      0|  0|  40|          32|           7|
    |tmp_26_fu_945_p2                  |   icmp   |      0|  0|  40|          32|           1|
    |tmp_27_fu_999_p2                  |   icmp   |      0|  0|  40|          32|           1|
    |tmp_28_fu_1005_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_29_fu_1017_p2                 |   icmp   |      0|  0|  40|          32|           1|
    |tmp_30_fu_1023_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_31_fu_1035_p2                 |   icmp   |      0|  0|  40|          32|           1|
    |tmp_32_fu_1041_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_33_fu_1053_p2                 |   icmp   |      0|  0|  40|          32|           1|
    |tmp_34_fu_1059_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_35_fu_1071_p2                 |   icmp   |      0|  0|  40|          32|           1|
    |tmp_36_fu_1077_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_37_fu_1095_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_38_fu_1101_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_39_fu_1113_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_40_fu_1119_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_41_fu_1131_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_42_fu_1137_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_43_fu_1149_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_44_fu_1155_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_45_fu_1167_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_46_fu_1173_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_47_fu_1191_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_48_fu_1197_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_49_fu_1251_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_50_fu_1269_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_51_fu_1275_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_52_fu_1281_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_53_fu_1467_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_54_fu_1497_p2                 |   icmp   |      0|  0|  40|          32|           7|
    |tmp_55_fu_1503_p2                 |   icmp   |      0|  0|  40|          32|          15|
    |tmp_56_fu_1535_p2                 |   icmp   |      0|  0|  40|          32|          16|
    |tmp_57_fu_1579_p2                 |   icmp   |      0|  0|  40|          32|          13|
    |tmp_58_fu_1886_p2                 |   icmp   |      0|  0|  40|          32|           4|
    |tmp_7_fu_559_p2                   |   icmp   |      0|  0|   2|           2|           1|
    |tmp_9_fu_581_p2                   |   icmp   |      0|  0|   2|           2|           1|
    |vsync_V                           |   icmp   |      0|  0|  40|          32|           3|
    |begin2buffer_loc_fu_451_p2        |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_414_p2                 |    or    |      0|  0|   1|           1|           1|
    |col_counter2_flag_3_fu_1237_p2    |    or    |      0|  0|   1|           1|           1|
    |col_counter_flag_3_fu_1211_p2     |    or    |      0|  0|   1|           1|           1|
    |counter_rd1_flag_1_fu_1329_p2     |    or    |      0|  0|   1|           1|           1|
    |counter_rd1b_flag_2_fu_1359_p2    |    or    |      0|  0|   1|           1|           1|
    |counter_rd2_flag_3_fu_1381_p2     |    or    |      0|  0|   1|           1|           1|
    |counter_rd2b_flag_4_fu_1437_p2    |    or    |      0|  0|   1|           1|           1|
    |dst_valid_dst_V                   |    or    |      0|  0|   1|           1|           1|
    |eol_dst_V                         |    or    |      0|  0|   1|           1|           1|
    |hsync_V                           |    or    |      0|  0|   1|           1|           1|
    |not_sel_tmp1_fu_1413_p2           |    or    |      0|  0|   1|           1|           1|
    |not_sel_tmp_fu_1401_p2            |    or    |      0|  0|   1|           1|           1|
    |p_begin2buffer_flag_fu_1509_p2    |    or    |      0|  0|   1|           1|           1|
    |p_begin2pad_flag_fu_1597_p2       |    or    |      0|  0|   1|           1|           1|
    |p_beginvsync_flag_fu_1892_p2      |    or    |      0|  0|   1|           1|           1|
    |p_buff2read_flag_3_fu_1645_p2     |    or    |      0|  0|   1|           1|           1|
    |p_buff_in_flag_1_fu_1615_p2       |    or    |      0|  0|   1|           1|           1|
    |p_counter2_flag_fu_1565_p2        |    or    |      0|  0|   1|           1|           1|
    |p_counter3_flag_1_fu_1707_p2      |    or    |      0|  0|   1|           1|           1|
    |p_counter_flag_1_fu_1521_p2       |    or    |      0|  0|   1|           1|           1|
    |p_counter_pad_flag_1_fu_1687_p2   |    or    |      0|  0|   1|           1|           1|
    |p_counter_vsync_flag_fu_1903_p2   |    or    |      0|  0|   1|           1|           1|
    |p_s_fu_1553_p2                    |    or    |      0|  0|   1|           1|           1|
    |sel_tmp259_demorgan_fu_1307_p2    |    or    |      0|  0|   1|           1|           1|
    |tmp10_fu_1185_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp11_fu_1868_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp14_fu_1609_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp15_fu_1627_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp16_fu_1633_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp17_fu_1639_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp18_fu_1681_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp345_demorgan_fu_753_p2         |    or    |      0|  0|   1|           1|           1|
    |tmp3_fu_981_p2                    |    or    |      0|  0|   1|           1|           1|
    |tmp4_fu_987_p2                    |    or    |      0|  0|   1|           1|           1|
    |tmp5_fu_993_p2                    |    or    |      0|  0|   1|           1|           1|
    |tmp6_fu_1849_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp7_fu_1089_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp8_fu_1853_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp9_fu_1864_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp_59_fu_1693_p2                 |    or    |      0|  0|   1|           1|           1|
    |not_brmerge_fu_436_p2             |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_1_fu_1559_p2              |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_2_fu_1603_p2              |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_3_fu_1225_p2              |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_4_fu_1897_p2              |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_5_fu_1651_p2              |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_s_fu_1515_p2              |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_705_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp23_fu_1295_p2              |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp25_fu_1313_p2              |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp3_fu_717_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_735_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp2_fu_759_p2                    |    xor   |      0|  0|   2|           1|           2|
    |tmp_50_not_fu_1395_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_51_not_fu_1407_p2             |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|3671|        1882|        1442|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |col_counter2_flag_1_phi_fu_371_p6  |   1|          3|    1|          3|
    |col_counter2_loc_1_phi_fu_385_p6   |  32|          3|   32|         96|
    |col_counter_flag_2_phi_fu_335_p6   |   1|          3|    1|          3|
    |col_counter_loc_2_phi_fu_360_p6    |  32|          3|   32|         96|
    |col_counter_new_2_phi_fu_347_p6    |  32|          3|   32|         96|
    |counter_flag_1_phi_fu_299_p6       |   1|          3|    1|          3|
    |counter_loc_1_phi_fu_324_p6        |  32|          3|   32|         96|
    |counter_new_1_phi_fu_312_p6        |  32|          3|   32|         96|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 163|         24|  163|        489|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |   1|   0|    1|          0|
    |begin2buffer              |   1|   0|    1|          0|
    |begin2pad                 |   1|   0|    1|          0|
    |begin2pad_load_reg_1929   |   1|   0|    1|          0|
    |beginvsync                |   1|   0|    1|          0|
    |buff2read                 |   2|   0|    2|          0|
    |buff_in                   |   1|   0|    1|          0|
    |col_counter               |  32|   0|   32|          0|
    |col_counter2              |  32|   0|   32|          0|
    |cond_hsync1_reg_2040      |   1|   0|    1|          0|
    |cond_hsync2_reg_2045      |   1|   0|    1|          0|
    |cond_hsync3_reg_2050      |   1|   0|    1|          0|
    |cond_vld1_reg_2020        |   1|   0|    1|          0|
    |cond_vld2_reg_2025        |   1|   0|    1|          0|
    |cond_vld3_reg_2030        |   1|   0|    1|          0|
    |counter                   |  32|   0|   32|          0|
    |counter2                  |  32|   0|   32|          0|
    |counter3                  |  32|   0|   32|          0|
    |counter_pad               |  32|   0|   32|          0|
    |counter_rd1               |  32|   0|   32|          0|
    |counter_rd1b              |  32|   0|   32|          0|
    |counter_rd2               |  32|   0|   32|          0|
    |counter_rd2b              |  32|   0|   32|          0|
    |counter_vsync             |  32|   0|   32|          0|
    |icmp1_reg_1975            |   1|   0|    1|          0|
    |icmp4_reg_1955            |   1|   0|    1|          0|
    |icmp7_reg_1965            |   1|   0|    1|          0|
    |icmp_reg_1945             |   1|   0|    1|          0|
    |readbuffer                |   1|   0|    1|          0|
    |readbuffer_load_reg_1934  |   1|   0|    1|          0|
    |sel_tmp5_reg_1990         |   1|   0|    1|          0|
    |sel_tmp7_reg_1995         |   1|   0|    1|          0|
    |sel_tmp9_reg_2000         |   1|   0|    1|          0|
    |sel_tmp_reg_1985          |   1|   0|    1|          0|
    |tmp10_reg_2055            |   1|   0|    1|          0|
    |tmp3_reg_2010             |   1|   0|    1|          0|
    |tmp5_reg_2015             |   1|   0|    1|          0|
    |tmp7_reg_2035             |   1|   0|    1|          0|
    |tmp_26_reg_2005           |   1|   0|    1|          0|
    |tmp_57_reg_2100           |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 383|   0|  383|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+------------------------+-----+-----+--------------+------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_none | hls_cropping_vert_strm | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none | hls_cropping_vert_strm | return value |
|src_V_V_TDATA           |  in |   16|     axis     |         src_V_V        |    pointer   |
|src_V_V_TVALID          |  in |    1|     axis     |         src_V_V        |    pointer   |
|src_V_V_TREADY          | out |    1|     axis     |         src_V_V        |    pointer   |
|dst_V                   | out |   16|    ap_vld    |          dst_V         |    pointer   |
|dst_V_ap_vld            | out |    1|    ap_vld    |          dst_V         |    pointer   |
|sof_dst_V               | out |    1|    ap_vld    |        sof_dst_V       |    pointer   |
|sof_dst_V_ap_vld        | out |    1|    ap_vld    |        sof_dst_V       |    pointer   |
|eol_dst_V               | out |    1|    ap_vld    |        eol_dst_V       |    pointer   |
|eol_dst_V_ap_vld        | out |    1|    ap_vld    |        eol_dst_V       |    pointer   |
|dst_valid_dst_V         | out |    1|    ap_vld    |     dst_valid_dst_V    |    pointer   |
|dst_valid_dst_V_ap_vld  | out |    1|    ap_vld    |     dst_valid_dst_V    |    pointer   |
|src_valid_V             |  in |    1|    ap_none   |       src_valid_V      |    pointer   |
|sof_src_V               |  in |    1|    ap_none   |        sof_src_V       |    pointer   |
|hsync_V                 | out |    1|    ap_vld    |         hsync_V        |    pointer   |
|hsync_V_ap_vld          | out |    1|    ap_vld    |         hsync_V        |    pointer   |
|vsync_V                 | out |    1|    ap_vld    |         vsync_V        |    pointer   |
|vsync_V_ap_vld          | out |    1|    ap_vld    |         vsync_V        |    pointer   |
+------------------------+-----+-----+--------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 21.69ns
ST_1: tmp_V [1/1] 0.00ns
_ifconv:15  %tmp_V = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %src_V_V)

ST_1: valid_tmp [1/1] 0.00ns
_ifconv:16  %valid_tmp = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %src_valid_V)

ST_1: sof_init [1/1] 0.00ns
_ifconv:17  %sof_init = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %sof_src_V)

ST_1: begin2pad_load [1/1] 0.00ns
_ifconv:18  %begin2pad_load = load i1* @begin2pad, align 1

ST_1: readbuffer_load [1/1] 0.00ns
_ifconv:19  %readbuffer_load = load i1* @readbuffer, align 1

ST_1: begin2buffer_load [1/1] 0.00ns
_ifconv:20  %begin2buffer_load = load i1* @begin2buffer, align 1

ST_1: counter_load [1/1] 0.00ns
_ifconv:21  %counter_load = load i32* @counter, align 4

ST_1: col_counter_load [1/1] 0.00ns
_ifconv:22  %col_counter_load = load i32* @col_counter, align 4

ST_1: brmerge [1/1] 1.37ns
_ifconv:23  %brmerge = or i1 %begin2pad_load, %readbuffer_load

ST_1: p_counter_load [1/1] 1.37ns
_ifconv:24  %p_counter_load = select i1 %sof_init, i32 0, i32 %counter_load

ST_1: p_col_counter_load [1/1] 1.37ns
_ifconv:25  %p_col_counter_load = select i1 %sof_init, i32 0, i32 %col_counter_load

ST_1: not_brmerge [1/1] 1.37ns
_ifconv:26  %not_brmerge = xor i1 %brmerge, true

ST_1: begin2buffer_flag [1/1] 1.37ns
_ifconv:27  %begin2buffer_flag = and i1 %sof_init, %not_brmerge

ST_1: begin2buffer_loc [1/1] 1.37ns
_ifconv:28  %begin2buffer_loc = or i1 %begin2buffer_load, %begin2buffer_flag

ST_1: counter_loc [1/1] 1.37ns
_ifconv:29  %counter_loc = select i1 %brmerge, i32 %counter_load, i32 %p_counter_load

ST_1: col_counter_loc [1/1] 1.37ns
_ifconv:30  %col_counter_loc = select i1 %brmerge, i32 %col_counter_load, i32 %p_col_counter_load

ST_1: tmp [1/1] 1.37ns
_ifconv:31  %tmp = and i1 %begin2buffer_loc, %valid_tmp

ST_1: buff_in_load [1/1] 0.00ns
_ifconv:32  %buff_in_load = load i1* @buff_in, align 1

ST_1: col_counter2_load [1/1] 0.00ns
_ifconv:33  %col_counter2_load = load i32* @col_counter2, align 4

ST_1: stg_22 [1/1] 1.57ns
_ifconv:34  br i1 %tmp, label %0, label %._crit_edge243.i_ifconv

ST_1: tmp_1 [1/1] 2.44ns
:0  %tmp_1 = add nsw i32 %counter_loc, 1

ST_1: stg_24 [1/1] 0.00ns
:1  br i1 %buff_in_load, label %2, label %1

ST_1: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = sext i32 %col_counter_loc to i64

ST_1: linebuffer1_V_addr [1/1] 0.00ns
:1  %linebuffer1_V_addr = getelementptr [64 x i16]* @linebuffer1_V, i64 0, i64 %tmp_4

ST_1: stg_27 [1/1] 2.39ns
:2  store i16 %tmp_V, i16* %linebuffer1_V_addr, align 2

ST_1: linebuffer1b_V_addr [1/1] 0.00ns
:3  %linebuffer1b_V_addr = getelementptr [64 x i16]* @linebuffer1b_V, i64 0, i64 %tmp_4

ST_1: stg_29 [1/1] 2.39ns
:4  store i16 %tmp_V, i16* %linebuffer1b_V_addr, align 2

ST_1: tmp_5 [1/1] 2.44ns
:5  %tmp_5 = add nsw i32 %col_counter_loc, 1

ST_1: stg_31 [1/1] 1.57ns
:6  br label %._crit_edge243.i_ifconv

ST_1: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = sext i32 %col_counter2_load to i64

ST_1: linebuffer2_V_addr [1/1] 0.00ns
:1  %linebuffer2_V_addr = getelementptr [64 x i16]* @linebuffer2_V, i64 0, i64 %tmp_2

ST_1: stg_34 [1/1] 2.39ns
:2  store i16 %tmp_V, i16* %linebuffer2_V_addr, align 2

ST_1: linebuffer2b_V_addr [1/1] 0.00ns
:3  %linebuffer2b_V_addr = getelementptr [64 x i16]* @linebuffer2b_V, i64 0, i64 %tmp_2

ST_1: stg_36 [1/1] 2.39ns
:4  store i16 %tmp_V, i16* %linebuffer2b_V_addr, align 2

ST_1: tmp_3 [1/1] 2.44ns
:5  %tmp_3 = add nsw i32 %col_counter2_load, 1

ST_1: stg_38 [1/1] 1.57ns
:6  br label %._crit_edge243.i_ifconv

ST_1: counter_flag_1 [1/1] 0.00ns
._crit_edge243.i_ifconv:0  %counter_flag_1 = phi i1 [ %begin2buffer_flag, %_ifconv ], [ true, %2 ], [ true, %1 ]

ST_1: counter_new_1 [1/1] 0.00ns
._crit_edge243.i_ifconv:1  %counter_new_1 = phi i32 [ 0, %_ifconv ], [ %tmp_1, %2 ], [ %tmp_1, %1 ]

ST_1: counter_loc_1 [1/1] 0.00ns
._crit_edge243.i_ifconv:2  %counter_loc_1 = phi i32 [ %counter_loc, %_ifconv ], [ %tmp_1, %2 ], [ %tmp_1, %1 ]

ST_1: col_counter_flag_2 [1/1] 0.00ns
._crit_edge243.i_ifconv:3  %col_counter_flag_2 = phi i1 [ %begin2buffer_flag, %_ifconv ], [ %begin2buffer_flag, %2 ], [ true, %1 ]

ST_1: col_counter_new_2 [1/1] 0.00ns
._crit_edge243.i_ifconv:4  %col_counter_new_2 = phi i32 [ 0, %_ifconv ], [ 0, %2 ], [ %tmp_5, %1 ]

ST_1: col_counter_loc_2 [1/1] 0.00ns
._crit_edge243.i_ifconv:5  %col_counter_loc_2 = phi i32 [ %col_counter_loc, %_ifconv ], [ %col_counter_loc, %2 ], [ %tmp_5, %1 ]

ST_1: col_counter2_flag_1 [1/1] 0.00ns
._crit_edge243.i_ifconv:6  %col_counter2_flag_1 = phi i1 [ false, %_ifconv ], [ true, %2 ], [ false, %1 ]

ST_1: col_counter2_loc_1 [1/1] 0.00ns
._crit_edge243.i_ifconv:7  %col_counter2_loc_1 = phi i32 [ %col_counter2_load, %_ifconv ], [ %tmp_3, %2 ], [ %col_counter2_load, %1 ]

ST_1: counter2_load [1/1] 0.00ns
._crit_edge243.i_ifconv:8  %counter2_load = load i32* @counter2, align 4

ST_1: buff2read_load [1/1] 0.00ns
._crit_edge243.i_ifconv:9  %buff2read_load = load i2* @buff2read, align 1

ST_1: counter_rd1_load [1/1] 0.00ns
._crit_edge243.i_ifconv:10  %counter_rd1_load = load i32* @counter_rd1, align 4

ST_1: counter_rd1b_load [1/1] 0.00ns
._crit_edge243.i_ifconv:11  %counter_rd1b_load = load i32* @counter_rd1b, align 4

ST_1: counter_rd2_load [1/1] 0.00ns
._crit_edge243.i_ifconv:12  %counter_rd2_load = load i32* @counter_rd2, align 4

ST_1: counter_rd2b_load [1/1] 0.00ns
._crit_edge243.i_ifconv:13  %counter_rd2b_load = load i32* @counter_rd2b, align 4

ST_1: tmp_6 [1/1] 2.44ns
._crit_edge243.i_ifconv:14  %tmp_6 = add nsw i32 %counter2_load, 1

ST_1: tmp_7 [1/1] 1.36ns
._crit_edge243.i_ifconv:15  %tmp_7 = icmp eq i2 %buff2read_load, 0

ST_1: tmp_8 [1/1] 0.00ns
._crit_edge243.i_ifconv:16  %tmp_8 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %counter_rd1_load, i32 6, i32 31)

ST_1: icmp [1/1] 2.43ns
._crit_edge243.i_ifconv:17  %icmp = icmp slt i26 %tmp_8, 1

ST_1: tmp_9 [1/1] 1.36ns
._crit_edge243.i_ifconv:18  %tmp_9 = icmp eq i2 %buff2read_load, 1

ST_1: tmp_s [1/1] 0.00ns
._crit_edge243.i_ifconv:19  %tmp_s = sext i32 %counter_rd1_load to i64

ST_1: linebuffer1_V_addr_1 [1/1] 0.00ns
._crit_edge243.i_ifconv:20  %linebuffer1_V_addr_1 = getelementptr [64 x i16]* @linebuffer1_V, i64 0, i64 %tmp_s

ST_1: tmp2i_V [2/2] 2.39ns
._crit_edge243.i_ifconv:21  %tmp2i_V = load i16* %linebuffer1_V_addr_1, align 2

ST_1: tmp_10 [1/1] 2.44ns
._crit_edge243.i_ifconv:23  %tmp_10 = add nsw i32 %counter_rd1_load, 1

ST_1: tmp_11 [1/1] 0.00ns
._crit_edge243.i_ifconv:24  %tmp_11 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %counter_rd1b_load, i32 6, i32 31)

ST_1: icmp4 [1/1] 2.43ns
._crit_edge243.i_ifconv:25  %icmp4 = icmp slt i26 %tmp_11, 1

ST_1: tmp_12 [1/1] 1.36ns
._crit_edge243.i_ifconv:26  %tmp_12 = icmp eq i2 %buff2read_load, -2

ST_1: tmp_13 [1/1] 0.00ns
._crit_edge243.i_ifconv:27  %tmp_13 = sext i32 %counter_rd1b_load to i64

ST_1: linebuffer1b_V_addr_1 [1/1] 0.00ns
._crit_edge243.i_ifconv:28  %linebuffer1b_V_addr_1 = getelementptr [64 x i16]* @linebuffer1b_V, i64 0, i64 %tmp_13

ST_1: tmp2i_V_1 [2/2] 2.39ns
._crit_edge243.i_ifconv:29  %tmp2i_V_1 = load i16* %linebuffer1b_V_addr_1, align 2

ST_1: tmp_14 [1/1] 2.44ns
._crit_edge243.i_ifconv:31  %tmp_14 = add nsw i32 %counter_rd1b_load, 1

ST_1: tmp_15 [1/1] 0.00ns
._crit_edge243.i_ifconv:32  %tmp_15 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %counter_rd2_load, i32 6, i32 31)

ST_1: icmp7 [1/1] 2.43ns
._crit_edge243.i_ifconv:33  %icmp7 = icmp slt i26 %tmp_15, 1

ST_1: tmp_16 [1/1] 1.36ns
._crit_edge243.i_ifconv:34  %tmp_16 = icmp eq i2 %buff2read_load, -1

ST_1: tmp_17 [1/1] 0.00ns
._crit_edge243.i_ifconv:35  %tmp_17 = sext i32 %counter_rd2_load to i64

ST_1: linebuffer2_V_addr_1 [1/1] 0.00ns
._crit_edge243.i_ifconv:36  %linebuffer2_V_addr_1 = getelementptr [64 x i16]* @linebuffer2_V, i64 0, i64 %tmp_17

ST_1: tmp2i_V_2 [2/2] 2.39ns
._crit_edge243.i_ifconv:37  %tmp2i_V_2 = load i16* %linebuffer2_V_addr_1, align 2

ST_1: tmp_18 [1/1] 2.44ns
._crit_edge243.i_ifconv:39  %tmp_18 = add nsw i32 %counter_rd2_load, 1

ST_1: tmp_19 [1/1] 0.00ns
._crit_edge243.i_ifconv:40  %tmp_19 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %counter_rd2b_load, i32 6, i32 31)

ST_1: icmp1 [1/1] 2.43ns
._crit_edge243.i_ifconv:41  %icmp1 = icmp slt i26 %tmp_19, 1

ST_1: tmp_20 [1/1] 0.00ns
._crit_edge243.i_ifconv:42  %tmp_20 = sext i32 %counter_rd2b_load to i64

ST_1: linebuffer2b_V_addr_1 [1/1] 0.00ns
._crit_edge243.i_ifconv:43  %linebuffer2b_V_addr_1 = getelementptr [64 x i16]* @linebuffer2b_V, i64 0, i64 %tmp_20

ST_1: tmp2i_V_3 [2/2] 2.39ns
._crit_edge243.i_ifconv:44  %tmp2i_V_3 = load i16* %linebuffer2b_V_addr_1, align 2

ST_1: tmp_21 [1/1] 2.44ns
._crit_edge243.i_ifconv:46  %tmp_21 = add nsw i32 %counter_rd2b_load, 1

ST_1: counter2_loc [1/1] 1.37ns
._crit_edge243.i_ifconv:47  %counter2_loc = select i1 %readbuffer_load, i32 %tmp_6, i32 %counter2_load

ST_1: sel_tmp [1/1] 1.37ns
._crit_edge243.i_ifconv:48  %sel_tmp = and i1 %readbuffer_load, %tmp_7

ST_1: sel_tmp1 [1/1] 1.37ns
._crit_edge243.i_ifconv:49  %sel_tmp1 = xor i1 %tmp_7, true

ST_1: sel_tmp2 [1/1] 1.37ns
._crit_edge243.i_ifconv:50  %sel_tmp2 = and i1 %readbuffer_load, %sel_tmp1

ST_1: sel_tmp3 [1/1] 1.37ns
._crit_edge243.i_ifconv:51  %sel_tmp3 = xor i1 %tmp_9, true

ST_1: sel_tmp4 [1/1] 1.37ns
._crit_edge243.i_ifconv:52  %sel_tmp4 = and i1 %sel_tmp2, %sel_tmp3

ST_1: sel_tmp5 [1/1] 1.37ns
._crit_edge243.i_ifconv:53  %sel_tmp5 = and i1 %sel_tmp4, %tmp_12

ST_1: sel_tmp6 [1/1] 1.37ns
._crit_edge243.i_ifconv:54  %sel_tmp6 = xor i1 %tmp_12, true

ST_1: tmp1 [1/1] 1.37ns
._crit_edge243.i_ifconv:55  %tmp1 = and i1 %tmp_16, %sel_tmp6

ST_1: sel_tmp7 [1/1] 1.37ns
._crit_edge243.i_ifconv:56  %sel_tmp7 = and i1 %tmp1, %sel_tmp4

ST_1: tmp345_demorgan [1/1] 1.37ns
._crit_edge243.i_ifconv:57  %tmp345_demorgan = or i1 %sel_tmp5, %sel_tmp7

ST_1: tmp2 [1/1] 1.37ns
._crit_edge243.i_ifconv:58  %tmp2 = xor i1 %tmp345_demorgan, true

ST_1: counter_rd1_flag [1/1] 1.37ns
._crit_edge243.i_ifconv:59  %counter_rd1_flag = and i1 %sel_tmp, %tmp2

ST_1: sel_tmp8 [1/1] 1.37ns
._crit_edge243.i_ifconv:60  %sel_tmp8 = select i1 %sel_tmp, i32 %tmp_10, i32 %counter_rd1_load

ST_1: sel_tmp9 [1/1] 1.37ns
._crit_edge243.i_ifconv:61  %sel_tmp9 = and i1 %sel_tmp2, %tmp_9

ST_1: sel_tmp10 [1/1] 1.37ns
._crit_edge243.i_ifconv:62  %sel_tmp10 = select i1 %sel_tmp9, i32 %counter_rd1_load, i32 %sel_tmp8

ST_1: sel_tmp11 [1/1] 1.37ns
._crit_edge243.i_ifconv:63  %sel_tmp11 = select i1 %sel_tmp5, i32 %counter_rd1_load, i32 %sel_tmp10

ST_1: sel_tmp12 [1/1] 1.37ns
._crit_edge243.i_ifconv:64  %sel_tmp12 = select i1 %sel_tmp7, i32 %counter_rd1_load, i32 %sel_tmp11

ST_1: counter_rd1_loc [1/1] 1.37ns
._crit_edge243.i_ifconv:65  %counter_rd1_loc = select i1 %readbuffer_load, i32 %sel_tmp12, i32 %counter_rd1_load

ST_1: sel_tmp13 [1/1] 1.37ns
._crit_edge243.i_ifconv:66  %sel_tmp13 = select i1 %sel_tmp9, i32 %tmp_14, i32 %counter_rd1b_load

ST_1: sel_tmp14 [1/1] 1.37ns
._crit_edge243.i_ifconv:67  %sel_tmp14 = select i1 %sel_tmp5, i32 %counter_rd1b_load, i32 %sel_tmp13

ST_1: sel_tmp15 [1/1] 1.37ns
._crit_edge243.i_ifconv:68  %sel_tmp15 = select i1 %sel_tmp7, i32 %counter_rd1b_load, i32 %sel_tmp14

ST_1: counter_rd1b_loc [1/1] 1.37ns
._crit_edge243.i_ifconv:69  %counter_rd1b_loc = select i1 %readbuffer_load, i32 %sel_tmp15, i32 %counter_rd1b_load

ST_1: sel_tmp16 [1/1] 1.37ns
._crit_edge243.i_ifconv:70  %sel_tmp16 = select i1 %sel_tmp5, i32 %tmp_18, i32 %counter_rd2_load

ST_1: sel_tmp17 [1/1] 1.37ns
._crit_edge243.i_ifconv:71  %sel_tmp17 = select i1 %sel_tmp7, i32 %counter_rd2_load, i32 %sel_tmp16

ST_1: counter_rd2_loc [1/1] 1.37ns
._crit_edge243.i_ifconv:72  %counter_rd2_loc = select i1 %readbuffer_load, i32 %sel_tmp17, i32 %counter_rd2_load

ST_1: sel_tmp18 [1/1] 1.37ns
._crit_edge243.i_ifconv:73  %sel_tmp18 = select i1 %sel_tmp7, i32 %tmp_21, i32 %counter_rd2b_load

ST_1: counter_rd2b_loc [1/1] 1.37ns
._crit_edge243.i_ifconv:74  %counter_rd2b_loc = select i1 %readbuffer_load, i32 %sel_tmp18, i32 %counter_rd2b_load

ST_1: counter_pad_load [1/1] 0.00ns
._crit_edge243.i_ifconv:80  %counter_pad_load = load i32* @counter_pad, align 4

ST_1: counter3_load [1/1] 0.00ns
._crit_edge243.i_ifconv:81  %counter3_load = load i32* @counter3, align 4

ST_1: tmp_22 [1/1] 2.44ns
._crit_edge243.i_ifconv:82  %tmp_22 = add nsw i32 %counter_pad_load, 1

ST_1: tmp_23 [1/1] 2.52ns
._crit_edge243.i_ifconv:83  %tmp_23 = icmp slt i32 %tmp_22, 65

ST_1: tmp_24 [1/1] 2.44ns
._crit_edge243.i_ifconv:84  %tmp_24 = add nsw i32 %counter3_load, 1

ST_1: tmp_24_counter3_load [1/1] 1.37ns
._crit_edge243.i_ifconv:85  %tmp_24_counter3_load = select i1 %tmp_23, i32 %tmp_24, i32 %counter3_load

ST_1: counter_pad_loc [1/1] 1.37ns
._crit_edge243.i_ifconv:86  %counter_pad_loc = select i1 %begin2pad_load, i32 %tmp_22, i32 %counter_pad_load

ST_1: counter3_flag_1 [1/1] 1.37ns
._crit_edge243.i_ifconv:87  %counter3_flag_1 = and i1 %begin2pad_load, %tmp_23

ST_1: counter3_loc_1 [1/1] 1.37ns
._crit_edge243.i_ifconv:88  %counter3_loc_1 = select i1 %begin2pad_load, i32 %tmp_24_counter3_load, i32 %counter3_load

ST_1: tmp_26 [1/1] 2.52ns
._crit_edge243.i_ifconv:94  %tmp_26 = icmp eq i32 %counter2_loc, 1

ST_1: cond_eol1 [1/1] 2.52ns
._crit_edge243.i_ifconv:95  %cond_eol1 = icmp eq i32 %counter_rd1_loc, 64

ST_1: cond_eol2 [1/1] 2.52ns
._crit_edge243.i_ifconv:96  %cond_eol2 = icmp eq i32 %counter_rd2_loc, 64

ST_1: cond_eol3 [1/1] 2.52ns
._crit_edge243.i_ifconv:97  %cond_eol3 = icmp eq i32 %counter_rd1b_loc, 64

ST_1: cond_eol4 [1/1] 2.52ns
._crit_edge243.i_ifconv:98  %cond_eol4 = icmp eq i32 %counter_rd2b_loc, 64

ST_1: cond_eol5 [1/1] 2.52ns
._crit_edge243.i_ifconv:99  %cond_eol5 = icmp eq i32 %counter_pad_loc, 64

ST_1: tmp3 [1/1] 1.37ns
._crit_edge243.i_ifconv:100  %tmp3 = or i1 %cond_eol1, %cond_eol2

ST_1: tmp4 [1/1] 1.37ns
._crit_edge243.i_ifconv:101  %tmp4 = or i1 %cond_eol4, %cond_eol5

ST_1: tmp5 [1/1] 1.37ns
._crit_edge243.i_ifconv:102  %tmp5 = or i1 %tmp4, %cond_eol3

ST_1: tmp_27 [1/1] 2.52ns
._crit_edge243.i_ifconv:104  %tmp_27 = icmp sgt i32 %counter_rd1_loc, 0

ST_1: tmp_28 [1/1] 2.52ns
._crit_edge243.i_ifconv:105  %tmp_28 = icmp slt i32 %counter_rd1_loc, 65

ST_1: cond_vld1 [1/1] 1.37ns
._crit_edge243.i_ifconv:106  %cond_vld1 = and i1 %tmp_27, %tmp_28

ST_1: tmp_29 [1/1] 2.52ns
._crit_edge243.i_ifconv:107  %tmp_29 = icmp sgt i32 %counter_rd1b_loc, 0

ST_1: tmp_30 [1/1] 2.52ns
._crit_edge243.i_ifconv:108  %tmp_30 = icmp slt i32 %counter_rd1b_loc, 65

ST_1: cond_vld2 [1/1] 1.37ns
._crit_edge243.i_ifconv:109  %cond_vld2 = and i1 %tmp_29, %tmp_30

ST_1: tmp_31 [1/1] 2.52ns
._crit_edge243.i_ifconv:110  %tmp_31 = icmp sgt i32 %counter_rd2_loc, 0

ST_1: tmp_32 [1/1] 2.52ns
._crit_edge243.i_ifconv:111  %tmp_32 = icmp slt i32 %counter_rd2_loc, 65

ST_1: cond_vld3 [1/1] 1.37ns
._crit_edge243.i_ifconv:112  %cond_vld3 = and i1 %tmp_31, %tmp_32

ST_1: tmp_33 [1/1] 2.52ns
._crit_edge243.i_ifconv:113  %tmp_33 = icmp sgt i32 %counter_rd2b_loc, 0

ST_1: tmp_34 [1/1] 2.52ns
._crit_edge243.i_ifconv:114  %tmp_34 = icmp slt i32 %counter_rd2b_loc, 65

ST_1: cond_vld4 [1/1] 1.37ns
._crit_edge243.i_ifconv:115  %cond_vld4 = and i1 %tmp_33, %tmp_34

ST_1: tmp_35 [1/1] 2.52ns
._crit_edge243.i_ifconv:116  %tmp_35 = icmp sgt i32 %counter_pad_loc, 0

ST_1: tmp_36 [1/1] 2.52ns
._crit_edge243.i_ifconv:117  %tmp_36 = icmp slt i32 %counter_pad_loc, 65

ST_1: cond_vld5 [1/1] 1.37ns
._crit_edge243.i_ifconv:118  %cond_vld5 = and i1 %tmp_35, %tmp_36

ST_1: tmp7 [1/1] 1.37ns
._crit_edge243.i_ifconv:120  %tmp7 = or i1 %cond_vld4, %cond_vld5

ST_1: tmp_37 [1/1] 2.52ns
._crit_edge243.i_ifconv:123  %tmp_37 = icmp sgt i32 %counter_rd1_loc, 65

ST_1: tmp_38 [1/1] 2.52ns
._crit_edge243.i_ifconv:124  %tmp_38 = icmp slt i32 %counter_rd1_loc, 78

ST_1: cond_hsync1 [1/1] 1.37ns
._crit_edge243.i_ifconv:125  %cond_hsync1 = and i1 %tmp_37, %tmp_38

ST_1: tmp_39 [1/1] 2.52ns
._crit_edge243.i_ifconv:126  %tmp_39 = icmp sgt i32 %counter_rd1b_loc, 65

ST_1: tmp_40 [1/1] 2.52ns
._crit_edge243.i_ifconv:127  %tmp_40 = icmp slt i32 %counter_rd1b_loc, 78

ST_1: cond_hsync2 [1/1] 1.37ns
._crit_edge243.i_ifconv:128  %cond_hsync2 = and i1 %tmp_39, %tmp_40

ST_1: tmp_41 [1/1] 2.52ns
._crit_edge243.i_ifconv:129  %tmp_41 = icmp sgt i32 %counter_rd2_loc, 65

ST_1: tmp_42 [1/1] 2.52ns
._crit_edge243.i_ifconv:130  %tmp_42 = icmp slt i32 %counter_rd2_loc, 78

ST_1: cond_hsync3 [1/1] 1.37ns
._crit_edge243.i_ifconv:131  %cond_hsync3 = and i1 %tmp_41, %tmp_42

ST_1: tmp_43 [1/1] 2.52ns
._crit_edge243.i_ifconv:132  %tmp_43 = icmp sgt i32 %counter_rd2b_loc, 65

ST_1: tmp_44 [1/1] 2.52ns
._crit_edge243.i_ifconv:133  %tmp_44 = icmp slt i32 %counter_rd2b_loc, 78

ST_1: cond_hsync4 [1/1] 1.37ns
._crit_edge243.i_ifconv:134  %cond_hsync4 = and i1 %tmp_43, %tmp_44

ST_1: tmp_45 [1/1] 2.52ns
._crit_edge243.i_ifconv:135  %tmp_45 = icmp sgt i32 %counter_pad_loc, 65

ST_1: tmp_46 [1/1] 2.52ns
._crit_edge243.i_ifconv:136  %tmp_46 = icmp slt i32 %counter_pad_loc, 78

ST_1: cond_hsync5 [1/1] 1.37ns
._crit_edge243.i_ifconv:137  %cond_hsync5 = and i1 %tmp_45, %tmp_46

ST_1: tmp10 [1/1] 1.37ns
._crit_edge243.i_ifconv:139  %tmp10 = or i1 %cond_hsync4, %cond_hsync5

ST_1: tmp_47 [1/1] 2.52ns
._crit_edge243.i_ifconv:143  %tmp_47 = icmp eq i32 %col_counter_loc_2, 64

ST_1: tmp_48 [1/1] 2.52ns
._crit_edge243.i_ifconv:144  %tmp_48 = icmp eq i32 %col_counter2_loc_1, 64

ST_1: p_col_counter2_loc_1 [1/1] 1.37ns
._crit_edge243.i_ifconv:145  %p_col_counter2_loc_1 = select i1 %tmp_48, i32 0, i32 %col_counter2_loc_1

ST_1: col_counter_flag_3 [1/1] 1.37ns
._crit_edge243.i_ifconv:146  %col_counter_flag_3 = or i1 %tmp_47, %col_counter_flag_2

ST_1: col_counter_new_3 [1/1] 1.37ns
._crit_edge243.i_ifconv:147  %col_counter_new_3 = select i1 %tmp_47, i32 0, i32 %col_counter_new_2

ST_1: not_tmp_3 [1/1] 1.37ns
._crit_edge243.i_ifconv:148  %not_tmp_3 = xor i1 %tmp_47, true

ST_1: p_col_counter2_flag_1 [1/1] 1.37ns
._crit_edge243.i_ifconv:149  %p_col_counter2_flag_1 = and i1 %tmp_48, %not_tmp_3

ST_1: col_counter2_flag_3 [1/1] 1.37ns
._crit_edge243.i_ifconv:150  %col_counter2_flag_3 = or i1 %col_counter2_flag_1, %p_col_counter2_flag_1

ST_1: col_counter2_new_3 [1/1] 1.37ns
._crit_edge243.i_ifconv:151  %col_counter2_new_3 = select i1 %tmp_47, i32 %col_counter2_loc_1, i32 %p_col_counter2_loc_1

ST_1: tmp_49 [1/1] 2.52ns
._crit_edge243.i_ifconv:152  %tmp_49 = icmp eq i32 %counter_rd1_loc, 78

ST_1: stg_170 [1/1] 0.00ns
._crit_edge243.i_ifconv:153  br i1 %col_counter2_flag_3, label %mergeST8, label %.new9

ST_1: stg_171 [1/1] 0.00ns
mergeST8:0  store i32 %col_counter2_new_3, i32* @col_counter2, align 4

ST_1: stg_172 [1/1] 0.00ns
.new9:0  br i1 %col_counter_flag_3, label %mergeST5, label %.new_ifconv

ST_1: stg_173 [1/1] 0.00ns
mergeST5:0  store i32 %col_counter_new_3, i32* @col_counter, align 4

ST_1: tmp_50 [1/1] 2.52ns
.new_ifconv:0  %tmp_50 = icmp eq i32 %counter_rd1b_loc, 78

ST_1: tmp_51 [1/1] 2.52ns
.new_ifconv:1  %tmp_51 = icmp eq i32 %counter_rd2_loc, 78

ST_1: tmp_52 [1/1] 2.52ns
.new_ifconv:2  %tmp_52 = icmp eq i32 %counter_rd2b_loc, 78

ST_1: p_counter_rd2b_loc [1/1] 1.37ns
.new_ifconv:3  %p_counter_rd2b_loc = select i1 %tmp_52, i32 0, i32 %counter_rd2b_loc

ST_1: sel_tmp23 [1/1] 1.37ns
.new_ifconv:4  %sel_tmp23 = xor i1 %tmp_49, true

ST_1: sel_tmp24 [1/1] 1.37ns
.new_ifconv:5  %sel_tmp24 = and i1 %tmp_50, %sel_tmp23

ST_1: sel_tmp259_demorgan [1/1] 1.37ns
.new_ifconv:6  %sel_tmp259_demorgan = or i1 %tmp_49, %tmp_50

ST_1: sel_tmp25 [1/1] 1.37ns
.new_ifconv:7  %sel_tmp25 = xor i1 %sel_tmp259_demorgan, true

ST_1: sel_tmp26 [1/1] 1.37ns
.new_ifconv:8  %sel_tmp26 = and i1 %tmp_51, %sel_tmp25

ST_1: sel_tmp262_cast [1/1] 0.00ns
.new_ifconv:9  %sel_tmp262_cast = zext i1 %tmp_49 to i2

ST_1: counter_rd1_flag_1 [1/1] 1.37ns
.new_ifconv:10  %counter_rd1_flag_1 = or i1 %counter_rd1_flag, %tmp_49

ST_1: sel_tmp27 [1/1] 1.37ns
.new_ifconv:11  %sel_tmp27 = select i1 %tmp_49, i32 0, i32 %counter_rd1_loc

ST_1: sel_tmp28 [1/1] 1.37ns
.new_ifconv:12  %sel_tmp28 = select i1 %sel_tmp24, i32 %counter_rd1_loc, i32 %sel_tmp27

ST_1: counter_rd1_new_1 [1/1] 1.37ns
.new_ifconv:13  %counter_rd1_new_1 = select i1 %sel_tmp26, i32 %counter_rd1_loc, i32 %sel_tmp28

ST_1: counter_rd1b_flag_2 [1/1] 1.37ns
.new_ifconv:14  %counter_rd1b_flag_2 = or i1 %sel_tmp9, %sel_tmp24

ST_1: sel_tmp29 [1/1] 1.37ns
.new_ifconv:15  %sel_tmp29 = select i1 %sel_tmp24, i32 0, i32 %counter_rd1b_loc

ST_1: counter_rd1b_new_2 [1/1] 1.37ns
.new_ifconv:16  %counter_rd1b_new_2 = select i1 %sel_tmp26, i32 %counter_rd1b_loc, i32 %sel_tmp29

ST_1: counter_rd2_flag_3 [1/1] 1.37ns
.new_ifconv:17  %counter_rd2_flag_3 = or i1 %sel_tmp26, %sel_tmp5

ST_1: counter_rd2_new_3 [1/1] 1.37ns
.new_ifconv:18  %counter_rd2_new_3 = select i1 %sel_tmp26, i32 0, i32 %counter_rd2_loc

ST_1: tmp_50_not [1/1] 1.37ns
.new_ifconv:19  %tmp_50_not = xor i1 %tmp_50, true

ST_1: not_sel_tmp [1/1] 1.37ns
.new_ifconv:20  %not_sel_tmp = or i1 %tmp_49, %tmp_50_not

ST_1: tmp_51_not [1/1] 1.37ns
.new_ifconv:21  %tmp_51_not = xor i1 %tmp_51, true

ST_1: not_sel_tmp1 [1/1] 1.37ns
.new_ifconv:22  %not_sel_tmp1 = or i1 %sel_tmp259_demorgan, %tmp_51_not

ST_1: tmp12 [1/1] 1.37ns
.new_ifconv:23  %tmp12 = and i1 %tmp_52, %sel_tmp23

ST_1: tmp13 [1/1] 1.37ns
.new_ifconv:24  %tmp13 = and i1 %not_sel_tmp, %not_sel_tmp1

ST_1: sel_tmp30 [1/1] 1.37ns
.new_ifconv:25  %sel_tmp30 = and i1 %tmp13, %tmp12

ST_1: counter_rd2b_flag_4 [1/1] 1.37ns
.new_ifconv:26  %counter_rd2b_flag_4 = or i1 %sel_tmp7, %sel_tmp30

ST_1: sel_tmp31 [1/1] 1.37ns
.new_ifconv:27  %sel_tmp31 = select i1 %tmp_49, i32 %counter_rd2b_loc, i32 %p_counter_rd2b_loc

ST_1: sel_tmp32 [1/1] 1.37ns
.new_ifconv:28  %sel_tmp32 = select i1 %sel_tmp24, i32 %counter_rd2b_loc, i32 %sel_tmp31

ST_1: counter_rd2b_new_4 [1/1] 1.37ns
.new_ifconv:29  %counter_rd2b_new_4 = select i1 %sel_tmp26, i32 %counter_rd2b_loc, i32 %sel_tmp32

ST_1: tmp_53 [1/1] 2.52ns
.new_ifconv:30  %tmp_53 = icmp eq i32 %counter_pad_loc, 78

ST_1: stg_205 [1/1] 0.00ns
.new_ifconv:31  br i1 %counter_rd2b_flag_4, label %mergeST20, label %.new21

ST_1: stg_206 [1/1] 0.00ns
mergeST20:0  store i32 %counter_rd2b_new_4, i32* @counter_rd2b, align 4

ST_1: stg_207 [1/1] 0.00ns
.new21:0  br i1 %counter_rd2_flag_3, label %mergeST18, label %.new19

ST_1: stg_208 [1/1] 0.00ns
mergeST18:0  store i32 %counter_rd2_new_3, i32* @counter_rd2, align 4

ST_1: stg_209 [1/1] 0.00ns
.new19:0  br i1 %counter_rd1b_flag_2, label %mergeST16, label %.new17

ST_1: stg_210 [1/1] 0.00ns
mergeST16:0  store i32 %counter_rd1b_new_2, i32* @counter_rd1b, align 4

ST_1: stg_211 [1/1] 0.00ns
.new17:0  br i1 %counter_rd1_flag_1, label %mergeST14, label %.new15

ST_1: stg_212 [1/1] 0.00ns
mergeST14:0  store i32 %counter_rd1_new_1, i32* @counter_rd1, align 4

ST_1: tmp_54 [1/1] 2.52ns
.new15:0  %tmp_54 = icmp eq i32 %counter_loc_1, 64

ST_1: tmp_55 [1/1] 2.52ns
.new15:1  %tmp_55 = icmp eq i32 %counter_loc_1, 21696

ST_1: p_begin2buffer_flag [1/1] 1.37ns
.new15:2  %p_begin2buffer_flag = or i1 %tmp_55, %begin2buffer_flag

ST_1: not_tmp_s [1/1] 1.37ns
.new15:3  %not_tmp_s = xor i1 %tmp_55, true

ST_1: p_counter_flag_1 [1/1] 1.37ns
.new15:4  %p_counter_flag_1 = or i1 %tmp_55, %counter_flag_1

ST_1: p_counter_new_1 [1/1] 1.37ns
.new15:5  %p_counter_new_1 = select i1 %tmp_55, i32 0, i32 %counter_new_1

ST_1: tmp_56 [1/1] 2.52ns
.new15:6  %tmp_56 = icmp eq i32 %counter2_loc, 52884

ST_1: stg_220 [1/1] 0.00ns
.new15:7  br i1 %p_counter_flag_1, label %mergeST3, label %._crit_edge257.i.new4

ST_1: stg_221 [1/1] 0.00ns
mergeST3:0  store i32 %p_counter_new_1, i32* @counter, align 4

ST_1: stg_222 [1/1] 0.00ns
._crit_edge257.i.new4:0  br i1 %p_begin2buffer_flag, label %mergeST2, label %._crit_edge257.i.new

ST_1: stg_223 [1/1] 0.00ns
mergeST2:0  store i1 %not_tmp_s, i1* @begin2buffer, align 1

ST_1: p_s [1/1] 1.37ns
._crit_edge257.i.new:0  %p_s = or i1 %tmp_56, %tmp_54

ST_1: not_tmp_1 [1/1] 1.37ns
._crit_edge257.i.new:1  %not_tmp_1 = xor i1 %tmp_56, true

ST_1: p_counter2_flag [1/1] 1.37ns
._crit_edge257.i.new:2  %p_counter2_flag = or i1 %tmp_56, %readbuffer_load

ST_1: p_counter2_loc [1/1] 1.37ns
._crit_edge257.i.new:3  %p_counter2_loc = select i1 %tmp_56, i32 0, i32 %counter2_loc

ST_1: tmp_57 [1/1] 2.52ns
._crit_edge257.i.new:4  %tmp_57 = icmp eq i32 %counter3_loc_1, 5760

ST_1: stg_229 [1/1] 0.00ns
._crit_edge257.i.new:5  br i1 %p_counter2_flag, label %mergeST10, label %._crit_edge258.i.new11

ST_1: stg_230 [1/1] 0.00ns
mergeST10:0  store i32 %p_counter2_loc, i32* @counter2, align 4

ST_1: stg_231 [1/1] 0.00ns
._crit_edge258.i.new11:0  br i1 %p_s, label %mergeST1, label %._crit_edge258.i.new

ST_1: stg_232 [1/1] 0.00ns
mergeST1:0  store i1 %not_tmp_1, i1* @readbuffer, align 1

ST_1: p_begin2pad_flag [1/1] 1.37ns
._crit_edge258.i.new:0  %p_begin2pad_flag = or i1 %tmp_57, %tmp_56

ST_1: not_tmp_2 [1/1] 1.37ns
._crit_edge258.i.new:1  %not_tmp_2 = xor i1 %tmp_57, true

ST_1: tmp14 [1/1] 1.37ns
._crit_edge258.i.new:2  %tmp14 = or i1 %tmp_48, %tmp_57

ST_1: p_buff_in_flag_1 [1/1] 1.37ns
._crit_edge258.i.new:3  %p_buff_in_flag_1 = or i1 %tmp14, %tmp_47

ST_1: p_buff_in_new_1 [1/1] 1.37ns
._crit_edge258.i.new:4  %p_buff_in_new_1 = and i1 %tmp_47, %not_tmp_2

ST_1: tmp15 [1/1] 1.37ns
._crit_edge258.i.new:5  %tmp15 = or i1 %tmp_49, %tmp_52

ST_1: tmp16 [1/1] 1.37ns
._crit_edge258.i.new:6  %tmp16 = or i1 %sel_tmp26, %tmp_57

ST_1: tmp17 [1/1] 1.37ns
._crit_edge258.i.new:7  %tmp17 = or i1 %tmp16, %sel_tmp24

ST_1: p_buff2read_flag_3 [1/1] 1.37ns
._crit_edge258.i.new:8  %p_buff2read_flag_3 = or i1 %tmp17, %tmp15

ST_1: not_tmp_5 [1/1] 1.37ns
._crit_edge258.i.new:9  %not_tmp_5 = xor i1 %tmp_57, true

ST_1: newSel_cast [1/1] 1.37ns
._crit_edge258.i.new:10  %newSel_cast = select i1 %not_tmp_5, i2 -1, i2 0

ST_1: newSel1 [1/1] 1.37ns
._crit_edge258.i.new:11  %newSel1 = select i1 %sel_tmp24, i2 -2, i2 %sel_tmp262_cast

ST_1: newSel2 [1/1] 1.37ns
._crit_edge258.i.new:12  %newSel2 = select i1 %tmp16, i2 %newSel_cast, i2 %newSel1

ST_1: tmp18 [1/1] 1.37ns
._crit_edge258.i.new:13  %tmp18 = or i1 %begin2pad_load, %tmp_57

ST_1: p_counter_pad_flag_1 [1/1] 1.37ns
._crit_edge258.i.new:14  %p_counter_pad_flag_1 = or i1 %tmp18, %tmp_53

ST_1: tmp_59 [1/1] 1.37ns
._crit_edge258.i.new:15  %tmp_59 = or i1 %tmp_57, %tmp_53

ST_1: p_counter_pad_new_1 [1/1] 1.37ns
._crit_edge258.i.new:16  %p_counter_pad_new_1 = select i1 %tmp_59, i32 0, i32 %counter_pad_loc

ST_1: p_counter3_flag_1 [1/1] 1.37ns
._crit_edge258.i.new:17  %p_counter3_flag_1 = or i1 %tmp_57, %counter3_flag_1

ST_1: p_counter3_loc_1 [1/1] 1.37ns
._crit_edge258.i.new:18  %p_counter3_loc_1 = select i1 %tmp_57, i32 0, i32 %counter3_loc_1

ST_1: stg_252 [1/1] 0.00ns
._crit_edge258.i.new:20  br i1 %p_counter3_flag_1, label %mergeST24, label %._crit_edge259.i.new25

ST_1: stg_253 [1/1] 0.00ns
mergeST24:0  store i32 %p_counter3_loc_1, i32* @counter3, align 4

ST_1: stg_254 [1/1] 0.00ns
._crit_edge259.i.new25:0  br i1 %p_counter_pad_flag_1, label %mergeST22, label %._crit_edge259.i.new23

ST_1: stg_255 [1/1] 0.00ns
mergeST22:0  store i32 %p_counter_pad_new_1, i32* @counter_pad, align 4

ST_1: stg_256 [1/1] 0.00ns
._crit_edge259.i.new23:0  br i1 %p_buff2read_flag_3, label %mergeST12, label %._crit_edge259.i.new13

ST_1: stg_257 [1/1] 0.00ns
mergeST12:0  store i2 %newSel2, i2* @buff2read, align 1

ST_1: stg_258 [1/1] 0.00ns
._crit_edge259.i.new13:0  br i1 %p_buff_in_flag_1, label %mergeST6, label %._crit_edge259.i.new7

ST_1: stg_259 [1/1] 0.00ns
mergeST6:0  store i1 %p_buff_in_new_1, i1* @buff_in, align 1

ST_1: stg_260 [1/1] 0.00ns
._crit_edge259.i.new7:0  br i1 %p_begin2pad_flag, label %mergeST, label %._crit_edge259.i.new

ST_1: stg_261 [1/1] 0.00ns
mergeST:0  store i1 %not_tmp_2, i1* @begin2pad, align 1


 <State 2>: 11.98ns
ST_2: stg_262 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %src_V_V), !map !7

ST_2: stg_263 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dst_V), !map !11

ST_2: stg_264 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sof_dst_V), !map !15

ST_2: stg_265 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %eol_dst_V), !map !19

ST_2: stg_266 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_valid_dst_V), !map !23

ST_2: stg_267 [1/1] 0.00ns
_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_valid_V), !map !27

ST_2: stg_268 [1/1] 0.00ns
_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sof_src_V), !map !31

ST_2: stg_269 [1/1] 0.00ns
_ifconv:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %hsync_V), !map !35

ST_2: stg_270 [1/1] 0.00ns
_ifconv:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %vsync_V), !map !39

ST_2: stg_271 [1/1] 0.00ns
_ifconv:9  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @str) nounwind

ST_2: stg_272 [1/1] 0.00ns
_ifconv:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_2: stg_273 [1/1] 0.00ns
_ifconv:11  call void (...)* @_ssdm_op_SpecInterface(i16* %src_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_2: stg_274 [1/1] 0.00ns
_ifconv:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_2: rbegin [1/1] 0.00ns
_ifconv:13  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str4) nounwind

ST_2: stg_276 [1/1] 0.00ns
_ifconv:14  call void (...)* @_ssdm_op_SpecMemCore([64 x i16]* @linebuffer2_V, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: tmp2i_V [1/2] 2.39ns
._crit_edge243.i_ifconv:21  %tmp2i_V = load i16* %linebuffer1_V_addr_1, align 2

ST_2: p_0131_0_i [1/1] 1.37ns
._crit_edge243.i_ifconv:22  %p_0131_0_i = select i1 %icmp, i16 %tmp2i_V, i16 0

ST_2: tmp2i_V_1 [1/2] 2.39ns
._crit_edge243.i_ifconv:29  %tmp2i_V_1 = load i16* %linebuffer1b_V_addr_1, align 2

ST_2: p_0131_1_i [1/1] 1.37ns
._crit_edge243.i_ifconv:30  %p_0131_1_i = select i1 %icmp4, i16 %tmp2i_V_1, i16 0

ST_2: tmp2i_V_2 [1/2] 2.39ns
._crit_edge243.i_ifconv:37  %tmp2i_V_2 = load i16* %linebuffer2_V_addr_1, align 2

ST_2: p_0131_2_i [1/1] 1.37ns
._crit_edge243.i_ifconv:38  %p_0131_2_i = select i1 %icmp7, i16 %tmp2i_V_2, i16 0

ST_2: tmp2i_V_3 [1/2] 2.39ns
._crit_edge243.i_ifconv:44  %tmp2i_V_3 = load i16* %linebuffer2b_V_addr_1, align 2

ST_2: p_0131_3_i [1/1] 1.37ns
._crit_edge243.i_ifconv:45  %p_0131_3_i = select i1 %icmp1, i16 %tmp2i_V_3, i16 0

ST_2: sel_tmp19 [1/1] 1.37ns
._crit_edge243.i_ifconv:75  %sel_tmp19 = select i1 %sel_tmp, i16 %p_0131_0_i, i16 0

ST_2: sel_tmp20 [1/1] 1.37ns
._crit_edge243.i_ifconv:76  %sel_tmp20 = select i1 %sel_tmp9, i16 %p_0131_1_i, i16 %sel_tmp19

ST_2: sel_tmp21 [1/1] 1.37ns
._crit_edge243.i_ifconv:77  %sel_tmp21 = select i1 %sel_tmp5, i16 %p_0131_2_i, i16 %sel_tmp20

ST_2: sel_tmp22 [1/1] 1.37ns
._crit_edge243.i_ifconv:78  %sel_tmp22 = select i1 %sel_tmp7, i16 %p_0131_3_i, i16 %sel_tmp21

ST_2: p_0131_8_i [1/1] 1.37ns
._crit_edge243.i_ifconv:79  %p_0131_8_i = select i1 %readbuffer_load, i16 %sel_tmp22, i16 0

ST_2: p_0131_9_i [1/1] 1.37ns
._crit_edge243.i_ifconv:89  %p_0131_9_i = select i1 %begin2pad_load, i16 0, i16 %p_0131_8_i

ST_2: beginvsync_load [1/1] 0.00ns
._crit_edge243.i_ifconv:90  %beginvsync_load = load i1* @beginvsync, align 1

ST_2: counter_vsync_load [1/1] 0.00ns
._crit_edge243.i_ifconv:91  %counter_vsync_load = load i32* @counter_vsync, align 4

ST_2: tmp_25 [1/1] 2.44ns
._crit_edge243.i_ifconv:92  %tmp_25 = add nsw i32 %counter_vsync_load, 1

ST_2: counter_vsync_loc [1/1] 1.37ns
._crit_edge243.i_ifconv:93  %counter_vsync_loc = select i1 %beginvsync_load, i32 %tmp_25, i32 %counter_vsync_load

ST_2: p_215_i [1/1] 1.37ns
._crit_edge243.i_ifconv:103  %p_215_i = or i1 %tmp5, %tmp3

ST_2: tmp6 [1/1] 1.37ns
._crit_edge243.i_ifconv:119  %tmp6 = or i1 %cond_vld1, %cond_vld2

ST_2: tmp8 [1/1] 1.37ns
._crit_edge243.i_ifconv:121  %tmp8 = or i1 %tmp7, %cond_vld3

ST_2: p_i [1/1] 1.37ns
._crit_edge243.i_ifconv:122  %p_i = or i1 %tmp8, %tmp6

ST_2: tmp9 [1/1] 1.37ns
._crit_edge243.i_ifconv:138  %tmp9 = or i1 %cond_hsync1, %cond_hsync2

ST_2: tmp11 [1/1] 1.37ns
._crit_edge243.i_ifconv:140  %tmp11 = or i1 %tmp10, %cond_hsync3

ST_2: p_216_i [1/1] 1.37ns
._crit_edge243.i_ifconv:141  %p_216_i = or i1 %tmp11, %tmp9

ST_2: cond_vsync [1/1] 2.52ns
._crit_edge243.i_ifconv:142  %cond_vsync = icmp eq i32 %counter_vsync_loc, 5

ST_2: stg_303 [1/1] 0.00ns
mergeST8:1  br label %.new9

ST_2: stg_304 [1/1] 0.00ns
mergeST5:1  br label %.new_ifconv

ST_2: stg_305 [1/1] 0.00ns
mergeST20:1  br label %.new21

ST_2: stg_306 [1/1] 0.00ns
mergeST18:1  br label %.new19

ST_2: stg_307 [1/1] 0.00ns
mergeST16:1  br label %.new17

ST_2: stg_308 [1/1] 0.00ns
mergeST14:1  br label %.new15

ST_2: stg_309 [1/1] 0.00ns
mergeST3:1  br label %._crit_edge257.i.new4

ST_2: stg_310 [1/1] 0.00ns
mergeST2:1  br label %._crit_edge257.i.new

ST_2: stg_311 [1/1] 0.00ns
mergeST10:1  br label %._crit_edge258.i.new11

ST_2: stg_312 [1/1] 0.00ns
mergeST1:1  br label %._crit_edge258.i.new

ST_2: tmp_58 [1/1] 2.52ns
._crit_edge258.i.new:19  %tmp_58 = icmp eq i32 %counter_vsync_loc, 10

ST_2: stg_314 [1/1] 0.00ns
mergeST24:1  br label %._crit_edge259.i.new25

ST_2: stg_315 [1/1] 0.00ns
mergeST22:1  br label %._crit_edge259.i.new23

ST_2: stg_316 [1/1] 0.00ns
mergeST12:1  br label %._crit_edge259.i.new13

ST_2: stg_317 [1/1] 0.00ns
mergeST6:1  br label %._crit_edge259.i.new7

ST_2: stg_318 [1/1] 0.00ns
mergeST:1  br label %._crit_edge259.i.new

ST_2: p_beginvsync_flag [1/1] 1.37ns
._crit_edge259.i.new:0  %p_beginvsync_flag = or i1 %tmp_58, %tmp_57

ST_2: not_tmp_4 [1/1] 1.37ns
._crit_edge259.i.new:1  %not_tmp_4 = xor i1 %tmp_58, true

ST_2: p_counter_vsync_flag [1/1] 1.37ns
._crit_edge259.i.new:2  %p_counter_vsync_flag = or i1 %tmp_58, %beginvsync_load

ST_2: p_counter_vsync_loc [1/1] 1.37ns
._crit_edge259.i.new:3  %p_counter_vsync_loc = select i1 %tmp_58, i32 0, i32 %counter_vsync_loc

ST_2: stg_323 [1/1] 0.00ns
._crit_edge259.i.new:4  call void @_ssdm_op_Write.ap_auto.i16P(i16* %dst_V, i16 %p_0131_9_i)

ST_2: stg_324 [1/1] 0.00ns
._crit_edge259.i.new:5  call void @_ssdm_op_Write.ap_auto.i1P(i1* %sof_dst_V, i1 %tmp_26)

ST_2: stg_325 [1/1] 0.00ns
._crit_edge259.i.new:6  call void @_ssdm_op_Write.ap_auto.i1P(i1* %eol_dst_V, i1 %p_215_i)

ST_2: stg_326 [1/1] 0.00ns
._crit_edge259.i.new:7  call void @_ssdm_op_Write.ap_auto.i1P(i1* %dst_valid_dst_V, i1 %p_i)

ST_2: stg_327 [1/1] 0.00ns
._crit_edge259.i.new:8  call void @_ssdm_op_Write.ap_auto.i1P(i1* %hsync_V, i1 %p_216_i)

ST_2: stg_328 [1/1] 0.00ns
._crit_edge259.i.new:9  call void @_ssdm_op_Write.ap_auto.i1P(i1* %vsync_V, i1 %cond_vsync)

ST_2: rend [1/1] 0.00ns
._crit_edge259.i.new:10  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str4, i32 %rbegin) nounwind

ST_2: stg_330 [1/1] 0.00ns
._crit_edge259.i.new:11  br i1 %p_counter_vsync_flag, label %mergeST27, label %hls_cropping_vert.exit.new28

ST_2: stg_331 [1/1] 0.00ns
mergeST27:0  store i32 %p_counter_vsync_loc, i32* @counter_vsync, align 4

ST_2: stg_332 [1/1] 0.00ns
mergeST27:1  br label %hls_cropping_vert.exit.new28

ST_2: stg_333 [1/1] 0.00ns
hls_cropping_vert.exit.new28:0  br i1 %p_beginvsync_flag, label %mergeST26, label %hls_cropping_vert.exit.new

ST_2: stg_334 [1/1] 0.00ns
mergeST26:0  store i1 %not_tmp_4, i1* @beginvsync, align 1

ST_2: stg_335 [1/1] 0.00ns
mergeST26:1  br label %hls_cropping_vert.exit.new

ST_2: stg_336 [1/1] 0.00ns
hls_cropping_vert.exit.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ src_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6c82140; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x6c82020; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sof_dst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x6c82650; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eol_dst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x71c2800; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_valid_dst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x71c2bf0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ src_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x71c2b60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sof_src_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x71c2ad0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hsync_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x71c1570; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vsync_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7a2be90; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ begin2pad]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2a540; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ readbuffer]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2a4b0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ begin2buffer]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2c040; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2c1f0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ col_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2b620; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buff_in]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2a810; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ col_counter2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2b350; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ linebuffer1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x7a2b230; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuffer1b_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x7a2af60; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ linebuffer2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x7a2aed0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuffer2b_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x7a2ae40; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ counter2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2adb0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buff2read]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2ad20; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ counter_rd1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2a6f0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ counter_rd1b]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2b2c0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ counter_rd2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2ac00; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ counter_rd2b]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2ac90; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ counter_pad]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2ab70; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ counter3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2b470; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ beginvsync]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2b1a0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ counter_vsync]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7a2b110; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V                 (read           ) [ 000]
valid_tmp             (read           ) [ 000]
sof_init              (read           ) [ 000]
begin2pad_load        (load           ) [ 011]
readbuffer_load       (load           ) [ 011]
begin2buffer_load     (load           ) [ 000]
counter_load          (load           ) [ 000]
col_counter_load      (load           ) [ 000]
brmerge               (or             ) [ 000]
p_counter_load        (select         ) [ 000]
p_col_counter_load    (select         ) [ 000]
not_brmerge           (xor            ) [ 000]
begin2buffer_flag     (and            ) [ 000]
begin2buffer_loc      (or             ) [ 000]
counter_loc           (select         ) [ 000]
col_counter_loc       (select         ) [ 000]
tmp                   (and            ) [ 010]
buff_in_load          (load           ) [ 010]
col_counter2_load     (load           ) [ 000]
stg_22                (br             ) [ 000]
tmp_1                 (add            ) [ 000]
stg_24                (br             ) [ 000]
tmp_4                 (sext           ) [ 000]
linebuffer1_V_addr    (getelementptr  ) [ 000]
stg_27                (store          ) [ 000]
linebuffer1b_V_addr   (getelementptr  ) [ 000]
stg_29                (store          ) [ 000]
tmp_5                 (add            ) [ 000]
stg_31                (br             ) [ 000]
tmp_2                 (sext           ) [ 000]
linebuffer2_V_addr    (getelementptr  ) [ 000]
stg_34                (store          ) [ 000]
linebuffer2b_V_addr   (getelementptr  ) [ 000]
stg_36                (store          ) [ 000]
tmp_3                 (add            ) [ 000]
stg_38                (br             ) [ 000]
counter_flag_1        (phi            ) [ 000]
counter_new_1         (phi            ) [ 000]
counter_loc_1         (phi            ) [ 000]
col_counter_flag_2    (phi            ) [ 000]
col_counter_new_2     (phi            ) [ 000]
col_counter_loc_2     (phi            ) [ 000]
col_counter2_flag_1   (phi            ) [ 000]
col_counter2_loc_1    (phi            ) [ 000]
counter2_load         (load           ) [ 000]
buff2read_load        (load           ) [ 000]
counter_rd1_load      (load           ) [ 000]
counter_rd1b_load     (load           ) [ 000]
counter_rd2_load      (load           ) [ 000]
counter_rd2b_load     (load           ) [ 000]
tmp_6                 (add            ) [ 000]
tmp_7                 (icmp           ) [ 000]
tmp_8                 (partselect     ) [ 000]
icmp                  (icmp           ) [ 011]
tmp_9                 (icmp           ) [ 000]
tmp_s                 (sext           ) [ 000]
linebuffer1_V_addr_1  (getelementptr  ) [ 011]
tmp_10                (add            ) [ 000]
tmp_11                (partselect     ) [ 000]
icmp4                 (icmp           ) [ 011]
tmp_12                (icmp           ) [ 000]
tmp_13                (sext           ) [ 000]
linebuffer1b_V_addr_1 (getelementptr  ) [ 011]
tmp_14                (add            ) [ 000]
tmp_15                (partselect     ) [ 000]
icmp7                 (icmp           ) [ 011]
tmp_16                (icmp           ) [ 000]
tmp_17                (sext           ) [ 000]
linebuffer2_V_addr_1  (getelementptr  ) [ 011]
tmp_18                (add            ) [ 000]
tmp_19                (partselect     ) [ 000]
icmp1                 (icmp           ) [ 011]
tmp_20                (sext           ) [ 000]
linebuffer2b_V_addr_1 (getelementptr  ) [ 011]
tmp_21                (add            ) [ 000]
counter2_loc          (select         ) [ 000]
sel_tmp               (and            ) [ 011]
sel_tmp1              (xor            ) [ 000]
sel_tmp2              (and            ) [ 000]
sel_tmp3              (xor            ) [ 000]
sel_tmp4              (and            ) [ 000]
sel_tmp5              (and            ) [ 011]
sel_tmp6              (xor            ) [ 000]
tmp1                  (and            ) [ 000]
sel_tmp7              (and            ) [ 011]
tmp345_demorgan       (or             ) [ 000]
tmp2                  (xor            ) [ 000]
counter_rd1_flag      (and            ) [ 000]
sel_tmp8              (select         ) [ 000]
sel_tmp9              (and            ) [ 011]
sel_tmp10             (select         ) [ 000]
sel_tmp11             (select         ) [ 000]
sel_tmp12             (select         ) [ 000]
counter_rd1_loc       (select         ) [ 000]
sel_tmp13             (select         ) [ 000]
sel_tmp14             (select         ) [ 000]
sel_tmp15             (select         ) [ 000]
counter_rd1b_loc      (select         ) [ 000]
sel_tmp16             (select         ) [ 000]
sel_tmp17             (select         ) [ 000]
counter_rd2_loc       (select         ) [ 000]
sel_tmp18             (select         ) [ 000]
counter_rd2b_loc      (select         ) [ 000]
counter_pad_load      (load           ) [ 000]
counter3_load         (load           ) [ 000]
tmp_22                (add            ) [ 000]
tmp_23                (icmp           ) [ 000]
tmp_24                (add            ) [ 000]
tmp_24_counter3_load  (select         ) [ 000]
counter_pad_loc       (select         ) [ 000]
counter3_flag_1       (and            ) [ 000]
counter3_loc_1        (select         ) [ 000]
tmp_26                (icmp           ) [ 011]
cond_eol1             (icmp           ) [ 000]
cond_eol2             (icmp           ) [ 000]
cond_eol3             (icmp           ) [ 000]
cond_eol4             (icmp           ) [ 000]
cond_eol5             (icmp           ) [ 000]
tmp3                  (or             ) [ 011]
tmp4                  (or             ) [ 000]
tmp5                  (or             ) [ 011]
tmp_27                (icmp           ) [ 000]
tmp_28                (icmp           ) [ 000]
cond_vld1             (and            ) [ 011]
tmp_29                (icmp           ) [ 000]
tmp_30                (icmp           ) [ 000]
cond_vld2             (and            ) [ 011]
tmp_31                (icmp           ) [ 000]
tmp_32                (icmp           ) [ 000]
cond_vld3             (and            ) [ 011]
tmp_33                (icmp           ) [ 000]
tmp_34                (icmp           ) [ 000]
cond_vld4             (and            ) [ 000]
tmp_35                (icmp           ) [ 000]
tmp_36                (icmp           ) [ 000]
cond_vld5             (and            ) [ 000]
tmp7                  (or             ) [ 011]
tmp_37                (icmp           ) [ 000]
tmp_38                (icmp           ) [ 000]
cond_hsync1           (and            ) [ 011]
tmp_39                (icmp           ) [ 000]
tmp_40                (icmp           ) [ 000]
cond_hsync2           (and            ) [ 011]
tmp_41                (icmp           ) [ 000]
tmp_42                (icmp           ) [ 000]
cond_hsync3           (and            ) [ 011]
tmp_43                (icmp           ) [ 000]
tmp_44                (icmp           ) [ 000]
cond_hsync4           (and            ) [ 000]
tmp_45                (icmp           ) [ 000]
tmp_46                (icmp           ) [ 000]
cond_hsync5           (and            ) [ 000]
tmp10                 (or             ) [ 011]
tmp_47                (icmp           ) [ 000]
tmp_48                (icmp           ) [ 000]
p_col_counter2_loc_1  (select         ) [ 000]
col_counter_flag_3    (or             ) [ 011]
col_counter_new_3     (select         ) [ 000]
not_tmp_3             (xor            ) [ 000]
p_col_counter2_flag_1 (and            ) [ 000]
col_counter2_flag_3   (or             ) [ 011]
col_counter2_new_3    (select         ) [ 000]
tmp_49                (icmp           ) [ 000]
stg_170               (br             ) [ 000]
stg_171               (store          ) [ 000]
stg_172               (br             ) [ 000]
stg_173               (store          ) [ 000]
tmp_50                (icmp           ) [ 000]
tmp_51                (icmp           ) [ 000]
tmp_52                (icmp           ) [ 000]
p_counter_rd2b_loc    (select         ) [ 000]
sel_tmp23             (xor            ) [ 000]
sel_tmp24             (and            ) [ 000]
sel_tmp259_demorgan   (or             ) [ 000]
sel_tmp25             (xor            ) [ 000]
sel_tmp26             (and            ) [ 000]
sel_tmp262_cast       (zext           ) [ 000]
counter_rd1_flag_1    (or             ) [ 011]
sel_tmp27             (select         ) [ 000]
sel_tmp28             (select         ) [ 000]
counter_rd1_new_1     (select         ) [ 000]
counter_rd1b_flag_2   (or             ) [ 011]
sel_tmp29             (select         ) [ 000]
counter_rd1b_new_2    (select         ) [ 000]
counter_rd2_flag_3    (or             ) [ 011]
counter_rd2_new_3     (select         ) [ 000]
tmp_50_not            (xor            ) [ 000]
not_sel_tmp           (or             ) [ 000]
tmp_51_not            (xor            ) [ 000]
not_sel_tmp1          (or             ) [ 000]
tmp12                 (and            ) [ 000]
tmp13                 (and            ) [ 000]
sel_tmp30             (and            ) [ 000]
counter_rd2b_flag_4   (or             ) [ 011]
sel_tmp31             (select         ) [ 000]
sel_tmp32             (select         ) [ 000]
counter_rd2b_new_4    (select         ) [ 000]
tmp_53                (icmp           ) [ 000]
stg_205               (br             ) [ 000]
stg_206               (store          ) [ 000]
stg_207               (br             ) [ 000]
stg_208               (store          ) [ 000]
stg_209               (br             ) [ 000]
stg_210               (store          ) [ 000]
stg_211               (br             ) [ 000]
stg_212               (store          ) [ 000]
tmp_54                (icmp           ) [ 000]
tmp_55                (icmp           ) [ 000]
p_begin2buffer_flag   (or             ) [ 011]
not_tmp_s             (xor            ) [ 000]
p_counter_flag_1      (or             ) [ 011]
p_counter_new_1       (select         ) [ 000]
tmp_56                (icmp           ) [ 000]
stg_220               (br             ) [ 000]
stg_221               (store          ) [ 000]
stg_222               (br             ) [ 000]
stg_223               (store          ) [ 000]
p_s                   (or             ) [ 011]
not_tmp_1             (xor            ) [ 000]
p_counter2_flag       (or             ) [ 011]
p_counter2_loc        (select         ) [ 000]
tmp_57                (icmp           ) [ 011]
stg_229               (br             ) [ 000]
stg_230               (store          ) [ 000]
stg_231               (br             ) [ 000]
stg_232               (store          ) [ 000]
p_begin2pad_flag      (or             ) [ 011]
not_tmp_2             (xor            ) [ 000]
tmp14                 (or             ) [ 000]
p_buff_in_flag_1      (or             ) [ 011]
p_buff_in_new_1       (and            ) [ 000]
tmp15                 (or             ) [ 000]
tmp16                 (or             ) [ 000]
tmp17                 (or             ) [ 000]
p_buff2read_flag_3    (or             ) [ 011]
not_tmp_5             (xor            ) [ 000]
newSel_cast           (select         ) [ 000]
newSel1               (select         ) [ 000]
newSel2               (select         ) [ 000]
tmp18                 (or             ) [ 000]
p_counter_pad_flag_1  (or             ) [ 011]
tmp_59                (or             ) [ 000]
p_counter_pad_new_1   (select         ) [ 000]
p_counter3_flag_1     (or             ) [ 011]
p_counter3_loc_1      (select         ) [ 000]
stg_252               (br             ) [ 000]
stg_253               (store          ) [ 000]
stg_254               (br             ) [ 000]
stg_255               (store          ) [ 000]
stg_256               (br             ) [ 000]
stg_257               (store          ) [ 000]
stg_258               (br             ) [ 000]
stg_259               (store          ) [ 000]
stg_260               (br             ) [ 000]
stg_261               (store          ) [ 000]
stg_262               (specbitsmap    ) [ 000]
stg_263               (specbitsmap    ) [ 000]
stg_264               (specbitsmap    ) [ 000]
stg_265               (specbitsmap    ) [ 000]
stg_266               (specbitsmap    ) [ 000]
stg_267               (specbitsmap    ) [ 000]
stg_268               (specbitsmap    ) [ 000]
stg_269               (specbitsmap    ) [ 000]
stg_270               (specbitsmap    ) [ 000]
stg_271               (spectopmodule  ) [ 000]
stg_272               (specinterface  ) [ 000]
stg_273               (specinterface  ) [ 000]
stg_274               (specpipeline   ) [ 000]
rbegin                (specregionbegin) [ 000]
stg_276               (specmemcore    ) [ 000]
tmp2i_V               (load           ) [ 000]
p_0131_0_i            (select         ) [ 000]
tmp2i_V_1             (load           ) [ 000]
p_0131_1_i            (select         ) [ 000]
tmp2i_V_2             (load           ) [ 000]
p_0131_2_i            (select         ) [ 000]
tmp2i_V_3             (load           ) [ 000]
p_0131_3_i            (select         ) [ 000]
sel_tmp19             (select         ) [ 000]
sel_tmp20             (select         ) [ 000]
sel_tmp21             (select         ) [ 000]
sel_tmp22             (select         ) [ 000]
p_0131_8_i            (select         ) [ 000]
p_0131_9_i            (select         ) [ 000]
beginvsync_load       (load           ) [ 000]
counter_vsync_load    (load           ) [ 000]
tmp_25                (add            ) [ 000]
counter_vsync_loc     (select         ) [ 000]
p_215_i               (or             ) [ 000]
tmp6                  (or             ) [ 000]
tmp8                  (or             ) [ 000]
p_i                   (or             ) [ 000]
tmp9                  (or             ) [ 000]
tmp11                 (or             ) [ 000]
p_216_i               (or             ) [ 000]
cond_vsync            (icmp           ) [ 000]
stg_303               (br             ) [ 000]
stg_304               (br             ) [ 000]
stg_305               (br             ) [ 000]
stg_306               (br             ) [ 000]
stg_307               (br             ) [ 000]
stg_308               (br             ) [ 000]
stg_309               (br             ) [ 000]
stg_310               (br             ) [ 000]
stg_311               (br             ) [ 000]
stg_312               (br             ) [ 000]
tmp_58                (icmp           ) [ 000]
stg_314               (br             ) [ 000]
stg_315               (br             ) [ 000]
stg_316               (br             ) [ 000]
stg_317               (br             ) [ 000]
stg_318               (br             ) [ 000]
p_beginvsync_flag     (or             ) [ 011]
not_tmp_4             (xor            ) [ 000]
p_counter_vsync_flag  (or             ) [ 011]
p_counter_vsync_loc   (select         ) [ 000]
stg_323               (write          ) [ 000]
stg_324               (write          ) [ 000]
stg_325               (write          ) [ 000]
stg_326               (write          ) [ 000]
stg_327               (write          ) [ 000]
stg_328               (write          ) [ 000]
rend                  (specregionend  ) [ 000]
stg_330               (br             ) [ 000]
stg_331               (store          ) [ 000]
stg_332               (br             ) [ 000]
stg_333               (br             ) [ 000]
stg_334               (store          ) [ 000]
stg_335               (br             ) [ 000]
stg_336               (ret            ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sof_dst_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof_dst_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="eol_dst_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eol_dst_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_valid_dst_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_valid_dst_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_valid_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_valid_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sof_src_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof_src_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="hsync_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hsync_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vsync_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsync_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="begin2pad">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="begin2pad"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="readbuffer">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readbuffer"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="begin2buffer">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="begin2buffer"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="counter">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="col_counter">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_counter"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buff_in">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_in"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="col_counter2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_counter2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="linebuffer1_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer1_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="linebuffer1b_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer1b_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="linebuffer2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer2_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="linebuffer2b_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer2b_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="counter2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buff2read">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff2read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="counter_rd1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_rd1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="counter_rd1b">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_rd1b"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="counter_rd2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_rd2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="counter_rd2b">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_rd2b"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="counter_pad">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_pad"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="counter3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="beginvsync">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beginvsync"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="counter_vsync">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vsync"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_V_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="valid_tmp_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valid_tmp/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sof_init_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_init/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="stg_323_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_323/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="stg_324_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="1"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_324/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="stg_325_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_325/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="stg_326_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_326/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="stg_327_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_327/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="stg_328_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_328/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="linebuffer1_V_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer1_V_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="210" dir="1" index="2" bw="16" slack="2147483647"/>
<pin id="264" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_27/1 tmp2i_V/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="linebuffer1b_V_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer1b_V_addr/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="0" index="3" bw="6" slack="0"/>
<pin id="274" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="223" dir="1" index="2" bw="16" slack="2147483647"/>
<pin id="275" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_29/1 tmp2i_V_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="linebuffer2_V_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer2_V_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="237" dir="0" index="3" bw="6" slack="0"/>
<pin id="238" dir="0" index="4" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="16" slack="0"/>
<pin id="239" dir="1" index="5" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_34/1 tmp2i_V_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="linebuffer2b_V_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer2b_V_addr/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="292" dir="0" index="3" bw="6" slack="0"/>
<pin id="293" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="252" dir="1" index="2" bw="16" slack="2147483647"/>
<pin id="294" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_36/1 tmp2i_V_3/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="linebuffer1_V_addr_1_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer1_V_addr_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="linebuffer1b_V_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer1b_V_addr_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="linebuffer2_V_addr_1_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer2_V_addr_1/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="linebuffer2b_V_addr_1_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="0"/>
<pin id="289" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer2b_V_addr_1/1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="counter_flag_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="counter_flag_1_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="4" bw="1" slack="0"/>
<pin id="305" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_flag_1/1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="counter_new_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="311" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_new_1 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="counter_new_1_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="4" bw="32" slack="0"/>
<pin id="318" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_new_1/1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="counter_loc_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="323" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="counter_loc_1_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="32" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="4" bw="32" slack="0"/>
<pin id="330" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_loc_1/1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="col_counter_flag_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_counter_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="col_counter_flag_2_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="4" bw="1" slack="0"/>
<pin id="341" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_counter_flag_2/1 "/>
</bind>
</comp>

<comp id="344" class="1005" name="col_counter_new_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="346" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_counter_new_2 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="col_counter_new_2_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="4" bw="32" slack="0"/>
<pin id="353" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_counter_new_2/1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="col_counter_loc_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="359" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_counter_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="col_counter_loc_2_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="32" slack="0"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="4" bw="32" slack="0"/>
<pin id="366" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_counter_loc_2/1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="col_counter2_flag_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_counter2_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="col_counter2_flag_1_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="4" bw="1" slack="0"/>
<pin id="377" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_counter2_flag_1/1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="col_counter2_loc_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="384" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_counter2_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="col_counter2_loc_1_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="4" bw="32" slack="0"/>
<pin id="391" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_counter2_loc_1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="begin2pad_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="begin2pad_load/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="readbuffer_load_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readbuffer_load/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="begin2buffer_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="begin2buffer_load/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="counter_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="col_counter_load_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_counter_load/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="brmerge_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_counter_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="32" slack="0"/>
<pin id="424" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_counter_load/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_col_counter_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="32" slack="0"/>
<pin id="432" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_col_counter_load/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="not_brmerge_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_brmerge/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="begin2buffer_flag_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="begin2buffer_flag/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="begin2buffer_loc_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="begin2buffer_loc/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="counter_loc_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="32" slack="0"/>
<pin id="461" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_loc/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="col_counter_loc_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_counter_loc/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="buff_in_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_in_load/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="col_counter2_load_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_counter2_load/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_5_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="counter2_load_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter2_load/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="buff2read_load_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff2read_load/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="counter_rd1_load_load_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_rd1_load/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="counter_rd1b_load_load_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_rd1b_load/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="counter_rd2_load_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_rd2_load/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="counter_rd2b_load_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_rd2b_load/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_6_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_7_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="0"/>
<pin id="561" dir="0" index="1" bw="2" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_8_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="26" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="4" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="26" slack="0"/>
<pin id="577" dir="0" index="1" bw="26" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_9_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_s_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_10_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_11_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="26" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="0"/>
<pin id="602" dir="0" index="3" bw="6" slack="0"/>
<pin id="603" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="icmp4_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="26" slack="0"/>
<pin id="610" dir="0" index="1" bw="26" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_12_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="0" index="1" bw="2" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_13_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_14_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_15_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="26" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="0" index="2" bw="4" slack="0"/>
<pin id="635" dir="0" index="3" bw="6" slack="0"/>
<pin id="636" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp7_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="26" slack="0"/>
<pin id="643" dir="0" index="1" bw="26" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp7/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_16_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="0" index="1" bw="2" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_17_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_18_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_19_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="26" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="4" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="26" slack="0"/>
<pin id="676" dir="0" index="1" bw="26" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_20_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_21_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="counter2_loc_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="0" index="2" bw="32" slack="0"/>
<pin id="695" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter2_loc/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sel_tmp_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sel_tmp1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sel_tmp2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sel_tmp3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sel_tmp4_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sel_tmp5_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sel_tmp6_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sel_tmp7_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp345_demorgan_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp345_demorgan/1 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="765" class="1004" name="counter_rd1_flag_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="counter_rd1_flag/1 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sel_tmp8_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="0"/>
<pin id="774" dir="0" index="2" bw="32" slack="0"/>
<pin id="775" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sel_tmp9_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/1 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sel_tmp10_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="0" index="2" bw="32" slack="0"/>
<pin id="789" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp10/1 "/>
</bind>
</comp>

<comp id="793" class="1004" name="sel_tmp11_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="0" index="2" bw="32" slack="0"/>
<pin id="797" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp11/1 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sel_tmp12_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="32" slack="0"/>
<pin id="804" dir="0" index="2" bw="32" slack="0"/>
<pin id="805" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp12/1 "/>
</bind>
</comp>

<comp id="809" class="1004" name="counter_rd1_loc_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="0" index="2" bw="32" slack="0"/>
<pin id="813" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_rd1_loc/1 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sel_tmp13_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="0" index="2" bw="32" slack="0"/>
<pin id="821" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp13/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sel_tmp14_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="0" index="2" bw="32" slack="0"/>
<pin id="829" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp14/1 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sel_tmp15_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="0" index="2" bw="32" slack="0"/>
<pin id="837" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp15/1 "/>
</bind>
</comp>

<comp id="841" class="1004" name="counter_rd1b_loc_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="32" slack="0"/>
<pin id="844" dir="0" index="2" bw="32" slack="0"/>
<pin id="845" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_rd1b_loc/1 "/>
</bind>
</comp>

<comp id="849" class="1004" name="sel_tmp16_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="32" slack="0"/>
<pin id="852" dir="0" index="2" bw="32" slack="0"/>
<pin id="853" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp16/1 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sel_tmp17_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="0"/>
<pin id="860" dir="0" index="2" bw="32" slack="0"/>
<pin id="861" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp17/1 "/>
</bind>
</comp>

<comp id="865" class="1004" name="counter_rd2_loc_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="0" index="2" bw="32" slack="0"/>
<pin id="869" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_rd2_loc/1 "/>
</bind>
</comp>

<comp id="873" class="1004" name="sel_tmp18_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="0" index="2" bw="32" slack="0"/>
<pin id="877" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp18/1 "/>
</bind>
</comp>

<comp id="881" class="1004" name="counter_rd2b_loc_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="0" index="2" bw="32" slack="0"/>
<pin id="885" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_rd2b_loc/1 "/>
</bind>
</comp>

<comp id="889" class="1004" name="counter_pad_load_load_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_pad_load/1 "/>
</bind>
</comp>

<comp id="893" class="1004" name="counter3_load_load_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter3_load/1 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_22_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_23_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="0" index="1" bw="32" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_24_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_24_counter3_load_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="0" index="2" bw="32" slack="0"/>
<pin id="919" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24_counter3_load/1 "/>
</bind>
</comp>

<comp id="923" class="1004" name="counter_pad_loc_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="32" slack="0"/>
<pin id="926" dir="0" index="2" bw="32" slack="0"/>
<pin id="927" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_pad_loc/1 "/>
</bind>
</comp>

<comp id="931" class="1004" name="counter3_flag_1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="counter3_flag_1/1 "/>
</bind>
</comp>

<comp id="937" class="1004" name="counter3_loc_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="0" index="2" bw="32" slack="0"/>
<pin id="941" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter3_loc_1/1 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_26_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="0" index="1" bw="32" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="951" class="1004" name="cond_eol1_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="0"/>
<pin id="953" dir="0" index="1" bw="32" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_eol1/1 "/>
</bind>
</comp>

<comp id="957" class="1004" name="cond_eol2_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_eol2/1 "/>
</bind>
</comp>

<comp id="963" class="1004" name="cond_eol3_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_eol3/1 "/>
</bind>
</comp>

<comp id="969" class="1004" name="cond_eol4_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="0"/>
<pin id="971" dir="0" index="1" bw="32" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_eol4/1 "/>
</bind>
</comp>

<comp id="975" class="1004" name="cond_eol5_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="0"/>
<pin id="978" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_eol5/1 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp3_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp4_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp5_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/1 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_27_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_28_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="0"/>
<pin id="1007" dir="0" index="1" bw="32" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="cond_vld1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cond_vld1/1 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_29_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="0"/>
<pin id="1019" dir="0" index="1" bw="32" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_30_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="0"/>
<pin id="1025" dir="0" index="1" bw="32" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="cond_vld2_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cond_vld2/1 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_31_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="0"/>
<pin id="1037" dir="0" index="1" bw="32" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_32_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="0"/>
<pin id="1043" dir="0" index="1" bw="32" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="cond_vld3_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cond_vld3/1 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_33_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="0"/>
<pin id="1055" dir="0" index="1" bw="32" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_34_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="0"/>
<pin id="1061" dir="0" index="1" bw="32" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="cond_vld4_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cond_vld4/1 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_35_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="0"/>
<pin id="1073" dir="0" index="1" bw="32" slack="0"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_36_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="0"/>
<pin id="1079" dir="0" index="1" bw="32" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="cond_vld5_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cond_vld5/1 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="tmp7_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="0" index="1" bw="1" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp7/1 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_37_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="0"/>
<pin id="1097" dir="0" index="1" bw="32" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_38_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="0"/>
<pin id="1103" dir="0" index="1" bw="32" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="cond_hsync1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cond_hsync1/1 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_39_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="0"/>
<pin id="1115" dir="0" index="1" bw="32" slack="0"/>
<pin id="1116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp_40_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="0"/>
<pin id="1121" dir="0" index="1" bw="32" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/1 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="cond_hsync2_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cond_hsync2/1 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_41_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="0"/>
<pin id="1133" dir="0" index="1" bw="32" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/1 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="tmp_42_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="0"/>
<pin id="1139" dir="0" index="1" bw="32" slack="0"/>
<pin id="1140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="cond_hsync3_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="1" slack="0"/>
<pin id="1146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cond_hsync3/1 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="tmp_43_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="0"/>
<pin id="1151" dir="0" index="1" bw="32" slack="0"/>
<pin id="1152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/1 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_44_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="32" slack="0"/>
<pin id="1157" dir="0" index="1" bw="32" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/1 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="cond_hsync4_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="0"/>
<pin id="1163" dir="0" index="1" bw="1" slack="0"/>
<pin id="1164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cond_hsync4/1 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_45_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="0"/>
<pin id="1169" dir="0" index="1" bw="32" slack="0"/>
<pin id="1170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45/1 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_46_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="0"/>
<pin id="1175" dir="0" index="1" bw="32" slack="0"/>
<pin id="1176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="cond_hsync5_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="0"/>
<pin id="1181" dir="0" index="1" bw="1" slack="0"/>
<pin id="1182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cond_hsync5/1 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="tmp10_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="1" slack="0"/>
<pin id="1188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp10/1 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="tmp_47_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="0"/>
<pin id="1193" dir="0" index="1" bw="32" slack="0"/>
<pin id="1194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47/1 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_48_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="0"/>
<pin id="1199" dir="0" index="1" bw="32" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="p_col_counter2_loc_1_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="32" slack="0"/>
<pin id="1206" dir="0" index="2" bw="32" slack="0"/>
<pin id="1207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_col_counter2_loc_1/1 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="col_counter_flag_3_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="col_counter_flag_3/1 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="col_counter_new_3_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="32" slack="0"/>
<pin id="1220" dir="0" index="2" bw="32" slack="0"/>
<pin id="1221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_counter_new_3/1 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="not_tmp_3_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_3/1 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="p_col_counter2_flag_1_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="1" slack="0"/>
<pin id="1234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_col_counter2_flag_1/1 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="col_counter2_flag_3_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="col_counter2_flag_3/1 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="col_counter2_new_3_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="0"/>
<pin id="1245" dir="0" index="1" bw="32" slack="0"/>
<pin id="1246" dir="0" index="2" bw="32" slack="0"/>
<pin id="1247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_counter2_new_3/1 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="tmp_49_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="0"/>
<pin id="1253" dir="0" index="1" bw="32" slack="0"/>
<pin id="1254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_49/1 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="stg_171_store_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="0"/>
<pin id="1259" dir="0" index="1" bw="32" slack="0"/>
<pin id="1260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_171/1 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="stg_173_store_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="0"/>
<pin id="1265" dir="0" index="1" bw="32" slack="0"/>
<pin id="1266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_173/1 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="tmp_50_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="0"/>
<pin id="1271" dir="0" index="1" bw="32" slack="0"/>
<pin id="1272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_50/1 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="tmp_51_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="0"/>
<pin id="1277" dir="0" index="1" bw="32" slack="0"/>
<pin id="1278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="tmp_52_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="0"/>
<pin id="1283" dir="0" index="1" bw="32" slack="0"/>
<pin id="1284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52/1 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="p_counter_rd2b_loc_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="0"/>
<pin id="1289" dir="0" index="1" bw="32" slack="0"/>
<pin id="1290" dir="0" index="2" bw="32" slack="0"/>
<pin id="1291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_counter_rd2b_loc/1 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="sel_tmp23_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="0"/>
<pin id="1297" dir="0" index="1" bw="1" slack="0"/>
<pin id="1298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp23/1 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="sel_tmp24_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="0"/>
<pin id="1303" dir="0" index="1" bw="1" slack="0"/>
<pin id="1304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp24/1 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="sel_tmp259_demorgan_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="0"/>
<pin id="1309" dir="0" index="1" bw="1" slack="0"/>
<pin id="1310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp259_demorgan/1 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="sel_tmp25_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="0"/>
<pin id="1315" dir="0" index="1" bw="1" slack="0"/>
<pin id="1316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp25/1 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="sel_tmp26_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="0"/>
<pin id="1321" dir="0" index="1" bw="1" slack="0"/>
<pin id="1322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp26/1 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="sel_tmp262_cast_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="0"/>
<pin id="1327" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sel_tmp262_cast/1 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="counter_rd1_flag_1_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="0"/>
<pin id="1331" dir="0" index="1" bw="1" slack="0"/>
<pin id="1332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="counter_rd1_flag_1/1 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="sel_tmp27_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="0"/>
<pin id="1337" dir="0" index="1" bw="32" slack="0"/>
<pin id="1338" dir="0" index="2" bw="32" slack="0"/>
<pin id="1339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp27/1 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="sel_tmp28_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="0"/>
<pin id="1345" dir="0" index="1" bw="32" slack="0"/>
<pin id="1346" dir="0" index="2" bw="32" slack="0"/>
<pin id="1347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp28/1 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="counter_rd1_new_1_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="0"/>
<pin id="1353" dir="0" index="1" bw="32" slack="0"/>
<pin id="1354" dir="0" index="2" bw="32" slack="0"/>
<pin id="1355" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_rd1_new_1/1 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="counter_rd1b_flag_2_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="0"/>
<pin id="1361" dir="0" index="1" bw="1" slack="0"/>
<pin id="1362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="counter_rd1b_flag_2/1 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="sel_tmp29_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="0"/>
<pin id="1367" dir="0" index="1" bw="32" slack="0"/>
<pin id="1368" dir="0" index="2" bw="32" slack="0"/>
<pin id="1369" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp29/1 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="counter_rd1b_new_2_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="0"/>
<pin id="1375" dir="0" index="1" bw="32" slack="0"/>
<pin id="1376" dir="0" index="2" bw="32" slack="0"/>
<pin id="1377" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_rd1b_new_2/1 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="counter_rd2_flag_3_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="0"/>
<pin id="1383" dir="0" index="1" bw="1" slack="0"/>
<pin id="1384" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="counter_rd2_flag_3/1 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="counter_rd2_new_3_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="0"/>
<pin id="1389" dir="0" index="1" bw="32" slack="0"/>
<pin id="1390" dir="0" index="2" bw="32" slack="0"/>
<pin id="1391" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_rd2_new_3/1 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="tmp_50_not_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="0"/>
<pin id="1397" dir="0" index="1" bw="1" slack="0"/>
<pin id="1398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_50_not/1 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="not_sel_tmp_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="0"/>
<pin id="1403" dir="0" index="1" bw="1" slack="0"/>
<pin id="1404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp/1 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="tmp_51_not_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="0"/>
<pin id="1409" dir="0" index="1" bw="1" slack="0"/>
<pin id="1410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_51_not/1 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="not_sel_tmp1_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="0"/>
<pin id="1415" dir="0" index="1" bw="1" slack="0"/>
<pin id="1416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp1/1 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="tmp12_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="0"/>
<pin id="1421" dir="0" index="1" bw="1" slack="0"/>
<pin id="1422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp12/1 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="tmp13_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="0"/>
<pin id="1427" dir="0" index="1" bw="1" slack="0"/>
<pin id="1428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp13/1 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="sel_tmp30_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="0"/>
<pin id="1433" dir="0" index="1" bw="1" slack="0"/>
<pin id="1434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp30/1 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="counter_rd2b_flag_4_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="0"/>
<pin id="1439" dir="0" index="1" bw="1" slack="0"/>
<pin id="1440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="counter_rd2b_flag_4/1 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="sel_tmp31_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="0"/>
<pin id="1445" dir="0" index="1" bw="32" slack="0"/>
<pin id="1446" dir="0" index="2" bw="32" slack="0"/>
<pin id="1447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp31/1 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="sel_tmp32_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="0"/>
<pin id="1453" dir="0" index="1" bw="32" slack="0"/>
<pin id="1454" dir="0" index="2" bw="32" slack="0"/>
<pin id="1455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp32/1 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="counter_rd2b_new_4_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="0"/>
<pin id="1461" dir="0" index="1" bw="32" slack="0"/>
<pin id="1462" dir="0" index="2" bw="32" slack="0"/>
<pin id="1463" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_rd2b_new_4/1 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="tmp_53_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="32" slack="0"/>
<pin id="1469" dir="0" index="1" bw="32" slack="0"/>
<pin id="1470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53/1 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="stg_206_store_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="32" slack="0"/>
<pin id="1475" dir="0" index="1" bw="32" slack="0"/>
<pin id="1476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_206/1 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="stg_208_store_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="32" slack="0"/>
<pin id="1481" dir="0" index="1" bw="32" slack="0"/>
<pin id="1482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_208/1 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="stg_210_store_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="32" slack="0"/>
<pin id="1487" dir="0" index="1" bw="32" slack="0"/>
<pin id="1488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_210/1 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="stg_212_store_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="0"/>
<pin id="1493" dir="0" index="1" bw="32" slack="0"/>
<pin id="1494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_212/1 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="tmp_54_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="32" slack="0"/>
<pin id="1499" dir="0" index="1" bw="32" slack="0"/>
<pin id="1500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="tmp_55_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="0"/>
<pin id="1505" dir="0" index="1" bw="32" slack="0"/>
<pin id="1506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="p_begin2buffer_flag_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="0"/>
<pin id="1511" dir="0" index="1" bw="1" slack="0"/>
<pin id="1512" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_begin2buffer_flag/1 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="not_tmp_s_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="1" slack="0"/>
<pin id="1517" dir="0" index="1" bw="1" slack="0"/>
<pin id="1518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_s/1 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="p_counter_flag_1_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="0"/>
<pin id="1523" dir="0" index="1" bw="1" slack="0"/>
<pin id="1524" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_counter_flag_1/1 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="p_counter_new_1_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="0"/>
<pin id="1529" dir="0" index="1" bw="32" slack="0"/>
<pin id="1530" dir="0" index="2" bw="32" slack="0"/>
<pin id="1531" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_counter_new_1/1 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="tmp_56_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="32" slack="0"/>
<pin id="1537" dir="0" index="1" bw="32" slack="0"/>
<pin id="1538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="stg_221_store_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="0"/>
<pin id="1543" dir="0" index="1" bw="32" slack="0"/>
<pin id="1544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_221/1 "/>
</bind>
</comp>

<comp id="1547" class="1004" name="stg_223_store_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="1" slack="0"/>
<pin id="1549" dir="0" index="1" bw="1" slack="0"/>
<pin id="1550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_223/1 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="p_s_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="0"/>
<pin id="1555" dir="0" index="1" bw="1" slack="0"/>
<pin id="1556" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="not_tmp_1_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="0"/>
<pin id="1561" dir="0" index="1" bw="1" slack="0"/>
<pin id="1562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_1/1 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="p_counter2_flag_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="1" slack="0"/>
<pin id="1567" dir="0" index="1" bw="1" slack="0"/>
<pin id="1568" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_counter2_flag/1 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="p_counter2_loc_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="1" slack="0"/>
<pin id="1573" dir="0" index="1" bw="32" slack="0"/>
<pin id="1574" dir="0" index="2" bw="32" slack="0"/>
<pin id="1575" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_counter2_loc/1 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="tmp_57_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="32" slack="0"/>
<pin id="1581" dir="0" index="1" bw="32" slack="0"/>
<pin id="1582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57/1 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="stg_230_store_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="32" slack="0"/>
<pin id="1587" dir="0" index="1" bw="32" slack="0"/>
<pin id="1588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_230/1 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="stg_232_store_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="0"/>
<pin id="1593" dir="0" index="1" bw="1" slack="0"/>
<pin id="1594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_232/1 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="p_begin2pad_flag_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="0"/>
<pin id="1599" dir="0" index="1" bw="1" slack="0"/>
<pin id="1600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_begin2pad_flag/1 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="not_tmp_2_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="1" slack="0"/>
<pin id="1605" dir="0" index="1" bw="1" slack="0"/>
<pin id="1606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_2/1 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="tmp14_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="1" slack="0"/>
<pin id="1611" dir="0" index="1" bw="1" slack="0"/>
<pin id="1612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp14/1 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="p_buff_in_flag_1_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="1" slack="0"/>
<pin id="1617" dir="0" index="1" bw="1" slack="0"/>
<pin id="1618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_buff_in_flag_1/1 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="p_buff_in_new_1_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="1" slack="0"/>
<pin id="1623" dir="0" index="1" bw="1" slack="0"/>
<pin id="1624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_buff_in_new_1/1 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="tmp15_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="1" slack="0"/>
<pin id="1629" dir="0" index="1" bw="1" slack="0"/>
<pin id="1630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp15/1 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="tmp16_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="1" slack="0"/>
<pin id="1635" dir="0" index="1" bw="1" slack="0"/>
<pin id="1636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp16/1 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="tmp17_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="1" slack="0"/>
<pin id="1641" dir="0" index="1" bw="1" slack="0"/>
<pin id="1642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp17/1 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="p_buff2read_flag_3_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="1" slack="0"/>
<pin id="1647" dir="0" index="1" bw="1" slack="0"/>
<pin id="1648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_buff2read_flag_3/1 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="not_tmp_5_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="1" slack="0"/>
<pin id="1653" dir="0" index="1" bw="1" slack="0"/>
<pin id="1654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_5/1 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="newSel_cast_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="0"/>
<pin id="1659" dir="0" index="1" bw="2" slack="0"/>
<pin id="1660" dir="0" index="2" bw="2" slack="0"/>
<pin id="1661" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel_cast/1 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="newSel1_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="1" slack="0"/>
<pin id="1667" dir="0" index="1" bw="2" slack="0"/>
<pin id="1668" dir="0" index="2" bw="2" slack="0"/>
<pin id="1669" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/1 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="newSel2_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="0"/>
<pin id="1675" dir="0" index="1" bw="2" slack="0"/>
<pin id="1676" dir="0" index="2" bw="2" slack="0"/>
<pin id="1677" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/1 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="tmp18_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="1" slack="0"/>
<pin id="1683" dir="0" index="1" bw="1" slack="0"/>
<pin id="1684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp18/1 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="p_counter_pad_flag_1_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="1" slack="0"/>
<pin id="1689" dir="0" index="1" bw="1" slack="0"/>
<pin id="1690" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_counter_pad_flag_1/1 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="tmp_59_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="1" slack="0"/>
<pin id="1695" dir="0" index="1" bw="1" slack="0"/>
<pin id="1696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_59/1 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="p_counter_pad_new_1_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="1" slack="0"/>
<pin id="1701" dir="0" index="1" bw="32" slack="0"/>
<pin id="1702" dir="0" index="2" bw="32" slack="0"/>
<pin id="1703" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_counter_pad_new_1/1 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="p_counter3_flag_1_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="1" slack="0"/>
<pin id="1709" dir="0" index="1" bw="1" slack="0"/>
<pin id="1710" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_counter3_flag_1/1 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="p_counter3_loc_1_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="1" slack="0"/>
<pin id="1715" dir="0" index="1" bw="32" slack="0"/>
<pin id="1716" dir="0" index="2" bw="32" slack="0"/>
<pin id="1717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_counter3_loc_1/1 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="stg_253_store_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="32" slack="0"/>
<pin id="1723" dir="0" index="1" bw="32" slack="0"/>
<pin id="1724" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_253/1 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="stg_255_store_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="32" slack="0"/>
<pin id="1729" dir="0" index="1" bw="32" slack="0"/>
<pin id="1730" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_255/1 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="stg_257_store_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="2" slack="0"/>
<pin id="1735" dir="0" index="1" bw="2" slack="0"/>
<pin id="1736" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_257/1 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="stg_259_store_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="1" slack="0"/>
<pin id="1741" dir="0" index="1" bw="1" slack="0"/>
<pin id="1742" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_259/1 "/>
</bind>
</comp>

<comp id="1745" class="1004" name="stg_261_store_fu_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="1" slack="0"/>
<pin id="1747" dir="0" index="1" bw="1" slack="0"/>
<pin id="1748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_261/1 "/>
</bind>
</comp>

<comp id="1751" class="1004" name="p_0131_0_i_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="1" slack="1"/>
<pin id="1753" dir="0" index="1" bw="16" slack="0"/>
<pin id="1754" dir="0" index="2" bw="16" slack="0"/>
<pin id="1755" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0131_0_i/2 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="p_0131_1_i_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="1" slack="1"/>
<pin id="1760" dir="0" index="1" bw="16" slack="0"/>
<pin id="1761" dir="0" index="2" bw="16" slack="0"/>
<pin id="1762" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0131_1_i/2 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="p_0131_2_i_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="1" slack="1"/>
<pin id="1767" dir="0" index="1" bw="16" slack="0"/>
<pin id="1768" dir="0" index="2" bw="16" slack="0"/>
<pin id="1769" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0131_2_i/2 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="p_0131_3_i_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="1"/>
<pin id="1774" dir="0" index="1" bw="16" slack="0"/>
<pin id="1775" dir="0" index="2" bw="16" slack="0"/>
<pin id="1776" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0131_3_i/2 "/>
</bind>
</comp>

<comp id="1779" class="1004" name="sel_tmp19_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="1" slack="1"/>
<pin id="1781" dir="0" index="1" bw="16" slack="0"/>
<pin id="1782" dir="0" index="2" bw="16" slack="0"/>
<pin id="1783" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp19/2 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="sel_tmp20_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="1" slack="1"/>
<pin id="1788" dir="0" index="1" bw="16" slack="0"/>
<pin id="1789" dir="0" index="2" bw="16" slack="0"/>
<pin id="1790" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp20/2 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="sel_tmp21_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="1" slack="1"/>
<pin id="1795" dir="0" index="1" bw="16" slack="0"/>
<pin id="1796" dir="0" index="2" bw="16" slack="0"/>
<pin id="1797" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp21/2 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="sel_tmp22_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="1" slack="1"/>
<pin id="1802" dir="0" index="1" bw="16" slack="0"/>
<pin id="1803" dir="0" index="2" bw="16" slack="0"/>
<pin id="1804" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp22/2 "/>
</bind>
</comp>

<comp id="1807" class="1004" name="p_0131_8_i_fu_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="1" slack="1"/>
<pin id="1809" dir="0" index="1" bw="16" slack="0"/>
<pin id="1810" dir="0" index="2" bw="16" slack="0"/>
<pin id="1811" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0131_8_i/2 "/>
</bind>
</comp>

<comp id="1814" class="1004" name="p_0131_9_i_fu_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="1" slack="1"/>
<pin id="1816" dir="0" index="1" bw="16" slack="0"/>
<pin id="1817" dir="0" index="2" bw="16" slack="0"/>
<pin id="1818" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0131_9_i/2 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="beginvsync_load_load_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="1" slack="0"/>
<pin id="1824" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="beginvsync_load/2 "/>
</bind>
</comp>

<comp id="1826" class="1004" name="counter_vsync_load_load_fu_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="32" slack="0"/>
<pin id="1828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_vsync_load/2 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="tmp_25_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="32" slack="0"/>
<pin id="1832" dir="0" index="1" bw="1" slack="0"/>
<pin id="1833" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="counter_vsync_loc_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="1" slack="0"/>
<pin id="1838" dir="0" index="1" bw="32" slack="0"/>
<pin id="1839" dir="0" index="2" bw="32" slack="0"/>
<pin id="1840" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_vsync_loc/2 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="p_215_i_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="1" slack="1"/>
<pin id="1846" dir="0" index="1" bw="1" slack="1"/>
<pin id="1847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_215_i/2 "/>
</bind>
</comp>

<comp id="1849" class="1004" name="tmp6_fu_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="1" slack="1"/>
<pin id="1851" dir="0" index="1" bw="1" slack="1"/>
<pin id="1852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="1853" class="1004" name="tmp8_fu_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="1" slack="1"/>
<pin id="1855" dir="0" index="1" bw="1" slack="1"/>
<pin id="1856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/2 "/>
</bind>
</comp>

<comp id="1857" class="1004" name="p_i_fu_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="1" slack="0"/>
<pin id="1859" dir="0" index="1" bw="1" slack="0"/>
<pin id="1860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_i/2 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="tmp9_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="1" slack="1"/>
<pin id="1866" dir="0" index="1" bw="1" slack="1"/>
<pin id="1867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="tmp11_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="1" slack="1"/>
<pin id="1870" dir="0" index="1" bw="1" slack="1"/>
<pin id="1871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp11/2 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="p_216_i_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="1" slack="0"/>
<pin id="1874" dir="0" index="1" bw="1" slack="0"/>
<pin id="1875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_216_i/2 "/>
</bind>
</comp>

<comp id="1879" class="1004" name="cond_vsync_fu_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="32" slack="0"/>
<pin id="1881" dir="0" index="1" bw="32" slack="0"/>
<pin id="1882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_vsync/2 "/>
</bind>
</comp>

<comp id="1886" class="1004" name="tmp_58_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="32" slack="0"/>
<pin id="1888" dir="0" index="1" bw="32" slack="0"/>
<pin id="1889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="1892" class="1004" name="p_beginvsync_flag_fu_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="1" slack="0"/>
<pin id="1894" dir="0" index="1" bw="1" slack="1"/>
<pin id="1895" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_beginvsync_flag/2 "/>
</bind>
</comp>

<comp id="1897" class="1004" name="not_tmp_4_fu_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="1" slack="0"/>
<pin id="1899" dir="0" index="1" bw="1" slack="0"/>
<pin id="1900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_4/2 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="p_counter_vsync_flag_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="1" slack="0"/>
<pin id="1905" dir="0" index="1" bw="1" slack="0"/>
<pin id="1906" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_counter_vsync_flag/2 "/>
</bind>
</comp>

<comp id="1909" class="1004" name="p_counter_vsync_loc_fu_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="1" slack="0"/>
<pin id="1911" dir="0" index="1" bw="32" slack="0"/>
<pin id="1912" dir="0" index="2" bw="32" slack="0"/>
<pin id="1913" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_counter_vsync_loc/2 "/>
</bind>
</comp>

<comp id="1917" class="1004" name="stg_331_store_fu_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="32" slack="0"/>
<pin id="1919" dir="0" index="1" bw="32" slack="0"/>
<pin id="1920" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_331/2 "/>
</bind>
</comp>

<comp id="1923" class="1004" name="stg_334_store_fu_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="1" slack="0"/>
<pin id="1925" dir="0" index="1" bw="1" slack="0"/>
<pin id="1926" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_334/2 "/>
</bind>
</comp>

<comp id="1929" class="1005" name="begin2pad_load_reg_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="1" slack="1"/>
<pin id="1931" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="begin2pad_load "/>
</bind>
</comp>

<comp id="1934" class="1005" name="readbuffer_load_reg_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="1" slack="1"/>
<pin id="1936" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="readbuffer_load "/>
</bind>
</comp>

<comp id="1945" class="1005" name="icmp_reg_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="1" slack="1"/>
<pin id="1947" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1950" class="1005" name="linebuffer1_V_addr_1_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="6" slack="1"/>
<pin id="1952" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer1_V_addr_1 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="icmp4_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="1" slack="1"/>
<pin id="1957" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp4 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="linebuffer1b_V_addr_1_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="6" slack="1"/>
<pin id="1962" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer1b_V_addr_1 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="icmp7_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="1" slack="1"/>
<pin id="1967" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp7 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="linebuffer2_V_addr_1_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="6" slack="1"/>
<pin id="1972" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer2_V_addr_1 "/>
</bind>
</comp>

<comp id="1975" class="1005" name="icmp1_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="1" slack="1"/>
<pin id="1977" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp1 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="linebuffer2b_V_addr_1_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="6" slack="1"/>
<pin id="1982" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer2b_V_addr_1 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="sel_tmp_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="1" slack="1"/>
<pin id="1987" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="1990" class="1005" name="sel_tmp5_reg_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="1" slack="1"/>
<pin id="1992" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="1995" class="1005" name="sel_tmp7_reg_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="1" slack="1"/>
<pin id="1997" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp7 "/>
</bind>
</comp>

<comp id="2000" class="1005" name="sel_tmp9_reg_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="1" slack="1"/>
<pin id="2002" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp9 "/>
</bind>
</comp>

<comp id="2005" class="1005" name="tmp_26_reg_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="1" slack="1"/>
<pin id="2007" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="2010" class="1005" name="tmp3_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="1" slack="1"/>
<pin id="2012" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="2015" class="1005" name="tmp5_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="1" slack="1"/>
<pin id="2017" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="2020" class="1005" name="cond_vld1_reg_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="1" slack="1"/>
<pin id="2022" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_vld1 "/>
</bind>
</comp>

<comp id="2025" class="1005" name="cond_vld2_reg_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="1" slack="1"/>
<pin id="2027" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_vld2 "/>
</bind>
</comp>

<comp id="2030" class="1005" name="cond_vld3_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="1" slack="1"/>
<pin id="2032" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_vld3 "/>
</bind>
</comp>

<comp id="2035" class="1005" name="tmp7_reg_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="1" slack="1"/>
<pin id="2037" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="2040" class="1005" name="cond_hsync1_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="1" slack="1"/>
<pin id="2042" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_hsync1 "/>
</bind>
</comp>

<comp id="2045" class="1005" name="cond_hsync2_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="1" slack="1"/>
<pin id="2047" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_hsync2 "/>
</bind>
</comp>

<comp id="2050" class="1005" name="cond_hsync3_reg_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="1" slack="1"/>
<pin id="2052" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_hsync3 "/>
</bind>
</comp>

<comp id="2055" class="1005" name="tmp10_reg_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="1" slack="1"/>
<pin id="2057" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="2060" class="1005" name="col_counter_flag_3_reg_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="1" slack="1"/>
<pin id="2062" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_counter_flag_3 "/>
</bind>
</comp>

<comp id="2064" class="1005" name="col_counter2_flag_3_reg_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="1" slack="1"/>
<pin id="2066" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_counter2_flag_3 "/>
</bind>
</comp>

<comp id="2068" class="1005" name="counter_rd1_flag_1_reg_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="1" slack="1"/>
<pin id="2070" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_rd1_flag_1 "/>
</bind>
</comp>

<comp id="2072" class="1005" name="counter_rd1b_flag_2_reg_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="1" slack="1"/>
<pin id="2074" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_rd1b_flag_2 "/>
</bind>
</comp>

<comp id="2076" class="1005" name="counter_rd2_flag_3_reg_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="1" slack="1"/>
<pin id="2078" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_rd2_flag_3 "/>
</bind>
</comp>

<comp id="2080" class="1005" name="counter_rd2b_flag_4_reg_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="1" slack="1"/>
<pin id="2082" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_rd2b_flag_4 "/>
</bind>
</comp>

<comp id="2084" class="1005" name="p_begin2buffer_flag_reg_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="1" slack="1"/>
<pin id="2086" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_begin2buffer_flag "/>
</bind>
</comp>

<comp id="2088" class="1005" name="p_counter_flag_1_reg_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="1" slack="1"/>
<pin id="2090" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_counter_flag_1 "/>
</bind>
</comp>

<comp id="2092" class="1005" name="p_s_reg_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="1" slack="1"/>
<pin id="2094" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="2096" class="1005" name="p_counter2_flag_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="1" slack="1"/>
<pin id="2098" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_counter2_flag "/>
</bind>
</comp>

<comp id="2100" class="1005" name="tmp_57_reg_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="1" slack="1"/>
<pin id="2102" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="2105" class="1005" name="p_begin2pad_flag_reg_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="1" slack="1"/>
<pin id="2107" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_begin2pad_flag "/>
</bind>
</comp>

<comp id="2109" class="1005" name="p_buff_in_flag_1_reg_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="1" slack="1"/>
<pin id="2111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_buff_in_flag_1 "/>
</bind>
</comp>

<comp id="2113" class="1005" name="p_buff2read_flag_3_reg_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="1" slack="1"/>
<pin id="2115" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_buff2read_flag_3 "/>
</bind>
</comp>

<comp id="2117" class="1005" name="p_counter_pad_flag_1_reg_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="1" slack="1"/>
<pin id="2119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_counter_pad_flag_1 "/>
</bind>
</comp>

<comp id="2121" class="1005" name="p_counter3_flag_1_reg_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="1" slack="1"/>
<pin id="2123" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_counter3_flag_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="134" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="136" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="136" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="136" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="136" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="136" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="140" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="70" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="140" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="70" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="240"><net_src comp="140" pin="2"/><net_sink comp="233" pin=4"/></net>

<net id="241"><net_src comp="226" pin="3"/><net_sink comp="233" pin=3"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="140" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="70" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="255" pin="3"/><net_sink comp="207" pin=3"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="70" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="3"/><net_sink comp="220" pin=3"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="70" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="285" pin="3"/><net_sink comp="249" pin=3"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="66" pin="0"/><net_sink comp="299" pin=4"/></net>

<net id="320"><net_src comp="64" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="343"><net_src comp="66" pin="0"/><net_sink comp="335" pin=4"/></net>

<net id="355"><net_src comp="64" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="379"><net_src comp="72" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="66" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="381"><net_src comp="72" pin="0"/><net_sink comp="371" pin=4"/></net>

<net id="397"><net_src comp="18" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="20" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="22" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="24" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="26" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="394" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="398" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="152" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="64" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="406" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="433"><net_src comp="152" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="64" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="410" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="414" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="66" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="152" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="442" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="449"><net_src comp="442" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="450"><net_src comp="442" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="455"><net_src comp="402" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="442" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="414" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="406" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="420" pin="3"/><net_sink comp="457" pin=2"/></net>

<net id="465"><net_src comp="457" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="471"><net_src comp="414" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="410" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="428" pin="3"/><net_sink comp="466" pin=2"/></net>

<net id="474"><net_src comp="466" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="475"><net_src comp="466" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="480"><net_src comp="451" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="146" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="28" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="30" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="385" pin=4"/></net>

<net id="496"><net_src comp="457" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="68" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="492" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="499"><net_src comp="492" pin="2"/><net_sink comp="312" pin=4"/></net>

<net id="500"><net_src comp="492" pin="2"/><net_sink comp="324" pin=2"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="324" pin=4"/></net>

<net id="505"><net_src comp="466" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="512"><net_src comp="466" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="68" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="508" pin="2"/><net_sink comp="347" pin=4"/></net>

<net id="515"><net_src comp="508" pin="2"/><net_sink comp="360" pin=4"/></net>

<net id="519"><net_src comp="486" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="526"><net_src comp="486" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="68" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="522" pin="2"/><net_sink comp="385" pin=2"/></net>

<net id="532"><net_src comp="40" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="42" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="44" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="46" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="48" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="50" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="529" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="68" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="533" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="74" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="76" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="537" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="78" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="80" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="579"><net_src comp="565" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="82" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="533" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="84" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="537" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="596"><net_src comp="537" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="68" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="604"><net_src comp="76" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="541" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="78" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="80" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="612"><net_src comp="598" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="82" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="533" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="86" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="541" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="629"><net_src comp="541" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="68" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="637"><net_src comp="76" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="545" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="78" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="640"><net_src comp="80" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="645"><net_src comp="631" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="82" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="533" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="88" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="545" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="662"><net_src comp="545" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="68" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="76" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="549" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="78" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="80" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="678"><net_src comp="664" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="82" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="549" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="689"><net_src comp="549" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="68" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="398" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="553" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="529" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="703"><net_src comp="398" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="559" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="559" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="66" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="398" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="705" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="581" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="66" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="711" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="717" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="614" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="614" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="66" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="647" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="723" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="729" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="747" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="66" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="699" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="759" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="776"><net_src comp="699" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="592" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="537" pin="1"/><net_sink comp="771" pin=2"/></net>

<net id="783"><net_src comp="711" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="581" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="537" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="771" pin="3"/><net_sink comp="785" pin=2"/></net>

<net id="798"><net_src comp="729" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="537" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="785" pin="3"/><net_sink comp="793" pin=2"/></net>

<net id="806"><net_src comp="747" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="537" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="793" pin="3"/><net_sink comp="801" pin=2"/></net>

<net id="814"><net_src comp="398" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="801" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="537" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="822"><net_src comp="779" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="625" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="541" pin="1"/><net_sink comp="817" pin=2"/></net>

<net id="830"><net_src comp="729" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="541" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="817" pin="3"/><net_sink comp="825" pin=2"/></net>

<net id="838"><net_src comp="747" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="541" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="825" pin="3"/><net_sink comp="833" pin=2"/></net>

<net id="846"><net_src comp="398" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="833" pin="3"/><net_sink comp="841" pin=1"/></net>

<net id="848"><net_src comp="541" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="854"><net_src comp="729" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="658" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="545" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="862"><net_src comp="747" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="545" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="864"><net_src comp="849" pin="3"/><net_sink comp="857" pin=2"/></net>

<net id="870"><net_src comp="398" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="857" pin="3"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="545" pin="1"/><net_sink comp="865" pin=2"/></net>

<net id="878"><net_src comp="747" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="685" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="549" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="886"><net_src comp="398" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="873" pin="3"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="549" pin="1"/><net_sink comp="881" pin=2"/></net>

<net id="892"><net_src comp="52" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="54" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="901"><net_src comp="889" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="68" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="897" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="90" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="893" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="68" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="920"><net_src comp="903" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="909" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="893" pin="1"/><net_sink comp="915" pin=2"/></net>

<net id="928"><net_src comp="394" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="897" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="889" pin="1"/><net_sink comp="923" pin=2"/></net>

<net id="935"><net_src comp="394" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="903" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="394" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="915" pin="3"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="893" pin="1"/><net_sink comp="937" pin=2"/></net>

<net id="949"><net_src comp="691" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="68" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="809" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="92" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="865" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="92" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="841" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="92" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="881" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="92" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="923" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="92" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="951" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="957" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="969" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="975" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="987" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="963" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="809" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="64" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="809" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="90" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="999" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="1005" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="841" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="64" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="841" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="90" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="1017" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="865" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="64" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="865" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="90" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1035" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="881" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="64" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="881" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="90" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="1053" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="923" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="64" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="923" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="90" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="1071" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="1065" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="809" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="90" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1105"><net_src comp="809" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="94" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1111"><net_src comp="1095" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1101" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1117"><net_src comp="841" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="90" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1123"><net_src comp="841" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="94" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="1113" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="1119" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="865" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="90" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="865" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="94" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="1131" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="1137" pin="2"/><net_sink comp="1143" pin=1"/></net>

<net id="1153"><net_src comp="881" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="90" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="881" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="94" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1165"><net_src comp="1149" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="1155" pin="2"/><net_sink comp="1161" pin=1"/></net>

<net id="1171"><net_src comp="923" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="90" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1177"><net_src comp="923" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="94" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1183"><net_src comp="1167" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1184"><net_src comp="1173" pin="2"/><net_sink comp="1179" pin=1"/></net>

<net id="1189"><net_src comp="1161" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1179" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1195"><net_src comp="360" pin="6"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="92" pin="0"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="385" pin="6"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="92" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1208"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1209"><net_src comp="64" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1210"><net_src comp="385" pin="6"/><net_sink comp="1203" pin=2"/></net>

<net id="1215"><net_src comp="1191" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="335" pin="6"/><net_sink comp="1211" pin=1"/></net>

<net id="1222"><net_src comp="1191" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="64" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="347" pin="6"/><net_sink comp="1217" pin=2"/></net>

<net id="1229"><net_src comp="1191" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="66" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="1197" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1225" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="371" pin="6"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="1231" pin="2"/><net_sink comp="1237" pin=1"/></net>

<net id="1248"><net_src comp="1191" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="385" pin="6"/><net_sink comp="1243" pin=1"/></net>

<net id="1250"><net_src comp="1203" pin="3"/><net_sink comp="1243" pin=2"/></net>

<net id="1255"><net_src comp="809" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="94" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="1243" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="30" pin="0"/><net_sink comp="1257" pin=1"/></net>

<net id="1267"><net_src comp="1217" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="26" pin="0"/><net_sink comp="1263" pin=1"/></net>

<net id="1273"><net_src comp="841" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="94" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1279"><net_src comp="865" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="94" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1285"><net_src comp="881" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="94" pin="0"/><net_sink comp="1281" pin=1"/></net>

<net id="1292"><net_src comp="1281" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1293"><net_src comp="64" pin="0"/><net_sink comp="1287" pin=1"/></net>

<net id="1294"><net_src comp="881" pin="3"/><net_sink comp="1287" pin=2"/></net>

<net id="1299"><net_src comp="1251" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1300"><net_src comp="66" pin="0"/><net_sink comp="1295" pin=1"/></net>

<net id="1305"><net_src comp="1269" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="1295" pin="2"/><net_sink comp="1301" pin=1"/></net>

<net id="1311"><net_src comp="1251" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="1269" pin="2"/><net_sink comp="1307" pin=1"/></net>

<net id="1317"><net_src comp="1307" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="66" pin="0"/><net_sink comp="1313" pin=1"/></net>

<net id="1323"><net_src comp="1275" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="1313" pin="2"/><net_sink comp="1319" pin=1"/></net>

<net id="1328"><net_src comp="1251" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1333"><net_src comp="765" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="1251" pin="2"/><net_sink comp="1329" pin=1"/></net>

<net id="1340"><net_src comp="1251" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1341"><net_src comp="64" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1342"><net_src comp="809" pin="3"/><net_sink comp="1335" pin=2"/></net>

<net id="1348"><net_src comp="1301" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1349"><net_src comp="809" pin="3"/><net_sink comp="1343" pin=1"/></net>

<net id="1350"><net_src comp="1335" pin="3"/><net_sink comp="1343" pin=2"/></net>

<net id="1356"><net_src comp="1319" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1357"><net_src comp="809" pin="3"/><net_sink comp="1351" pin=1"/></net>

<net id="1358"><net_src comp="1343" pin="3"/><net_sink comp="1351" pin=2"/></net>

<net id="1363"><net_src comp="779" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1364"><net_src comp="1301" pin="2"/><net_sink comp="1359" pin=1"/></net>

<net id="1370"><net_src comp="1301" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1371"><net_src comp="64" pin="0"/><net_sink comp="1365" pin=1"/></net>

<net id="1372"><net_src comp="841" pin="3"/><net_sink comp="1365" pin=2"/></net>

<net id="1378"><net_src comp="1319" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1379"><net_src comp="841" pin="3"/><net_sink comp="1373" pin=1"/></net>

<net id="1380"><net_src comp="1365" pin="3"/><net_sink comp="1373" pin=2"/></net>

<net id="1385"><net_src comp="1319" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1386"><net_src comp="729" pin="2"/><net_sink comp="1381" pin=1"/></net>

<net id="1392"><net_src comp="1319" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1393"><net_src comp="64" pin="0"/><net_sink comp="1387" pin=1"/></net>

<net id="1394"><net_src comp="865" pin="3"/><net_sink comp="1387" pin=2"/></net>

<net id="1399"><net_src comp="1269" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1400"><net_src comp="66" pin="0"/><net_sink comp="1395" pin=1"/></net>

<net id="1405"><net_src comp="1251" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1406"><net_src comp="1395" pin="2"/><net_sink comp="1401" pin=1"/></net>

<net id="1411"><net_src comp="1275" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1412"><net_src comp="66" pin="0"/><net_sink comp="1407" pin=1"/></net>

<net id="1417"><net_src comp="1307" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1418"><net_src comp="1407" pin="2"/><net_sink comp="1413" pin=1"/></net>

<net id="1423"><net_src comp="1281" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="1295" pin="2"/><net_sink comp="1419" pin=1"/></net>

<net id="1429"><net_src comp="1401" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1430"><net_src comp="1413" pin="2"/><net_sink comp="1425" pin=1"/></net>

<net id="1435"><net_src comp="1425" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="1419" pin="2"/><net_sink comp="1431" pin=1"/></net>

<net id="1441"><net_src comp="747" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1442"><net_src comp="1431" pin="2"/><net_sink comp="1437" pin=1"/></net>

<net id="1448"><net_src comp="1251" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1449"><net_src comp="881" pin="3"/><net_sink comp="1443" pin=1"/></net>

<net id="1450"><net_src comp="1287" pin="3"/><net_sink comp="1443" pin=2"/></net>

<net id="1456"><net_src comp="1301" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1457"><net_src comp="881" pin="3"/><net_sink comp="1451" pin=1"/></net>

<net id="1458"><net_src comp="1443" pin="3"/><net_sink comp="1451" pin=2"/></net>

<net id="1464"><net_src comp="1319" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1465"><net_src comp="881" pin="3"/><net_sink comp="1459" pin=1"/></net>

<net id="1466"><net_src comp="1451" pin="3"/><net_sink comp="1459" pin=2"/></net>

<net id="1471"><net_src comp="923" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1472"><net_src comp="94" pin="0"/><net_sink comp="1467" pin=1"/></net>

<net id="1477"><net_src comp="1459" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1478"><net_src comp="50" pin="0"/><net_sink comp="1473" pin=1"/></net>

<net id="1483"><net_src comp="1387" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1484"><net_src comp="48" pin="0"/><net_sink comp="1479" pin=1"/></net>

<net id="1489"><net_src comp="1373" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1490"><net_src comp="46" pin="0"/><net_sink comp="1485" pin=1"/></net>

<net id="1495"><net_src comp="1351" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1496"><net_src comp="44" pin="0"/><net_sink comp="1491" pin=1"/></net>

<net id="1501"><net_src comp="324" pin="6"/><net_sink comp="1497" pin=0"/></net>

<net id="1502"><net_src comp="92" pin="0"/><net_sink comp="1497" pin=1"/></net>

<net id="1507"><net_src comp="324" pin="6"/><net_sink comp="1503" pin=0"/></net>

<net id="1508"><net_src comp="96" pin="0"/><net_sink comp="1503" pin=1"/></net>

<net id="1513"><net_src comp="1503" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1514"><net_src comp="442" pin="2"/><net_sink comp="1509" pin=1"/></net>

<net id="1519"><net_src comp="1503" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1520"><net_src comp="66" pin="0"/><net_sink comp="1515" pin=1"/></net>

<net id="1525"><net_src comp="1503" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1526"><net_src comp="299" pin="6"/><net_sink comp="1521" pin=1"/></net>

<net id="1532"><net_src comp="1503" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1533"><net_src comp="64" pin="0"/><net_sink comp="1527" pin=1"/></net>

<net id="1534"><net_src comp="312" pin="6"/><net_sink comp="1527" pin=2"/></net>

<net id="1539"><net_src comp="691" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1540"><net_src comp="98" pin="0"/><net_sink comp="1535" pin=1"/></net>

<net id="1545"><net_src comp="1527" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1546"><net_src comp="24" pin="0"/><net_sink comp="1541" pin=1"/></net>

<net id="1551"><net_src comp="1515" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1552"><net_src comp="22" pin="0"/><net_sink comp="1547" pin=1"/></net>

<net id="1557"><net_src comp="1535" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1558"><net_src comp="1497" pin="2"/><net_sink comp="1553" pin=1"/></net>

<net id="1563"><net_src comp="1535" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1564"><net_src comp="66" pin="0"/><net_sink comp="1559" pin=1"/></net>

<net id="1569"><net_src comp="1535" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1570"><net_src comp="398" pin="1"/><net_sink comp="1565" pin=1"/></net>

<net id="1576"><net_src comp="1535" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1577"><net_src comp="64" pin="0"/><net_sink comp="1571" pin=1"/></net>

<net id="1578"><net_src comp="691" pin="3"/><net_sink comp="1571" pin=2"/></net>

<net id="1583"><net_src comp="937" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1584"><net_src comp="100" pin="0"/><net_sink comp="1579" pin=1"/></net>

<net id="1589"><net_src comp="1571" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1590"><net_src comp="40" pin="0"/><net_sink comp="1585" pin=1"/></net>

<net id="1595"><net_src comp="1559" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1596"><net_src comp="20" pin="0"/><net_sink comp="1591" pin=1"/></net>

<net id="1601"><net_src comp="1579" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1602"><net_src comp="1535" pin="2"/><net_sink comp="1597" pin=1"/></net>

<net id="1607"><net_src comp="1579" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1608"><net_src comp="66" pin="0"/><net_sink comp="1603" pin=1"/></net>

<net id="1613"><net_src comp="1197" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1614"><net_src comp="1579" pin="2"/><net_sink comp="1609" pin=1"/></net>

<net id="1619"><net_src comp="1609" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1620"><net_src comp="1191" pin="2"/><net_sink comp="1615" pin=1"/></net>

<net id="1625"><net_src comp="1191" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1626"><net_src comp="1603" pin="2"/><net_sink comp="1621" pin=1"/></net>

<net id="1631"><net_src comp="1251" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1632"><net_src comp="1281" pin="2"/><net_sink comp="1627" pin=1"/></net>

<net id="1637"><net_src comp="1319" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1638"><net_src comp="1579" pin="2"/><net_sink comp="1633" pin=1"/></net>

<net id="1643"><net_src comp="1633" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1644"><net_src comp="1301" pin="2"/><net_sink comp="1639" pin=1"/></net>

<net id="1649"><net_src comp="1639" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1650"><net_src comp="1627" pin="2"/><net_sink comp="1645" pin=1"/></net>

<net id="1655"><net_src comp="1579" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1656"><net_src comp="66" pin="0"/><net_sink comp="1651" pin=1"/></net>

<net id="1662"><net_src comp="1651" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1663"><net_src comp="88" pin="0"/><net_sink comp="1657" pin=1"/></net>

<net id="1664"><net_src comp="74" pin="0"/><net_sink comp="1657" pin=2"/></net>

<net id="1670"><net_src comp="1301" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1671"><net_src comp="86" pin="0"/><net_sink comp="1665" pin=1"/></net>

<net id="1672"><net_src comp="1325" pin="1"/><net_sink comp="1665" pin=2"/></net>

<net id="1678"><net_src comp="1633" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1679"><net_src comp="1657" pin="3"/><net_sink comp="1673" pin=1"/></net>

<net id="1680"><net_src comp="1665" pin="3"/><net_sink comp="1673" pin=2"/></net>

<net id="1685"><net_src comp="394" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1686"><net_src comp="1579" pin="2"/><net_sink comp="1681" pin=1"/></net>

<net id="1691"><net_src comp="1681" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1692"><net_src comp="1467" pin="2"/><net_sink comp="1687" pin=1"/></net>

<net id="1697"><net_src comp="1579" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1698"><net_src comp="1467" pin="2"/><net_sink comp="1693" pin=1"/></net>

<net id="1704"><net_src comp="1693" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1705"><net_src comp="64" pin="0"/><net_sink comp="1699" pin=1"/></net>

<net id="1706"><net_src comp="923" pin="3"/><net_sink comp="1699" pin=2"/></net>

<net id="1711"><net_src comp="1579" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1712"><net_src comp="931" pin="2"/><net_sink comp="1707" pin=1"/></net>

<net id="1718"><net_src comp="1579" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1719"><net_src comp="64" pin="0"/><net_sink comp="1713" pin=1"/></net>

<net id="1720"><net_src comp="937" pin="3"/><net_sink comp="1713" pin=2"/></net>

<net id="1725"><net_src comp="1713" pin="3"/><net_sink comp="1721" pin=0"/></net>

<net id="1726"><net_src comp="54" pin="0"/><net_sink comp="1721" pin=1"/></net>

<net id="1731"><net_src comp="1699" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1732"><net_src comp="52" pin="0"/><net_sink comp="1727" pin=1"/></net>

<net id="1737"><net_src comp="1673" pin="3"/><net_sink comp="1733" pin=0"/></net>

<net id="1738"><net_src comp="42" pin="0"/><net_sink comp="1733" pin=1"/></net>

<net id="1743"><net_src comp="1621" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1744"><net_src comp="28" pin="0"/><net_sink comp="1739" pin=1"/></net>

<net id="1749"><net_src comp="1603" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1750"><net_src comp="18" pin="0"/><net_sink comp="1745" pin=1"/></net>

<net id="1756"><net_src comp="207" pin="5"/><net_sink comp="1751" pin=1"/></net>

<net id="1757"><net_src comp="128" pin="0"/><net_sink comp="1751" pin=2"/></net>

<net id="1763"><net_src comp="220" pin="5"/><net_sink comp="1758" pin=1"/></net>

<net id="1764"><net_src comp="128" pin="0"/><net_sink comp="1758" pin=2"/></net>

<net id="1770"><net_src comp="233" pin="2"/><net_sink comp="1765" pin=1"/></net>

<net id="1771"><net_src comp="128" pin="0"/><net_sink comp="1765" pin=2"/></net>

<net id="1777"><net_src comp="249" pin="5"/><net_sink comp="1772" pin=1"/></net>

<net id="1778"><net_src comp="128" pin="0"/><net_sink comp="1772" pin=2"/></net>

<net id="1784"><net_src comp="1751" pin="3"/><net_sink comp="1779" pin=1"/></net>

<net id="1785"><net_src comp="128" pin="0"/><net_sink comp="1779" pin=2"/></net>

<net id="1791"><net_src comp="1758" pin="3"/><net_sink comp="1786" pin=1"/></net>

<net id="1792"><net_src comp="1779" pin="3"/><net_sink comp="1786" pin=2"/></net>

<net id="1798"><net_src comp="1765" pin="3"/><net_sink comp="1793" pin=1"/></net>

<net id="1799"><net_src comp="1786" pin="3"/><net_sink comp="1793" pin=2"/></net>

<net id="1805"><net_src comp="1772" pin="3"/><net_sink comp="1800" pin=1"/></net>

<net id="1806"><net_src comp="1793" pin="3"/><net_sink comp="1800" pin=2"/></net>

<net id="1812"><net_src comp="1800" pin="3"/><net_sink comp="1807" pin=1"/></net>

<net id="1813"><net_src comp="128" pin="0"/><net_sink comp="1807" pin=2"/></net>

<net id="1819"><net_src comp="128" pin="0"/><net_sink comp="1814" pin=1"/></net>

<net id="1820"><net_src comp="1807" pin="3"/><net_sink comp="1814" pin=2"/></net>

<net id="1821"><net_src comp="1814" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="1825"><net_src comp="56" pin="0"/><net_sink comp="1822" pin=0"/></net>

<net id="1829"><net_src comp="58" pin="0"/><net_sink comp="1826" pin=0"/></net>

<net id="1834"><net_src comp="1826" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1835"><net_src comp="68" pin="0"/><net_sink comp="1830" pin=1"/></net>

<net id="1841"><net_src comp="1822" pin="1"/><net_sink comp="1836" pin=0"/></net>

<net id="1842"><net_src comp="1830" pin="2"/><net_sink comp="1836" pin=1"/></net>

<net id="1843"><net_src comp="1826" pin="1"/><net_sink comp="1836" pin=2"/></net>

<net id="1848"><net_src comp="1844" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="1861"><net_src comp="1853" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1862"><net_src comp="1849" pin="2"/><net_sink comp="1857" pin=1"/></net>

<net id="1863"><net_src comp="1857" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="1876"><net_src comp="1868" pin="2"/><net_sink comp="1872" pin=0"/></net>

<net id="1877"><net_src comp="1864" pin="2"/><net_sink comp="1872" pin=1"/></net>

<net id="1878"><net_src comp="1872" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="1883"><net_src comp="1836" pin="3"/><net_sink comp="1879" pin=0"/></net>

<net id="1884"><net_src comp="130" pin="0"/><net_sink comp="1879" pin=1"/></net>

<net id="1885"><net_src comp="1879" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="1890"><net_src comp="1836" pin="3"/><net_sink comp="1886" pin=0"/></net>

<net id="1891"><net_src comp="132" pin="0"/><net_sink comp="1886" pin=1"/></net>

<net id="1896"><net_src comp="1886" pin="2"/><net_sink comp="1892" pin=0"/></net>

<net id="1901"><net_src comp="1886" pin="2"/><net_sink comp="1897" pin=0"/></net>

<net id="1902"><net_src comp="66" pin="0"/><net_sink comp="1897" pin=1"/></net>

<net id="1907"><net_src comp="1886" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1908"><net_src comp="1822" pin="1"/><net_sink comp="1903" pin=1"/></net>

<net id="1914"><net_src comp="1886" pin="2"/><net_sink comp="1909" pin=0"/></net>

<net id="1915"><net_src comp="64" pin="0"/><net_sink comp="1909" pin=1"/></net>

<net id="1916"><net_src comp="1836" pin="3"/><net_sink comp="1909" pin=2"/></net>

<net id="1921"><net_src comp="1909" pin="3"/><net_sink comp="1917" pin=0"/></net>

<net id="1922"><net_src comp="58" pin="0"/><net_sink comp="1917" pin=1"/></net>

<net id="1927"><net_src comp="1897" pin="2"/><net_sink comp="1923" pin=0"/></net>

<net id="1928"><net_src comp="56" pin="0"/><net_sink comp="1923" pin=1"/></net>

<net id="1932"><net_src comp="394" pin="1"/><net_sink comp="1929" pin=0"/></net>

<net id="1933"><net_src comp="1929" pin="1"/><net_sink comp="1814" pin=0"/></net>

<net id="1937"><net_src comp="398" pin="1"/><net_sink comp="1934" pin=0"/></net>

<net id="1938"><net_src comp="1934" pin="1"/><net_sink comp="1807" pin=0"/></net>

<net id="1948"><net_src comp="575" pin="2"/><net_sink comp="1945" pin=0"/></net>

<net id="1949"><net_src comp="1945" pin="1"/><net_sink comp="1751" pin=0"/></net>

<net id="1953"><net_src comp="255" pin="3"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="207" pin=3"/></net>

<net id="1958"><net_src comp="608" pin="2"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="1963"><net_src comp="266" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="220" pin=3"/></net>

<net id="1968"><net_src comp="641" pin="2"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1973"><net_src comp="277" pin="3"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1978"><net_src comp="674" pin="2"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="1983"><net_src comp="285" pin="3"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="249" pin=3"/></net>

<net id="1988"><net_src comp="699" pin="2"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="1779" pin=0"/></net>

<net id="1993"><net_src comp="729" pin="2"/><net_sink comp="1990" pin=0"/></net>

<net id="1994"><net_src comp="1990" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="1998"><net_src comp="747" pin="2"/><net_sink comp="1995" pin=0"/></net>

<net id="1999"><net_src comp="1995" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="2003"><net_src comp="779" pin="2"/><net_sink comp="2000" pin=0"/></net>

<net id="2004"><net_src comp="2000" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="2008"><net_src comp="945" pin="2"/><net_sink comp="2005" pin=0"/></net>

<net id="2009"><net_src comp="2005" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="2013"><net_src comp="981" pin="2"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="1844" pin=1"/></net>

<net id="2018"><net_src comp="993" pin="2"/><net_sink comp="2015" pin=0"/></net>

<net id="2019"><net_src comp="2015" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="2023"><net_src comp="1011" pin="2"/><net_sink comp="2020" pin=0"/></net>

<net id="2024"><net_src comp="2020" pin="1"/><net_sink comp="1849" pin=0"/></net>

<net id="2028"><net_src comp="1029" pin="2"/><net_sink comp="2025" pin=0"/></net>

<net id="2029"><net_src comp="2025" pin="1"/><net_sink comp="1849" pin=1"/></net>

<net id="2033"><net_src comp="1047" pin="2"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="1853" pin=1"/></net>

<net id="2038"><net_src comp="1089" pin="2"/><net_sink comp="2035" pin=0"/></net>

<net id="2039"><net_src comp="2035" pin="1"/><net_sink comp="1853" pin=0"/></net>

<net id="2043"><net_src comp="1107" pin="2"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="2048"><net_src comp="1125" pin="2"/><net_sink comp="2045" pin=0"/></net>

<net id="2049"><net_src comp="2045" pin="1"/><net_sink comp="1864" pin=1"/></net>

<net id="2053"><net_src comp="1143" pin="2"/><net_sink comp="2050" pin=0"/></net>

<net id="2054"><net_src comp="2050" pin="1"/><net_sink comp="1868" pin=1"/></net>

<net id="2058"><net_src comp="1185" pin="2"/><net_sink comp="2055" pin=0"/></net>

<net id="2059"><net_src comp="2055" pin="1"/><net_sink comp="1868" pin=0"/></net>

<net id="2063"><net_src comp="1211" pin="2"/><net_sink comp="2060" pin=0"/></net>

<net id="2067"><net_src comp="1237" pin="2"/><net_sink comp="2064" pin=0"/></net>

<net id="2071"><net_src comp="1329" pin="2"/><net_sink comp="2068" pin=0"/></net>

<net id="2075"><net_src comp="1359" pin="2"/><net_sink comp="2072" pin=0"/></net>

<net id="2079"><net_src comp="1381" pin="2"/><net_sink comp="2076" pin=0"/></net>

<net id="2083"><net_src comp="1437" pin="2"/><net_sink comp="2080" pin=0"/></net>

<net id="2087"><net_src comp="1509" pin="2"/><net_sink comp="2084" pin=0"/></net>

<net id="2091"><net_src comp="1521" pin="2"/><net_sink comp="2088" pin=0"/></net>

<net id="2095"><net_src comp="1553" pin="2"/><net_sink comp="2092" pin=0"/></net>

<net id="2099"><net_src comp="1565" pin="2"/><net_sink comp="2096" pin=0"/></net>

<net id="2103"><net_src comp="1579" pin="2"/><net_sink comp="2100" pin=0"/></net>

<net id="2104"><net_src comp="2100" pin="1"/><net_sink comp="1892" pin=1"/></net>

<net id="2108"><net_src comp="1597" pin="2"/><net_sink comp="2105" pin=0"/></net>

<net id="2112"><net_src comp="1615" pin="2"/><net_sink comp="2109" pin=0"/></net>

<net id="2116"><net_src comp="1645" pin="2"/><net_sink comp="2113" pin=0"/></net>

<net id="2120"><net_src comp="1687" pin="2"/><net_sink comp="2117" pin=0"/></net>

<net id="2124"><net_src comp="1707" pin="2"/><net_sink comp="2121" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V | {2 }
	Port: sof_dst_V | {2 }
	Port: eol_dst_V | {2 }
	Port: dst_valid_dst_V | {2 }
	Port: hsync_V | {2 }
	Port: vsync_V | {2 }
  - Chain level:
	State 1
		brmerge : 1
		p_counter_load : 1
		p_col_counter_load : 1
		not_brmerge : 1
		begin2buffer_flag : 1
		begin2buffer_loc : 1
		counter_loc : 2
		col_counter_loc : 2
		tmp : 1
		stg_22 : 1
		tmp_1 : 3
		stg_24 : 1
		tmp_4 : 3
		linebuffer1_V_addr : 4
		stg_27 : 5
		linebuffer1b_V_addr : 4
		stg_29 : 5
		tmp_5 : 3
		tmp_2 : 1
		linebuffer2_V_addr : 2
		stg_34 : 3
		linebuffer2b_V_addr : 2
		stg_36 : 3
		tmp_3 : 1
		counter_flag_1 : 2
		counter_new_1 : 2
		counter_loc_1 : 2
		col_counter_flag_2 : 2
		col_counter_new_2 : 2
		col_counter_loc_2 : 2
		col_counter2_flag_1 : 2
		col_counter2_loc_1 : 2
		tmp_6 : 1
		tmp_7 : 1
		tmp_8 : 1
		icmp : 2
		tmp_9 : 1
		tmp_s : 1
		linebuffer1_V_addr_1 : 2
		tmp2i_V : 3
		tmp_10 : 1
		tmp_11 : 1
		icmp4 : 2
		tmp_12 : 1
		tmp_13 : 1
		linebuffer1b_V_addr_1 : 2
		tmp2i_V_1 : 3
		tmp_14 : 1
		tmp_15 : 1
		icmp7 : 2
		tmp_16 : 1
		tmp_17 : 1
		linebuffer2_V_addr_1 : 2
		tmp2i_V_2 : 3
		tmp_18 : 1
		tmp_19 : 1
		icmp1 : 2
		tmp_20 : 1
		linebuffer2b_V_addr_1 : 2
		tmp2i_V_3 : 3
		tmp_21 : 1
		counter2_loc : 2
		sel_tmp : 2
		sel_tmp1 : 2
		sel_tmp2 : 2
		sel_tmp3 : 2
		sel_tmp4 : 2
		sel_tmp5 : 2
		sel_tmp6 : 2
		tmp1 : 2
		sel_tmp7 : 2
		tmp345_demorgan : 2
		tmp2 : 2
		counter_rd1_flag : 2
		sel_tmp8 : 2
		sel_tmp9 : 2
		sel_tmp10 : 2
		sel_tmp11 : 3
		sel_tmp12 : 4
		counter_rd1_loc : 5
		sel_tmp13 : 2
		sel_tmp14 : 3
		sel_tmp15 : 4
		counter_rd1b_loc : 5
		sel_tmp16 : 2
		sel_tmp17 : 3
		counter_rd2_loc : 4
		sel_tmp18 : 2
		counter_rd2b_loc : 3
		tmp_22 : 1
		tmp_23 : 2
		tmp_24 : 1
		tmp_24_counter3_load : 3
		counter_pad_loc : 2
		counter3_flag_1 : 3
		counter3_loc_1 : 4
		tmp_26 : 3
		cond_eol1 : 6
		cond_eol2 : 5
		cond_eol3 : 6
		cond_eol4 : 4
		cond_eol5 : 3
		tmp3 : 7
		tmp4 : 5
		tmp5 : 7
		tmp_27 : 6
		tmp_28 : 6
		cond_vld1 : 7
		tmp_29 : 6
		tmp_30 : 6
		cond_vld2 : 7
		tmp_31 : 5
		tmp_32 : 5
		cond_vld3 : 6
		tmp_33 : 4
		tmp_34 : 4
		cond_vld4 : 5
		tmp_35 : 3
		tmp_36 : 3
		cond_vld5 : 4
		tmp7 : 5
		tmp_37 : 6
		tmp_38 : 6
		cond_hsync1 : 7
		tmp_39 : 6
		tmp_40 : 6
		cond_hsync2 : 7
		tmp_41 : 5
		tmp_42 : 5
		cond_hsync3 : 6
		tmp_43 : 4
		tmp_44 : 4
		cond_hsync4 : 5
		tmp_45 : 3
		tmp_46 : 3
		cond_hsync5 : 4
		tmp10 : 5
		tmp_47 : 3
		tmp_48 : 3
		p_col_counter2_loc_1 : 4
		col_counter_flag_3 : 4
		col_counter_new_3 : 4
		not_tmp_3 : 4
		p_col_counter2_flag_1 : 4
		col_counter2_flag_3 : 4
		col_counter2_new_3 : 5
		tmp_49 : 6
		stg_170 : 4
		stg_171 : 6
		stg_172 : 4
		stg_173 : 5
		tmp_50 : 6
		tmp_51 : 5
		tmp_52 : 4
		p_counter_rd2b_loc : 5
		sel_tmp23 : 7
		sel_tmp24 : 7
		sel_tmp259_demorgan : 7
		sel_tmp25 : 7
		sel_tmp26 : 7
		sel_tmp262_cast : 7
		counter_rd1_flag_1 : 7
		sel_tmp27 : 7
		sel_tmp28 : 7
		counter_rd1_new_1 : 7
		counter_rd1b_flag_2 : 7
		sel_tmp29 : 7
		counter_rd1b_new_2 : 7
		counter_rd2_flag_3 : 7
		counter_rd2_new_3 : 7
		tmp_50_not : 7
		not_sel_tmp : 7
		tmp_51_not : 6
		not_sel_tmp1 : 7
		tmp12 : 7
		tmp13 : 7
		sel_tmp30 : 7
		counter_rd2b_flag_4 : 7
		sel_tmp31 : 7
		sel_tmp32 : 7
		counter_rd2b_new_4 : 7
		tmp_53 : 3
		stg_205 : 7
		stg_206 : 8
		stg_207 : 7
		stg_208 : 8
		stg_209 : 7
		stg_210 : 8
		stg_211 : 7
		stg_212 : 8
		tmp_54 : 3
		tmp_55 : 3
		p_begin2buffer_flag : 4
		not_tmp_s : 4
		p_counter_flag_1 : 4
		p_counter_new_1 : 4
		tmp_56 : 3
		stg_220 : 4
		stg_221 : 5
		stg_222 : 4
		stg_223 : 4
		p_s : 4
		not_tmp_1 : 4
		p_counter2_flag : 4
		p_counter2_loc : 4
		tmp_57 : 5
		stg_229 : 4
		stg_230 : 5
		stg_231 : 4
		stg_232 : 4
		p_begin2pad_flag : 6
		not_tmp_2 : 6
		tmp14 : 4
		p_buff_in_flag_1 : 4
		p_buff_in_new_1 : 4
		tmp15 : 7
		tmp16 : 7
		tmp17 : 7
		p_buff2read_flag_3 : 7
		not_tmp_5 : 6
		newSel_cast : 6
		newSel1 : 7
		newSel2 : 7
		tmp18 : 6
		p_counter_pad_flag_1 : 6
		tmp_59 : 6
		p_counter_pad_new_1 : 6
		p_counter3_flag_1 : 6
		p_counter3_loc_1 : 6
		stg_252 : 6
		stg_253 : 7
		stg_254 : 6
		stg_255 : 7
		stg_256 : 7
		stg_257 : 8
		stg_258 : 4
		stg_259 : 4
		stg_260 : 6
		stg_261 : 6
	State 2
		p_0131_0_i : 1
		p_0131_1_i : 1
		p_0131_2_i : 1
		p_0131_3_i : 1
		sel_tmp19 : 2
		sel_tmp20 : 3
		sel_tmp21 : 4
		sel_tmp22 : 5
		p_0131_8_i : 6
		p_0131_9_i : 7
		tmp_25 : 1
		counter_vsync_loc : 2
		cond_vsync : 3
		tmp_58 : 3
		p_beginvsync_flag : 4
		not_tmp_4 : 4
		p_counter_vsync_flag : 4
		p_counter_vsync_loc : 4
		stg_323 : 8
		stg_328 : 4
		rend : 1
		stg_330 : 4
		stg_331 : 5
		stg_333 : 4
		stg_334 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |          tmp_7_fu_559         |    0    |    2    |
|          |          icmp_fu_575          |    0    |    33   |
|          |          tmp_9_fu_581         |    0    |    2    |
|          |          icmp4_fu_608         |    0    |    33   |
|          |         tmp_12_fu_614         |    0    |    2    |
|          |          icmp7_fu_641         |    0    |    33   |
|          |         tmp_16_fu_647         |    0    |    2    |
|          |          icmp1_fu_674         |    0    |    33   |
|          |         tmp_23_fu_903         |    0    |    40   |
|          |         tmp_26_fu_945         |    0    |    40   |
|          |        cond_eol1_fu_951       |    0    |    40   |
|          |        cond_eol2_fu_957       |    0    |    40   |
|          |        cond_eol3_fu_963       |    0    |    40   |
|          |        cond_eol4_fu_969       |    0    |    40   |
|          |        cond_eol5_fu_975       |    0    |    40   |
|          |         tmp_27_fu_999         |    0    |    40   |
|          |         tmp_28_fu_1005        |    0    |    40   |
|          |         tmp_29_fu_1017        |    0    |    40   |
|          |         tmp_30_fu_1023        |    0    |    40   |
|          |         tmp_31_fu_1035        |    0    |    40   |
|          |         tmp_32_fu_1041        |    0    |    40   |
|          |         tmp_33_fu_1053        |    0    |    40   |
|          |         tmp_34_fu_1059        |    0    |    40   |
|   icmp   |         tmp_35_fu_1071        |    0    |    40   |
|          |         tmp_36_fu_1077        |    0    |    40   |
|          |         tmp_37_fu_1095        |    0    |    40   |
|          |         tmp_38_fu_1101        |    0    |    40   |
|          |         tmp_39_fu_1113        |    0    |    40   |
|          |         tmp_40_fu_1119        |    0    |    40   |
|          |         tmp_41_fu_1131        |    0    |    40   |
|          |         tmp_42_fu_1137        |    0    |    40   |
|          |         tmp_43_fu_1149        |    0    |    40   |
|          |         tmp_44_fu_1155        |    0    |    40   |
|          |         tmp_45_fu_1167        |    0    |    40   |
|          |         tmp_46_fu_1173        |    0    |    40   |
|          |         tmp_47_fu_1191        |    0    |    40   |
|          |         tmp_48_fu_1197        |    0    |    40   |
|          |         tmp_49_fu_1251        |    0    |    40   |
|          |         tmp_50_fu_1269        |    0    |    40   |
|          |         tmp_51_fu_1275        |    0    |    40   |
|          |         tmp_52_fu_1281        |    0    |    40   |
|          |         tmp_53_fu_1467        |    0    |    40   |
|          |         tmp_54_fu_1497        |    0    |    40   |
|          |         tmp_55_fu_1503        |    0    |    40   |
|          |         tmp_56_fu_1535        |    0    |    40   |
|          |         tmp_57_fu_1579        |    0    |    40   |
|          |       cond_vsync_fu_1879      |    0    |    40   |
|          |         tmp_58_fu_1886        |    0    |    40   |
|----------|-------------------------------|---------|---------|
|          |     p_counter_load_fu_420     |    0    |    32   |
|          |   p_col_counter_load_fu_428   |    0    |    32   |
|          |       counter_loc_fu_457      |    0    |    32   |
|          |     col_counter_loc_fu_466    |    0    |    32   |
|          |      counter2_loc_fu_691      |    0    |    32   |
|          |        sel_tmp8_fu_771        |    0    |    32   |
|          |        sel_tmp10_fu_785       |    0    |    32   |
|          |        sel_tmp11_fu_793       |    0    |    32   |
|          |        sel_tmp12_fu_801       |    0    |    32   |
|          |     counter_rd1_loc_fu_809    |    0    |    32   |
|          |        sel_tmp13_fu_817       |    0    |    32   |
|          |        sel_tmp14_fu_825       |    0    |    32   |
|          |        sel_tmp15_fu_833       |    0    |    32   |
|          |    counter_rd1b_loc_fu_841    |    0    |    32   |
|          |        sel_tmp16_fu_849       |    0    |    32   |
|          |        sel_tmp17_fu_857       |    0    |    32   |
|          |     counter_rd2_loc_fu_865    |    0    |    32   |
|          |        sel_tmp18_fu_873       |    0    |    32   |
|          |    counter_rd2b_loc_fu_881    |    0    |    32   |
|          |  tmp_24_counter3_load_fu_915  |    0    |    32   |
|          |     counter_pad_loc_fu_923    |    0    |    32   |
|          |     counter3_loc_1_fu_937     |    0    |    32   |
|          |  p_col_counter2_loc_1_fu_1203 |    0    |    32   |
|          |   col_counter_new_3_fu_1217   |    0    |    32   |
|          |   col_counter2_new_3_fu_1243  |    0    |    32   |
|          |   p_counter_rd2b_loc_fu_1287  |    0    |    32   |
|  select  |       sel_tmp27_fu_1335       |    0    |    32   |
|          |       sel_tmp28_fu_1343       |    0    |    32   |
|          |   counter_rd1_new_1_fu_1351   |    0    |    32   |
|          |       sel_tmp29_fu_1365       |    0    |    32   |
|          |   counter_rd1b_new_2_fu_1373  |    0    |    32   |
|          |   counter_rd2_new_3_fu_1387   |    0    |    32   |
|          |       sel_tmp31_fu_1443       |    0    |    32   |
|          |       sel_tmp32_fu_1451       |    0    |    32   |
|          |   counter_rd2b_new_4_fu_1459  |    0    |    32   |
|          |    p_counter_new_1_fu_1527    |    0    |    32   |
|          |     p_counter2_loc_fu_1571    |    0    |    32   |
|          |      newSel_cast_fu_1657      |    0    |    2    |
|          |        newSel1_fu_1665        |    0    |    2    |
|          |        newSel2_fu_1673        |    0    |    2    |
|          |  p_counter_pad_new_1_fu_1699  |    0    |    32   |
|          |    p_counter3_loc_1_fu_1713   |    0    |    32   |
|          |       p_0131_0_i_fu_1751      |    0    |    16   |
|          |       p_0131_1_i_fu_1758      |    0    |    16   |
|          |       p_0131_2_i_fu_1765      |    0    |    16   |
|          |       p_0131_3_i_fu_1772      |    0    |    16   |
|          |       sel_tmp19_fu_1779       |    0    |    16   |
|          |       sel_tmp20_fu_1786       |    0    |    16   |
|          |       sel_tmp21_fu_1793       |    0    |    16   |
|          |       sel_tmp22_fu_1800       |    0    |    16   |
|          |       p_0131_8_i_fu_1807      |    0    |    16   |
|          |       p_0131_9_i_fu_1814      |    0    |    16   |
|          |   counter_vsync_loc_fu_1836   |    0    |    32   |
|          |  p_counter_vsync_loc_fu_1909  |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |          tmp_1_fu_492         |    0    |    32   |
|          |          tmp_5_fu_508         |    0    |    32   |
|          |          tmp_3_fu_522         |    0    |    32   |
|          |          tmp_6_fu_553         |    0    |    32   |
|          |         tmp_10_fu_592         |    0    |    32   |
|    add   |         tmp_14_fu_625         |    0    |    32   |
|          |         tmp_18_fu_658         |    0    |    32   |
|          |         tmp_21_fu_685         |    0    |    32   |
|          |         tmp_22_fu_897         |    0    |    32   |
|          |         tmp_24_fu_909         |    0    |    32   |
|          |         tmp_25_fu_1830        |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |         brmerge_fu_414        |    0    |    1    |
|          |    begin2buffer_loc_fu_451    |    0    |    1    |
|          |     tmp345_demorgan_fu_753    |    0    |    1    |
|          |          tmp3_fu_981          |    0    |    1    |
|          |          tmp4_fu_987          |    0    |    1    |
|          |          tmp5_fu_993          |    0    |    1    |
|          |          tmp7_fu_1089         |    0    |    1    |
|          |         tmp10_fu_1185         |    0    |    1    |
|          |   col_counter_flag_3_fu_1211  |    0    |    1    |
|          |  col_counter2_flag_3_fu_1237  |    0    |    1    |
|          |  sel_tmp259_demorgan_fu_1307  |    0    |    1    |
|          |   counter_rd1_flag_1_fu_1329  |    0    |    1    |
|          |  counter_rd1b_flag_2_fu_1359  |    0    |    1    |
|          |   counter_rd2_flag_3_fu_1381  |    0    |    1    |
|          |      not_sel_tmp_fu_1401      |    0    |    1    |
|          |      not_sel_tmp1_fu_1413     |    0    |    1    |
|          |  counter_rd2b_flag_4_fu_1437  |    0    |    1    |
|          |  p_begin2buffer_flag_fu_1509  |    0    |    1    |
|          |    p_counter_flag_1_fu_1521   |    0    |    1    |
|          |          p_s_fu_1553          |    0    |    1    |
|    or    |    p_counter2_flag_fu_1565    |    0    |    1    |
|          |    p_begin2pad_flag_fu_1597   |    0    |    1    |
|          |         tmp14_fu_1609         |    0    |    1    |
|          |    p_buff_in_flag_1_fu_1615   |    0    |    1    |
|          |         tmp15_fu_1627         |    0    |    1    |
|          |         tmp16_fu_1633         |    0    |    1    |
|          |         tmp17_fu_1639         |    0    |    1    |
|          |   p_buff2read_flag_3_fu_1645  |    0    |    1    |
|          |         tmp18_fu_1681         |    0    |    1    |
|          |  p_counter_pad_flag_1_fu_1687 |    0    |    1    |
|          |         tmp_59_fu_1693        |    0    |    1    |
|          |   p_counter3_flag_1_fu_1707   |    0    |    1    |
|          |        p_215_i_fu_1844        |    0    |    1    |
|          |          tmp6_fu_1849         |    0    |    1    |
|          |          tmp8_fu_1853         |    0    |    1    |
|          |          p_i_fu_1857          |    0    |    1    |
|          |          tmp9_fu_1864         |    0    |    1    |
|          |         tmp11_fu_1868         |    0    |    1    |
|          |        p_216_i_fu_1872        |    0    |    1    |
|          |   p_beginvsync_flag_fu_1892   |    0    |    1    |
|          |  p_counter_vsync_flag_fu_1903 |    0    |    1    |
|----------|-------------------------------|---------|---------|
|          |    begin2buffer_flag_fu_442   |    0    |    1    |
|          |           tmp_fu_476          |    0    |    1    |
|          |         sel_tmp_fu_699        |    0    |    1    |
|          |        sel_tmp2_fu_711        |    0    |    1    |
|          |        sel_tmp4_fu_723        |    0    |    1    |
|          |        sel_tmp5_fu_729        |    0    |    1    |
|          |          tmp1_fu_741          |    0    |    1    |
|          |        sel_tmp7_fu_747        |    0    |    1    |
|          |    counter_rd1_flag_fu_765    |    0    |    1    |
|          |        sel_tmp9_fu_779        |    0    |    1    |
|          |     counter3_flag_1_fu_931    |    0    |    1    |
|          |       cond_vld1_fu_1011       |    0    |    1    |
|          |       cond_vld2_fu_1029       |    0    |    1    |
|    and   |       cond_vld3_fu_1047       |    0    |    1    |
|          |       cond_vld4_fu_1065       |    0    |    1    |
|          |       cond_vld5_fu_1083       |    0    |    1    |
|          |      cond_hsync1_fu_1107      |    0    |    1    |
|          |      cond_hsync2_fu_1125      |    0    |    1    |
|          |      cond_hsync3_fu_1143      |    0    |    1    |
|          |      cond_hsync4_fu_1161      |    0    |    1    |
|          |      cond_hsync5_fu_1179      |    0    |    1    |
|          | p_col_counter2_flag_1_fu_1231 |    0    |    1    |
|          |       sel_tmp24_fu_1301       |    0    |    1    |
|          |       sel_tmp26_fu_1319       |    0    |    1    |
|          |         tmp12_fu_1419         |    0    |    1    |
|          |         tmp13_fu_1425         |    0    |    1    |
|          |       sel_tmp30_fu_1431       |    0    |    1    |
|          |    p_buff_in_new_1_fu_1621    |    0    |    1    |
|----------|-------------------------------|---------|---------|
|          |       not_brmerge_fu_436      |    0    |    1    |
|          |        sel_tmp1_fu_705        |    0    |    1    |
|          |        sel_tmp3_fu_717        |    0    |    1    |
|          |        sel_tmp6_fu_735        |    0    |    1    |
|          |          tmp2_fu_759          |    0    |    1    |
|          |       not_tmp_3_fu_1225       |    0    |    1    |
|          |       sel_tmp23_fu_1295       |    0    |    1    |
|    xor   |       sel_tmp25_fu_1313       |    0    |    1    |
|          |       tmp_50_not_fu_1395      |    0    |    1    |
|          |       tmp_51_not_fu_1407      |    0    |    1    |
|          |       not_tmp_s_fu_1515       |    0    |    1    |
|          |       not_tmp_1_fu_1559       |    0    |    1    |
|          |       not_tmp_2_fu_1603       |    0    |    1    |
|          |       not_tmp_5_fu_1651       |    0    |    1    |
|          |       not_tmp_4_fu_1897       |    0    |    1    |
|----------|-------------------------------|---------|---------|
|          |       tmp_V_read_fu_140       |    0    |    0    |
|   read   |     valid_tmp_read_fu_146     |    0    |    0    |
|          |      sof_init_read_fu_152     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |      stg_323_write_fu_158     |    0    |    0    |
|          |      stg_324_write_fu_165     |    0    |    0    |
|   write  |      stg_325_write_fu_172     |    0    |    0    |
|          |      stg_326_write_fu_179     |    0    |    0    |
|          |      stg_327_write_fu_186     |    0    |    0    |
|          |      stg_328_write_fu_193     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_4_fu_502         |    0    |    0    |
|          |          tmp_2_fu_516         |    0    |    0    |
|   sext   |          tmp_s_fu_587         |    0    |    0    |
|          |         tmp_13_fu_620         |    0    |    0    |
|          |         tmp_17_fu_653         |    0    |    0    |
|          |         tmp_20_fu_680         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_8_fu_565         |    0    |    0    |
|partselect|         tmp_11_fu_598         |    0    |    0    |
|          |         tmp_15_fu_631         |    0    |    0    |
|          |         tmp_19_fu_664         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |    sel_tmp262_cast_fu_1325    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   3654  |
|----------|-------------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
| linebuffer1_V|    1   |    0   |    0   |
|linebuffer1b_V|    1   |    0   |    0   |
| linebuffer2_V|    1   |    0   |    0   |
|linebuffer2b_V|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    4   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    begin2pad_load_reg_1929   |    1   |
|  col_counter2_flag_1_reg_368 |    1   |
| col_counter2_flag_3_reg_2064 |    1   |
|  col_counter2_loc_1_reg_382  |   32   |
|  col_counter_flag_2_reg_332  |    1   |
|  col_counter_flag_3_reg_2060 |    1   |
|   col_counter_loc_2_reg_357  |   32   |
|   col_counter_new_2_reg_344  |   32   |
|     cond_hsync1_reg_2040     |    1   |
|     cond_hsync2_reg_2045     |    1   |
|     cond_hsync3_reg_2050     |    1   |
|      cond_vld1_reg_2020      |    1   |
|      cond_vld2_reg_2025      |    1   |
|      cond_vld3_reg_2030      |    1   |
|    counter_flag_1_reg_296    |    1   |
|     counter_loc_1_reg_321    |   32   |
|     counter_new_1_reg_309    |   32   |
|  counter_rd1_flag_1_reg_2068 |    1   |
| counter_rd1b_flag_2_reg_2072 |    1   |
|  counter_rd2_flag_3_reg_2076 |    1   |
| counter_rd2b_flag_4_reg_2080 |    1   |
|        icmp1_reg_1975        |    1   |
|        icmp4_reg_1955        |    1   |
|        icmp7_reg_1965        |    1   |
|         icmp_reg_1945        |    1   |
| linebuffer1_V_addr_1_reg_1950|    6   |
|linebuffer1b_V_addr_1_reg_1960|    6   |
| linebuffer2_V_addr_1_reg_1970|    6   |
|linebuffer2b_V_addr_1_reg_1980|    6   |
| p_begin2buffer_flag_reg_2084 |    1   |
|   p_begin2pad_flag_reg_2105  |    1   |
|  p_buff2read_flag_3_reg_2113 |    1   |
|   p_buff_in_flag_1_reg_2109  |    1   |
|   p_counter2_flag_reg_2096   |    1   |
|  p_counter3_flag_1_reg_2121  |    1   |
|   p_counter_flag_1_reg_2088  |    1   |
| p_counter_pad_flag_1_reg_2117|    1   |
|         p_s_reg_2092         |    1   |
|   readbuffer_load_reg_1934   |    1   |
|       sel_tmp5_reg_1990      |    1   |
|       sel_tmp7_reg_1995      |    1   |
|       sel_tmp9_reg_2000      |    1   |
|       sel_tmp_reg_1985       |    1   |
|        tmp10_reg_2055        |    1   |
|         tmp3_reg_2010        |    1   |
|         tmp5_reg_2015        |    1   |
|         tmp7_reg_2035        |    1   |
|        tmp_26_reg_2005       |    1   |
|        tmp_57_reg_2100       |    1   |
+------------------------------+--------+
|             Total            |   224  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_207 |  p3  |   2  |   6  |   12   ||    6    |
| grp_access_fu_220 |  p3  |   2  |   6  |   12   ||    6    |
| grp_access_fu_233 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_249 |  p3  |   2  |   6  |   12   ||    6    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  6.284  ||    24   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  3654  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   24   |
|  Register |    -   |    -   |   224  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   224  |  3678  |
+-----------+--------+--------+--------+--------+
