{"vcs1":{"timestamp_begin":1682266771.073209588, "rt":0.96, "ut":0.27, "st":0.14}}
{"vcselab":{"timestamp_begin":1682266772.069501773, "rt":1.14, "ut":0.23, "st":0.27}}
{"link":{"timestamp_begin":1682266773.238440344, "rt":1.56, "ut":0.07, "st":1.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682266770.762311560}
{"VCS_COMP_START_TIME": 1682266770.762311560}
{"VCS_COMP_END_TIME": 1682266775.463554230}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340912}}
{"stitch_vcselab": {"peak_mem": 222680}}
