INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cedar/exam2/exam2.srcs/sources_1/new/problem2.v" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Cedar/exam2/exam2.srcs/sources_1/new/problem2.v:22]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Cedar/exam2/exam2.srcs/sources_1/new/problem2.v:23]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Cedar/exam2/exam2.srcs/sources_1/new/problem2.v:24]
INFO: [VRFC 10-311] analyzing module problem2
ERROR: [VRFC 10-1412] syntax error near a [C:/Users/Cedar/exam2/exam2.srcs/sources_1/new/problem2.v:27]
