// This code was automatically generated by FPGA MGT Builder
// Timestamp: 2020-12-15 13:31:15.961
// User: madorsky
// FPGA MGT builder homepage: <link>

	wire [15:0] mgtxy [0:1][0:3]; // [quad][mgt]
	assign mgtxy[0][0] = 16'ha032;
	assign mgtxy[0][1] = 16'ha033;
	assign mgtxy[0][2] = 16'ha034;
	assign mgtxy[0][3] = 16'ha035;
	assign mgtxy[1][0] = 16'ha036;
	assign mgtxy[1][1] = 16'ha037;
	assign mgtxy[1][2] = 16'ha038;
	assign mgtxy[1][3] = 16'ha039;
