ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"cy_sysint.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.__NVIC_SetPriority,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  24              		.type	__NVIC_SetPriority, %function
  25              	__NVIC_SetPriority:
  26              	.LFB111:
  27              		.file 1 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     30. January 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 2


  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 3


  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 4


 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 5


 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 6


 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 7


 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 8


 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 9


 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 10


 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 11


 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 12


 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 13


 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 14


 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 15


 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 16


 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 17


 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 18


 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 19


1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 20


1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 21


1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 22


1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 23


1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 24


1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 25


1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 26


1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 27


1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 28


1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 29


1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 30


1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 31


1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 32


1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Active Interrupt
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not active.
1773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is active.
1774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Interrupt Priority
1791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            or negative to specify a processor exception.
1794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]  priority  Priority to set.
1796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 33


1798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
  28              		.loc 1 1799 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 3960     		str	r1, [r7]
  42 000a FB80     		strh	r3, [r7, #6]	@ movhi
1800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  43              		.loc 1 1800 0
  44 000c B7F90630 		ldrsh	r3, [r7, #6]
  45 0010 002B     		cmp	r3, #0
  46 0012 0ADB     		blt	.L2
1801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  47              		.loc 1 1802 0
  48 0014 0D49     		ldr	r1, .L5
  49 0016 B7F90630 		ldrsh	r3, [r7, #6]
  50 001a 3A68     		ldr	r2, [r7]
  51 001c D2B2     		uxtb	r2, r2
  52 001e 5201     		lsls	r2, r2, #5
  53 0020 D2B2     		uxtb	r2, r2
  54 0022 0B44     		add	r3, r3, r1
  55 0024 83F80023 		strb	r2, [r3, #768]
1803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
  56              		.loc 1 1808 0
  57 0028 0AE0     		b	.L4
  58              	.L2:
1806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
  59              		.loc 1 1806 0
  60 002a 0949     		ldr	r1, .L5+4
  61 002c FB88     		ldrh	r3, [r7, #6]
  62 002e 03F00F03 		and	r3, r3, #15
  63 0032 043B     		subs	r3, r3, #4
  64 0034 3A68     		ldr	r2, [r7]
  65 0036 D2B2     		uxtb	r2, r2
  66 0038 5201     		lsls	r2, r2, #5
  67 003a D2B2     		uxtb	r2, r2
  68 003c 0B44     		add	r3, r3, r1
  69 003e 1A76     		strb	r2, [r3, #24]
  70              	.L4:
  71              		.loc 1 1808 0
  72 0040 00BF     		nop
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 34


  73 0042 0C37     		adds	r7, r7, #12
  74              		.cfi_def_cfa_offset 4
  75 0044 BD46     		mov	sp, r7
  76              		.cfi_def_cfa_register 13
  77              		@ sp needed
  78 0046 5DF8047B 		ldr	r7, [sp], #4
  79              		.cfi_restore 7
  80              		.cfi_def_cfa_offset 0
  81 004a 7047     		bx	lr
  82              	.L6:
  83              		.align	2
  84              	.L5:
  85 004c 00E100E0 		.word	-536813312
  86 0050 00ED00E0 		.word	-536810240
  87              		.cfi_endproc
  88              	.LFE111:
  89              		.size	__NVIC_SetPriority, .-__NVIC_SetPriority
  90              		.section	.rodata
  91              		.align	2
  92              	.LC0:
  93 0000 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
  93      72617465 
  93      645F536F 
  93      75726365 
  93      5C50536F 
  94 002e 73797369 		.ascii	"sysint\\cy_sysint.c\000"
  94      6E745C63 
  94      795F7379 
  94      73696E74 
  94      2E6300
  95              		.section	.text.Cy_SysInt_Init,"ax",%progbits
  96              		.align	2
  97              		.global	Cy_SysInt_Init
  98              		.thumb
  99              		.thumb_func
 100              		.type	Cy_SysInt_Init, %function
 101              	Cy_SysInt_Init:
 102              	.LFB128:
 103              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.c"
   1:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \file  cy_sysint.c
   3:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \version 1.10
   4:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   5:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Provides an API implementation of the SysInt driver.
   7:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   8:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  16:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #include "cy_sysint.h"
  17:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  18:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #if defined(__cplusplus)
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 35


  19:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** extern "C" {
  20:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #endif
  21:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  22:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  23:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  24:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_Init
  25:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  26:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  27:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Initializes the referenced interrupt by setting the priority and the
  28:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * interrupt vector. 
  29:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  30:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that the interrupt vector will only be relocated if the vector table was
  31:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * moved to __ramVectors in SRAM. Otherwise it is ignored.
  32:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  33:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Use the CMSIS core function NVIC_EnableIRQ(config.intrSrc) to enable the interrupt.
  34:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  35:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param config
  36:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt configuration structure
  37:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  38:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
  39:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR
  40:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  41:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
  42:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Initialization status  
  43:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  44:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint/sysint_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_SysInt_Init
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  47:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_sysint_status_t Cy_SysInt_Init(const cy_stc_sysint_t* config, cy_israddress userIsr)
  49:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 104              		.loc 2 49 0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 16
 107              		@ frame_needed = 1, uses_anonymous_args = 0
 108 0000 80B5     		push	{r7, lr}
 109              		.cfi_def_cfa_offset 8
 110              		.cfi_offset 7, -8
 111              		.cfi_offset 14, -4
 112 0002 84B0     		sub	sp, sp, #16
 113              		.cfi_def_cfa_offset 24
 114 0004 00AF     		add	r7, sp, #0
 115              		.cfi_def_cfa_register 7
 116 0006 7860     		str	r0, [r7, #4]
 117 0008 3960     		str	r1, [r7]
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
 118              		.loc 2 50 0
 119 000a 0023     		movs	r3, #0
 120 000c FB60     		str	r3, [r7, #12]
  51:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  52:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if(NULL != config)
 121              		.loc 2 52 0
 122 000e 7B68     		ldr	r3, [r7, #4]
 123 0010 002B     		cmp	r3, #0
 124 0012 24D0     		beq	.L8
  53:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  54:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L3(CY_SYSINT_IS_PRIORITY_VALID(config->intrPriority));
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 36


 125              		.loc 2 54 0
 126 0014 7B68     		ldr	r3, [r7, #4]
 127 0016 5B68     		ldr	r3, [r3, #4]
 128 0018 072B     		cmp	r3, #7
 129 001a 03D9     		bls	.L9
 130              		.loc 2 54 0 is_stmt 0 discriminator 1
 131 001c 3621     		movs	r1, #54
 132 001e 1348     		ldr	r0, .L14
 133 0020 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 134              	.L9:
  55:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  56:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #if (CY_CPU_CORTEX_M0P)
  57:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             if (config->intrSrc > SysTick_IRQn)
  58:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  59:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 /* Configure the interrupt mux */
  60:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 Cy_SysInt_SetIntSource(config->intrSrc, config->cm0pSrc);
  61:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  62:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #endif
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  64:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         NVIC_SetPriority(config->intrSrc, config->intrPriority);
 135              		.loc 2 64 0 is_stmt 1
 136 0024 7B68     		ldr	r3, [r7, #4]
 137 0026 B3F90020 		ldrsh	r2, [r3]
 138 002a 7B68     		ldr	r3, [r7, #4]
 139 002c 5B68     		ldr	r3, [r3, #4]
 140 002e 1946     		mov	r1, r3
 141 0030 1046     		mov	r0, r2
 142 0032 FFF7FEFF 		bl	__NVIC_SetPriority
  65:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         /* Only set the new vector if it was moved to __ramVectors */
  67:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if (SCB->VTOR == (uint32_t)&__ramVectors)
 143              		.loc 2 67 0
 144 0036 0E4B     		ldr	r3, .L14+4
 145 0038 9B68     		ldr	r3, [r3, #8]
 146 003a 0E4A     		ldr	r2, .L14+8
 147 003c 9342     		cmp	r3, r2
 148 003e 10D1     		bne	.L12
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
  69:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CY_ASSERT_L1(CY_SYSINT_IS_VECTOR_VALID(userIsr));
 149              		.loc 2 69 0
 150 0040 3B68     		ldr	r3, [r7]
 151 0042 002B     		cmp	r3, #0
 152 0044 03D1     		bne	.L11
 153              		.loc 2 69 0 is_stmt 0 discriminator 1
 154 0046 4521     		movs	r1, #69
 155 0048 0848     		ldr	r0, .L14
 156 004a FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 157              	.L11:
  70:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  71:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             (void)Cy_SysInt_SetVector(config->intrSrc, userIsr);
 158              		.loc 2 71 0 is_stmt 1
 159 004e 7B68     		ldr	r3, [r7, #4]
 160 0050 B3F90030 		ldrsh	r3, [r3]
 161 0054 3968     		ldr	r1, [r7]
 162 0056 1846     		mov	r0, r3
 163 0058 FFF7FEFF 		bl	Cy_SysInt_SetVector
 164 005c 01E0     		b	.L12
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 37


 165              	.L8:
  72:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  74:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
  75:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  76:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         status = CY_SYSINT_BAD_PARAM;
 166              		.loc 2 76 0
 167 005e 064B     		ldr	r3, .L14+12
 168 0060 FB60     		str	r3, [r7, #12]
 169              	.L12:
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  78:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
  79:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return(status);
 170              		.loc 2 79 0
 171 0062 FB68     		ldr	r3, [r7, #12]
  80:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 172              		.loc 2 80 0
 173 0064 1846     		mov	r0, r3
 174 0066 1037     		adds	r7, r7, #16
 175              		.cfi_def_cfa_offset 8
 176 0068 BD46     		mov	sp, r7
 177              		.cfi_def_cfa_register 13
 178              		@ sp needed
 179 006a 80BD     		pop	{r7, pc}
 180              	.L15:
 181              		.align	2
 182              	.L14:
 183 006c 00000000 		.word	.LC0
 184 0070 00ED00E0 		.word	-536810240
 185 0074 00000000 		.word	__ramVectors
 186 0078 01005600 		.word	5636097
 187              		.cfi_endproc
 188              	.LFE128:
 189              		.size	Cy_SysInt_Init, .-Cy_SysInt_Init
 190              		.section	.text.Cy_SysInt_SetVector,"ax",%progbits
 191              		.align	2
 192              		.global	Cy_SysInt_SetVector
 193              		.thumb
 194              		.thumb_func
 195              		.type	Cy_SysInt_SetVector, %function
 196              	Cy_SysInt_SetVector:
 197              	.LFB129:
  81:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  82:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  83:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #if (CY_CPU_CORTEX_M0P) || defined (CY_DOXYGEN)
  84:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  85:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  86:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetIntSource
  87:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  88:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  89:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Configures the interrupt mux for the specified CM0+ NVIC channel.
  90:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  91:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Setting this value to "disconnected_IRQn" (240) disconnects the interrupt 
  92:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * source and will effectively deactivate the interrupt.
  93:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  94:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param intrSrc
  95:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC mux number connected to the NVIC channel of the CM0+ core
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 38


  96:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  97:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param cm0pSrc
  98:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt to be routed to the NVIC mux
  99:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 100:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 101:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint/sysint_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_SysInt_SetIntSource
 102:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 103:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 104:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_SetIntSource(IRQn_Type intrSrc, cy_en_intr_t cm0pSrc)
 105:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 106:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Calculation of variables and masks */
 107:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t regPos     = (uint32_t)intrSrc >> CY_SYSINT_CM0P_MUX_SHIFT;
 108:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitPos     = ((uint32_t)intrSrc - (uint32_t)(regPos << CY_SYSINT_CM0P_MUX_SHIFT)) << C
 109:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitMask    = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitPos);
 110:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitMaskClr = (uint32_t)(~bitMask);
 111:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitMaskSet = (((uint32_t)cm0pSrc << bitPos) & bitMask);
 112:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 113:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg;
 114:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 115:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     switch(regPos)
 116:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 117:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX0:
 118:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL0 & bitMaskClr;
 119:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL0 = tempReg | bitMaskSet;
 120:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 121:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX1:
 122:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL1 & bitMaskClr;
 123:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL1 = tempReg | bitMaskSet;
 124:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 125:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX2:
 126:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL2 & bitMaskClr;
 127:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL2 = tempReg | bitMaskSet;
 128:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 129:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX3:
 130:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL3 & bitMaskClr;
 131:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL3 = tempReg | bitMaskSet;
 132:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 133:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX4:
 134:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL4 & bitMaskClr;
 135:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL4 = tempReg | bitMaskSet;
 136:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 137:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX5:
 138:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL5 & bitMaskClr;
 139:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL5 = tempReg | bitMaskSet;
 140:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 141:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX6:
 142:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL6 & bitMaskClr;
 143:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL6 = tempReg | bitMaskSet;
 144:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 145:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX7:
 146:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL7 & bitMaskClr;
 147:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL7 = tempReg | bitMaskSet;
 148:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 149:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         default:
 150:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 151:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 152:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 39


 153:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 154:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 155:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 156:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetIntSource
 157:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 158:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 159:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the interrupt source of CM0+ NVIC channel.
 160:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 161:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param intrSrc
 162:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC mux number connected to the NVIC channel of the CM0+ core
 163:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 164:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
 165:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt source connected to the NVIC mux. A returned value of 
 166:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" (240) indicates that the interrupt source is disconnected.  
 167:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 168:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 169:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint/sysint_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_SysInt_SetIntSource
 170:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 171:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 172:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetIntSource(IRQn_Type intrSrc)
 173:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 174:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Calculation of variables */
 175:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t regPos  = (uint32_t)intrSrc >>  CY_SYSINT_CM0P_MUX_SHIFT;
 176:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitPos  = ((uint32_t)intrSrc - (regPos <<  CY_SYSINT_CM0P_MUX_SHIFT)) <<  CY_SYSINT_CM
 177:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitMask = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitPos);
 178:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 179:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_intr_t srcVal = disconnected_IRQn;
 180:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = 0UL;
 181:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 182:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     switch(regPos)
 183:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 184:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX0:
 185:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL0 & bitMask) >> bitPos;
 186:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 187:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX1:
 188:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL1 & bitMask) >> bitPos;
 189:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 190:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX2:
 191:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL2 & bitMask) >> bitPos;
 192:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 193:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX3:
 194:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL3 & bitMask) >> bitPos;
 195:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 196:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX4:
 197:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL4 & bitMask) >> bitPos;
 198:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 199:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX5:
 200:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL5 & bitMask) >> bitPos;
 201:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 202:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX6:
 203:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL6 & bitMask) >> bitPos;
 204:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 205:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX7:
 206:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL7 & bitMask) >> bitPos;
 207:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 208:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         default:
 209:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 40


 210:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 211:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 212:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     srcVal = (cy_en_intr_t)tempReg;
 213:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return (srcVal);
 214:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 215:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #endif
 216:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 217:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 218:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 219:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetVector
 220:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 221:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 222:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Changes the ISR vector for the Interrupt.
 223:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 224:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that for CM0+, this function sets the interrupt vector for the interrupt
 225:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * mux output feeding into the NVIC.
 226:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 227:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that this function relies on the assumption that the vector table is
 228:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 229:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in Flash vector table.
 230:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 231:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param intrSrc
 232:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrrupt source
 233:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 234:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
 235:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR to set in the interrupt vector table
 236:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 237:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 238:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Previous address of the ISR in the interrupt vector table, before the
 239:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * function call
 240:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 241:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 242:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint/sysint_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_SysInt_SetVector
 243:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 244:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 245:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_SetVector(IRQn_Type intrSrc, cy_israddress userIsr)
 246:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 198              		.loc 2 246 0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 16
 201              		@ frame_needed = 1, uses_anonymous_args = 0
 202 0000 80B5     		push	{r7, lr}
 203              		.cfi_def_cfa_offset 8
 204              		.cfi_offset 7, -8
 205              		.cfi_offset 14, -4
 206 0002 84B0     		sub	sp, sp, #16
 207              		.cfi_def_cfa_offset 24
 208 0004 00AF     		add	r7, sp, #0
 209              		.cfi_def_cfa_register 7
 210 0006 0346     		mov	r3, r0
 211 0008 3960     		str	r1, [r7]
 212 000a FB80     		strh	r3, [r7, #6]	@ movhi
 247:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress prevIsr;
 248:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 249:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Only set the new vector if it was moved to __ramVectors */
 250:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
 213              		.loc 2 250 0
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 41


 214 000c 134B     		ldr	r3, .L21
 215 000e 9B68     		ldr	r3, [r3, #8]
 216 0010 134A     		ldr	r2, .L21+4
 217 0012 9342     		cmp	r3, r2
 218 0014 15D1     		bne	.L17
 251:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 252:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L1(CY_SYSINT_IS_VECTOR_VALID(userIsr));
 219              		.loc 2 252 0
 220 0016 3B68     		ldr	r3, [r7]
 221 0018 002B     		cmp	r3, #0
 222 001a 03D1     		bne	.L18
 223              		.loc 2 252 0 is_stmt 0 discriminator 1
 224 001c FC21     		movs	r1, #252
 225 001e 1148     		ldr	r0, .L21+8
 226 0020 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 227              	.L18:
 253:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 254:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __ramVectors[CY_INT_IRQ_BASE + intrSrc];
 228              		.loc 2 254 0 is_stmt 1
 229 0024 B7F90630 		ldrsh	r3, [r7, #6]
 230 0028 1033     		adds	r3, r3, #16
 231 002a 0D4A     		ldr	r2, .L21+4
 232 002c 52F82330 		ldr	r3, [r2, r3, lsl #2]
 233 0030 FB60     		str	r3, [r7, #12]
 255:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         __ramVectors[CY_INT_IRQ_BASE + intrSrc] = userIsr;
 234              		.loc 2 255 0
 235 0032 B7F90630 		ldrsh	r3, [r7, #6]
 236 0036 1033     		adds	r3, r3, #16
 237 0038 0949     		ldr	r1, .L21+4
 238 003a 3A68     		ldr	r2, [r7]
 239 003c 41F82320 		str	r2, [r1, r3, lsl #2]
 240 0040 06E0     		b	.L19
 241              	.L17:
 256:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 257:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 258:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 259:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __Vectors[CY_INT_IRQ_BASE + intrSrc];
 242              		.loc 2 259 0
 243 0042 B7F90630 		ldrsh	r3, [r7, #6]
 244 0046 1033     		adds	r3, r3, #16
 245 0048 074A     		ldr	r2, .L21+12
 246 004a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 247 004e FB60     		str	r3, [r7, #12]
 248              	.L19:
 260:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 261:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 262:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return prevIsr;
 249              		.loc 2 262 0
 250 0050 FB68     		ldr	r3, [r7, #12]
 263:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 251              		.loc 2 263 0
 252 0052 1846     		mov	r0, r3
 253 0054 1037     		adds	r7, r7, #16
 254              		.cfi_def_cfa_offset 8
 255 0056 BD46     		mov	sp, r7
 256              		.cfi_def_cfa_register 13
 257              		@ sp needed
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 42


 258 0058 80BD     		pop	{r7, pc}
 259              	.L22:
 260 005a 00BF     		.align	2
 261              	.L21:
 262 005c 00ED00E0 		.word	-536810240
 263 0060 00000000 		.word	__ramVectors
 264 0064 00000000 		.word	.LC0
 265 0068 00000000 		.word	__Vectors
 266              		.cfi_endproc
 267              	.LFE129:
 268              		.size	Cy_SysInt_SetVector, .-Cy_SysInt_SetVector
 269              		.section	.text.Cy_SysInt_GetVector,"ax",%progbits
 270              		.align	2
 271              		.global	Cy_SysInt_GetVector
 272              		.thumb
 273              		.thumb_func
 274              		.type	Cy_SysInt_GetVector, %function
 275              	Cy_SysInt_GetVector:
 276              	.LFB130:
 264:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 265:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 266:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 267:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetVector
 268:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 269:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 270:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the address of the current ISR vector for the Interrupt.
 271:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 272:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that for CM0+, this function returns the interrupt vector for the 
 273:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * interrupt mux output feeding into the NVIC.
 274:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 275:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that this function relies on the assumption that the vector table is
 276:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM.
 277:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 278:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param intrSrc
 279:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 280:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 281:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 282:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR in the interrupt vector table
 283:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 284:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 285:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint/sysint_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_SysInt_SetVector
 286:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 287:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 288:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_GetVector(IRQn_Type intrSrc)
 289:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 277              		.loc 2 289 0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 16
 280              		@ frame_needed = 1, uses_anonymous_args = 0
 281              		@ link register save eliminated.
 282 0000 80B4     		push	{r7}
 283              		.cfi_def_cfa_offset 4
 284              		.cfi_offset 7, -4
 285 0002 85B0     		sub	sp, sp, #20
 286              		.cfi_def_cfa_offset 24
 287 0004 00AF     		add	r7, sp, #0
 288              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 43


 289 0006 0346     		mov	r3, r0
 290 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 290:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress currIsr;
 291:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 292:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Only return the SRAM ISR address if it was moved to __ramVectors */
 293:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
 291              		.loc 2 293 0
 292 000a 0D4B     		ldr	r3, .L27
 293 000c 9B68     		ldr	r3, [r3, #8]
 294 000e 0D4A     		ldr	r2, .L27+4
 295 0010 9342     		cmp	r3, r2
 296 0012 07D1     		bne	.L24
 294:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 295:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __ramVectors[CY_INT_IRQ_BASE + intrSrc];
 297              		.loc 2 295 0
 298 0014 B7F90630 		ldrsh	r3, [r7, #6]
 299 0018 1033     		adds	r3, r3, #16
 300 001a 0A4A     		ldr	r2, .L27+4
 301 001c 52F82330 		ldr	r3, [r2, r3, lsl #2]
 302 0020 FB60     		str	r3, [r7, #12]
 303 0022 06E0     		b	.L25
 304              	.L24:
 296:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 297:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 298:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 299:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __Vectors[CY_INT_IRQ_BASE + intrSrc];
 305              		.loc 2 299 0
 306 0024 B7F90630 		ldrsh	r3, [r7, #6]
 307 0028 1033     		adds	r3, r3, #16
 308 002a 074A     		ldr	r2, .L27+8
 309 002c 52F82330 		ldr	r3, [r2, r3, lsl #2]
 310 0030 FB60     		str	r3, [r7, #12]
 311              	.L25:
 300:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 301:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 302:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return currIsr;
 312              		.loc 2 302 0
 313 0032 FB68     		ldr	r3, [r7, #12]
 303:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 314              		.loc 2 303 0
 315 0034 1846     		mov	r0, r3
 316 0036 1437     		adds	r7, r7, #20
 317              		.cfi_def_cfa_offset 4
 318 0038 BD46     		mov	sp, r7
 319              		.cfi_def_cfa_register 13
 320              		@ sp needed
 321 003a 5DF8047B 		ldr	r7, [sp], #4
 322              		.cfi_restore 7
 323              		.cfi_def_cfa_offset 0
 324 003e 7047     		bx	lr
 325              	.L28:
 326              		.align	2
 327              	.L27:
 328 0040 00ED00E0 		.word	-536810240
 329 0044 00000000 		.word	__ramVectors
 330 0048 00000000 		.word	__Vectors
 331              		.cfi_endproc
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 44


 332              	.LFE130:
 333              		.size	Cy_SysInt_GetVector, .-Cy_SysInt_GetVector
 334              		.text
 335              	.Letext0:
 336              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 337              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 338              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/psoc63/include/cy8c6347bzi_bld33.h"
 339              		.file 6 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 340              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.h"
 341              		.section	.debug_info,"",%progbits
 342              	.Ldebug_info0:
 343 0000 33090000 		.4byte	0x933
 344 0004 0400     		.2byte	0x4
 345 0006 00000000 		.4byte	.Ldebug_abbrev0
 346 000a 04       		.byte	0x4
 347 000b 01       		.uleb128 0x1
 348 000c 07120000 		.4byte	.LASF228
 349 0010 0C       		.byte	0xc
 350 0011 F30F0000 		.4byte	.LASF229
 351 0015 8F0E0000 		.4byte	.LASF230
 352 0019 00000000 		.4byte	.Ldebug_ranges0+0
 353 001d 00000000 		.4byte	0
 354 0021 00000000 		.4byte	.Ldebug_line0
 355 0025 02       		.uleb128 0x2
 356 0026 04       		.byte	0x4
 357 0027 05       		.byte	0x5
 358 0028 696E7400 		.ascii	"int\000"
 359 002c 03       		.uleb128 0x3
 360 002d 04       		.byte	0x4
 361 002e 07       		.byte	0x7
 362 002f CF010000 		.4byte	.LASF0
 363 0033 03       		.uleb128 0x3
 364 0034 08       		.byte	0x8
 365 0035 05       		.byte	0x5
 366 0036 88020000 		.4byte	.LASF1
 367 003a 03       		.uleb128 0x3
 368 003b 08       		.byte	0x8
 369 003c 04       		.byte	0x4
 370 003d 0E0E0000 		.4byte	.LASF2
 371 0041 03       		.uleb128 0x3
 372 0042 01       		.byte	0x1
 373 0043 06       		.byte	0x6
 374 0044 96020000 		.4byte	.LASF3
 375 0048 04       		.uleb128 0x4
 376 0049 C1000000 		.4byte	.LASF7
 377 004d 03       		.byte	0x3
 378 004e 1D       		.byte	0x1d
 379 004f 53000000 		.4byte	0x53
 380 0053 03       		.uleb128 0x3
 381 0054 01       		.byte	0x1
 382 0055 08       		.byte	0x8
 383 0056 DC0B0000 		.4byte	.LASF4
 384 005a 03       		.uleb128 0x3
 385 005b 02       		.byte	0x2
 386 005c 05       		.byte	0x5
 387 005d 780C0000 		.4byte	.LASF5
 388 0061 03       		.uleb128 0x3
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 45


 389 0062 02       		.byte	0x2
 390 0063 07       		.byte	0x7
 391 0064 580F0000 		.4byte	.LASF6
 392 0068 04       		.uleb128 0x4
 393 0069 030F0000 		.4byte	.LASF8
 394 006d 03       		.byte	0x3
 395 006e 3F       		.byte	0x3f
 396 006f 73000000 		.4byte	0x73
 397 0073 03       		.uleb128 0x3
 398 0074 04       		.byte	0x4
 399 0075 05       		.byte	0x5
 400 0076 5E030000 		.4byte	.LASF9
 401 007a 04       		.uleb128 0x4
 402 007b 00050000 		.4byte	.LASF10
 403 007f 03       		.byte	0x3
 404 0080 41       		.byte	0x41
 405 0081 85000000 		.4byte	0x85
 406 0085 03       		.uleb128 0x3
 407 0086 04       		.byte	0x4
 408 0087 07       		.byte	0x7
 409 0088 25060000 		.4byte	.LASF11
 410 008c 03       		.uleb128 0x3
 411 008d 08       		.byte	0x8
 412 008e 07       		.byte	0x7
 413 008f 87010000 		.4byte	.LASF12
 414 0093 04       		.uleb128 0x4
 415 0094 1A110000 		.4byte	.LASF13
 416 0098 04       		.byte	0x4
 417 0099 18       		.byte	0x18
 418 009a 48000000 		.4byte	0x48
 419 009e 04       		.uleb128 0x4
 420 009f D40B0000 		.4byte	.LASF14
 421 00a3 04       		.byte	0x4
 422 00a4 2C       		.byte	0x2c
 423 00a5 68000000 		.4byte	0x68
 424 00a9 04       		.uleb128 0x4
 425 00aa 6B0D0000 		.4byte	.LASF15
 426 00ae 04       		.byte	0x4
 427 00af 30       		.byte	0x30
 428 00b0 7A000000 		.4byte	0x7a
 429 00b4 05       		.uleb128 0x5
 430 00b5 02       		.byte	0x2
 431 00b6 5A000000 		.4byte	0x5a
 432 00ba 05       		.byte	0x5
 433 00bb 24       		.byte	0x24
 434 00bc 75040000 		.4byte	0x475
 435 00c0 06       		.uleb128 0x6
 436 00c1 EA030000 		.4byte	.LASF16
 437 00c5 71       		.sleb128 -15
 438 00c6 06       		.uleb128 0x6
 439 00c7 EF0E0000 		.4byte	.LASF17
 440 00cb 72       		.sleb128 -14
 441 00cc 06       		.uleb128 0x6
 442 00cd 870F0000 		.4byte	.LASF18
 443 00d1 73       		.sleb128 -13
 444 00d2 06       		.uleb128 0x6
 445 00d3 E50A0000 		.4byte	.LASF19
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 46


 446 00d7 74       		.sleb128 -12
 447 00d8 06       		.uleb128 0x6
 448 00d9 0B050000 		.4byte	.LASF20
 449 00dd 75       		.sleb128 -11
 450 00de 06       		.uleb128 0x6
 451 00df 8E0D0000 		.4byte	.LASF21
 452 00e3 76       		.sleb128 -10
 453 00e4 06       		.uleb128 0x6
 454 00e5 C9060000 		.4byte	.LASF22
 455 00e9 7B       		.sleb128 -5
 456 00ea 06       		.uleb128 0x6
 457 00eb B20F0000 		.4byte	.LASF23
 458 00ef 7C       		.sleb128 -4
 459 00f0 06       		.uleb128 0x6
 460 00f1 3F050000 		.4byte	.LASF24
 461 00f5 7E       		.sleb128 -2
 462 00f6 06       		.uleb128 0x6
 463 00f7 35080000 		.4byte	.LASF25
 464 00fb 7F       		.sleb128 -1
 465 00fc 07       		.uleb128 0x7
 466 00fd DC010000 		.4byte	.LASF26
 467 0101 00       		.byte	0
 468 0102 07       		.uleb128 0x7
 469 0103 6B0F0000 		.4byte	.LASF27
 470 0107 01       		.byte	0x1
 471 0108 07       		.uleb128 0x7
 472 0109 08000000 		.4byte	.LASF28
 473 010d 02       		.byte	0x2
 474 010e 07       		.uleb128 0x7
 475 010f 260E0000 		.4byte	.LASF29
 476 0113 03       		.byte	0x3
 477 0114 07       		.uleb128 0x7
 478 0115 EA100000 		.4byte	.LASF30
 479 0119 04       		.byte	0x4
 480 011a 07       		.uleb128 0x7
 481 011b 96050000 		.4byte	.LASF31
 482 011f 05       		.byte	0x5
 483 0120 07       		.uleb128 0x7
 484 0121 92070000 		.4byte	.LASF32
 485 0125 06       		.byte	0x6
 486 0126 07       		.uleb128 0x7
 487 0127 180A0000 		.4byte	.LASF33
 488 012b 07       		.byte	0x7
 489 012c 07       		.uleb128 0x7
 490 012d 6F130000 		.4byte	.LASF34
 491 0131 08       		.byte	0x8
 492 0132 07       		.uleb128 0x7
 493 0133 18020000 		.4byte	.LASF35
 494 0137 09       		.byte	0x9
 495 0138 07       		.uleb128 0x7
 496 0139 340C0000 		.4byte	.LASF36
 497 013d 0A       		.byte	0xa
 498 013e 07       		.uleb128 0x7
 499 013f C80A0000 		.4byte	.LASF37
 500 0143 0B       		.byte	0xb
 501 0144 07       		.uleb128 0x7
 502 0145 22110000 		.4byte	.LASF38
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 47


 503 0149 0C       		.byte	0xc
 504 014a 07       		.uleb128 0x7
 505 014b E4050000 		.4byte	.LASF39
 506 014f 0D       		.byte	0xd
 507 0150 07       		.uleb128 0x7
 508 0151 C9070000 		.4byte	.LASF40
 509 0155 0E       		.byte	0xe
 510 0156 07       		.uleb128 0x7
 511 0157 39040000 		.4byte	.LASF41
 512 015b 0F       		.byte	0xf
 513 015c 07       		.uleb128 0x7
 514 015d 9D110000 		.4byte	.LASF42
 515 0161 10       		.byte	0x10
 516 0162 07       		.uleb128 0x7
 517 0163 1A030000 		.4byte	.LASF43
 518 0167 11       		.byte	0x11
 519 0168 07       		.uleb128 0x7
 520 0169 79000000 		.4byte	.LASF44
 521 016d 12       		.byte	0x12
 522 016e 07       		.uleb128 0x7
 523 016f 52040000 		.4byte	.LASF45
 524 0173 13       		.byte	0x13
 525 0174 07       		.uleb128 0x7
 526 0175 3C060000 		.4byte	.LASF46
 527 0179 14       		.byte	0x14
 528 017a 07       		.uleb128 0x7
 529 017b EC110000 		.4byte	.LASF47
 530 017f 15       		.byte	0x15
 531 0180 07       		.uleb128 0x7
 532 0181 65000000 		.4byte	.LASF48
 533 0185 16       		.byte	0x16
 534 0186 07       		.uleb128 0x7
 535 0187 4B050000 		.4byte	.LASF49
 536 018b 17       		.byte	0x17
 537 018c 07       		.uleb128 0x7
 538 018d CB000000 		.4byte	.LASF50
 539 0191 18       		.byte	0x18
 540 0192 07       		.uleb128 0x7
 541 0193 D70F0000 		.4byte	.LASF51
 542 0197 19       		.byte	0x19
 543 0198 07       		.uleb128 0x7
 544 0199 08070000 		.4byte	.LASF52
 545 019d 1A       		.byte	0x1a
 546 019e 07       		.uleb128 0x7
 547 019f 6B090000 		.4byte	.LASF53
 548 01a3 1B       		.byte	0x1b
 549 01a4 07       		.uleb128 0x7
 550 01a5 510A0000 		.4byte	.LASF54
 551 01a9 1C       		.byte	0x1c
 552 01aa 07       		.uleb128 0x7
 553 01ab 38010000 		.4byte	.LASF55
 554 01af 1D       		.byte	0x1d
 555 01b0 07       		.uleb128 0x7
 556 01b1 B9090000 		.4byte	.LASF56
 557 01b5 1E       		.byte	0x1e
 558 01b6 07       		.uleb128 0x7
 559 01b7 B2050000 		.4byte	.LASF57
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 48


 560 01bb 1F       		.byte	0x1f
 561 01bc 07       		.uleb128 0x7
 562 01bd 9E0D0000 		.4byte	.LASF58
 563 01c1 20       		.byte	0x20
 564 01c2 07       		.uleb128 0x7
 565 01c3 69100000 		.4byte	.LASF59
 566 01c7 21       		.byte	0x21
 567 01c8 07       		.uleb128 0x7
 568 01c9 8B130000 		.4byte	.LASF60
 569 01cd 22       		.byte	0x22
 570 01ce 07       		.uleb128 0x7
 571 01cf BA120000 		.4byte	.LASF61
 572 01d3 23       		.byte	0x23
 573 01d4 07       		.uleb128 0x7
 574 01d5 54010000 		.4byte	.LASF62
 575 01d9 24       		.byte	0x24
 576 01da 07       		.uleb128 0x7
 577 01db B1030000 		.4byte	.LASF63
 578 01df 25       		.byte	0x25
 579 01e0 07       		.uleb128 0x7
 580 01e1 BD130000 		.4byte	.LASF64
 581 01e5 26       		.byte	0x26
 582 01e6 07       		.uleb128 0x7
 583 01e7 D60D0000 		.4byte	.LASF65
 584 01eb 27       		.byte	0x27
 585 01ec 07       		.uleb128 0x7
 586 01ed A1100000 		.4byte	.LASF66
 587 01f1 28       		.byte	0x28
 588 01f2 07       		.uleb128 0x7
 589 01f3 09010000 		.4byte	.LASF67
 590 01f7 29       		.byte	0x29
 591 01f8 07       		.uleb128 0x7
 592 01f9 22050000 		.4byte	.LASF68
 593 01fd 2A       		.byte	0x2a
 594 01fe 07       		.uleb128 0x7
 595 01ff 64050000 		.4byte	.LASF69
 596 0203 2B       		.byte	0x2b
 597 0204 07       		.uleb128 0x7
 598 0205 640E0000 		.4byte	.LASF70
 599 0209 2C       		.byte	0x2c
 600 020a 07       		.uleb128 0x7
 601 020b FE090000 		.4byte	.LASF71
 602 020f 2D       		.byte	0x2d
 603 0210 07       		.uleb128 0x7
 604 0211 24000000 		.4byte	.LASF72
 605 0215 2E       		.byte	0x2e
 606 0216 07       		.uleb128 0x7
 607 0217 230F0000 		.4byte	.LASF73
 608 021b 2F       		.byte	0x2f
 609 021c 07       		.uleb128 0x7
 610 021d D1040000 		.4byte	.LASF74
 611 0221 30       		.byte	0x30
 612 0222 07       		.uleb128 0x7
 613 0223 C40F0000 		.4byte	.LASF75
 614 0227 31       		.byte	0x31
 615 0228 07       		.uleb128 0x7
 616 0229 81110000 		.4byte	.LASF76
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 49


 617 022d 32       		.byte	0x32
 618 022e 07       		.uleb128 0x7
 619 022f 8E000000 		.4byte	.LASF77
 620 0233 33       		.byte	0x33
 621 0234 07       		.uleb128 0x7
 622 0235 E7020000 		.4byte	.LASF78
 623 0239 34       		.byte	0x34
 624 023a 07       		.uleb128 0x7
 625 023b AC0A0000 		.4byte	.LASF79
 626 023f 35       		.byte	0x35
 627 0240 07       		.uleb128 0x7
 628 0241 1D040000 		.4byte	.LASF80
 629 0245 36       		.byte	0x36
 630 0246 07       		.uleb128 0x7
 631 0247 960F0000 		.4byte	.LASF81
 632 024b 37       		.byte	0x37
 633 024c 07       		.uleb128 0x7
 634 024d 95040000 		.4byte	.LASF82
 635 0251 38       		.byte	0x38
 636 0252 07       		.uleb128 0x7
 637 0253 F3120000 		.4byte	.LASF83
 638 0257 39       		.byte	0x39
 639 0258 07       		.uleb128 0x7
 640 0259 0E090000 		.4byte	.LASF84
 641 025d 3A       		.byte	0x3a
 642 025e 07       		.uleb128 0x7
 643 025f 9B0B0000 		.4byte	.LASF85
 644 0263 3B       		.byte	0x3b
 645 0264 07       		.uleb128 0x7
 646 0265 E6070000 		.4byte	.LASF86
 647 0269 3C       		.byte	0x3c
 648 026a 07       		.uleb128 0x7
 649 026b EA0B0000 		.4byte	.LASF87
 650 026f 3D       		.byte	0x3d
 651 0270 07       		.uleb128 0x7
 652 0271 8E060000 		.4byte	.LASF88
 653 0275 3E       		.byte	0x3e
 654 0276 07       		.uleb128 0x7
 655 0277 340A0000 		.4byte	.LASF89
 656 027b 3F       		.byte	0x3f
 657 027c 07       		.uleb128 0x7
 658 027d 79050000 		.4byte	.LASF90
 659 0281 40       		.byte	0x40
 660 0282 07       		.uleb128 0x7
 661 0283 75070000 		.4byte	.LASF91
 662 0287 41       		.byte	0x41
 663 0288 07       		.uleb128 0x7
 664 0289 680B0000 		.4byte	.LASF92
 665 028d 42       		.byte	0x42
 666 028e 07       		.uleb128 0x7
 667 028f BA0D0000 		.4byte	.LASF93
 668 0293 43       		.byte	0x43
 669 0294 07       		.uleb128 0x7
 670 0295 85100000 		.4byte	.LASF94
 671 0299 44       		.byte	0x44
 672 029a 07       		.uleb128 0x7
 673 029b C70C0000 		.4byte	.LASF95
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 50


 674 029f 45       		.byte	0x45
 675 02a0 07       		.uleb128 0x7
 676 02a1 42080000 		.4byte	.LASF96
 677 02a5 46       		.byte	0x46
 678 02a6 07       		.uleb128 0x7
 679 02a7 87090000 		.4byte	.LASF97
 680 02ab 47       		.byte	0x47
 681 02ac 07       		.uleb128 0x7
 682 02ad D7120000 		.4byte	.LASF98
 683 02b1 48       		.byte	0x48
 684 02b2 07       		.uleb128 0x7
 685 02b3 95030000 		.4byte	.LASF99
 686 02b7 49       		.byte	0x49
 687 02b8 07       		.uleb128 0x7
 688 02b9 CE030000 		.4byte	.LASF100
 689 02bd 4A       		.byte	0x4a
 690 02be 07       		.uleb128 0x7
 691 02bf CB020000 		.4byte	.LASF101
 692 02c3 4B       		.byte	0x4b
 693 02c4 07       		.uleb128 0x7
 694 02c5 CF110000 		.4byte	.LASF102
 695 02c9 4C       		.byte	0x4c
 696 02ca 07       		.uleb128 0x7
 697 02cb B70B0000 		.4byte	.LASF103
 698 02cf 4D       		.byte	0x4d
 699 02d0 07       		.uleb128 0x7
 700 02d1 64110000 		.4byte	.LASF104
 701 02d5 4E       		.byte	0x4e
 702 02d6 07       		.uleb128 0x7
 703 02d7 08060000 		.4byte	.LASF105
 704 02db 4F       		.byte	0x4f
 705 02dc 07       		.uleb128 0x7
 706 02dd 5E080000 		.4byte	.LASF106
 707 02e1 50       		.byte	0x50
 708 02e2 07       		.uleb128 0x7
 709 02e3 6D0A0000 		.4byte	.LASF107
 710 02e7 51       		.byte	0x51
 711 02e8 07       		.uleb128 0x7
 712 02e9 AB060000 		.4byte	.LASF108
 713 02ed 52       		.byte	0x52
 714 02ee 07       		.uleb128 0x7
 715 02ef D0080000 		.4byte	.LASF109
 716 02f3 53       		.byte	0x53
 717 02f4 07       		.uleb128 0x7
 718 02f5 32070000 		.4byte	.LASF110
 719 02f9 54       		.byte	0x54
 720 02fa 07       		.uleb128 0x7
 721 02fb 4E070000 		.4byte	.LASF111
 722 02ff 55       		.byte	0x55
 723 0300 07       		.uleb128 0x7
 724 0301 4F130000 		.4byte	.LASF112
 725 0305 56       		.byte	0x56
 726 0306 07       		.uleb128 0x7
 727 0307 F8010000 		.4byte	.LASF113
 728 030b 57       		.byte	0x57
 729 030c 07       		.uleb128 0x7
 730 030d 820C0000 		.4byte	.LASF114
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 51


 731 0311 58       		.byte	0x58
 732 0312 07       		.uleb128 0x7
 733 0313 B1040000 		.4byte	.LASF115
 734 0317 59       		.byte	0x59
 735 0318 07       		.uleb128 0x7
 736 0319 B5110000 		.4byte	.LASF116
 737 031d 5A       		.byte	0x5a
 738 031e 07       		.uleb128 0x7
 739 031f 58060000 		.4byte	.LASF117
 740 0323 5B       		.byte	0x5b
 741 0324 07       		.uleb128 0x7
 742 0325 9B080000 		.4byte	.LASF118
 743 0329 5C       		.byte	0x5c
 744 032a 07       		.uleb128 0x7
 745 032b FB0A0000 		.4byte	.LASF119
 746 032f 5D       		.byte	0x5d
 747 0330 07       		.uleb128 0x7
 748 0331 4B000000 		.4byte	.LASF120
 749 0335 5E       		.byte	0x5e
 750 0336 07       		.uleb128 0x7
 751 0337 B1020000 		.4byte	.LASF121
 752 033b 5F       		.byte	0x5f
 753 033c 07       		.uleb128 0x7
 754 033d E6040000 		.4byte	.LASF122
 755 0341 60       		.byte	0x60
 756 0342 07       		.uleb128 0x7
 757 0343 E30C0000 		.4byte	.LASF123
 758 0347 61       		.byte	0x61
 759 0348 07       		.uleb128 0x7
 760 0349 44030000 		.4byte	.LASF124
 761 034d 62       		.byte	0x62
 762 034e 07       		.uleb128 0x7
 763 034f 440B0000 		.4byte	.LASF125
 764 0353 63       		.byte	0x63
 765 0354 07       		.uleb128 0x7
 766 0355 740D0000 		.4byte	.LASF126
 767 0359 64       		.byte	0x64
 768 035a 07       		.uleb128 0x7
 769 035b 4F100000 		.4byte	.LASF127
 770 035f 65       		.byte	0x65
 771 0360 07       		.uleb128 0x7
 772 0361 35130000 		.4byte	.LASF128
 773 0365 66       		.byte	0x66
 774 0366 07       		.uleb128 0x7
 775 0367 EE060000 		.4byte	.LASF129
 776 036b 67       		.byte	0x67
 777 036c 07       		.uleb128 0x7
 778 036d 51090000 		.4byte	.LASF130
 779 0371 68       		.byte	0x68
 780 0372 07       		.uleb128 0x7
 781 0373 070C0000 		.4byte	.LASF131
 782 0377 69       		.byte	0x69
 783 0378 07       		.uleb128 0x7
 784 0379 1E010000 		.4byte	.LASF132
 785 037d 6A       		.byte	0x6a
 786 037e 07       		.uleb128 0x7
 787 037f 67030000 		.4byte	.LASF133
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 52


 788 0383 6B       		.byte	0x6b
 789 0384 07       		.uleb128 0x7
 790 0385 B4010000 		.4byte	.LASF134
 791 0389 6C       		.byte	0x6c
 792 038a 07       		.uleb128 0x7
 793 038b FD030000 		.4byte	.LASF135
 794 038f 6D       		.byte	0x6d
 795 0390 07       		.uleb128 0x7
 796 0391 140D0000 		.4byte	.LASF136
 797 0395 6E       		.byte	0x6e
 798 0396 07       		.uleb128 0x7
 799 0397 B5080000 		.4byte	.LASF137
 800 039b 6F       		.byte	0x6f
 801 039c 07       		.uleb128 0x7
 802 039d CF100000 		.4byte	.LASF138
 803 03a1 70       		.byte	0x70
 804 03a2 07       		.uleb128 0x7
 805 03a3 03080000 		.4byte	.LASF139
 806 03a7 71       		.byte	0x71
 807 03a8 07       		.uleb128 0x7
 808 03a9 68020000 		.4byte	.LASF140
 809 03ad 72       		.byte	0x72
 810 03ae 07       		.uleb128 0x7
 811 03af E3090000 		.4byte	.LASF141
 812 03b3 73       		.byte	0x73
 813 03b4 07       		.uleb128 0x7
 814 03b5 AC0C0000 		.4byte	.LASF142
 815 03b9 74       		.byte	0x74
 816 03ba 07       		.uleb128 0x7
 817 03bb 0F130000 		.4byte	.LASF143
 818 03bf 75       		.byte	0x75
 819 03c0 07       		.uleb128 0x7
 820 03c1 150B0000 		.4byte	.LASF144
 821 03c5 76       		.byte	0x76
 822 03c6 07       		.uleb128 0x7
 823 03c7 500D0000 		.4byte	.LASF145
 824 03cb 77       		.byte	0x77
 825 03cc 07       		.uleb128 0x7
 826 03cd 34100000 		.4byte	.LASF146
 827 03d1 78       		.byte	0x78
 828 03d2 07       		.uleb128 0x7
 829 03d3 7B080000 		.4byte	.LASF147
 830 03d7 79       		.byte	0x79
 831 03d8 07       		.uleb128 0x7
 832 03d9 71010000 		.4byte	.LASF148
 833 03dd 7A       		.byte	0x7a
 834 03de 07       		.uleb128 0x7
 835 03df F3000000 		.4byte	.LASF149
 836 03e3 7B       		.byte	0x7b
 837 03e4 07       		.uleb128 0x7
 838 03e5 CE050000 		.4byte	.LASF150
 839 03e9 7C       		.byte	0x7c
 840 03ea 07       		.uleb128 0x7
 841 03eb B3070000 		.4byte	.LASF151
 842 03ef 7D       		.byte	0x7d
 843 03f0 07       		.uleb128 0x7
 844 03f1 0D0F0000 		.4byte	.LASF152
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 53


 845 03f5 7E       		.byte	0x7e
 846 03f6 07       		.uleb128 0x7
 847 03f7 A7130000 		.4byte	.LASF153
 848 03fb 7F       		.byte	0x7f
 849 03fc 07       		.uleb128 0x7
 850 03fd 4D020000 		.4byte	.LASF154
 851 0401 80       		.byte	0x80
 852 0402 07       		.uleb128 0x7
 853 0403 A3090000 		.4byte	.LASF155
 854 0407 81       		.byte	0x81
 855 0408 07       		.uleb128 0x7
 856 0409 510C0000 		.4byte	.LASF156
 857 040d 82       		.byte	0x82
 858 040e 07       		.uleb128 0x7
 859 040f 790E0000 		.4byte	.LASF157
 860 0413 83       		.byte	0x83
 861 0414 07       		.uleb128 0x7
 862 0415 F7080000 		.4byte	.LASF158
 863 0419 84       		.byte	0x84
 864 041a 07       		.uleb128 0x7
 865 041b 840B0000 		.4byte	.LASF159
 866 041f 85       		.byte	0x85
 867 0420 07       		.uleb128 0x7
 868 0421 AA000000 		.4byte	.LASF160
 869 0425 86       		.byte	0x86
 870 0426 07       		.uleb128 0x7
 871 0427 03030000 		.4byte	.LASF161
 872 042b 87       		.byte	0x87
 873 042c 07       		.uleb128 0x7
 874 042d 1E080000 		.4byte	.LASF162
 875 0431 88       		.byte	0x88
 876 0432 07       		.uleb128 0x7
 877 0433 2F0D0000 		.4byte	.LASF163
 878 0437 89       		.byte	0x89
 879 0438 07       		.uleb128 0x7
 880 0439 420E0000 		.4byte	.LASF164
 881 043d 8A       		.byte	0x8a
 882 043e 07       		.uleb128 0x7
 883 043f 75040000 		.4byte	.LASF165
 884 0443 8B       		.byte	0x8b
 885 0444 07       		.uleb128 0x7
 886 0445 F30D0000 		.4byte	.LASF166
 887 0449 8C       		.byte	0x8c
 888 044a 07       		.uleb128 0x7
 889 044b 3F110000 		.4byte	.LASF167
 890 044f 8D       		.byte	0x8d
 891 0450 07       		.uleb128 0x7
 892 0451 06110000 		.4byte	.LASF168
 893 0455 8E       		.byte	0x8e
 894 0456 07       		.uleb128 0x7
 895 0457 8A0A0000 		.4byte	.LASF169
 896 045b 8F       		.byte	0x8f
 897 045c 07       		.uleb128 0x7
 898 045d 77060000 		.4byte	.LASF170
 899 0461 90       		.byte	0x90
 900 0462 07       		.uleb128 0x7
 901 0463 9E010000 		.4byte	.LASF171
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 54


 902 0467 91       		.byte	0x91
 903 0468 07       		.uleb128 0x7
 904 0469 34020000 		.4byte	.LASF172
 905 046d 92       		.byte	0x92
 906 046e 07       		.uleb128 0x7
 907 046f 670C0000 		.4byte	.LASF173
 908 0473 F0       		.byte	0xf0
 909 0474 00       		.byte	0
 910 0475 04       		.uleb128 0x4
 911 0476 5A0E0000 		.4byte	.LASF174
 912 047a 05       		.byte	0x5
 913 047b F4       		.byte	0xf4
 914 047c B4000000 		.4byte	0xb4
 915 0480 08       		.uleb128 0x8
 916 0481 040E     		.2byte	0xe04
 917 0483 01       		.byte	0x1
 918 0484 9401     		.2byte	0x194
 919 0486 3C050000 		.4byte	0x53c
 920 048a 09       		.uleb128 0x9
 921 048b 18040000 		.4byte	.LASF175
 922 048f 01       		.byte	0x1
 923 0490 9601     		.2byte	0x196
 924 0492 58050000 		.4byte	0x558
 925 0496 00       		.byte	0
 926 0497 09       		.uleb128 0x9
 927 0498 FD0C0000 		.4byte	.LASF176
 928 049c 01       		.byte	0x1
 929 049d 9701     		.2byte	0x197
 930 049f 5D050000 		.4byte	0x55d
 931 04a3 20       		.byte	0x20
 932 04a4 09       		.uleb128 0x9
 933 04a5 130A0000 		.4byte	.LASF177
 934 04a9 01       		.byte	0x1
 935 04aa 9801     		.2byte	0x198
 936 04ac 6D050000 		.4byte	0x56d
 937 04b0 80       		.byte	0x80
 938 04b1 09       		.uleb128 0x9
 939 04b2 56110000 		.4byte	.LASF178
 940 04b6 01       		.byte	0x1
 941 04b7 9901     		.2byte	0x199
 942 04b9 5D050000 		.4byte	0x55d
 943 04bd A0       		.byte	0xa0
 944 04be 0A       		.uleb128 0xa
 945 04bf 63020000 		.4byte	.LASF179
 946 04c3 01       		.byte	0x1
 947 04c4 9A01     		.2byte	0x19a
 948 04c6 72050000 		.4byte	0x572
 949 04ca 0001     		.2byte	0x100
 950 04cc 0A       		.uleb128 0xa
 951 04cd 300B0000 		.4byte	.LASF180
 952 04d1 01       		.byte	0x1
 953 04d2 9B01     		.2byte	0x19b
 954 04d4 5D050000 		.4byte	0x55d
 955 04d8 2001     		.2byte	0x120
 956 04da 0A       		.uleb128 0xa
 957 04db 37060000 		.4byte	.LASF181
 958 04df 01       		.byte	0x1
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 55


 959 04e0 9C01     		.2byte	0x19c
 960 04e2 77050000 		.4byte	0x577
 961 04e6 8001     		.2byte	0x180
 962 04e8 0A       		.uleb128 0xa
 963 04e9 3A0B0000 		.4byte	.LASF182
 964 04ed 01       		.byte	0x1
 965 04ee 9D01     		.2byte	0x19d
 966 04f0 5D050000 		.4byte	0x55d
 967 04f4 A001     		.2byte	0x1a0
 968 04f6 0A       		.uleb128 0xa
 969 04f7 4C090000 		.4byte	.LASF183
 970 04fb 01       		.byte	0x1
 971 04fc 9E01     		.2byte	0x19e
 972 04fe 7C050000 		.4byte	0x57c
 973 0502 0002     		.2byte	0x200
 974 0504 0A       		.uleb128 0xa
 975 0505 460D0000 		.4byte	.LASF184
 976 0509 01       		.byte	0x1
 977 050a 9F01     		.2byte	0x19f
 978 050c 81050000 		.4byte	0x581
 979 0510 2002     		.2byte	0x220
 980 0512 0B       		.uleb128 0xb
 981 0513 495000   		.ascii	"IP\000"
 982 0516 01       		.byte	0x1
 983 0517 A001     		.2byte	0x1a0
 984 0519 A6050000 		.4byte	0x5a6
 985 051d 0003     		.2byte	0x300
 986 051f 0A       		.uleb128 0xa
 987 0520 5E0B0000 		.4byte	.LASF185
 988 0524 01       		.byte	0x1
 989 0525 A101     		.2byte	0x1a1
 990 0527 AB050000 		.4byte	0x5ab
 991 052b F003     		.2byte	0x3f0
 992 052d 0A       		.uleb128 0xa
 993 052e 5F110000 		.4byte	.LASF186
 994 0532 01       		.byte	0x1
 995 0533 A201     		.2byte	0x1a2
 996 0535 53050000 		.4byte	0x553
 997 0539 000E     		.2byte	0xe00
 998 053b 00       		.byte	0
 999 053c 0C       		.uleb128 0xc
 1000 053d 53050000 		.4byte	0x553
 1001 0541 4C050000 		.4byte	0x54c
 1002 0545 0D       		.uleb128 0xd
 1003 0546 4C050000 		.4byte	0x54c
 1004 054a 07       		.byte	0x7
 1005 054b 00       		.byte	0
 1006 054c 03       		.uleb128 0x3
 1007 054d 04       		.byte	0x4
 1008 054e 07       		.byte	0x7
 1009 054f EE080000 		.4byte	.LASF187
 1010 0553 0E       		.uleb128 0xe
 1011 0554 A9000000 		.4byte	0xa9
 1012 0558 0E       		.uleb128 0xe
 1013 0559 3C050000 		.4byte	0x53c
 1014 055d 0C       		.uleb128 0xc
 1015 055e A9000000 		.4byte	0xa9
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 56


 1016 0562 6D050000 		.4byte	0x56d
 1017 0566 0D       		.uleb128 0xd
 1018 0567 4C050000 		.4byte	0x54c
 1019 056b 17       		.byte	0x17
 1020 056c 00       		.byte	0
 1021 056d 0E       		.uleb128 0xe
 1022 056e 3C050000 		.4byte	0x53c
 1023 0572 0E       		.uleb128 0xe
 1024 0573 3C050000 		.4byte	0x53c
 1025 0577 0E       		.uleb128 0xe
 1026 0578 3C050000 		.4byte	0x53c
 1027 057c 0E       		.uleb128 0xe
 1028 057d 3C050000 		.4byte	0x53c
 1029 0581 0C       		.uleb128 0xc
 1030 0582 A9000000 		.4byte	0xa9
 1031 0586 91050000 		.4byte	0x591
 1032 058a 0D       		.uleb128 0xd
 1033 058b 4C050000 		.4byte	0x54c
 1034 058f 37       		.byte	0x37
 1035 0590 00       		.byte	0
 1036 0591 0C       		.uleb128 0xc
 1037 0592 A1050000 		.4byte	0x5a1
 1038 0596 A1050000 		.4byte	0x5a1
 1039 059a 0D       		.uleb128 0xd
 1040 059b 4C050000 		.4byte	0x54c
 1041 059f EF       		.byte	0xef
 1042 05a0 00       		.byte	0
 1043 05a1 0E       		.uleb128 0xe
 1044 05a2 93000000 		.4byte	0x93
 1045 05a6 0E       		.uleb128 0xe
 1046 05a7 91050000 		.4byte	0x591
 1047 05ab 0C       		.uleb128 0xc
 1048 05ac A9000000 		.4byte	0xa9
 1049 05b0 BC050000 		.4byte	0x5bc
 1050 05b4 0F       		.uleb128 0xf
 1051 05b5 4C050000 		.4byte	0x54c
 1052 05b9 8302     		.2byte	0x283
 1053 05bb 00       		.byte	0
 1054 05bc 10       		.uleb128 0x10
 1055 05bd A20C0000 		.4byte	.LASF188
 1056 05c1 01       		.byte	0x1
 1057 05c2 A301     		.2byte	0x1a3
 1058 05c4 80040000 		.4byte	0x480
 1059 05c8 11       		.uleb128 0x11
 1060 05c9 8C       		.byte	0x8c
 1061 05ca 01       		.byte	0x1
 1062 05cb B601     		.2byte	0x1b6
 1063 05cd E3060000 		.4byte	0x6e3
 1064 05d1 09       		.uleb128 0x9
 1065 05d2 A00A0000 		.4byte	.LASF189
 1066 05d6 01       		.byte	0x1
 1067 05d7 B801     		.2byte	0x1b8
 1068 05d9 E3060000 		.4byte	0x6e3
 1069 05dd 00       		.byte	0
 1070 05de 09       		.uleb128 0x9
 1071 05df E9060000 		.4byte	.LASF190
 1072 05e3 01       		.byte	0x1
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 57


 1073 05e4 B901     		.2byte	0x1b9
 1074 05e6 53050000 		.4byte	0x553
 1075 05ea 04       		.byte	0x4
 1076 05eb 09       		.uleb128 0x9
 1077 05ec 72060000 		.4byte	.LASF191
 1078 05f0 01       		.byte	0x1
 1079 05f1 BA01     		.2byte	0x1ba
 1080 05f3 53050000 		.4byte	0x553
 1081 05f7 08       		.byte	0x8
 1082 05f8 09       		.uleb128 0x9
 1083 05f9 2C070000 		.4byte	.LASF192
 1084 05fd 01       		.byte	0x1
 1085 05fe BB01     		.2byte	0x1bb
 1086 0600 53050000 		.4byte	0x553
 1087 0604 0C       		.byte	0xc
 1088 0605 12       		.uleb128 0x12
 1089 0606 53435200 		.ascii	"SCR\000"
 1090 060a 01       		.byte	0x1
 1091 060b BC01     		.2byte	0x1bc
 1092 060d 53050000 		.4byte	0x553
 1093 0611 10       		.byte	0x10
 1094 0612 12       		.uleb128 0x12
 1095 0613 43435200 		.ascii	"CCR\000"
 1096 0617 01       		.byte	0x1
 1097 0618 BD01     		.2byte	0x1bd
 1098 061a 53050000 		.4byte	0x553
 1099 061e 14       		.byte	0x14
 1100 061f 12       		.uleb128 0x12
 1101 0620 53485000 		.ascii	"SHP\000"
 1102 0624 01       		.byte	0x1
 1103 0625 BE01     		.2byte	0x1be
 1104 0627 F8060000 		.4byte	0x6f8
 1105 062b 18       		.byte	0x18
 1106 062c 09       		.uleb128 0x9
 1107 062d 210C0000 		.4byte	.LASF193
 1108 0631 01       		.byte	0x1
 1109 0632 BF01     		.2byte	0x1bf
 1110 0634 53050000 		.4byte	0x553
 1111 0638 24       		.byte	0x24
 1112 0639 09       		.uleb128 0x9
 1113 063a 47090000 		.4byte	.LASF194
 1114 063e 01       		.byte	0x1
 1115 063f C001     		.2byte	0x1c0
 1116 0641 53050000 		.4byte	0x553
 1117 0645 28       		.byte	0x28
 1118 0646 09       		.uleb128 0x9
 1119 0647 30130000 		.4byte	.LASF195
 1120 064b 01       		.byte	0x1
 1121 064c C101     		.2byte	0x1c1
 1122 064e 53050000 		.4byte	0x553
 1123 0652 2C       		.byte	0x2c
 1124 0653 09       		.uleb128 0x9
 1125 0654 380F0000 		.4byte	.LASF196
 1126 0658 01       		.byte	0x1
 1127 0659 C201     		.2byte	0x1c2
 1128 065b 53050000 		.4byte	0x553
 1129 065f 30       		.byte	0x30
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 58


 1130 0660 09       		.uleb128 0x9
 1131 0661 66070000 		.4byte	.LASF197
 1132 0665 01       		.byte	0x1
 1133 0666 C301     		.2byte	0x1c3
 1134 0668 53050000 		.4byte	0x553
 1135 066c 34       		.byte	0x34
 1136 066d 09       		.uleb128 0x9
 1137 066e 90040000 		.4byte	.LASF198
 1138 0672 01       		.byte	0x1
 1139 0673 C401     		.2byte	0x1c4
 1140 0675 53050000 		.4byte	0x553
 1141 0679 38       		.byte	0x38
 1142 067a 09       		.uleb128 0x9
 1143 067b 3D0F0000 		.4byte	.LASF199
 1144 067f 01       		.byte	0x1
 1145 0680 C501     		.2byte	0x1c5
 1146 0682 53050000 		.4byte	0x553
 1147 0686 3C       		.byte	0x3c
 1148 0687 12       		.uleb128 0x12
 1149 0688 50465200 		.ascii	"PFR\000"
 1150 068c 01       		.byte	0x1
 1151 068d C601     		.2byte	0x1c6
 1152 068f 12070000 		.4byte	0x712
 1153 0693 40       		.byte	0x40
 1154 0694 12       		.uleb128 0x12
 1155 0695 44465200 		.ascii	"DFR\000"
 1156 0699 01       		.byte	0x1
 1157 069a C701     		.2byte	0x1c7
 1158 069c E3060000 		.4byte	0x6e3
 1159 06a0 48       		.byte	0x48
 1160 06a1 12       		.uleb128 0x12
 1161 06a2 41445200 		.ascii	"ADR\000"
 1162 06a6 01       		.byte	0x1
 1163 06a7 C801     		.2byte	0x1c8
 1164 06a9 E3060000 		.4byte	0x6e3
 1165 06ad 4C       		.byte	0x4c
 1166 06ae 09       		.uleb128 0x9
 1167 06af AE070000 		.4byte	.LASF200
 1168 06b3 01       		.byte	0x1
 1169 06b4 C901     		.2byte	0x1c9
 1170 06b6 2C070000 		.4byte	0x72c
 1171 06ba 50       		.byte	0x50
 1172 06bb 09       		.uleb128 0x9
 1173 06bc 83020000 		.4byte	.LASF201
 1174 06c0 01       		.byte	0x1
 1175 06c1 CA01     		.2byte	0x1ca
 1176 06c3 46070000 		.4byte	0x746
 1177 06c7 60       		.byte	0x60
 1178 06c8 09       		.uleb128 0x9
 1179 06c9 FD0C0000 		.4byte	.LASF176
 1180 06cd 01       		.byte	0x1
 1181 06ce CB01     		.2byte	0x1cb
 1182 06d0 4B070000 		.4byte	0x74b
 1183 06d4 74       		.byte	0x74
 1184 06d5 09       		.uleb128 0x9
 1185 06d6 2A130000 		.4byte	.LASF202
 1186 06da 01       		.byte	0x1
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 59


 1187 06db CC01     		.2byte	0x1cc
 1188 06dd 53050000 		.4byte	0x553
 1189 06e1 88       		.byte	0x88
 1190 06e2 00       		.byte	0
 1191 06e3 13       		.uleb128 0x13
 1192 06e4 53050000 		.4byte	0x553
 1193 06e8 0C       		.uleb128 0xc
 1194 06e9 A1050000 		.4byte	0x5a1
 1195 06ed F8060000 		.4byte	0x6f8
 1196 06f1 0D       		.uleb128 0xd
 1197 06f2 4C050000 		.4byte	0x54c
 1198 06f6 0B       		.byte	0xb
 1199 06f7 00       		.byte	0
 1200 06f8 0E       		.uleb128 0xe
 1201 06f9 E8060000 		.4byte	0x6e8
 1202 06fd 0C       		.uleb128 0xc
 1203 06fe E3060000 		.4byte	0x6e3
 1204 0702 0D070000 		.4byte	0x70d
 1205 0706 0D       		.uleb128 0xd
 1206 0707 4C050000 		.4byte	0x54c
 1207 070b 01       		.byte	0x1
 1208 070c 00       		.byte	0
 1209 070d 0E       		.uleb128 0xe
 1210 070e FD060000 		.4byte	0x6fd
 1211 0712 13       		.uleb128 0x13
 1212 0713 0D070000 		.4byte	0x70d
 1213 0717 0C       		.uleb128 0xc
 1214 0718 E3060000 		.4byte	0x6e3
 1215 071c 27070000 		.4byte	0x727
 1216 0720 0D       		.uleb128 0xd
 1217 0721 4C050000 		.4byte	0x54c
 1218 0725 03       		.byte	0x3
 1219 0726 00       		.byte	0
 1220 0727 0E       		.uleb128 0xe
 1221 0728 17070000 		.4byte	0x717
 1222 072c 13       		.uleb128 0x13
 1223 072d 27070000 		.4byte	0x727
 1224 0731 0C       		.uleb128 0xc
 1225 0732 E3060000 		.4byte	0x6e3
 1226 0736 41070000 		.4byte	0x741
 1227 073a 0D       		.uleb128 0xd
 1228 073b 4C050000 		.4byte	0x54c
 1229 073f 04       		.byte	0x4
 1230 0740 00       		.byte	0
 1231 0741 0E       		.uleb128 0xe
 1232 0742 31070000 		.4byte	0x731
 1233 0746 13       		.uleb128 0x13
 1234 0747 41070000 		.4byte	0x741
 1235 074b 0C       		.uleb128 0xc
 1236 074c A9000000 		.4byte	0xa9
 1237 0750 5B070000 		.4byte	0x75b
 1238 0754 0D       		.uleb128 0xd
 1239 0755 4C050000 		.4byte	0x54c
 1240 0759 04       		.byte	0x4
 1241 075a 00       		.byte	0
 1242 075b 10       		.uleb128 0x10
 1243 075c 19050000 		.4byte	.LASF203
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 60


 1244 0760 01       		.byte	0x1
 1245 0761 CD01     		.2byte	0x1cd
 1246 0763 C8050000 		.4byte	0x5c8
 1247 0767 10       		.uleb128 0x10
 1248 0768 D5090000 		.4byte	.LASF204
 1249 076c 06       		.byte	0x6
 1250 076d BC01     		.2byte	0x1bc
 1251 076f 73070000 		.4byte	0x773
 1252 0773 14       		.uleb128 0x14
 1253 0774 04       		.byte	0x4
 1254 0775 79070000 		.4byte	0x779
 1255 0779 15       		.uleb128 0x15
 1256 077a 10       		.uleb128 0x10
 1257 077b 01060000 		.4byte	.LASF205
 1258 077f 06       		.byte	0x6
 1259 0780 C401     		.2byte	0x1c4
 1260 0782 86070000 		.4byte	0x786
 1261 0786 03       		.uleb128 0x3
 1262 0787 01       		.byte	0x1
 1263 0788 08       		.byte	0x8
 1264 0789 1A0E0000 		.4byte	.LASF206
 1265 078d 03       		.uleb128 0x3
 1266 078e 04       		.byte	0x4
 1267 078f 04       		.byte	0x4
 1268 0790 A60A0000 		.4byte	.LASF207
 1269 0794 03       		.uleb128 0x3
 1270 0795 08       		.byte	0x8
 1271 0796 04       		.byte	0x4
 1272 0797 6E040000 		.4byte	.LASF208
 1273 079b 05       		.uleb128 0x5
 1274 079c 04       		.byte	0x4
 1275 079d 2C000000 		.4byte	0x2c
 1276 07a1 07       		.byte	0x7
 1277 07a2 D7       		.byte	0xd7
 1278 07a3 B7070000 		.4byte	0x7b7
 1279 07a7 07       		.uleb128 0x7
 1280 07a8 39000000 		.4byte	.LASF209
 1281 07ac 00       		.byte	0
 1282 07ad 16       		.uleb128 0x16
 1283 07ae 81030000 		.4byte	.LASF210
 1284 07b2 01005600 		.4byte	0x560001
 1285 07b6 00       		.byte	0
 1286 07b7 04       		.uleb128 0x4
 1287 07b8 420F0000 		.4byte	.LASF211
 1288 07bc 07       		.byte	0x7
 1289 07bd DA       		.byte	0xda
 1290 07be 9B070000 		.4byte	0x79b
 1291 07c2 17       		.uleb128 0x17
 1292 07c3 08       		.byte	0x8
 1293 07c4 07       		.byte	0x7
 1294 07c5 EB       		.byte	0xeb
 1295 07c6 E3070000 		.4byte	0x7e3
 1296 07ca 18       		.uleb128 0x18
 1297 07cb F5030000 		.4byte	.LASF212
 1298 07cf 07       		.byte	0x7
 1299 07d0 EC       		.byte	0xec
 1300 07d1 75040000 		.4byte	0x475
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 61


 1301 07d5 00       		.byte	0
 1302 07d6 18       		.uleb128 0x18
 1303 07d7 070D0000 		.4byte	.LASF213
 1304 07db 07       		.byte	0x7
 1305 07dc F0       		.byte	0xf0
 1306 07dd A9000000 		.4byte	0xa9
 1307 07e1 04       		.byte	0x4
 1308 07e2 00       		.byte	0
 1309 07e3 04       		.uleb128 0x4
 1310 07e4 2A090000 		.4byte	.LASF214
 1311 07e8 07       		.byte	0x7
 1312 07e9 F1       		.byte	0xf1
 1313 07ea C2070000 		.4byte	0x7c2
 1314 07ee 19       		.uleb128 0x19
 1315 07ef E0000000 		.4byte	.LASF231
 1316 07f3 01       		.byte	0x1
 1317 07f4 0607     		.2byte	0x706
 1318 07f6 00000000 		.4byte	.LFB111
 1319 07fa 54000000 		.4byte	.LFE111-.LFB111
 1320 07fe 01       		.uleb128 0x1
 1321 07ff 9C       		.byte	0x9c
 1322 0800 23080000 		.4byte	0x823
 1323 0804 1A       		.uleb128 0x1a
 1324 0805 96080000 		.4byte	.LASF215
 1325 0809 01       		.byte	0x1
 1326 080a 0607     		.2byte	0x706
 1327 080c 75040000 		.4byte	0x475
 1328 0810 02       		.uleb128 0x2
 1329 0811 91       		.byte	0x91
 1330 0812 76       		.sleb128 -10
 1331 0813 1A       		.uleb128 0x1a
 1332 0814 6C070000 		.4byte	.LASF216
 1333 0818 01       		.byte	0x1
 1334 0819 0607     		.2byte	0x706
 1335 081b A9000000 		.4byte	0xa9
 1336 081f 02       		.uleb128 0x2
 1337 0820 91       		.byte	0x91
 1338 0821 70       		.sleb128 -16
 1339 0822 00       		.byte	0
 1340 0823 1B       		.uleb128 0x1b
 1341 0824 A2020000 		.4byte	.LASF219
 1342 0828 02       		.byte	0x2
 1343 0829 30       		.byte	0x30
 1344 082a B7070000 		.4byte	0x7b7
 1345 082e 00000000 		.4byte	.LFB128
 1346 0832 7C000000 		.4byte	.LFE128-.LFB128
 1347 0836 01       		.uleb128 0x1
 1348 0837 9C       		.byte	0x9c
 1349 0838 67080000 		.4byte	0x867
 1350 083c 1C       		.uleb128 0x1c
 1351 083d 1F0E0000 		.4byte	.LASF217
 1352 0841 02       		.byte	0x2
 1353 0842 30       		.byte	0x30
 1354 0843 67080000 		.4byte	0x867
 1355 0847 02       		.uleb128 0x2
 1356 0848 91       		.byte	0x91
 1357 0849 6C       		.sleb128 -20
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 62


 1358 084a 1C       		.uleb128 0x1c
 1359 084b 24070000 		.4byte	.LASF218
 1360 084f 02       		.byte	0x2
 1361 0850 30       		.byte	0x30
 1362 0851 67070000 		.4byte	0x767
 1363 0855 02       		.uleb128 0x2
 1364 0856 91       		.byte	0x91
 1365 0857 68       		.sleb128 -24
 1366 0858 1D       		.uleb128 0x1d
 1367 0859 C8100000 		.4byte	.LASF221
 1368 085d 02       		.byte	0x2
 1369 085e 32       		.byte	0x32
 1370 085f B7070000 		.4byte	0x7b7
 1371 0863 02       		.uleb128 0x2
 1372 0864 91       		.byte	0x91
 1373 0865 74       		.sleb128 -12
 1374 0866 00       		.byte	0
 1375 0867 14       		.uleb128 0x14
 1376 0868 04       		.byte	0x4
 1377 0869 6D080000 		.4byte	0x86d
 1378 086d 13       		.uleb128 0x13
 1379 086e E3070000 		.4byte	0x7e3
 1380 0872 1B       		.uleb128 0x1b
 1381 0873 30030000 		.4byte	.LASF220
 1382 0877 02       		.byte	0x2
 1383 0878 F5       		.byte	0xf5
 1384 0879 67070000 		.4byte	0x767
 1385 087d 00000000 		.4byte	.LFB129
 1386 0881 6C000000 		.4byte	.LFE129-.LFB129
 1387 0885 01       		.uleb128 0x1
 1388 0886 9C       		.byte	0x9c
 1389 0887 B6080000 		.4byte	0x8b6
 1390 088b 1C       		.uleb128 0x1c
 1391 088c F5030000 		.4byte	.LASF212
 1392 0890 02       		.byte	0x2
 1393 0891 F5       		.byte	0xf5
 1394 0892 75040000 		.4byte	0x475
 1395 0896 02       		.uleb128 0x2
 1396 0897 91       		.byte	0x91
 1397 0898 6E       		.sleb128 -18
 1398 0899 1C       		.uleb128 0x1c
 1399 089a 24070000 		.4byte	.LASF218
 1400 089e 02       		.byte	0x2
 1401 089f F5       		.byte	0xf5
 1402 08a0 67070000 		.4byte	0x767
 1403 08a4 02       		.uleb128 0x2
 1404 08a5 91       		.byte	0x91
 1405 08a6 68       		.sleb128 -24
 1406 08a7 1D       		.uleb128 0x1d
 1407 08a8 00000000 		.4byte	.LASF222
 1408 08ac 02       		.byte	0x2
 1409 08ad F7       		.byte	0xf7
 1410 08ae 67070000 		.4byte	0x767
 1411 08b2 02       		.uleb128 0x2
 1412 08b3 91       		.byte	0x91
 1413 08b4 74       		.sleb128 -12
 1414 08b5 00       		.byte	0
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 63


 1415 08b6 1E       		.uleb128 0x1e
 1416 08b7 D5060000 		.4byte	.LASF223
 1417 08bb 02       		.byte	0x2
 1418 08bc 2001     		.2byte	0x120
 1419 08be 67070000 		.4byte	0x767
 1420 08c2 00000000 		.4byte	.LFB130
 1421 08c6 4C000000 		.4byte	.LFE130-.LFB130
 1422 08ca 01       		.uleb128 0x1
 1423 08cb 9C       		.byte	0x9c
 1424 08cc EF080000 		.4byte	0x8ef
 1425 08d0 1A       		.uleb128 0x1a
 1426 08d1 F5030000 		.4byte	.LASF212
 1427 08d5 02       		.byte	0x2
 1428 08d6 2001     		.2byte	0x120
 1429 08d8 75040000 		.4byte	0x475
 1430 08dc 02       		.uleb128 0x2
 1431 08dd 91       		.byte	0x91
 1432 08de 6E       		.sleb128 -18
 1433 08df 1F       		.uleb128 0x1f
 1434 08e0 37050000 		.4byte	.LASF224
 1435 08e4 02       		.byte	0x2
 1436 08e5 2201     		.2byte	0x122
 1437 08e7 67070000 		.4byte	0x767
 1438 08eb 02       		.uleb128 0x2
 1439 08ec 91       		.byte	0x91
 1440 08ed 74       		.sleb128 -12
 1441 08ee 00       		.byte	0
 1442 08ef 20       		.uleb128 0x20
 1443 08f0 270C0000 		.4byte	.LASF225
 1444 08f4 01       		.byte	0x1
 1445 08f5 EA07     		.2byte	0x7ea
 1446 08f7 FB080000 		.4byte	0x8fb
 1447 08fb 0E       		.uleb128 0xe
 1448 08fc 9E000000 		.4byte	0x9e
 1449 0900 0C       		.uleb128 0xc
 1450 0901 0B090000 		.4byte	0x90b
 1451 0905 0B090000 		.4byte	0x90b
 1452 0909 21       		.uleb128 0x21
 1453 090a 00       		.byte	0
 1454 090b 13       		.uleb128 0x13
 1455 090c 67070000 		.4byte	0x767
 1456 0910 22       		.uleb128 0x22
 1457 0911 BE100000 		.4byte	.LASF226
 1458 0915 07       		.byte	0x7
 1459 0916 AF       		.byte	0xaf
 1460 0917 1B090000 		.4byte	0x91b
 1461 091b 13       		.uleb128 0x13
 1462 091c 00090000 		.4byte	0x900
 1463 0920 0C       		.uleb128 0xc
 1464 0921 67070000 		.4byte	0x767
 1465 0925 2B090000 		.4byte	0x92b
 1466 0929 21       		.uleb128 0x21
 1467 092a 00       		.byte	0
 1468 092b 22       		.uleb128 0x22
 1469 092c 3A090000 		.4byte	.LASF227
 1470 0930 07       		.byte	0x7
 1471 0931 B0       		.byte	0xb0
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 64


 1472 0932 20090000 		.4byte	0x920
 1473 0936 00       		.byte	0
 1474              		.section	.debug_abbrev,"",%progbits
 1475              	.Ldebug_abbrev0:
 1476 0000 01       		.uleb128 0x1
 1477 0001 11       		.uleb128 0x11
 1478 0002 01       		.byte	0x1
 1479 0003 25       		.uleb128 0x25
 1480 0004 0E       		.uleb128 0xe
 1481 0005 13       		.uleb128 0x13
 1482 0006 0B       		.uleb128 0xb
 1483 0007 03       		.uleb128 0x3
 1484 0008 0E       		.uleb128 0xe
 1485 0009 1B       		.uleb128 0x1b
 1486 000a 0E       		.uleb128 0xe
 1487 000b 55       		.uleb128 0x55
 1488 000c 17       		.uleb128 0x17
 1489 000d 11       		.uleb128 0x11
 1490 000e 01       		.uleb128 0x1
 1491 000f 10       		.uleb128 0x10
 1492 0010 17       		.uleb128 0x17
 1493 0011 00       		.byte	0
 1494 0012 00       		.byte	0
 1495 0013 02       		.uleb128 0x2
 1496 0014 24       		.uleb128 0x24
 1497 0015 00       		.byte	0
 1498 0016 0B       		.uleb128 0xb
 1499 0017 0B       		.uleb128 0xb
 1500 0018 3E       		.uleb128 0x3e
 1501 0019 0B       		.uleb128 0xb
 1502 001a 03       		.uleb128 0x3
 1503 001b 08       		.uleb128 0x8
 1504 001c 00       		.byte	0
 1505 001d 00       		.byte	0
 1506 001e 03       		.uleb128 0x3
 1507 001f 24       		.uleb128 0x24
 1508 0020 00       		.byte	0
 1509 0021 0B       		.uleb128 0xb
 1510 0022 0B       		.uleb128 0xb
 1511 0023 3E       		.uleb128 0x3e
 1512 0024 0B       		.uleb128 0xb
 1513 0025 03       		.uleb128 0x3
 1514 0026 0E       		.uleb128 0xe
 1515 0027 00       		.byte	0
 1516 0028 00       		.byte	0
 1517 0029 04       		.uleb128 0x4
 1518 002a 16       		.uleb128 0x16
 1519 002b 00       		.byte	0
 1520 002c 03       		.uleb128 0x3
 1521 002d 0E       		.uleb128 0xe
 1522 002e 3A       		.uleb128 0x3a
 1523 002f 0B       		.uleb128 0xb
 1524 0030 3B       		.uleb128 0x3b
 1525 0031 0B       		.uleb128 0xb
 1526 0032 49       		.uleb128 0x49
 1527 0033 13       		.uleb128 0x13
 1528 0034 00       		.byte	0
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 65


 1529 0035 00       		.byte	0
 1530 0036 05       		.uleb128 0x5
 1531 0037 04       		.uleb128 0x4
 1532 0038 01       		.byte	0x1
 1533 0039 0B       		.uleb128 0xb
 1534 003a 0B       		.uleb128 0xb
 1535 003b 49       		.uleb128 0x49
 1536 003c 13       		.uleb128 0x13
 1537 003d 3A       		.uleb128 0x3a
 1538 003e 0B       		.uleb128 0xb
 1539 003f 3B       		.uleb128 0x3b
 1540 0040 0B       		.uleb128 0xb
 1541 0041 01       		.uleb128 0x1
 1542 0042 13       		.uleb128 0x13
 1543 0043 00       		.byte	0
 1544 0044 00       		.byte	0
 1545 0045 06       		.uleb128 0x6
 1546 0046 28       		.uleb128 0x28
 1547 0047 00       		.byte	0
 1548 0048 03       		.uleb128 0x3
 1549 0049 0E       		.uleb128 0xe
 1550 004a 1C       		.uleb128 0x1c
 1551 004b 0D       		.uleb128 0xd
 1552 004c 00       		.byte	0
 1553 004d 00       		.byte	0
 1554 004e 07       		.uleb128 0x7
 1555 004f 28       		.uleb128 0x28
 1556 0050 00       		.byte	0
 1557 0051 03       		.uleb128 0x3
 1558 0052 0E       		.uleb128 0xe
 1559 0053 1C       		.uleb128 0x1c
 1560 0054 0B       		.uleb128 0xb
 1561 0055 00       		.byte	0
 1562 0056 00       		.byte	0
 1563 0057 08       		.uleb128 0x8
 1564 0058 13       		.uleb128 0x13
 1565 0059 01       		.byte	0x1
 1566 005a 0B       		.uleb128 0xb
 1567 005b 05       		.uleb128 0x5
 1568 005c 3A       		.uleb128 0x3a
 1569 005d 0B       		.uleb128 0xb
 1570 005e 3B       		.uleb128 0x3b
 1571 005f 05       		.uleb128 0x5
 1572 0060 01       		.uleb128 0x1
 1573 0061 13       		.uleb128 0x13
 1574 0062 00       		.byte	0
 1575 0063 00       		.byte	0
 1576 0064 09       		.uleb128 0x9
 1577 0065 0D       		.uleb128 0xd
 1578 0066 00       		.byte	0
 1579 0067 03       		.uleb128 0x3
 1580 0068 0E       		.uleb128 0xe
 1581 0069 3A       		.uleb128 0x3a
 1582 006a 0B       		.uleb128 0xb
 1583 006b 3B       		.uleb128 0x3b
 1584 006c 05       		.uleb128 0x5
 1585 006d 49       		.uleb128 0x49
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 66


 1586 006e 13       		.uleb128 0x13
 1587 006f 38       		.uleb128 0x38
 1588 0070 0B       		.uleb128 0xb
 1589 0071 00       		.byte	0
 1590 0072 00       		.byte	0
 1591 0073 0A       		.uleb128 0xa
 1592 0074 0D       		.uleb128 0xd
 1593 0075 00       		.byte	0
 1594 0076 03       		.uleb128 0x3
 1595 0077 0E       		.uleb128 0xe
 1596 0078 3A       		.uleb128 0x3a
 1597 0079 0B       		.uleb128 0xb
 1598 007a 3B       		.uleb128 0x3b
 1599 007b 05       		.uleb128 0x5
 1600 007c 49       		.uleb128 0x49
 1601 007d 13       		.uleb128 0x13
 1602 007e 38       		.uleb128 0x38
 1603 007f 05       		.uleb128 0x5
 1604 0080 00       		.byte	0
 1605 0081 00       		.byte	0
 1606 0082 0B       		.uleb128 0xb
 1607 0083 0D       		.uleb128 0xd
 1608 0084 00       		.byte	0
 1609 0085 03       		.uleb128 0x3
 1610 0086 08       		.uleb128 0x8
 1611 0087 3A       		.uleb128 0x3a
 1612 0088 0B       		.uleb128 0xb
 1613 0089 3B       		.uleb128 0x3b
 1614 008a 05       		.uleb128 0x5
 1615 008b 49       		.uleb128 0x49
 1616 008c 13       		.uleb128 0x13
 1617 008d 38       		.uleb128 0x38
 1618 008e 05       		.uleb128 0x5
 1619 008f 00       		.byte	0
 1620 0090 00       		.byte	0
 1621 0091 0C       		.uleb128 0xc
 1622 0092 01       		.uleb128 0x1
 1623 0093 01       		.byte	0x1
 1624 0094 49       		.uleb128 0x49
 1625 0095 13       		.uleb128 0x13
 1626 0096 01       		.uleb128 0x1
 1627 0097 13       		.uleb128 0x13
 1628 0098 00       		.byte	0
 1629 0099 00       		.byte	0
 1630 009a 0D       		.uleb128 0xd
 1631 009b 21       		.uleb128 0x21
 1632 009c 00       		.byte	0
 1633 009d 49       		.uleb128 0x49
 1634 009e 13       		.uleb128 0x13
 1635 009f 2F       		.uleb128 0x2f
 1636 00a0 0B       		.uleb128 0xb
 1637 00a1 00       		.byte	0
 1638 00a2 00       		.byte	0
 1639 00a3 0E       		.uleb128 0xe
 1640 00a4 35       		.uleb128 0x35
 1641 00a5 00       		.byte	0
 1642 00a6 49       		.uleb128 0x49
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 67


 1643 00a7 13       		.uleb128 0x13
 1644 00a8 00       		.byte	0
 1645 00a9 00       		.byte	0
 1646 00aa 0F       		.uleb128 0xf
 1647 00ab 21       		.uleb128 0x21
 1648 00ac 00       		.byte	0
 1649 00ad 49       		.uleb128 0x49
 1650 00ae 13       		.uleb128 0x13
 1651 00af 2F       		.uleb128 0x2f
 1652 00b0 05       		.uleb128 0x5
 1653 00b1 00       		.byte	0
 1654 00b2 00       		.byte	0
 1655 00b3 10       		.uleb128 0x10
 1656 00b4 16       		.uleb128 0x16
 1657 00b5 00       		.byte	0
 1658 00b6 03       		.uleb128 0x3
 1659 00b7 0E       		.uleb128 0xe
 1660 00b8 3A       		.uleb128 0x3a
 1661 00b9 0B       		.uleb128 0xb
 1662 00ba 3B       		.uleb128 0x3b
 1663 00bb 05       		.uleb128 0x5
 1664 00bc 49       		.uleb128 0x49
 1665 00bd 13       		.uleb128 0x13
 1666 00be 00       		.byte	0
 1667 00bf 00       		.byte	0
 1668 00c0 11       		.uleb128 0x11
 1669 00c1 13       		.uleb128 0x13
 1670 00c2 01       		.byte	0x1
 1671 00c3 0B       		.uleb128 0xb
 1672 00c4 0B       		.uleb128 0xb
 1673 00c5 3A       		.uleb128 0x3a
 1674 00c6 0B       		.uleb128 0xb
 1675 00c7 3B       		.uleb128 0x3b
 1676 00c8 05       		.uleb128 0x5
 1677 00c9 01       		.uleb128 0x1
 1678 00ca 13       		.uleb128 0x13
 1679 00cb 00       		.byte	0
 1680 00cc 00       		.byte	0
 1681 00cd 12       		.uleb128 0x12
 1682 00ce 0D       		.uleb128 0xd
 1683 00cf 00       		.byte	0
 1684 00d0 03       		.uleb128 0x3
 1685 00d1 08       		.uleb128 0x8
 1686 00d2 3A       		.uleb128 0x3a
 1687 00d3 0B       		.uleb128 0xb
 1688 00d4 3B       		.uleb128 0x3b
 1689 00d5 05       		.uleb128 0x5
 1690 00d6 49       		.uleb128 0x49
 1691 00d7 13       		.uleb128 0x13
 1692 00d8 38       		.uleb128 0x38
 1693 00d9 0B       		.uleb128 0xb
 1694 00da 00       		.byte	0
 1695 00db 00       		.byte	0
 1696 00dc 13       		.uleb128 0x13
 1697 00dd 26       		.uleb128 0x26
 1698 00de 00       		.byte	0
 1699 00df 49       		.uleb128 0x49
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 68


 1700 00e0 13       		.uleb128 0x13
 1701 00e1 00       		.byte	0
 1702 00e2 00       		.byte	0
 1703 00e3 14       		.uleb128 0x14
 1704 00e4 0F       		.uleb128 0xf
 1705 00e5 00       		.byte	0
 1706 00e6 0B       		.uleb128 0xb
 1707 00e7 0B       		.uleb128 0xb
 1708 00e8 49       		.uleb128 0x49
 1709 00e9 13       		.uleb128 0x13
 1710 00ea 00       		.byte	0
 1711 00eb 00       		.byte	0
 1712 00ec 15       		.uleb128 0x15
 1713 00ed 15       		.uleb128 0x15
 1714 00ee 00       		.byte	0
 1715 00ef 27       		.uleb128 0x27
 1716 00f0 19       		.uleb128 0x19
 1717 00f1 00       		.byte	0
 1718 00f2 00       		.byte	0
 1719 00f3 16       		.uleb128 0x16
 1720 00f4 28       		.uleb128 0x28
 1721 00f5 00       		.byte	0
 1722 00f6 03       		.uleb128 0x3
 1723 00f7 0E       		.uleb128 0xe
 1724 00f8 1C       		.uleb128 0x1c
 1725 00f9 06       		.uleb128 0x6
 1726 00fa 00       		.byte	0
 1727 00fb 00       		.byte	0
 1728 00fc 17       		.uleb128 0x17
 1729 00fd 13       		.uleb128 0x13
 1730 00fe 01       		.byte	0x1
 1731 00ff 0B       		.uleb128 0xb
 1732 0100 0B       		.uleb128 0xb
 1733 0101 3A       		.uleb128 0x3a
 1734 0102 0B       		.uleb128 0xb
 1735 0103 3B       		.uleb128 0x3b
 1736 0104 0B       		.uleb128 0xb
 1737 0105 01       		.uleb128 0x1
 1738 0106 13       		.uleb128 0x13
 1739 0107 00       		.byte	0
 1740 0108 00       		.byte	0
 1741 0109 18       		.uleb128 0x18
 1742 010a 0D       		.uleb128 0xd
 1743 010b 00       		.byte	0
 1744 010c 03       		.uleb128 0x3
 1745 010d 0E       		.uleb128 0xe
 1746 010e 3A       		.uleb128 0x3a
 1747 010f 0B       		.uleb128 0xb
 1748 0110 3B       		.uleb128 0x3b
 1749 0111 0B       		.uleb128 0xb
 1750 0112 49       		.uleb128 0x49
 1751 0113 13       		.uleb128 0x13
 1752 0114 38       		.uleb128 0x38
 1753 0115 0B       		.uleb128 0xb
 1754 0116 00       		.byte	0
 1755 0117 00       		.byte	0
 1756 0118 19       		.uleb128 0x19
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 69


 1757 0119 2E       		.uleb128 0x2e
 1758 011a 01       		.byte	0x1
 1759 011b 03       		.uleb128 0x3
 1760 011c 0E       		.uleb128 0xe
 1761 011d 3A       		.uleb128 0x3a
 1762 011e 0B       		.uleb128 0xb
 1763 011f 3B       		.uleb128 0x3b
 1764 0120 05       		.uleb128 0x5
 1765 0121 27       		.uleb128 0x27
 1766 0122 19       		.uleb128 0x19
 1767 0123 11       		.uleb128 0x11
 1768 0124 01       		.uleb128 0x1
 1769 0125 12       		.uleb128 0x12
 1770 0126 06       		.uleb128 0x6
 1771 0127 40       		.uleb128 0x40
 1772 0128 18       		.uleb128 0x18
 1773 0129 9742     		.uleb128 0x2117
 1774 012b 19       		.uleb128 0x19
 1775 012c 01       		.uleb128 0x1
 1776 012d 13       		.uleb128 0x13
 1777 012e 00       		.byte	0
 1778 012f 00       		.byte	0
 1779 0130 1A       		.uleb128 0x1a
 1780 0131 05       		.uleb128 0x5
 1781 0132 00       		.byte	0
 1782 0133 03       		.uleb128 0x3
 1783 0134 0E       		.uleb128 0xe
 1784 0135 3A       		.uleb128 0x3a
 1785 0136 0B       		.uleb128 0xb
 1786 0137 3B       		.uleb128 0x3b
 1787 0138 05       		.uleb128 0x5
 1788 0139 49       		.uleb128 0x49
 1789 013a 13       		.uleb128 0x13
 1790 013b 02       		.uleb128 0x2
 1791 013c 18       		.uleb128 0x18
 1792 013d 00       		.byte	0
 1793 013e 00       		.byte	0
 1794 013f 1B       		.uleb128 0x1b
 1795 0140 2E       		.uleb128 0x2e
 1796 0141 01       		.byte	0x1
 1797 0142 3F       		.uleb128 0x3f
 1798 0143 19       		.uleb128 0x19
 1799 0144 03       		.uleb128 0x3
 1800 0145 0E       		.uleb128 0xe
 1801 0146 3A       		.uleb128 0x3a
 1802 0147 0B       		.uleb128 0xb
 1803 0148 3B       		.uleb128 0x3b
 1804 0149 0B       		.uleb128 0xb
 1805 014a 27       		.uleb128 0x27
 1806 014b 19       		.uleb128 0x19
 1807 014c 49       		.uleb128 0x49
 1808 014d 13       		.uleb128 0x13
 1809 014e 11       		.uleb128 0x11
 1810 014f 01       		.uleb128 0x1
 1811 0150 12       		.uleb128 0x12
 1812 0151 06       		.uleb128 0x6
 1813 0152 40       		.uleb128 0x40
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 70


 1814 0153 18       		.uleb128 0x18
 1815 0154 9642     		.uleb128 0x2116
 1816 0156 19       		.uleb128 0x19
 1817 0157 01       		.uleb128 0x1
 1818 0158 13       		.uleb128 0x13
 1819 0159 00       		.byte	0
 1820 015a 00       		.byte	0
 1821 015b 1C       		.uleb128 0x1c
 1822 015c 05       		.uleb128 0x5
 1823 015d 00       		.byte	0
 1824 015e 03       		.uleb128 0x3
 1825 015f 0E       		.uleb128 0xe
 1826 0160 3A       		.uleb128 0x3a
 1827 0161 0B       		.uleb128 0xb
 1828 0162 3B       		.uleb128 0x3b
 1829 0163 0B       		.uleb128 0xb
 1830 0164 49       		.uleb128 0x49
 1831 0165 13       		.uleb128 0x13
 1832 0166 02       		.uleb128 0x2
 1833 0167 18       		.uleb128 0x18
 1834 0168 00       		.byte	0
 1835 0169 00       		.byte	0
 1836 016a 1D       		.uleb128 0x1d
 1837 016b 34       		.uleb128 0x34
 1838 016c 00       		.byte	0
 1839 016d 03       		.uleb128 0x3
 1840 016e 0E       		.uleb128 0xe
 1841 016f 3A       		.uleb128 0x3a
 1842 0170 0B       		.uleb128 0xb
 1843 0171 3B       		.uleb128 0x3b
 1844 0172 0B       		.uleb128 0xb
 1845 0173 49       		.uleb128 0x49
 1846 0174 13       		.uleb128 0x13
 1847 0175 02       		.uleb128 0x2
 1848 0176 18       		.uleb128 0x18
 1849 0177 00       		.byte	0
 1850 0178 00       		.byte	0
 1851 0179 1E       		.uleb128 0x1e
 1852 017a 2E       		.uleb128 0x2e
 1853 017b 01       		.byte	0x1
 1854 017c 3F       		.uleb128 0x3f
 1855 017d 19       		.uleb128 0x19
 1856 017e 03       		.uleb128 0x3
 1857 017f 0E       		.uleb128 0xe
 1858 0180 3A       		.uleb128 0x3a
 1859 0181 0B       		.uleb128 0xb
 1860 0182 3B       		.uleb128 0x3b
 1861 0183 05       		.uleb128 0x5
 1862 0184 27       		.uleb128 0x27
 1863 0185 19       		.uleb128 0x19
 1864 0186 49       		.uleb128 0x49
 1865 0187 13       		.uleb128 0x13
 1866 0188 11       		.uleb128 0x11
 1867 0189 01       		.uleb128 0x1
 1868 018a 12       		.uleb128 0x12
 1869 018b 06       		.uleb128 0x6
 1870 018c 40       		.uleb128 0x40
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 71


 1871 018d 18       		.uleb128 0x18
 1872 018e 9742     		.uleb128 0x2117
 1873 0190 19       		.uleb128 0x19
 1874 0191 01       		.uleb128 0x1
 1875 0192 13       		.uleb128 0x13
 1876 0193 00       		.byte	0
 1877 0194 00       		.byte	0
 1878 0195 1F       		.uleb128 0x1f
 1879 0196 34       		.uleb128 0x34
 1880 0197 00       		.byte	0
 1881 0198 03       		.uleb128 0x3
 1882 0199 0E       		.uleb128 0xe
 1883 019a 3A       		.uleb128 0x3a
 1884 019b 0B       		.uleb128 0xb
 1885 019c 3B       		.uleb128 0x3b
 1886 019d 05       		.uleb128 0x5
 1887 019e 49       		.uleb128 0x49
 1888 019f 13       		.uleb128 0x13
 1889 01a0 02       		.uleb128 0x2
 1890 01a1 18       		.uleb128 0x18
 1891 01a2 00       		.byte	0
 1892 01a3 00       		.byte	0
 1893 01a4 20       		.uleb128 0x20
 1894 01a5 34       		.uleb128 0x34
 1895 01a6 00       		.byte	0
 1896 01a7 03       		.uleb128 0x3
 1897 01a8 0E       		.uleb128 0xe
 1898 01a9 3A       		.uleb128 0x3a
 1899 01aa 0B       		.uleb128 0xb
 1900 01ab 3B       		.uleb128 0x3b
 1901 01ac 05       		.uleb128 0x5
 1902 01ad 49       		.uleb128 0x49
 1903 01ae 13       		.uleb128 0x13
 1904 01af 3F       		.uleb128 0x3f
 1905 01b0 19       		.uleb128 0x19
 1906 01b1 3C       		.uleb128 0x3c
 1907 01b2 19       		.uleb128 0x19
 1908 01b3 00       		.byte	0
 1909 01b4 00       		.byte	0
 1910 01b5 21       		.uleb128 0x21
 1911 01b6 21       		.uleb128 0x21
 1912 01b7 00       		.byte	0
 1913 01b8 00       		.byte	0
 1914 01b9 00       		.byte	0
 1915 01ba 22       		.uleb128 0x22
 1916 01bb 34       		.uleb128 0x34
 1917 01bc 00       		.byte	0
 1918 01bd 03       		.uleb128 0x3
 1919 01be 0E       		.uleb128 0xe
 1920 01bf 3A       		.uleb128 0x3a
 1921 01c0 0B       		.uleb128 0xb
 1922 01c1 3B       		.uleb128 0x3b
 1923 01c2 0B       		.uleb128 0xb
 1924 01c3 49       		.uleb128 0x49
 1925 01c4 13       		.uleb128 0x13
 1926 01c5 3F       		.uleb128 0x3f
 1927 01c6 19       		.uleb128 0x19
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 72


 1928 01c7 3C       		.uleb128 0x3c
 1929 01c8 19       		.uleb128 0x19
 1930 01c9 00       		.byte	0
 1931 01ca 00       		.byte	0
 1932 01cb 00       		.byte	0
 1933              		.section	.debug_aranges,"",%progbits
 1934 0000 34000000 		.4byte	0x34
 1935 0004 0200     		.2byte	0x2
 1936 0006 00000000 		.4byte	.Ldebug_info0
 1937 000a 04       		.byte	0x4
 1938 000b 00       		.byte	0
 1939 000c 0000     		.2byte	0
 1940 000e 0000     		.2byte	0
 1941 0010 00000000 		.4byte	.LFB111
 1942 0014 54000000 		.4byte	.LFE111-.LFB111
 1943 0018 00000000 		.4byte	.LFB128
 1944 001c 7C000000 		.4byte	.LFE128-.LFB128
 1945 0020 00000000 		.4byte	.LFB129
 1946 0024 6C000000 		.4byte	.LFE129-.LFB129
 1947 0028 00000000 		.4byte	.LFB130
 1948 002c 4C000000 		.4byte	.LFE130-.LFB130
 1949 0030 00000000 		.4byte	0
 1950 0034 00000000 		.4byte	0
 1951              		.section	.debug_ranges,"",%progbits
 1952              	.Ldebug_ranges0:
 1953 0000 00000000 		.4byte	.LFB111
 1954 0004 54000000 		.4byte	.LFE111
 1955 0008 00000000 		.4byte	.LFB128
 1956 000c 7C000000 		.4byte	.LFE128
 1957 0010 00000000 		.4byte	.LFB129
 1958 0014 6C000000 		.4byte	.LFE129
 1959 0018 00000000 		.4byte	.LFB130
 1960 001c 4C000000 		.4byte	.LFE130
 1961 0020 00000000 		.4byte	0
 1962 0024 00000000 		.4byte	0
 1963              		.section	.debug_line,"",%progbits
 1964              	.Ldebug_line0:
 1965 0000 AA020000 		.section	.debug_str,"MS",%progbits,1
 1965      02002D02 
 1965      00000201 
 1965      FB0E0D00 
 1965      01010101 
 1966              	.LASF222:
 1967 0000 70726576 		.ascii	"prevIsr\000"
 1967      49737200 
 1968              	.LASF28:
 1969 0008 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 1969      5F696E74 
 1969      65727275 
 1969      7074735F 
 1969      6770696F 
 1970              	.LASF72:
 1971 0024 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 1971      355F696E 
 1971      74657272 
 1971      7570745F 
 1971      4952516E 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 73


 1972              	.LASF209:
 1973 0039 43595F53 		.ascii	"CY_SYSINT_SUCCESS\000"
 1973      5953494E 
 1973      545F5355 
 1973      43434553 
 1973      5300
 1974              	.LASF120:
 1975 004b 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 1975      6D5F305F 
 1975      696E7465 
 1975      72727570 
 1975      74735F34 
 1976              	.LASF48:
 1977 0065 73727373 		.ascii	"srss_interrupt_IRQn\000"
 1977      5F696E74 
 1977      65727275 
 1977      70745F49 
 1977      52516E00 
 1978              	.LASF44:
 1979 0079 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 1979      385F696E 
 1979      74657272 
 1979      7570745F 
 1979      4952516E 
 1980              	.LASF77:
 1981 008e 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 1981      735F696E 
 1981      74657272 
 1981      75707473 
 1981      5F647730 
 1982              	.LASF160:
 1983 00aa 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 1983      696E7465 
 1983      72727570 
 1983      74735F31 
 1983      325F4952 
 1984              	.LASF7:
 1985 00c1 5F5F7569 		.ascii	"__uint8_t\000"
 1985      6E74385F 
 1985      7400
 1986              	.LASF50:
 1987 00cb 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 1987      735F696E 
 1987      74657272 
 1987      7570745F 
 1987      4952516E 
 1988              	.LASF231:
 1989 00e0 5F5F4E56 		.ascii	"__NVIC_SetPriority\000"
 1989      49435F53 
 1989      65745072 
 1989      696F7269 
 1989      747900
 1990              	.LASF149:
 1991 00f3 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 1991      696E7465 
 1991      72727570 
 1991      74735F31 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 74


 1991      5F495251 
 1992              	.LASF67:
 1993 0109 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 1993      305F696E 
 1993      74657272 
 1993      7570745F 
 1993      4952516E 
 1994              	.LASF132:
 1995 011e 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 1995      6D5F315F 
 1995      696E7465 
 1995      72727570 
 1995      74735F38 
 1996              	.LASF55:
 1997 0138 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 1997      735F696E 
 1997      74657272 
 1997      75707473 
 1997      5F697063 
 1998              	.LASF62:
 1999 0154 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 1999      735F696E 
 1999      74657272 
 1999      75707473 
 1999      5F697063 
 2000              	.LASF148:
 2001 0171 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 2001      696E7465 
 2001      72727570 
 2001      74735F30 
 2001      5F495251 
 2002              	.LASF12:
 2003 0187 6C6F6E67 		.ascii	"long long unsigned int\000"
 2003      206C6F6E 
 2003      6720756E 
 2003      7369676E 
 2003      65642069 
 2004              	.LASF171:
 2005 019e 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 2005      696E7465 
 2005      72727570 
 2005      745F6C6F 
 2005      5F495251 
 2006              	.LASF134:
 2007 01b4 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 2007      6D5F315F 
 2007      696E7465 
 2007      72727570 
 2007      74735F31 
 2008              	.LASF0:
 2009 01cf 756E7369 		.ascii	"unsigned int\000"
 2009      676E6564 
 2009      20696E74 
 2009      00
 2010              	.LASF26:
 2011 01dc 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 2011      5F696E74 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 75


 2011      65727275 
 2011      7074735F 
 2011      6770696F 
 2012              	.LASF113:
 2013 01f8 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2013      735F696E 
 2013      74657272 
 2013      75707473 
 2013      5F636D30 
 2014              	.LASF35:
 2015 0218 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2015      5F696E74 
 2015      65727275 
 2015      7074735F 
 2015      6770696F 
 2016              	.LASF172:
 2017 0234 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2017      5F696E74 
 2017      65727275 
 2017      70745F64 
 2017      6163735F 
 2018              	.LASF154:
 2019 024d 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 2019      696E7465 
 2019      72727570 
 2019      74735F36 
 2019      5F495251 
 2020              	.LASF179:
 2021 0263 49535052 		.ascii	"ISPR\000"
 2021      00
 2022              	.LASF140:
 2023 0268 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 2023      6D5F315F 
 2023      696E7465 
 2023      72727570 
 2023      74735F31 
 2024              	.LASF201:
 2025 0283 49534152 		.ascii	"ISAR\000"
 2025      00
 2026              	.LASF1:
 2027 0288 6C6F6E67 		.ascii	"long long int\000"
 2027      206C6F6E 
 2027      6720696E 
 2027      7400
 2028              	.LASF3:
 2029 0296 7369676E 		.ascii	"signed char\000"
 2029      65642063 
 2029      68617200 
 2030              	.LASF219:
 2031 02a2 43795F53 		.ascii	"Cy_SysInt_Init\000"
 2031      7973496E 
 2031      745F496E 
 2031      697400
 2032              	.LASF121:
 2033 02b1 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 2033      6D5F305F 
 2033      696E7465 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 76


 2033      72727570 
 2033      74735F35 
 2034              	.LASF101:
 2035 02cb 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 2035      735F696E 
 2035      74657272 
 2035      75707473 
 2035      5F647731 
 2036              	.LASF78:
 2037 02e7 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2037      735F696E 
 2037      74657272 
 2037      75707473 
 2037      5F647730 
 2038              	.LASF161:
 2039 0303 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 2039      696E7465 
 2039      72727570 
 2039      74735F31 
 2039      335F4952 
 2040              	.LASF43:
 2041 031a 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 2041      6D705F69 
 2041      6E746572 
 2041      72757074 
 2041      5F495251 
 2042              	.LASF220:
 2043 0330 43795F53 		.ascii	"Cy_SysInt_SetVector\000"
 2043      7973496E 
 2043      745F5365 
 2043      74566563 
 2043      746F7200 
 2044              	.LASF124:
 2045 0344 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 2045      6D5F315F 
 2045      696E7465 
 2045      72727570 
 2045      74735F30 
 2046              	.LASF9:
 2047 035e 6C6F6E67 		.ascii	"long int\000"
 2047      20696E74 
 2047      00
 2048              	.LASF133:
 2049 0367 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2049      6D5F315F 
 2049      696E7465 
 2049      72727570 
 2049      74735F39 
 2050              	.LASF210:
 2051 0381 43595F53 		.ascii	"CY_SYSINT_BAD_PARAM\000"
 2051      5953494E 
 2051      545F4241 
 2051      445F5041 
 2051      52414D00 
 2052              	.LASF99:
 2053 0395 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 2053      735F696E 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 77


 2053      74657272 
 2053      75707473 
 2053      5F647731 
 2054              	.LASF63:
 2055 03b1 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 2055      735F696E 
 2055      74657272 
 2055      75707473 
 2055      5F697063 
 2056              	.LASF100:
 2057 03ce 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2057      735F696E 
 2057      74657272 
 2057      75707473 
 2057      5F647731 
 2058              	.LASF16:
 2059 03ea 52657365 		.ascii	"Reset_IRQn\000"
 2059      745F4952 
 2059      516E00
 2060              	.LASF212:
 2061 03f5 696E7472 		.ascii	"intrSrc\000"
 2061      53726300 
 2062              	.LASF135:
 2063 03fd 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 2063      6D5F315F 
 2063      696E7465 
 2063      72727570 
 2063      74735F31 
 2064              	.LASF175:
 2065 0418 49534552 		.ascii	"ISER\000"
 2065      00
 2066              	.LASF80:
 2067 041d 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 2067      735F696E 
 2067      74657272 
 2067      75707473 
 2067      5F647730 
 2068              	.LASF41:
 2069 0439 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2069      5F696E74 
 2069      65727275 
 2069      70745F67 
 2069      70696F5F 
 2070              	.LASF45:
 2071 0452 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 2071      5F696E74 
 2071      65727275 
 2071      70745F6D 
 2071      63776474 
 2072              	.LASF208:
 2073 046e 646F7562 		.ascii	"double\000"
 2073      6C6500
 2074              	.LASF165:
 2075 0475 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 2075      6F73735F 
 2075      696E7465 
 2075      72727570 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 78


 2075      745F6932 
 2076              	.LASF198:
 2077 0490 42464152 		.ascii	"BFAR\000"
 2077      00
 2078              	.LASF82:
 2079 0495 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2079      735F696E 
 2079      74657272 
 2079      75707473 
 2079      5F647730 
 2080              	.LASF115:
 2081 04b1 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 2081      735F696E 
 2081      74657272 
 2081      75707473 
 2081      5F636D34 
 2082              	.LASF74:
 2083 04d1 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 2083      375F696E 
 2083      74657272 
 2083      7570745F 
 2083      4952516E 
 2084              	.LASF122:
 2085 04e6 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 2085      6D5F305F 
 2085      696E7465 
 2085      72727570 
 2085      74735F36 
 2086              	.LASF10:
 2087 0500 5F5F7569 		.ascii	"__uint32_t\000"
 2087      6E743332 
 2087      5F7400
 2088              	.LASF20:
 2089 050b 42757346 		.ascii	"BusFault_IRQn\000"
 2089      61756C74 
 2089      5F495251 
 2089      6E00
 2090              	.LASF203:
 2091 0519 5343425F 		.ascii	"SCB_Type\000"
 2091      54797065 
 2091      00
 2092              	.LASF68:
 2093 0522 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 2093      315F696E 
 2093      74657272 
 2093      7570745F 
 2093      4952516E 
 2094              	.LASF224:
 2095 0537 63757272 		.ascii	"currIsr\000"
 2095      49737200 
 2096              	.LASF24:
 2097 053f 50656E64 		.ascii	"PendSV_IRQn\000"
 2097      53565F49 
 2097      52516E00 
 2098              	.LASF49:
 2099 054b 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2099      5F696E74 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 79


 2099      65727275 
 2099      70745F63 
 2099      7462735F 
 2100              	.LASF69:
 2101 0564 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 2101      325F696E 
 2101      74657272 
 2101      7570745F 
 2101      4952516E 
 2102              	.LASF90:
 2103 0579 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 2103      735F696E 
 2103      74657272 
 2103      75707473 
 2103      5F647730 
 2104              	.LASF31:
 2105 0596 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 2105      5F696E74 
 2105      65727275 
 2105      7074735F 
 2105      6770696F 
 2106              	.LASF57:
 2107 05b2 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 2107      735F696E 
 2107      74657272 
 2107      75707473 
 2107      5F697063 
 2108              	.LASF150:
 2109 05ce 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2109      696E7465 
 2109      72727570 
 2109      74735F32 
 2109      5F495251 
 2110              	.LASF39:
 2111 05e4 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2111      5F696E74 
 2111      65727275 
 2111      7074735F 
 2111      6770696F 
 2112              	.LASF205:
 2113 0601 63686172 		.ascii	"char_t\000"
 2113      5F7400
 2114              	.LASF105:
 2115 0608 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 2115      735F696E 
 2115      74657272 
 2115      75707473 
 2115      5F647731 
 2116              	.LASF11:
 2117 0625 6C6F6E67 		.ascii	"long unsigned int\000"
 2117      20756E73 
 2117      69676E65 
 2117      6420696E 
 2117      7400
 2118              	.LASF181:
 2119 0637 49435052 		.ascii	"ICPR\000"
 2119      00
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 80


 2120              	.LASF46:
 2121 063c 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2121      5F696E74 
 2121      65727275 
 2121      70745F6D 
 2121      63776474 
 2122              	.LASF117:
 2123 0658 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 2123      6D5F305F 
 2123      696E7465 
 2123      72727570 
 2123      74735F31 
 2124              	.LASF191:
 2125 0672 56544F52 		.ascii	"VTOR\000"
 2125      00
 2126              	.LASF170:
 2127 0677 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2127      696E7465 
 2127      72727570 
 2127      745F6D65 
 2127      645F4952 
 2128              	.LASF88:
 2129 068e 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 2129      735F696E 
 2129      74657272 
 2129      75707473 
 2129      5F647730 
 2130              	.LASF108:
 2131 06ab 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2131      735F696E 
 2131      74657272 
 2131      75707473 
 2131      5F666175 
 2132              	.LASF22:
 2133 06c9 53564361 		.ascii	"SVCall_IRQn\000"
 2133      6C6C5F49 
 2133      52516E00 
 2134              	.LASF223:
 2135 06d5 43795F53 		.ascii	"Cy_SysInt_GetVector\000"
 2135      7973496E 
 2135      745F4765 
 2135      74566563 
 2135      746F7200 
 2136              	.LASF190:
 2137 06e9 49435352 		.ascii	"ICSR\000"
 2137      00
 2138              	.LASF129:
 2139 06ee 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 2139      6D5F315F 
 2139      696E7465 
 2139      72727570 
 2139      74735F35 
 2140              	.LASF52:
 2141 0708 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2141      735F696E 
 2141      74657272 
 2141      75707473 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 81


 2141      5F697063 
 2142              	.LASF218:
 2143 0724 75736572 		.ascii	"userIsr\000"
 2143      49737200 
 2144              	.LASF192:
 2145 072c 41495243 		.ascii	"AIRCR\000"
 2145      5200
 2146              	.LASF110:
 2147 0732 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 2147      735F696E 
 2147      74657272 
 2147      7570745F 
 2147      63727970 
 2148              	.LASF111:
 2149 074e 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 2149      735F696E 
 2149      74657272 
 2149      7570745F 
 2149      666D5F49 
 2150              	.LASF197:
 2151 0766 4D4D4641 		.ascii	"MMFAR\000"
 2151      5200
 2152              	.LASF216:
 2153 076c 7072696F 		.ascii	"priority\000"
 2153      72697479 
 2153      00
 2154              	.LASF91:
 2155 0775 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 2155      735F696E 
 2155      74657272 
 2155      75707473 
 2155      5F647730 
 2156              	.LASF32:
 2157 0792 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 2157      5F696E74 
 2157      65727275 
 2157      7074735F 
 2157      6770696F 
 2158              	.LASF200:
 2159 07ae 4D4D4652 		.ascii	"MMFR\000"
 2159      00
 2160              	.LASF151:
 2161 07b3 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 2161      696E7465 
 2161      72727570 
 2161      74735F33 
 2161      5F495251 
 2162              	.LASF40:
 2163 07c9 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 2163      5F696E74 
 2163      65727275 
 2163      7074735F 
 2163      6770696F 
 2164              	.LASF86:
 2165 07e6 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 2165      735F696E 
 2165      74657272 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 82


 2165      75707473 
 2165      5F647730 
 2166              	.LASF139:
 2167 0803 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2167      6D5F315F 
 2167      696E7465 
 2167      72727570 
 2167      74735F31 
 2168              	.LASF162:
 2169 081e 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2169      696E7465 
 2169      72727570 
 2169      74735F31 
 2169      345F4952 
 2170              	.LASF25:
 2171 0835 53797354 		.ascii	"SysTick_IRQn\000"
 2171      69636B5F 
 2171      4952516E 
 2171      00
 2172              	.LASF96:
 2173 0842 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 2173      735F696E 
 2173      74657272 
 2173      75707473 
 2173      5F647731 
 2174              	.LASF106:
 2175 085e 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2175      735F696E 
 2175      74657272 
 2175      75707473 
 2175      5F647731 
 2176              	.LASF147:
 2177 087b 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2177      6D5F315F 
 2177      696E7465 
 2177      72727570 
 2177      74735F32 
 2178              	.LASF215:
 2179 0896 4952516E 		.ascii	"IRQn\000"
 2179      00
 2180              	.LASF118:
 2181 089b 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2181      6D5F305F 
 2181      696E7465 
 2181      72727570 
 2181      74735F32 
 2182              	.LASF137:
 2183 08b5 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 2183      6D5F315F 
 2183      696E7465 
 2183      72727570 
 2183      74735F31 
 2184              	.LASF109:
 2185 08d0 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 2185      735F696E 
 2185      74657272 
 2185      75707473 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 83


 2185      5F666175 
 2186              	.LASF187:
 2187 08ee 73697A65 		.ascii	"sizetype\000"
 2187      74797065 
 2187      00
 2188              	.LASF158:
 2189 08f7 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2189      696E7465 
 2189      72727570 
 2189      74735F31 
 2189      305F4952 
 2190              	.LASF84:
 2191 090e 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 2191      735F696E 
 2191      74657272 
 2191      75707473 
 2191      5F647730 
 2192              	.LASF214:
 2193 092a 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2193      74635F73 
 2193      7973696E 
 2193      745F7400 
 2194              	.LASF227:
 2195 093a 5F5F7261 		.ascii	"__ramVectors\000"
 2195      6D566563 
 2195      746F7273 
 2195      00
 2196              	.LASF194:
 2197 0947 43465352 		.ascii	"CFSR\000"
 2197      00
 2198              	.LASF183:
 2199 094c 49414252 		.ascii	"IABR\000"
 2199      00
 2200              	.LASF130:
 2201 0951 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 2201      6D5F315F 
 2201      696E7465 
 2201      72727570 
 2201      74735F36 
 2202              	.LASF53:
 2203 096b 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2203      735F696E 
 2203      74657272 
 2203      75707473 
 2203      5F697063 
 2204              	.LASF97:
 2205 0987 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2205      735F696E 
 2205      74657272 
 2205      75707473 
 2205      5F647731 
 2206              	.LASF155:
 2207 09a3 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2207      696E7465 
 2207      72727570 
 2207      74735F37 
 2207      5F495251 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 84


 2208              	.LASF56:
 2209 09b9 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 2209      735F696E 
 2209      74657272 
 2209      75707473 
 2209      5F697063 
 2210              	.LASF204:
 2211 09d5 63795F69 		.ascii	"cy_israddress\000"
 2211      73726164 
 2211      64726573 
 2211      7300
 2212              	.LASF141:
 2213 09e3 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2213      6D5F315F 
 2213      696E7465 
 2213      72727570 
 2213      74735F31 
 2214              	.LASF71:
 2215 09fe 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2215      345F696E 
 2215      74657272 
 2215      7570745F 
 2215      4952516E 
 2216              	.LASF177:
 2217 0a13 49434552 		.ascii	"ICER\000"
 2217      00
 2218              	.LASF33:
 2219 0a18 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2219      5F696E74 
 2219      65727275 
 2219      7074735F 
 2219      6770696F 
 2220              	.LASF89:
 2221 0a34 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2221      735F696E 
 2221      74657272 
 2221      75707473 
 2221      5F647730 
 2222              	.LASF54:
 2223 0a51 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 2223      735F696E 
 2223      74657272 
 2223      75707473 
 2223      5F697063 
 2224              	.LASF107:
 2225 0a6d 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 2225      735F696E 
 2225      74657272 
 2225      75707473 
 2225      5F647731 
 2226              	.LASF169:
 2227 0a8a 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 2227      696E7465 
 2227      72727570 
 2227      745F6869 
 2227      5F495251 
 2228              	.LASF189:
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 85


 2229 0aa0 43505549 		.ascii	"CPUID\000"
 2229      4400
 2230              	.LASF207:
 2231 0aa6 666C6F61 		.ascii	"float\000"
 2231      7400
 2232              	.LASF79:
 2233 0aac 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 2233      735F696E 
 2233      74657272 
 2233      75707473 
 2233      5F647730 
 2234              	.LASF37:
 2235 0ac8 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2235      5F696E74 
 2235      65727275 
 2235      7074735F 
 2235      6770696F 
 2236              	.LASF19:
 2237 0ae5 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2237      72794D61 
 2237      6E616765 
 2237      6D656E74 
 2237      5F495251 
 2238              	.LASF119:
 2239 0afb 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 2239      6D5F305F 
 2239      696E7465 
 2239      72727570 
 2239      74735F33 
 2240              	.LASF144:
 2241 0b15 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 2241      6D5F315F 
 2241      696E7465 
 2241      72727570 
 2241      74735F32 
 2242              	.LASF180:
 2243 0b30 52455345 		.ascii	"RESERVED2\000"
 2243      52564544 
 2243      3200
 2244              	.LASF182:
 2245 0b3a 52455345 		.ascii	"RESERVED3\000"
 2245      52564544 
 2245      3300
 2246              	.LASF125:
 2247 0b44 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2247      6D5F315F 
 2247      696E7465 
 2247      72727570 
 2247      74735F31 
 2248              	.LASF185:
 2249 0b5e 52455345 		.ascii	"RESERVED5\000"
 2249      52564544 
 2249      3500
 2250              	.LASF92:
 2251 0b68 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2251      735F696E 
 2251      74657272 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 86


 2251      75707473 
 2251      5F647731 
 2252              	.LASF159:
 2253 0b84 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2253      696E7465 
 2253      72727570 
 2253      74735F31 
 2253      315F4952 
 2254              	.LASF85:
 2255 0b9b 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 2255      735F696E 
 2255      74657272 
 2255      75707473 
 2255      5F647730 
 2256              	.LASF103:
 2257 0bb7 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2257      735F696E 
 2257      74657272 
 2257      75707473 
 2257      5F647731 
 2258              	.LASF14:
 2259 0bd4 696E7433 		.ascii	"int32_t\000"
 2259      325F7400 
 2260              	.LASF4:
 2261 0bdc 756E7369 		.ascii	"unsigned char\000"
 2261      676E6564 
 2261      20636861 
 2261      7200
 2262              	.LASF87:
 2263 0bea 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 2263      735F696E 
 2263      74657272 
 2263      75707473 
 2263      5F647730 
 2264              	.LASF131:
 2265 0c07 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2265      6D5F315F 
 2265      696E7465 
 2265      72727570 
 2265      74735F37 
 2266              	.LASF193:
 2267 0c21 53484353 		.ascii	"SHCSR\000"
 2267      5200
 2268              	.LASF225:
 2269 0c27 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2269      52784275 
 2269      66666572 
 2269      00
 2270              	.LASF36:
 2271 0c34 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2271      5F696E74 
 2271      65727275 
 2271      7074735F 
 2271      6770696F 
 2272              	.LASF156:
 2273 0c51 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 2273      696E7465 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 87


 2273      72727570 
 2273      74735F38 
 2273      5F495251 
 2274              	.LASF173:
 2275 0c67 756E636F 		.ascii	"unconnected_IRQn\000"
 2275      6E6E6563 
 2275      7465645F 
 2275      4952516E 
 2275      00
 2276              	.LASF5:
 2277 0c78 73686F72 		.ascii	"short int\000"
 2277      7420696E 
 2277      7400
 2278              	.LASF114:
 2279 0c82 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 2279      735F696E 
 2279      74657272 
 2279      75707473 
 2279      5F636D34 
 2280              	.LASF188:
 2281 0ca2 4E564943 		.ascii	"NVIC_Type\000"
 2281      5F547970 
 2281      6500
 2282              	.LASF142:
 2283 0cac 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 2283      6D5F315F 
 2283      696E7465 
 2283      72727570 
 2283      74735F31 
 2284              	.LASF95:
 2285 0cc7 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 2285      735F696E 
 2285      74657272 
 2285      75707473 
 2285      5F647731 
 2286              	.LASF123:
 2287 0ce3 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2287      6D5F305F 
 2287      696E7465 
 2287      72727570 
 2287      74735F37 
 2288              	.LASF176:
 2289 0cfd 52455345 		.ascii	"RESERVED0\000"
 2289      52564544 
 2289      3000
 2290              	.LASF213:
 2291 0d07 696E7472 		.ascii	"intrPriority\000"
 2291      5072696F 
 2291      72697479 
 2291      00
 2292              	.LASF136:
 2293 0d14 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2293      6D5F315F 
 2293      696E7465 
 2293      72727570 
 2293      74735F31 
 2294              	.LASF163:
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 88


 2295 0d2f 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2295      696E7465 
 2295      72727570 
 2295      74735F31 
 2295      355F4952 
 2296              	.LASF184:
 2297 0d46 52455345 		.ascii	"RESERVED4\000"
 2297      52564544 
 2297      3400
 2298              	.LASF145:
 2299 0d50 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2299      6D5F315F 
 2299      696E7465 
 2299      72727570 
 2299      74735F32 
 2300              	.LASF15:
 2301 0d6b 75696E74 		.ascii	"uint32_t\000"
 2301      33325F74 
 2301      00
 2302              	.LASF126:
 2303 0d74 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 2303      6D5F315F 
 2303      696E7465 
 2303      72727570 
 2303      74735F32 
 2304              	.LASF21:
 2305 0d8e 55736167 		.ascii	"UsageFault_IRQn\000"
 2305      65466175 
 2305      6C745F49 
 2305      52516E00 
 2306              	.LASF58:
 2307 0d9e 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 2307      735F696E 
 2307      74657272 
 2307      75707473 
 2307      5F697063 
 2308              	.LASF93:
 2309 0dba 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 2309      735F696E 
 2309      74657272 
 2309      75707473 
 2309      5F647731 
 2310              	.LASF65:
 2311 0dd6 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 2311      735F696E 
 2311      74657272 
 2311      75707473 
 2311      5F697063 
 2312              	.LASF166:
 2313 0df3 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2313      6F73735F 
 2313      696E7465 
 2313      72727570 
 2313      745F7064 
 2314              	.LASF2:
 2315 0e0e 6C6F6E67 		.ascii	"long double\000"
 2315      20646F75 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 89


 2315      626C6500 
 2316              	.LASF206:
 2317 0e1a 63686172 		.ascii	"char\000"
 2317      00
 2318              	.LASF217:
 2319 0e1f 636F6E66 		.ascii	"config\000"
 2319      696700
 2320              	.LASF29:
 2321 0e26 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 2321      5F696E74 
 2321      65727275 
 2321      7074735F 
 2321      6770696F 
 2322              	.LASF164:
 2323 0e42 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 2323      5F696E74 
 2323      65727275 
 2323      70745F73 
 2323      61725F49 
 2324              	.LASF174:
 2325 0e5a 4952516E 		.ascii	"IRQn_Type\000"
 2325      5F547970 
 2325      6500
 2326              	.LASF70:
 2327 0e64 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2327      335F696E 
 2327      74657272 
 2327      7570745F 
 2327      4952516E 
 2328              	.LASF157:
 2329 0e79 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 2329      696E7465 
 2329      72727570 
 2329      74735F39 
 2329      5F495251 
 2330              	.LASF230:
 2331 0e8f 433A5C55 		.ascii	"C:\\Users\\ikomb\\Documents\\PSoC Creator\\CE222221"
 2331      73657273 
 2331      5C696B6F 
 2331      6D625C44 
 2331      6F63756D 
 2332 0ebd 5F566F69 		.ascii	"_Voice_Recorder01\\CE222221_Voice_Recorder01.cydsn\000"
 2332      63655F52 
 2332      65636F72 
 2332      64657230 
 2332      315C4345 
 2333              	.LASF17:
 2334 0eef 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2334      61736B61 
 2334      626C6549 
 2334      6E745F49 
 2334      52516E00 
 2335              	.LASF8:
 2336 0f03 5F5F696E 		.ascii	"__int32_t\000"
 2336      7433325F 
 2336      7400
 2337              	.LASF152:
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 90


 2338 0f0d 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2338      696E7465 
 2338      72727570 
 2338      74735F34 
 2338      5F495251 
 2339              	.LASF73:
 2340 0f23 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 2340      365F696E 
 2340      74657272 
 2340      7570745F 
 2340      4952516E 
 2341              	.LASF196:
 2342 0f38 44465352 		.ascii	"DFSR\000"
 2342      00
 2343              	.LASF199:
 2344 0f3d 41465352 		.ascii	"AFSR\000"
 2344      00
 2345              	.LASF211:
 2346 0f42 63795F65 		.ascii	"cy_en_sysint_status_t\000"
 2346      6E5F7379 
 2346      73696E74 
 2346      5F737461 
 2346      7475735F 
 2347              	.LASF6:
 2348 0f58 73686F72 		.ascii	"short unsigned int\000"
 2348      7420756E 
 2348      7369676E 
 2348      65642069 
 2348      6E7400
 2349              	.LASF27:
 2350 0f6b 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 2350      5F696E74 
 2350      65727275 
 2350      7074735F 
 2350      6770696F 
 2351              	.LASF18:
 2352 0f87 48617264 		.ascii	"HardFault_IRQn\000"
 2352      4661756C 
 2352      745F4952 
 2352      516E00
 2353              	.LASF81:
 2354 0f96 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 2354      735F696E 
 2354      74657272 
 2354      75707473 
 2354      5F647730 
 2355              	.LASF23:
 2356 0fb2 44656275 		.ascii	"DebugMonitor_IRQn\000"
 2356      674D6F6E 
 2356      69746F72 
 2356      5F495251 
 2356      6E00
 2357              	.LASF75:
 2358 0fc4 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 2358      696E7465 
 2358      72727570 
 2358      745F4952 
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 91


 2358      516E00
 2359              	.LASF51:
 2360 0fd7 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 2360      735F696E 
 2360      74657272 
 2360      75707473 
 2360      5F697063 
 2361              	.LASF229:
 2362 0ff3 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 2362      72617465 
 2362      645F536F 
 2362      75726365 
 2362      5C50536F 
 2363 1021 73797369 		.ascii	"sysint\\cy_sysint.c\000"
 2363      6E745C63 
 2363      795F7379 
 2363      73696E74 
 2363      2E6300
 2364              	.LASF146:
 2365 1034 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 2365      6D5F315F 
 2365      696E7465 
 2365      72727570 
 2365      74735F32 
 2366              	.LASF127:
 2367 104f 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 2367      6D5F315F 
 2367      696E7465 
 2367      72727570 
 2367      74735F33 
 2368              	.LASF59:
 2369 1069 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2369      735F696E 
 2369      74657272 
 2369      75707473 
 2369      5F697063 
 2370              	.LASF94:
 2371 1085 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 2371      735F696E 
 2371      74657272 
 2371      75707473 
 2371      5F647731 
 2372              	.LASF66:
 2373 10a1 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 2373      735F696E 
 2373      74657272 
 2373      75707473 
 2373      5F697063 
 2374              	.LASF226:
 2375 10be 5F5F5665 		.ascii	"__Vectors\000"
 2375      63746F72 
 2375      7300
 2376              	.LASF221:
 2377 10c8 73746174 		.ascii	"status\000"
 2377      757300
 2378              	.LASF138:
 2379 10cf 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 92


 2379      6D5F315F 
 2379      696E7465 
 2379      72727570 
 2379      74735F31 
 2380              	.LASF30:
 2381 10ea 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 2381      5F696E74 
 2381      65727275 
 2381      7074735F 
 2381      6770696F 
 2382              	.LASF168:
 2383 1106 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 2383      5F696E74 
 2383      65727275 
 2383      70745F49 
 2383      52516E00 
 2384              	.LASF13:
 2385 111a 75696E74 		.ascii	"uint8_t\000"
 2385      385F7400 
 2386              	.LASF38:
 2387 1122 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 2387      5F696E74 
 2387      65727275 
 2387      7074735F 
 2387      6770696F 
 2388              	.LASF167:
 2389 113f 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2389      696C655F 
 2389      696E7465 
 2389      72727570 
 2389      745F4952 
 2390              	.LASF178:
 2391 1156 52534552 		.ascii	"RSERVED1\000"
 2391      56454431 
 2391      00
 2392              	.LASF186:
 2393 115f 53544952 		.ascii	"STIR\000"
 2393      00
 2394              	.LASF104:
 2395 1164 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 2395      735F696E 
 2395      74657272 
 2395      75707473 
 2395      5F647731 
 2396              	.LASF76:
 2397 1181 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 2397      735F696E 
 2397      74657272 
 2397      75707473 
 2397      5F647730 
 2398              	.LASF42:
 2399 119d 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 2399      5F696E74 
 2399      65727275 
 2399      70745F76 
 2399      64645F49 
 2400              	.LASF116:
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 93


 2401 11b5 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 2401      6D5F305F 
 2401      696E7465 
 2401      72727570 
 2401      74735F30 
 2402              	.LASF102:
 2403 11cf 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 2403      735F696E 
 2403      74657272 
 2403      75707473 
 2403      5F647731 
 2404              	.LASF47:
 2405 11ec 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2405      5F696E74 
 2405      65727275 
 2405      70745F62 
 2405      61636B75 
 2406              	.LASF228:
 2407 1207 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2407      43313120 
 2407      352E342E 
 2407      31203230 
 2407      31363036 
 2408 123a 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2408      20726576 
 2408      6973696F 
 2408      6E203233 
 2408      37373135 
 2409 126d 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -O0 -ffunction-s"
 2409      70202D6D 
 2409      6670753D 
 2409      66707634 
 2409      2D73702D 
 2410 12a0 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2410      6F6E7320 
 2410      2D666661 
 2410      742D6C74 
 2410      6F2D6F62 
 2411              	.LASF61:
 2412 12ba 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 2412      735F696E 
 2412      74657272 
 2412      75707473 
 2412      5F697063 
 2413              	.LASF98:
 2414 12d7 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 2414      735F696E 
 2414      74657272 
 2414      75707473 
 2414      5F647731 
 2415              	.LASF83:
 2416 12f3 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2416      735F696E 
 2416      74657272 
 2416      75707473 
 2416      5F647730 
 2417              	.LASF143:
ARM GAS  C:\Users\ikomb\AppData\Local\Temp\cciqlJc7.s 			page 94


 2418 130f 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 2418      6D5F315F 
 2418      696E7465 
 2418      72727570 
 2418      74735F31 
 2419              	.LASF202:
 2420 132a 43504143 		.ascii	"CPACR\000"
 2420      5200
 2421              	.LASF195:
 2422 1330 48465352 		.ascii	"HFSR\000"
 2422      00
 2423              	.LASF128:
 2424 1335 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2424      6D5F315F 
 2424      696E7465 
 2424      72727570 
 2424      74735F34 
 2425              	.LASF112:
 2426 134f 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 2426      735F696E 
 2426      74657272 
 2426      75707473 
 2426      5F636D30 
 2427              	.LASF34:
 2428 136f 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 2428      5F696E74 
 2428      65727275 
 2428      7074735F 
 2428      6770696F 
 2429              	.LASF60:
 2430 138b 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 2430      735F696E 
 2430      74657272 
 2430      75707473 
 2430      5F697063 
 2431              	.LASF153:
 2432 13a7 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2432      696E7465 
 2432      72727570 
 2432      74735F35 
 2432      5F495251 
 2433              	.LASF64:
 2434 13bd 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2434      735F696E 
 2434      74657272 
 2434      75707473 
 2434      5F697063 
 2435              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
