Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu May 15 01:05:04 2025
| Host         : NadeeshaNJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NanoProcessor_timing_summary_routed.rpt -pb NanoProcessor_timing_summary_routed.pb -rpx NanoProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : NanoProcessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: Slow_Clk_0/clk_status_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.340        0.000                      0                   68        0.263        0.000                      0                   68        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.340        0.000                      0                   68        0.263        0.000                      0                   68        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 LUT_11_7_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.890ns (21.814%)  route 3.190ns (78.186%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.149    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  LUT_11_7_0/count_reg[15]/Q
                         net (fo=2, routed)           0.856     6.523    LUT_11_7_0/count_reg_n_0_[15]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.647 f  LUT_11_7_0/count[0]_i_9/O
                         net (fo=1, routed)           0.433     7.080    LUT_11_7_0/count[0]_i_9_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.204 f  LUT_11_7_0/count[0]_i_4/O
                         net (fo=4, routed)           0.817     8.021    LUT_11_7_0/count[0]_i_4_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.145 r  LUT_11_7_0/count[31]_i_1/O
                         net (fo=31, routed)          1.084     9.229    LUT_11_7_0/count[31]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  LUT_11_7_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  LUT_11_7_0/count_reg[29]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y36         FDRE (Setup_fdre_C_R)       -0.524    14.569    LUT_11_7_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 LUT_11_7_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.890ns (21.814%)  route 3.190ns (78.186%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.149    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  LUT_11_7_0/count_reg[15]/Q
                         net (fo=2, routed)           0.856     6.523    LUT_11_7_0/count_reg_n_0_[15]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.647 f  LUT_11_7_0/count[0]_i_9/O
                         net (fo=1, routed)           0.433     7.080    LUT_11_7_0/count[0]_i_9_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.204 f  LUT_11_7_0/count[0]_i_4/O
                         net (fo=4, routed)           0.817     8.021    LUT_11_7_0/count[0]_i_4_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.145 r  LUT_11_7_0/count[31]_i_1/O
                         net (fo=31, routed)          1.084     9.229    LUT_11_7_0/count[31]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  LUT_11_7_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  LUT_11_7_0/count_reg[30]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y36         FDRE (Setup_fdre_C_R)       -0.524    14.569    LUT_11_7_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 LUT_11_7_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.890ns (21.814%)  route 3.190ns (78.186%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.149    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  LUT_11_7_0/count_reg[15]/Q
                         net (fo=2, routed)           0.856     6.523    LUT_11_7_0/count_reg_n_0_[15]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.647 f  LUT_11_7_0/count[0]_i_9/O
                         net (fo=1, routed)           0.433     7.080    LUT_11_7_0/count[0]_i_9_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.204 f  LUT_11_7_0/count[0]_i_4/O
                         net (fo=4, routed)           0.817     8.021    LUT_11_7_0/count[0]_i_4_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.145 r  LUT_11_7_0/count[31]_i_1/O
                         net (fo=31, routed)          1.084     9.229    LUT_11_7_0/count[31]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  LUT_11_7_0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  LUT_11_7_0/count_reg[31]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y36         FDRE (Setup_fdre_C_R)       -0.524    14.569    LUT_11_7_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 LUT_11_7_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.890ns (22.580%)  route 3.052ns (77.420%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.149    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  LUT_11_7_0/count_reg[15]/Q
                         net (fo=2, routed)           0.856     6.523    LUT_11_7_0/count_reg_n_0_[15]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.647 f  LUT_11_7_0/count[0]_i_9/O
                         net (fo=1, routed)           0.433     7.080    LUT_11_7_0/count[0]_i_9_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.204 f  LUT_11_7_0/count[0]_i_4/O
                         net (fo=4, routed)           0.817     8.021    LUT_11_7_0/count[0]_i_4_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.145 r  LUT_11_7_0/count[31]_i_1/O
                         net (fo=31, routed)          0.946     9.091    LUT_11_7_0/count[31]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  LUT_11_7_0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  LUT_11_7_0/count_reg[25]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.524    14.569    LUT_11_7_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 LUT_11_7_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.890ns (22.580%)  route 3.052ns (77.420%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.149    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  LUT_11_7_0/count_reg[15]/Q
                         net (fo=2, routed)           0.856     6.523    LUT_11_7_0/count_reg_n_0_[15]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.647 f  LUT_11_7_0/count[0]_i_9/O
                         net (fo=1, routed)           0.433     7.080    LUT_11_7_0/count[0]_i_9_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.204 f  LUT_11_7_0/count[0]_i_4/O
                         net (fo=4, routed)           0.817     8.021    LUT_11_7_0/count[0]_i_4_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.145 r  LUT_11_7_0/count[31]_i_1/O
                         net (fo=31, routed)          0.946     9.091    LUT_11_7_0/count[31]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  LUT_11_7_0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  LUT_11_7_0/count_reg[26]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.524    14.569    LUT_11_7_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 LUT_11_7_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.890ns (22.580%)  route 3.052ns (77.420%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.149    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  LUT_11_7_0/count_reg[15]/Q
                         net (fo=2, routed)           0.856     6.523    LUT_11_7_0/count_reg_n_0_[15]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.647 f  LUT_11_7_0/count[0]_i_9/O
                         net (fo=1, routed)           0.433     7.080    LUT_11_7_0/count[0]_i_9_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.204 f  LUT_11_7_0/count[0]_i_4/O
                         net (fo=4, routed)           0.817     8.021    LUT_11_7_0/count[0]_i_4_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.145 r  LUT_11_7_0/count[31]_i_1/O
                         net (fo=31, routed)          0.946     9.091    LUT_11_7_0/count[31]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  LUT_11_7_0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  LUT_11_7_0/count_reg[27]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.524    14.569    LUT_11_7_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 LUT_11_7_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.890ns (22.580%)  route 3.052ns (77.420%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.149    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  LUT_11_7_0/count_reg[15]/Q
                         net (fo=2, routed)           0.856     6.523    LUT_11_7_0/count_reg_n_0_[15]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.647 f  LUT_11_7_0/count[0]_i_9/O
                         net (fo=1, routed)           0.433     7.080    LUT_11_7_0/count[0]_i_9_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.204 f  LUT_11_7_0/count[0]_i_4/O
                         net (fo=4, routed)           0.817     8.021    LUT_11_7_0/count[0]_i_4_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.145 r  LUT_11_7_0/count[31]_i_1/O
                         net (fo=31, routed)          0.946     9.091    LUT_11_7_0/count[31]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  LUT_11_7_0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  LUT_11_7_0/count_reg[28]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.524    14.569    LUT_11_7_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 LUT_11_7_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.890ns (23.463%)  route 2.903ns (76.537%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.149    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  LUT_11_7_0/count_reg[15]/Q
                         net (fo=2, routed)           0.856     6.523    LUT_11_7_0/count_reg_n_0_[15]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.647 f  LUT_11_7_0/count[0]_i_9/O
                         net (fo=1, routed)           0.433     7.080    LUT_11_7_0/count[0]_i_9_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.204 f  LUT_11_7_0/count[0]_i_4/O
                         net (fo=4, routed)           0.817     8.021    LUT_11_7_0/count[0]_i_4_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.145 r  LUT_11_7_0/count[31]_i_1/O
                         net (fo=31, routed)          0.797     8.943    LUT_11_7_0/count[31]_i_1_n_0
    SLICE_X60Y34         FDRE                                         r  LUT_11_7_0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  LUT_11_7_0/count_reg[21]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y34         FDRE (Setup_fdre_C_R)       -0.524    14.568    LUT_11_7_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 LUT_11_7_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.890ns (23.463%)  route 2.903ns (76.537%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.149    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  LUT_11_7_0/count_reg[15]/Q
                         net (fo=2, routed)           0.856     6.523    LUT_11_7_0/count_reg_n_0_[15]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.647 f  LUT_11_7_0/count[0]_i_9/O
                         net (fo=1, routed)           0.433     7.080    LUT_11_7_0/count[0]_i_9_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.204 f  LUT_11_7_0/count[0]_i_4/O
                         net (fo=4, routed)           0.817     8.021    LUT_11_7_0/count[0]_i_4_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.145 r  LUT_11_7_0/count[31]_i_1/O
                         net (fo=31, routed)          0.797     8.943    LUT_11_7_0/count[31]_i_1_n_0
    SLICE_X60Y34         FDRE                                         r  LUT_11_7_0/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  LUT_11_7_0/count_reg[22]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y34         FDRE (Setup_fdre_C_R)       -0.524    14.568    LUT_11_7_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 LUT_11_7_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.890ns (23.463%)  route 2.903ns (76.537%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.628     5.149    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  LUT_11_7_0/count_reg[15]/Q
                         net (fo=2, routed)           0.856     6.523    LUT_11_7_0/count_reg_n_0_[15]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.647 f  LUT_11_7_0/count[0]_i_9/O
                         net (fo=1, routed)           0.433     7.080    LUT_11_7_0/count[0]_i_9_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.204 f  LUT_11_7_0/count[0]_i_4/O
                         net (fo=4, routed)           0.817     8.021    LUT_11_7_0/count[0]_i_4_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.145 r  LUT_11_7_0/count[31]_i_1/O
                         net (fo=31, routed)          0.797     8.943    LUT_11_7_0/count[31]_i_1_n_0
    SLICE_X60Y34         FDRE                                         r  LUT_11_7_0/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  LUT_11_7_0/count_reg[23]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y34         FDRE (Setup_fdre_C_R)       -0.524    14.568    LUT_11_7_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 LUT_11_7_0/Clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/Clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  LUT_11_7_0/Clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  LUT_11_7_0/Clk_out_reg/Q
                         net (fo=10, routed)          0.168     1.778    LUT_11_7_0/anode_OBUF[0]
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.823 r  LUT_11_7_0/Clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.823    LUT_11_7_0/Clk_out_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  LUT_11_7_0/Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  LUT_11_7_0/Clk_out_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.091     1.560    LUT_11_7_0/Clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 LUT_11_7_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  LUT_11_7_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  LUT_11_7_0/count_reg[19]/Q
                         net (fo=2, routed)           0.126     1.762    LUT_11_7_0/count_reg_n_0_[19]
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  LUT_11_7_0/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    LUT_11_7_0/count_reg[20]_i_1_n_5
    SLICE_X60Y33         FDRE                                         r  LUT_11_7_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  LUT_11_7_0/count_reg[19]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.134     1.606    LUT_11_7_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 LUT_11_7_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  LUT_11_7_0/count_reg[15]/Q
                         net (fo=2, routed)           0.126     1.761    LUT_11_7_0/count_reg_n_0_[15]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  LUT_11_7_0/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    LUT_11_7_0/count_reg[16]_i_1_n_5
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.856     1.983    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  LUT_11_7_0/count_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.134     1.605    LUT_11_7_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 LUT_11_7_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  LUT_11_7_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  LUT_11_7_0/count_reg[23]/Q
                         net (fo=2, routed)           0.126     1.763    LUT_11_7_0/count_reg_n_0_[23]
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  LUT_11_7_0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    LUT_11_7_0/count_reg[24]_i_1_n_5
    SLICE_X60Y34         FDRE                                         r  LUT_11_7_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  LUT_11_7_0/count_reg[23]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.134     1.607    LUT_11_7_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 LUT_11_7_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  LUT_11_7_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  LUT_11_7_0/count_reg[3]/Q
                         net (fo=2, routed)           0.126     1.758    LUT_11_7_0/count_reg_n_0_[3]
    SLICE_X60Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  LUT_11_7_0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    LUT_11_7_0/count_reg[4]_i_1_n_5
    SLICE_X60Y29         FDRE                                         r  LUT_11_7_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     1.980    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  LUT_11_7_0/count_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.134     1.602    LUT_11_7_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 LUT_11_7_0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  LUT_11_7_0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  LUT_11_7_0/count_reg[27]/Q
                         net (fo=2, routed)           0.126     1.763    LUT_11_7_0/count_reg_n_0_[27]
    SLICE_X60Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  LUT_11_7_0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    LUT_11_7_0/count_reg[28]_i_1_n_5
    SLICE_X60Y35         FDRE                                         r  LUT_11_7_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  LUT_11_7_0/count_reg[27]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.134     1.607    LUT_11_7_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 LUT_11_7_0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.470    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  LUT_11_7_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  LUT_11_7_0/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.761    LUT_11_7_0/count_reg_n_0_[11]
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  LUT_11_7_0/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    LUT_11_7_0/count_reg[12]_i_1_n_5
    SLICE_X60Y31         FDRE                                         r  LUT_11_7_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     1.982    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  LUT_11_7_0/count_reg[11]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.134     1.604    LUT_11_7_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 LUT_11_7_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  LUT_11_7_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  LUT_11_7_0/count_reg[7]/Q
                         net (fo=2, routed)           0.127     1.760    LUT_11_7_0/count_reg_n_0_[7]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  LUT_11_7_0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    LUT_11_7_0/count_reg[8]_i_1_n_5
    SLICE_X60Y30         FDRE                                         r  LUT_11_7_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  LUT_11_7_0/count_reg[7]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.134     1.603    LUT_11_7_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 LUT_11_7_0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_11_7_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  LUT_11_7_0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  LUT_11_7_0/count_reg[31]/Q
                         net (fo=2, routed)           0.127     1.764    LUT_11_7_0/count_reg_n_0_[31]
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  LUT_11_7_0/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.874    LUT_11_7_0/count_reg[31]_i_2_n_5
    SLICE_X60Y36         FDRE                                         r  LUT_11_7_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    LUT_11_7_0/Clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  LUT_11_7_0/count_reg[31]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.134     1.607    LUT_11_7_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.332%)  route 0.150ns (37.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  Slow_Clk_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  Slow_Clk_0/count_reg[1]/Q
                         net (fo=2, routed)           0.150     1.767    Slow_Clk_0/count[1]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.101     1.868 r  Slow_Clk_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    Slow_Clk_0/count[1]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  Slow_Clk_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  Slow_Clk_0/count_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.131     1.599    Slow_Clk_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y30   LUT_11_7_0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y30   LUT_11_7_0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y30   LUT_11_7_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   LUT_11_7_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   LUT_11_7_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   LUT_11_7_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y32   LUT_11_7_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y32   LUT_11_7_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y32   LUT_11_7_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   LUT_11_7_0/Clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   LUT_11_7_0/clk_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   LUT_11_7_0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   LUT_11_7_0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   LUT_11_7_0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   LUT_11_7_0/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   LUT_11_7_0/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   LUT_11_7_0/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   LUT_11_7_0/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   LUT_11_7_0/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   LUT_11_7_0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   LUT_11_7_0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   LUT_11_7_0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   LUT_11_7_0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   LUT_11_7_0/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   LUT_11_7_0/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   LUT_11_7_0/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   LUT_11_7_0/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   LUT_11_7_0/count_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   LUT_11_7_0/count_reg[21]/C



