<!DOCTYPE html> <html> <head> <meta charset="utf-8"> <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"> <meta http-equiv="X-UA-Compatible" content="IE=edge"> <title>Quartus - Program FPGA | Trung Canh Nguyen</title> <meta name="author" content="Trung Canh Nguyen"/> <meta name="description" content="Describe how to program FPGA with Quartus"/> <meta name="keywords" content="catapult, fpga, vhdl, hdl, intel, xilinx"/> <link href="https://cdn.jsdelivr.net/npm/bootstrap@4.6.1/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha256-DF7Zhf293AJxJNTmh5zhoYYIMs2oXitRfBjY+9L//AY=" crossorigin="anonymous"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/css/mdb.min.css" integrity="sha256-jpjYvU3G3N6nrrBwXJoVEYI/0zw8htfFnhT9ljN3JJw=" crossorigin="anonymous"/> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.4/css/all.min.css" integrity="sha256-mUZM63G8m73Mcidfrv5E+Y61y7a12O5mW4ezU3bxqW4=" crossorigin="anonymous"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/academicons@1.9.1/css/academicons.min.css" integrity="sha256-i1+4qU2G2860dGGIOJscdC30s9beBXjFfzjWLjBRsBg=" crossorigin="anonymous"> <link rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/jwarby/jekyll-pygments-themes@master/github.css" media="none" id="highlight_theme_light"/> <link rel="shortcut icon" href="data:image/svg+xml,<svg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 100 100%22><text y=%22.9em%22 font-size=%2290%22>⚛️</text></svg>"> <link rel="stylesheet" href="/assets/css/main.css"> <link rel="canonical" href="https://bobibo.one/blog/2022/quartus-program-fpga/"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/jwarby/jekyll-pygments-themes@master/native.css" media="none" id="highlight_theme_dark"/> <script src="/assets/js/theme.js"></script> <script src="/assets/js/dark_mode.js"></script> <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script> <script type="text/javascript">window.MathJax={tex:{tags:"ams"}};</script> <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.2.0/es5/tex-mml-chtml.js"></script> <script defer src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script> <script src="/assets/js/distillpub/template.v2.js"></script> <script src="/assets/js/distillpub/transforms.v2.js"></script> <script src="/assets/js/distillpub/overrides.js"></script> <style type="text/css">.fake-img{background:#bbb;border:1px solid rgba(0,0,0,0.1);box-shadow:0 0 4px rgba(0,0,0,0.1);margin-bottom:12px}.fake-img p{font-family:monospace;color:white;text-align:left;margin:12px 0;text-align:center;font-size:16px}</style> </head> <d-front-matter> <script async type="text/json">{
      "title": "Quartus - Program FPGA",
      "description": "Describe how to program FPGA with Quartus",
      "published": "October 1, 2022",
      "authors": [
        {
          "author": "Nguyen Canh Trung",
          "authorURL": "https://bobibo.one",
          "affiliations": [
            {
              "name": "bobibo.one",
              "url": ""
            }
          ]
        }
        
      ],
      "katex": {
        "delimiters": [
          {
            "left": "$",
            "right": "$",
            "display": false
          },
          {
            "left": "$$",
            "right": "$$",
            "display": true
          }
        ]
      }
    }</script> </d-front-matter> <body class="fixed-top-nav"> <header> <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top"> <div class="container"> <a class="navbar-brand title font-weight-lighter" href="/"><span class="font-weight-bold">Trung </span>Canh Nguyen</a> <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation"> <span class="sr-only">Toggle navigation</span> <span class="icon-bar top-bar"></span> <span class="icon-bar middle-bar"></span> <span class="icon-bar bottom-bar"></span> </button> <div class="collapse navbar-collapse text-right" id="navbarNav"> <ul class="navbar-nav ml-auto flex-nowrap"> <li class="nav-item "> <a class="nav-link" href="/">About</a> </li> <li class="nav-item active"> <a class="nav-link" href="/blog/">Blog<span class="sr-only">(current)</span></a> </li> <li class="nav-item "> <a class="nav-link" href="/projects/">Projects</a> </li> <li class="nav-item "> <a class="nav-link" href="/repositories/">Repositories</a> </li> <li class="nav-item "> <a class="nav-link" href="/cv/">Resume</a> </li> <li class="nav-item dropdown "> <a class="nav-link dropdown-toggle" href="#" id="navbarDropdown" role="button" data-toggle="dropdown" aria-haspopup="true" aria-expanded="false">Collections</a> <div class="dropdown-menu dropdown-menu-right" aria-labelledby="navbarDropdown"> <a class="dropdown-item" href="/blog/tag/core/">Fundamental</a> <a class="dropdown-item" href="/blog/tag/hdl/">HDL</a> <a class="dropdown-item" href="/blog/tag/hls/">HLS</a> <div class="dropdown-divider"></div> <a class="dropdown-item" href="/blog/tag/catapult/">Catapult</a> <a class="dropdown-item" href="/blog/tag/intel/">Intel</a> <a class="dropdown-item" href="/blog/tag/xilinx/">Xilinx</a> </div> </li> <li class="toggle-container"> <button id="light-toggle" title="Change theme"> <i class="fas fa-moon"></i> <i class="fas fa-sun"></i> </button> </li> </ul> </div> </div> </nav> </header> <div class="post distill"> <d-title> <h1>Quartus - Program FPGA</h1> <p>Describe how to program FPGA with Quartus</p> </d-title> <d-byline></d-byline> <d-article> <d-contents> <nav class="l-text figcaption"> <h3>Contents</h3> <div><a href="#command-line">Command line</a></div> <ul> <li><a href="#jtag-scanning">JTAG scanning</a></li> <li><a href="#jtagd-deamon">JTAGD deamon</a></li> <li><a href="#programming-fpga">Programming FPGA</a></li> </ul> <div><a href="#issues">Issues</a></div> </nav> </d-contents> <h2 id="command-line">Command-line</h2> <p>All programs such as <code class="language-plaintext highlighter-rouge">quartus_pgm</code>, <code class="language-plaintext highlighter-rouge">jtagconfig</code>, etc. locate in the Quartus installation folder or in the standard alone FPGA programmer folder.</p> <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="nb">export </span><span class="nv">LD_LIBRARY_PATH</span><span class="o">=</span>/home/administrator/data/intelFPGA_pro/21.3/qprogrammer/quartus/linux64:<span class="nv">$LD_LIBRARY_PATH</span>
<span class="nb">export </span><span class="nv">PATH</span><span class="o">=</span>/home/administrator/data/intelFPGA_pro/21.3/qprogrammer/quartus/bin:<span class="nv">$PATH</span>
</code></pre></div></div> <p>Exporting the library and programs to use in the latter sections.</p> <h3 id="jtag-scanning">JTAG scanning</h3> <p>To list all devices that are found (the cable is auto-detected)</p> <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>quartus_pgm <span class="nt">--auto</span>
</code></pre></div></div> <p>Note that listing the devices as shown above is not necessary for loading the bitstream. It might be useful to tell the position of the FPGA in the JTAG chain, maybe. Really something that is done once to explore the board.</p> <p>In case, the server has more than one programming cable, the program could not enumerate position of FPGA in the JTAG chain.</p> <d-code block="" language="bash"> $ quartus_pgm --auto Error (213043): More than one programming cable found in available hardware list -- use --list option to display available hardware list and specify correct programming cable </d-code> <p>Lets use following command</p> <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>quartus_pgm <span class="nt">--list</span>
</code></pre></div></div> <d-code block="" language="bash"> $ quartus_pgm --list Info: ******************************************************************* Info: Running Quartus Prime Programmer Info: Version 21.3.0 Build 170 09/23/2021 SC Pro Edition Info: Copyright (C) 2021 Intel Corporation. All rights reserved. Info: Your use of Intel Corporation's design tools, logic functions Info: and other software and tools, and any partner logic Info: functions, and any output files from any of the foregoing Info: (including device programming or simulation files), and any Info: associated documentation or information are expressly subject Info: to the terms and conditions of the Intel Program License Info: Subscription Agreement, the Intel Quartus Prime License Agreement, Info: the Intel FPGA IP License Agreement, or other applicable license Info: agreement, including, without limitation, that your use is for Info: the sole purpose of programming logic devices manufactured by Info: Intel and sold by Intel or its authorized distributors. Please Info: refer to the applicable agreement for further details, at Info: https://fpgasoftware.intel.com/eula. Info: Processing started: Fri Apr 6 15:03:43 2018 Info: System process ID: 3834 Info: Command: quartus_pgm --list 1) USB-Blaster [3-5.3] 2) USB-BlasterII [3-5.4] 3) USB-Blaster on dash.soc.one [3-5.3] 4) USB-BlasterII on dash.soc.one [3-5.4] 5) Remote server dash.soc.one:1310: Unable to connect Info: Quartus Prime Programmer was successful. 0 errors, 0 warnings Info: Peak virtual memory: 714 megabytes Info: Processing ended: Fri Apr 6 15:03:44 2018 Info: Elapsed time: 00:00:01 Info: System process ID: 3834 </d-code> <p>There are 2 JTAG cables USB-Blaster and USB-BlasterII. Now we can check which devices connect with each JTAG cable</p> <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>jtagconfig <span class="nt">-n</span>
</code></pre></div></div> <p>OR</p> <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>jtagconfig <span class="nt">-d</span>
</code></pre></div></div> <d-code block="" language="bash"> $ jtagconfig -n 1) USB-Blaster [3-5.3] Unable to read device chain - JTAG chain broken 2) USB-BlasterII [3-5.4] C32150DD 1SG280HH(1S2|2S2|3S2)/.. Design hash 61CD1EC1369D1744384D + Node 19104600 Nios II #0 + Node 30006E00 Signal Tap #0 + Node 0C006E00 JTAG UART #0 3) USB-Blaster on dash.soc.one [3-5.3] Unable to read device chain - JTAG chain broken 4) USB-BlasterII on dash.soc.one [3-5.4] C32150DD 1SG280HH(1S2|2S2|3S2)/.. Design hash 61CD1EC1369D1744384D + Node 19104600 Nios II #0 + Node 30006E00 Signal Tap #0 + Node 0C006E00 JTAG UART #0 5) Remote server dash.soc.one:1310: Unable to connect </d-code> <p>Cable 2 (USB-BlasterII) is connected to Stratix 10 GX board (1SG280HH)</p> <h3 id="jtagd-deamon">JTAGD deamon</h3> <p>This deamon listens to TCP/IP port 1309. It is responsible for talking with the JTAG adapter through the USB bus, so both the GUI programmer and command line tool rely on it. If there’s no daemon running, both of these start it.</p> <p>But if you use multiple versions of Quartus, this may be a source of confusion, in particular if you make a first attempt to load an FPGA with an older version, and then try a newer one. That’s because the newer version of Quartus will keep using the older version of jtagd. And this older jtagd may not support FPGAs that the newer version of Quartus does. So the conclusion is that if weird things happen, this may fix it, and won’t hurt anyhow:</p> <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>killall jtagd
</code></pre></div></div> <h3 id="programming-fpga">Programming FPGA</h3> <p><code class="language-plaintext highlighter-rouge">quartus_pgm</code> displays most of its output in green text. Generally speaking, if there’s no text in red, all went fine.</p> <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>quartus_pgm <span class="nt">-m</span> jtag <span class="nt">-o</span> <span class="s2">"p;path/to/file.sof"</span>
</code></pre></div></div> <p>Alternatively, add the position of the JTAG in the JTAG chain explicitly (in particular if it’s not the first device). In this case it’s @1, meaning it’s the first device in the JTAG chain. If it’s the second device, pick @2 etc.</p> <d-code block="" language="bash"> $ quartus_pgm -m jtag -o "p;path/to/file.sof@1" Info: ******************************************************************* Info: Running Quartus Prime Programmer Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved. Info: Your use of Altera Corporation's design tools, logic functions Info: and other software and tools, and its AMPP partner logic Info: functions, and any output files from any of the foregoing Info: (including device programming or simulation files), and any Info: associated documentation or information are expressly subject Info: to the terms and conditions of the Altera Program License Info: Subscription Agreement, the Altera Quartus Prime License Agreement, Info: the Altera MegaCore Function License Agreement, or other Info: applicable license agreement, including, without limitation, Info: that your use is for the sole purpose of programming logic Info: devices manufactured by Altera and sold by Altera or its Info: authorized distributors. Please refer to the applicable Info: agreement for further details. Info: Processing started: Sun May 27 15:35:02 2018 Info: Command: quartus_pgm -m jtag -o p;path/to/file.sof@1 Info (213045): Using programming cable "USB-BlasterII [2-5.1]" Info (213011): Using programming file p;path/to/file.sof@1 with checksum 0x061958E1 for device 5CGTFD9E5F35@1 Info (209060): Started Programmer operation at Sun May 27 15:35:05 2018 Info (209016): Configuring device index 1 Info (209017): Device 1 contains JTAG ID code 0x02B040DD Info (209007): Configuration succeeded -- 1 device(s) configured Info (209011): Successfully performed operation(s) Info (209061): Ended Programmer operation at Sun May 27 15:35:09 2018 Info: Quartus Prime Programmer was successful. 0 errors, 0 warnings Info: Peak virtual memory: 432 megabytes Info: Processing ended: Sun May 27 15:35:09 2018 Info: Elapsed time: 00:00:07 Info: Total CPU time (on all processors): 00:00:03 </d-code> <p>If anything goes wrong — device mismatch, a failure to scan the JTAG chain or anything else, it will be hard to miss that, because of the errors written in red. The good thing with the command line interface is that every attempt starts everything from the beginning, so just turn the board on and try again.</p> <p><b>In case, having multiple Jtag cables plugged in. It it neccessary to specify which cable to program.</b></p> <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>quartus_pgm <span class="nt">-c</span> <span class="nv">$1</span> <span class="nt">-m</span> JTAG <span class="nt">-o</span> p<span class="se">\;</span><span class="nv">$BITSTREAM</span>@<span class="nv">$2</span>
</code></pre></div></div> <p><code class="language-plaintext highlighter-rouge">$BITSTREAM</code> path to bitstream</p> <p><code class="language-plaintext highlighter-rouge">$1</code> position of JTAG cable</p> <p><code class="language-plaintext highlighter-rouge">$2</code> position of FPGA device in the JTAG chain</p> <p>Example:</p> <d-code block="" language="bash"> $ jtagconfig -n 1) USB-Blaster [3-5.3] Unable to read device chain - JTAG chain broken 2) USB-BlasterII [3-5.4] C32150DD 1SG280HH(1S2|2S2|3S2)/.. Design hash 61CD1EC1369D1744384D + Node 19104600 Nios II #0 + Node 30006E00 Signal Tap #0 + Node 0C006E00 JTAG UART #0 3) USB-Blaster on dash.soc.one [3-5.3] Unable to read device chain - JTAG chain broken 4) USB-BlasterII on dash.soc.one [3-5.4] C32150DD 1SG280HH(1S2|2S2|3S2)/.. Design hash 61CD1EC1369D1744384D + Node 19104600 Nios II #0 + Node 30006E00 Signal Tap #0 + Node 0C006E00 JTAG UART #0 5) Remote server dash.soc.one:1310: Unable to connect </d-code> <p>Lets program the 2nd cable (USB-BlasterII) - the FPGA device (stratix 10 GX is at the first position of JTAG chain)</p> <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>quartus_pgm <span class="nt">-c</span> 2 <span class="nt">-m</span> JTAG <span class="nt">-o</span> p<span class="se">\;</span><span class="nv">$BITSTREAM</span>@1
</code></pre></div></div> <h2 id="issues">Issues</h2> <h3 id="cyclone-10-gx-fpga-development-kit">Cyclone 10 GX FPGA development kit</h3> <p>This board caused me some extra trouble, so a few words about it. When this board is connected to a computer, it appears as 09fb:6810, however after attempting to load the FPGA (note the “@2” in the end) with:</p> <d-code block="" language="bash"> $ quartus_pgm -m jtag -o "p;thecode.sof@2" Error (213019): Can't scan JTAG chain. Error code 86. </d-code> <p>The device’s ID changes to 09fb:6010. So there’s clearly some reprogramming of the firmware (the system log shows a disconnection and reconnection with the new ID). The board is detected as GX0000406 by Quartus’ GUI Programming Tool, but clicking “Auto Detect” results in “Unable to scan device chain. Hardware is not connected”.</p> <p>OK, so how about trying a scan?</p> <d-code block="" language="bash"> $ quartus_pgm --auto [ ... ] Info (213045): Using programming cable "10CGX0000406 [1-5.1.2]" 1) 10CGX0000406 [1-5.1.2] Unable to read device chain - Hardware not attached </d-code> <p>The problem in my case was apparently that the jtagd that was running was started by an older version of Quartus, which didn’t recognize Cyclone 10 devices. So follow the advice above, and kill it. After that, programming with the command above worked with Quartus Pro 17.1:</p> <d-code block="" language="bash"> $ quartus_pgm --auto [...] Info (213045): Using programming cable "USB-BlasterII [1-5.1.2]" 1) USB-BlasterII [1-5.1.2] 031820DD 10M08SA(.|ES)/10M08SC 02E120DD 10CX220Y </d-code> <h3 id="mismatch-jtag-id">Mismatch JTAG ID</h3> <p>The design is deployed on Stratix 10 GX development kit which contains FPGA chip “1SG280HU2F50E2VG”. However, setting the same device and generating bitstream, programing it on the device prompts following error.</p> <d-code block="" language="bash"> $ ./pgm.sh 2 1 ./workspace/trungnc/00.gitlab/bitstream/gx_board/qts_pcie.sof Info (19848): Regular SEU info =&gt; 105 sector(s), 8 thread(s), 31500 interval time in microsecond(s) Info (19848): Keyed hash is 211E9227EA2B2E8AC9DACF53399D089EC8DD58B9ACDAF5778CDB73A7649CCC7E Info (19848): Design hash is AB12DA18E7670B96A68615F35D525C4800000000000000000000000000000000 Info (19848): Keyed hash is D1646D223F62049C8AB8396FDF9647ADE0682883F8B03AFEA30C1A39D68AC4B8 Info: ******************************************************************* Info: Running Quartus Prime Programmer Info: Version 21.3.0 Build 170 09/23/2021 SC Pro Edition Info: Copyright (C) 2021 Intel Corporation. All rights reserved. Info: Your use of Intel Corporation's design tools, logic functions Info: and other software and tools, and any partner logic Info: functions, and any output files from any of the foregoing Info: (including device programming or simulation files), and any Info: associated documentation or information are expressly subject Info: to the terms and conditions of the Intel Program License Info: Subscription Agreement, the Intel Quartus Prime License Agreement, Info: the Intel FPGA IP License Agreement, or other applicable license Info: agreement, including, without limitation, that your use is for Info: the sole purpose of programming logic devices manufactured by Info: Intel and sold by Intel or its authorized distributors. Please Info: refer to the applicable agreement for further details, at Info: https://fpgasoftware.intel.com/eula. Info: Processing started: Fri Apr 6 20:28:47 2018 Info: System process ID: 18686 Info: Command: quartus_pgm -c 2 -m JTAG -o p;./workspace/trungnc/00.gitlab/bitstream/gx_board/qts_pcie.sof@1 Info (213045): Using programming cable "USB-BlasterII [3-3.4]" Info (213011): Using programming file ./workspace/trungnc/00.gitlab/bitstream/gx_board/qts_pcie.sof with checksum 0x44DFA482 for device 1SG280HU2F50@1 Info (209060): Started Programmer operation at Fri Apr 6 20:28:57 2018 Info (18942): Configuring device index 1 Error (18952): Error status: The device chain in Programmer does not match physical device chain. Expected JTAG ID code 0xC32250DD for device 1, but found JTAG ID code 0xC32150DD. Error (209012): Operation failed Info (209061): Ended Programmer operation at Fri Apr 6 20:28:57 2018 Error: Quartus Prime Programmer was unsuccessful. 2 errors, 0 warnings Error: Peak virtual memory: 2237 megabytes Error: Processing ended: Fri Apr 6 20:28:57 2018 Error: Elapsed time: 00:00:10 Error: System process ID: 18686 </d-code> <h4 id="debugging-flow">Debugging flow</h4> <ul> <li><b> Check the order of Jtag cable</b></li> <li><b> Check the position of FPGA chip</b></li> </ul> <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>jtagconfig <span class="nt">-d</span>
1<span class="o">)</span> USB-Blaster <span class="o">[</span>3-3.3]
   <span class="o">(</span>JTAG Server Version 21.3.0 Build 170 09/23/2021 SC Pro Edition<span class="o">)</span>
  Unable to <span class="nb">read </span>device chain - JTAG chain broken

  Captured DR after reset <span class="o">=</span> <span class="o">()</span>
  Captured IR after reset <span class="o">=</span> <span class="o">()</span>
  Captured Bypass after reset <span class="o">=</span> <span class="o">()</span>
  Captured Bypass chain <span class="o">=</span> <span class="o">()</span>
  JTAG clock speed 6 MHz

2<span class="o">)</span> USB-BlasterII <span class="o">[</span>3-3.4]
   <span class="o">(</span>JTAG Server Version 21.3.0 Build 170 09/23/2021 SC Pro Edition<span class="o">)</span>
  C32150DD   1SG280HH<span class="o">(</span>1S2|2S2|3S2<span class="o">)</span>/.. <span class="o">(</span><span class="nv">IR</span><span class="o">=</span>10<span class="o">)</span>
    Design <span class="nb">hash    </span>D41D8CD98F00B204E980
    + Node 08986E00  Nios V <span class="c">#0</span>

  Captured DR after reset <span class="o">=</span> <span class="o">(</span>C32150DD<span class="o">)</span> <span class="o">[</span>32]
  Captured IR after reset <span class="o">=</span> <span class="o">(</span>001<span class="o">)</span> <span class="o">[</span>10]
  Captured Bypass after reset <span class="o">=</span> <span class="o">(</span>0<span class="o">)</span> <span class="o">[</span>1]
  Captured Bypass chain <span class="o">=</span> <span class="o">(</span>0<span class="o">)</span> <span class="o">[</span>1]
  JTAG clock speed auto-adjustment is enabled. To disable, <span class="nb">set </span>JtagClockAutoAdjust parameter to 0
  JTAG clock speed 24 MHz

3<span class="o">)</span> Remote server dash.soc.one: Unable to connect

   <span class="o">(</span>JTAG Server version information not available<span class="o">)</span>
4<span class="o">)</span> Remote server dash.soc.one:1310: Unable to connect

   <span class="o">(</span>JTAG Server version information not available<span class="o">)</span>

</code></pre></div></div> <p>The log means: The target is programmed through 2nd cable (USB-BlasterII) and the position of FPGA chip is the first position. <code class="language-plaintext highlighter-rouge">C32150DD 1SG280HH(1S2|2S2|3S2)/.. (IR=10)</code></p> <p>If it shows like</p> <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>1<span class="o">)</span> USB-BlasterII <span class="o">[</span>1-2.3]
020A40DD 5M<span class="o">(</span>1270ZF324|2210Z<span class="o">)</span>/EPM2210
C32250DD 1SG280HH1<span class="o">(</span>.|S3|AS<span class="o">)</span>/1SG280HH2/..
</code></pre></div></div> <p>that means FPGA chip located in the second position, the first position is chip 1270ZF324</p> <p>In the command, I set correct parameters for cable order and position of FPGA chip</p> <ul> <li><b> Check the JTAG ID and its corresponding chip</b></li> </ul> <p>The reference is <a href="https://bsdl.info/list.htm?f=828&amp;page=1&amp;sort=name&amp;sorttype=true" target="_blank" rel="noopener noreferrer">here</a></p> <p>It turns out the target FPGA is <code class="language-plaintext highlighter-rouge">1SG280LU2F50E2VG</code> that corresponds to <code class="language-plaintext highlighter-rouge">Jtag ID: 0xC32250DD</code>. This is L-Tile version of GX development kit. Our first assumption is H-Tile version.</p> </d-article> <d-appendix> <d-footnote-list></d-footnote-list> <d-citation-list></d-citation-list> </d-appendix> </div> <footer class="fixed-bottom"> <div class="container mt-0"> © Copyright 2023 Trung Canh Nguyen. Powered by <a href="https://jekyllrb.com/" target="_blank" rel="noopener noreferrer">Jekyll</a>. Hosted by <a href="https://pages.github.com/" target="_blank" rel="noopener noreferrer">GitHub Pages</a>. Last updated: November 09, 2023. </div> </footer> <d-bibliography src="/assets/bibliography/2018-12-22-distill.bib"></d-bibliography> <script src="https://cdn.jsdelivr.net/npm/bootstrap@4.6.1/dist/js/bootstrap.bundle.min.js" integrity="sha256-fgLAgv7fyCGopR/gBNq2iW3ZKIdqIcyshnUULC4vex8=" crossorigin="anonymous"></script> <script src="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/js/mdb.min.js" integrity="sha256-NdbiivsvWt7VYCt6hYNT3h/th9vSTL4EDWeGs5SN3DA=" crossorigin="anonymous"></script> </body> </html>