

================================================================
== Vivado HLS Report for 'buffer_func1_D6'
================================================================
* Date:           Tue Sep  3 11:01:27 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        2mmDataflow
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     4.359|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  389|  389|  389|  389|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  387|  387|         5|          1|          1|   384|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.preheader" [2mmDataflow/2mm.cc:15]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader ]"   --->   Operation 9 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %.preheader.preheader ]" [2mmDataflow/2mm.cc:19]   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %j_3, %.preheader.preheader ]"   --->   Operation 11 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.66ns)   --->   "%exitcond_flatten = icmp eq i9 %indvar_flatten, -128"   --->   Operation 12 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.82ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten, 1"   --->   Operation 14 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.preheader.preheader"   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i, 1" [2mmDataflow/2mm.cc:15]   --->   Operation 16 'add' 'i_3' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %j, -8" [2mmDataflow/2mm.cc:16]   --->   Operation 17 'icmp' 'exitcond3' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.21ns)   --->   "%j_mid2 = select i1 %exitcond3, i5 0, i5 %j" [2mmDataflow/2mm.cc:16]   --->   Operation 18 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.21ns)   --->   "%tmp_mid2_v = select i1 %exitcond3, i5 %i_3, i5 %i" [2mmDataflow/2mm.cc:19]   --->   Operation 19 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%j_3 = add i5 %j_mid2, 1" [2mmDataflow/2mm.cc:16]   --->   Operation 20 'add' 'j_3' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.72>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 0)" [2mmDataflow/2mm.cc:19]   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_mid2_v, i3 0)" [2mmDataflow/2mm.cc:19]   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %tmp_s to i10" [2mmDataflow/2mm.cc:19]   --->   Operation 23 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_24 = sub i10 %tmp, %p_shl1_cast" [2mmDataflow/2mm.cc:19]   --->   Operation 24 'sub' 'tmp_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %j_mid2 to i10" [2mmDataflow/2mm.cc:19]   --->   Operation 25 'zext' 'tmp_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_25 = add i10 %tmp_24, %tmp_cast" [2mmDataflow/2mm.cc:19]   --->   Operation 26 'add' 'tmp_25' <Predicate = (!exitcond_flatten)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_66_cast = sext i10 %tmp_25 to i64" [2mmDataflow/2mm.cc:19]   --->   Operation 27 'sext' 'tmp_66_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%D_input_addr = getelementptr [384 x i32]* %D_input, i64 0, i64 %tmp_66_cast" [2mmDataflow/2mm.cc:19]   --->   Operation 28 'getelementptr' 'D_input_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 29 [2/2] (3.25ns)   --->   "%D_input_load = load i32* %D_input_addr, align 4" [2mmDataflow/2mm.cc:19]   --->   Operation 29 'load' 'D_input_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 30 [1/2] (3.25ns)   --->   "%D_input_load = load i32* %D_input_addr, align 4" [2mmDataflow/2mm.cc:19]   --->   Operation 30 'load' 'D_input_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [2mmDataflow/2mm.cc:17]   --->   Operation 31 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [2mmDataflow/2mm.cc:18]   --->   Operation 32 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%D_mid_addr = getelementptr [384 x i32]* %D_mid, i64 0, i64 %tmp_66_cast" [2mmDataflow/2mm.cc:19]   --->   Operation 33 'getelementptr' 'D_mid_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (3.25ns)   --->   "store i32 %D_input_load, i32* %D_mid_addr, align 4" [2mmDataflow/2mm.cc:19]   --->   Operation 34 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_3)" [2mmDataflow/2mm.cc:20]   --->   Operation 35 'specregionend' 'empty_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader" [2mmDataflow/2mm.cc:16]   --->   Operation 36 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [2mmDataflow/2mm.cc:21]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6ns, clock uncertainty: 0.75ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [5]  (1.77 ns)

 <State 2>: 4.36ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', 2mmDataflow/2mm.cc:16) [7]  (0 ns)
	'icmp' operation ('exitcond3', 2mmDataflow/2mm.cc:16) [14]  (1.36 ns)
	'select' operation ('j_mid2', 2mmDataflow/2mm.cc:16) [15]  (1.22 ns)
	'add' operation ('j', 2mmDataflow/2mm.cc:16) [31]  (1.78 ns)

 <State 3>: 3.73ns
The critical path consists of the following:
	'sub' operation ('tmp_24', 2mmDataflow/2mm.cc:19) [20]  (0 ns)
	'add' operation ('tmp_25', 2mmDataflow/2mm.cc:19) [24]  (3.73 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('D_input_addr', 2mmDataflow/2mm.cc:19) [26]  (0 ns)
	'load' operation ('D_input_load', 2mmDataflow/2mm.cc:19) on array 'D_input' [28]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('D_input_load', 2mmDataflow/2mm.cc:19) on array 'D_input' [28]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('D_mid_addr', 2mmDataflow/2mm.cc:19) [27]  (0 ns)
	'store' operation (2mmDataflow/2mm.cc:19) of variable 'D_input_load', 2mmDataflow/2mm.cc:19 on array 'D_mid' [29]  (3.25 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
