Warning (10268): Verilog HDL information at dsa_datapath.sv(28): always construct contains both blocking and non-blocking assignments File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv Line: 28
Warning (10268): Verilog HDL information at dsa_datapath_simd.sv(27): always construct contains both blocking and non-blocking assignments File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv Line: 27
Warning (10268): Verilog HDL information at dsa_pixel_fetch_simd.sv(123): always construct contains both blocking and non-blocking assignments File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 123
Info (10281): Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(51): object "CMD_NOP" differs only in case from object "cmd_nop" in the same scope File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv Line: 51
Info (10281): Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(52): object "CMD_SET_WIDTH" differs only in case from object "cmd_set_width" in the same scope File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv Line: 52
Info (10281): Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(53): object "CMD_SET_HEIGHT" differs only in case from object "cmd_set_height" in the same scope File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv Line: 53
Info (10281): Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(54): object "CMD_SET_SCALE" differs only in case from object "cmd_set_scale" in the same scope File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv Line: 54
Info (10281): Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(55): object "CMD_SET_MODE" differs only in case from object "cmd_set_mode" in the same scope File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv Line: 55
Info (10281): Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(56): object "CMD_START" differs only in case from object "cmd_start" in the same scope File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv Line: 56
Info (10281): Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(57): object "CMD_GET_STATUS" differs only in case from object "cmd_get_status" in the same scope File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv Line: 57
Info (10281): Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(58): object "CMD_GET_PROGRESS" differs only in case from object "cmd_get_progress" in the same scope File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv Line: 58
Info (10281): Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(59): object "CMD_GET_METRICS" differs only in case from object "cmd_get_metrics" in the same scope File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv Line: 59
