$date
	Sat Sep 27 11:32:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dflipflop_masterslave_tb $end
$var wire 1 ! output_led2_q_0_2 $end
$var wire 1 " output_led1_q_0_1 $end
$var integer 32 # pass_count [31:0] $end
$var integer 32 $ test_count [31:0] $end
$scope module dut $end
$var wire 1 % ic_dlatch_ic_node_39_0 $end
$var wire 1 & ic_dlatch_ic_node_40_0 $end
$var wire 1 ' node_30 $end
$var wire 1 ( node_31 $end
$var wire 1 ) not_29 $end
$var wire 1 " output_led1_q_0_1 $end
$var wire 1 ! output_led2_q_0_2 $end
$upscope $end
$scope task test_dff_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
0'
z&
z%
b0 $
b0 #
z"
z!
$end
#100000
b1 $
#200000
b10 $
#300000
b11 $
#400000
