vhdl work "../ModuleHandMake/divider/DIVIDER60.vhd"
vhdl work "../ModuleHandMake/divider/DIVIDER25.vhd"
vhdl work "../ModuleHandMake/divider/DIVIDER10.vhd"
verilog work "sevensegsixnew.vf"
verilog work "Counter_0_to_7.vf"
verilog work "MuxA_D_CLK.vf"
verilog work "FFFFISNH.vf"
verilog work "Lab6new.vf"
