{
   "resources" : [
      {
         "count" : "2160",
         "type" : "BRAM"
      },
      {
         "count" : "6840",
         "type" : "DSP"
      },
      {
         "count" : "1182240",
         "type" : "LUT"
      },
      {
         "count" : "2364480",
         "type" : "FF"
      }
   ],
   "validSlrs" : [
      "SLR0",
      "SLR1",
      "SLR2"
   ],
   "designIntent" : {
      "dataCenter" : {
         "explicit" : "false",
         "value" : "false"
      },
      "serverManaged" : {
         "explicit" : "false",
         "value" : "false"
      },
      "embedded" : {
         "explicit" : "false",
         "value" : "false"
      },
      "externalHost" : {
         "explicit" : "false",
         "value" : "false"
      }
   },
   "files" : [
      {
         "name" : "emu/emu.xml",
         "type" : "EMU_XML"
      },
      {
         "name" : "tcl_hooks/post_opt.tcl",
         "type" : "POST_OPT_TCL"
      },
      {
         "name" : "tcl_hooks/dynamic_prelink.tcl",
         "type" : "PRE_SYS_LINK_TCL"
      },
      {
         "name" : "tcl_hooks/profile_postlink.tcl",
         "type" : "POST_SYS_LINK_TCL"
      },
      {
         "processingOrder" : "NORMAL",
         "name" : "tcl_hooks/slr_floorplan.xdc",
         "type" : "SYNTH_CONSTRS",
         "usedIn" : "implementation"
      },
      {
         "processingOrder" : "LATE",
         "name" : "tcl_hooks/cl_synth_aws.xdc",
         "type" : "SYNTH_CONSTRS",
         "usedIn" : "synthesis implementation"
      },
      {
         "processingOrder" : "EARLY",
         "name" : "tcl_hooks/cl_clocks_aws.xdc",
         "type" : "SYNTH_CONSTRS",
         "usedIn" : "out_of_context synthesis implementation"
      },
      {
         "processingOrder" : "LATE",
         "name" : "tcl_hooks/cl_ddr.xdc",
         "type" : "SYNTH_CONSTRS",
         "usedIn" : "synthesis implementation"
      },
      {
         "processingOrder" : "LATE",
         "name" : "tcl_hooks/slr_floorplan_parent_assignment.xdc",
         "type" : "IMPL_CONSTRS",
         "usedIn" : "implementation"
      },
      {
         "name" : "xilinx_aws-vu9p-f1_shell-v04261818_201920_2_bb_locked.dcp",
         "type" : "BB_LOCKED_IMPL_DCP"
      },
      {
         "name" : "xilinx_aws-vu9p-f1_shell-v04261818_201920_2.hpfm",
         "type" : "HPFM"
      },
      {
         "name" : "bd/cl.bd",
         "type" : "DR_BD"
      },
      {
         "name" : "iprepo",
         "type" : "IP_REPO_PATH"
      },
      {
         "name" : "ipcache",
         "type" : "IP_CACHE_DIR"
      },
      {
         "name" : "ext_metadata.json",
         "type" : "EXT_META_JSON"
      }
   ],
   "validAcceleratorBinaryContentValues" : "dcp,bitstream",
   "hostInterface" : "pcie",
   "versionMinor" : "2",
   "versionMajor" : "201920",
   "ddrCount" : "4",
   "boardId" : "aws-vu9p-f1",
   "defaultClockId" : "0",
   "acceleratorBinaryContent" : "dcp",
   "softwareEmulation" : "true",
   "uniqueName" : "xilinx:aws-vu9p-f1:shell-v04261818:201920.2",
   "usesPR" : "true",
   "defaultClockFrequency" : "250.000000",
   "generatedTimestamp" : "Tue Apr 28 20:02:31 2020",
   "name" : "shell-v04261818",
   "hardwareEmulation" : "false",
   "defaultClockName" : "PL 0",
   "devices" : [
      {
         "core" : {
            "numComputeUnits" : "60",
            "name" : "OCL_REGION_0",
            "availableResources" : {
               "pBlocks" : [
                  {
                     "resources" : [
                        {
                           "value" : "0",
                           "name" : "DUMMY"
                        }
                     ],
                     "validSlrs" : [
                        "SLR0"
                     ],
                     "name" : "A"
                  },
                  {
                     "resources" : [
                        {
                           "value" : "0",
                           "name" : "DUMMY"
                        }
                     ],
                     "validSlrs" : [
                        "SLR1"
                     ],
                     "name" : "B"
                  },
                  {
                     "resources" : [
                        {
                           "value" : "0",
                           "name" : "DUMMY"
                        }
                     ],
                     "validSlrs" : [
                        "SLR2"
                     ],
                     "name" : "C"
                  },
                  {
                     "resources" : [
                        {
                           "value" : "0",
                           "name" : "DUMMY"
                        }
                     ],
                     "name" : "D"
                  }
               ]
            },
            "instPath" : "WRAPPER_INST/CL",
            "type" : "clc_region",
            "drBDName" : "cl.bd"
         },
         "name" : "fpga0",
         "type" : "8",
         "fpgaPart" : "virtexuplus:xcvu9p:flgb2104:-2:i",
         "scalableSystemClocks" : [
            {
               "frequency" : "250000000",
               "name" : "clk_main_a0"
            }
         ]
      }
   ],
   "fpgaDevice" : "xcvu9p",
   "numComputeUnits" : "60",
   "generatedVersion" : "2019.2",
   "memoryType" : "ddr4",
   "dcpFunctionStripped" : "false",
   "cpuClockNames" : [
      "CPU"
   ],
   "unifiedPlatform" : "true",
   "platformState" : "impl",
   "hostArchitecture" : "x86_64",
   "fpgaPart" : "virtexuplus",
   "xoccLinkXPSwitches" : [
      "param:compiler.lockFlowCritSlackThreshold=0",
      "vivado_param:hd.routingContainmentAreaExpansion=true",
      "vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1",
      "vivado_param:bitstream.enablePR=4123",
      "vivado_param:physynth.ultraRAMOptOutput=false",
      "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}",
      "vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}"
   ],
   "defaultOutputType" : "xclbin",
   "generatedName" : "Vivado",
   "acceleratorBinaryFormat" : "xclbin2",
   "interfaces" : [
      {
         "name" : "PCIe",
         "id" : "int1",
         "type" : "gen3x16"
      }
   ],
   "ipParameters" : [
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'interconnect_axilite_user_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
         "name" : "NUM_SI",
         "valid" : "'true'"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'interconnect_axilite_user_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+2)",
         "name" : "NUM_MI",
         "valid" : "'true'"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M02_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M02_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M03_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M03_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M04_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M04_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M05_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M05_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M06_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M06_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M07_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M07_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M08_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M08_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M09_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M09_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M10_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M10_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M11_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M11_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M12_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M12_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M13_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M13_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M14_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M14_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M15_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M15_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M16_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M16_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M17_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M17_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M18_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M18_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M19_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M19_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M20_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M20_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M21_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M21_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M22_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M22_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M23_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M23_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M24_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M24_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M25_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M25_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M26_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M26_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M27_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M27_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M28_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M28_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M29_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M29_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M30_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M30_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M31_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M31_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M32_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M32_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M33_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M33_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M34_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M34_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M35_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M35_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M36_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M36_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M37_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M37_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M38_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M38_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M39_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M39_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M40_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M40_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M41_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M41_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M42_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M42_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M43_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M43_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M44_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M44_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M45_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M45_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M46_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M46_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M47_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M47_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M48_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M48_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M49_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M49_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M50_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M50_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M51_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M51_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M52_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M52_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M53_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M53_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M54_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M54_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M55_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M55_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M56_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M56_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M57_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M57_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M58_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M58_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M59_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M59_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M60_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M60_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M61_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M61_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M62_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M62_AXI'])>0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "compRef" : "axi_interconnect",
         "value" : "1",
         "name" : "M63_HAS_REGSLICE",
         "valid" : "count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='interconnect_axilite_user_M63_AXI'])>0"
      }
   ],
   "memories" : [
      {
         "lowAddress" : "0",
         "name" : "mem0",
         "type" : "ddr4",
         "highAddress" : "0",
         "size" : "16GB"
      },
      {
         "lowAddress" : "0",
         "name" : "mem1",
         "type" : "ddr4",
         "highAddress" : "0",
         "size" : "16GB"
      },
      {
         "lowAddress" : "0",
         "name" : "mem2",
         "type" : "ddr4",
         "highAddress" : "0",
         "size" : "16GB"
      },
      {
         "lowAddress" : "0",
         "name" : "mem3",
         "type" : "ddr4",
         "highAddress" : "0",
         "size" : "16GB"
      }
   ],
   "expandablePlatform" : "true",
   "memorySize" : "64 GB",
   "designIpInstances" : [
      {
         "vlnv" : "xilinx.com:ip:sdx_memory_subsystem:1.0",
         "configuration" : {
            "C_HIGHADDR" : "0x100041FFFF",
            "NUM_CLKS" : "1",
            "NUM_SI" : "1",
            "EDK_IPTYPE" : "PERIPHERAL",
            "Component_Name" : "cl_HIP_0",
            "ADVANCED_PROPERTIES" : "plram_specifications {{ SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR2 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0 }}",
            "C_BASEADDR" : "0x1000400000"
         },
         "instance" : "HIP"
      }
   ],
   "busInterfaces" : [
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M02_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M02_AXI",
         "interfaceRef" : "M02_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M03_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M03_AXI",
         "interfaceRef" : "M03_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M04_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M04_AXI",
         "interfaceRef" : "M04_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M05_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M05_AXI",
         "interfaceRef" : "M05_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M06_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M06_AXI",
         "interfaceRef" : "M06_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M07_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M07_AXI",
         "interfaceRef" : "M07_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M08_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M08_AXI",
         "interfaceRef" : "M08_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M09_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M09_AXI",
         "interfaceRef" : "M09_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M10_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M10_AXI",
         "interfaceRef" : "M10_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M11_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M11_AXI",
         "interfaceRef" : "M11_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M12_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M12_AXI",
         "interfaceRef" : "M12_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M13_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M13_AXI",
         "interfaceRef" : "M13_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M14_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M14_AXI",
         "interfaceRef" : "M14_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M15_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M15_AXI",
         "interfaceRef" : "M15_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M16_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M16_AXI",
         "interfaceRef" : "M16_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M17_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M17_AXI",
         "interfaceRef" : "M17_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M18_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M18_AXI",
         "interfaceRef" : "M18_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M19_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M19_AXI",
         "interfaceRef" : "M19_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M20_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M20_AXI",
         "interfaceRef" : "M20_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M21_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M21_AXI",
         "interfaceRef" : "M21_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M22_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M22_AXI",
         "interfaceRef" : "M22_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M23_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M23_AXI",
         "interfaceRef" : "M23_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M24_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M24_AXI",
         "interfaceRef" : "M24_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M25_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M25_AXI",
         "interfaceRef" : "M25_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M26_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M26_AXI",
         "interfaceRef" : "M26_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M27_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M27_AXI",
         "interfaceRef" : "M27_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M28_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M28_AXI",
         "interfaceRef" : "M28_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M29_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M29_AXI",
         "interfaceRef" : "M29_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M30_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M30_AXI",
         "interfaceRef" : "M30_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M31_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M31_AXI",
         "interfaceRef" : "M31_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M32_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M32_AXI",
         "interfaceRef" : "M32_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M33_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M33_AXI",
         "interfaceRef" : "M33_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M34_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M34_AXI",
         "interfaceRef" : "M34_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M35_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M35_AXI",
         "interfaceRef" : "M35_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M36_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M36_AXI",
         "interfaceRef" : "M36_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M37_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M37_AXI",
         "interfaceRef" : "M37_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M38_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M38_AXI",
         "interfaceRef" : "M38_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M39_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M39_AXI",
         "interfaceRef" : "M39_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M40_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M40_AXI",
         "interfaceRef" : "M40_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M41_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M41_AXI",
         "interfaceRef" : "M41_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M42_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M42_AXI",
         "interfaceRef" : "M42_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M43_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M43_AXI",
         "interfaceRef" : "M43_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M44_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M44_AXI",
         "interfaceRef" : "M44_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M45_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M45_AXI",
         "interfaceRef" : "M45_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M46_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M46_AXI",
         "interfaceRef" : "M46_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M47_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M47_AXI",
         "interfaceRef" : "M47_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M48_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M48_AXI",
         "interfaceRef" : "M48_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M49_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M49_AXI",
         "interfaceRef" : "M49_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M50_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M50_AXI",
         "interfaceRef" : "M50_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M51_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M51_AXI",
         "interfaceRef" : "M51_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M52_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M52_AXI",
         "interfaceRef" : "M52_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M53_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M53_AXI",
         "interfaceRef" : "M53_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M54_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M54_AXI",
         "interfaceRef" : "M54_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M55_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M55_AXI",
         "interfaceRef" : "M55_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M56_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M56_AXI",
         "interfaceRef" : "M56_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M57_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M57_AXI",
         "interfaceRef" : "M57_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M58_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M58_AXI",
         "interfaceRef" : "M58_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M59_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M59_AXI",
         "interfaceRef" : "M59_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M60_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M60_AXI",
         "interfaceRef" : "M60_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M61_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M61_AXI",
         "interfaceRef" : "M61_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M62_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M62_AXI",
         "interfaceRef" : "M62_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M63_ACLK",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "interconnect_axilite_user_M63_AXI",
         "interfaceRef" : "M63_AXI",
         "dataWidth" : "32",
         "compRef" : "axi_interconnect",
         "typeRef" : "aximm",
         "memPort" : "M_AXI_GP",
         "spTag" : "GP"
      },
      {
         "instRef" : "HIP",
         "clockRef" : "__UNKNOWN__",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "HIP",
         "dataWidth" : "512",
         "compRef" : "sdx_memory_subsystem",
         "typeRef" : "aximm",
         "addressSegments" : [
            {
               "index" : "0",
               "slr" : "SLR1",
               "maxMasters" : "15",
               "auto" : "true",
               "baseName" : "DDR4_MEM00",
               "memoryInstance" : "HIP",
               "spTag" : "bank0"
            },
            {
               "index" : "1",
               "slr" : "SLR2",
               "maxMasters" : "15",
               "auto" : "true",
               "baseName" : "DDR4_MEM01",
               "memoryInstance" : "HIP",
               "spTag" : "bank1"
            },
            {
               "index" : "2",
               "slr" : "SLR1",
               "maxMasters" : "15",
               "auto" : "true",
               "baseName" : "DDR4_MEM02",
               "memoryInstance" : "HIP",
               "spTag" : "bank2"
            },
            {
               "index" : "3",
               "slr" : "SLR0",
               "maxMasters" : "15",
               "auto" : "true",
               "baseName" : "DDR4_MEM03",
               "memoryInstance" : "HIP",
               "spTag" : "bank3"
            }
         ],
         "spTag" : "DDR",
         "memPort" : "memss"
      },
      {
         "instRef" : "HIP",
         "clockRef" : "__UNKNOWN__",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "HIP",
         "dataWidth" : "512",
         "compRef" : "sdx_memory_subsystem",
         "typeRef" : "aximm",
         "addressSegments" : [
            {
               "index" : "0",
               "slr" : "SLR2",
               "maxMasters" : "15",
               "auto" : "false",
               "baseName" : "PLRAM_MEM00",
               "memoryInstance" : "HIP"
            },
            {
               "index" : "1",
               "slr" : "SLR1",
               "maxMasters" : "15",
               "auto" : "false",
               "baseName" : "PLRAM_MEM01",
               "memoryInstance" : "HIP"
            },
            {
               "index" : "2",
               "slr" : "SLR0",
               "maxMasters" : "15",
               "auto" : "false",
               "baseName" : "PLRAM_MEM02",
               "memoryInstance" : "HIP"
            }
         ],
         "spTag" : "PLRAM",
         "memPort" : "memss"
      },
      {
         "instRef" : "_bd_top",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "_bd_top",
         "typeRef" : "clock",
         "mode" : "master",
         "name" : "_bd_top_clk_extra_a1",
         "interfaceRef" : "clk_extra_a1"
      },
      {
         "instRef" : "_bd_top",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "_bd_top",
         "typeRef" : "clock",
         "mode" : "master",
         "name" : "_bd_top_clk_extra_b0",
         "interfaceRef" : "clk_extra_b0"
      },
      {
         "instRef" : "_bd_top",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "_bd_top",
         "typeRef" : "clock",
         "mode" : "master",
         "name" : "_bd_top_clk_extra_c0",
         "interfaceRef" : "clk_extra_c0"
      },
      {
         "instRef" : "_bd_top",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "_bd_top",
         "typeRef" : "clock",
         "mode" : "master",
         "name" : "_bd_top_clk_main_a0",
         "interfaceRef" : "clk_main_a0"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M02_ACLK",
         "interfaceRef" : "M02_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M03_ACLK",
         "interfaceRef" : "M03_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M04_ACLK",
         "interfaceRef" : "M04_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M05_ACLK",
         "interfaceRef" : "M05_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M06_ACLK",
         "interfaceRef" : "M06_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M07_ACLK",
         "interfaceRef" : "M07_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M08_ACLK",
         "interfaceRef" : "M08_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M09_ACLK",
         "interfaceRef" : "M09_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M10_ACLK",
         "interfaceRef" : "M10_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M11_ACLK",
         "interfaceRef" : "M11_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M12_ACLK",
         "interfaceRef" : "M12_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M13_ACLK",
         "interfaceRef" : "M13_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M14_ACLK",
         "interfaceRef" : "M14_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M15_ACLK",
         "interfaceRef" : "M15_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M16_ACLK",
         "interfaceRef" : "M16_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M17_ACLK",
         "interfaceRef" : "M17_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M18_ACLK",
         "interfaceRef" : "M18_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M19_ACLK",
         "interfaceRef" : "M19_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M20_ACLK",
         "interfaceRef" : "M20_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M21_ACLK",
         "interfaceRef" : "M21_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M22_ACLK",
         "interfaceRef" : "M22_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M23_ACLK",
         "interfaceRef" : "M23_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M24_ACLK",
         "interfaceRef" : "M24_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M25_ACLK",
         "interfaceRef" : "M25_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M26_ACLK",
         "interfaceRef" : "M26_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M27_ACLK",
         "interfaceRef" : "M27_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M28_ACLK",
         "interfaceRef" : "M28_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M29_ACLK",
         "interfaceRef" : "M29_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M30_ACLK",
         "interfaceRef" : "M30_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M31_ACLK",
         "interfaceRef" : "M31_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M32_ACLK",
         "interfaceRef" : "M32_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M33_ACLK",
         "interfaceRef" : "M33_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M34_ACLK",
         "interfaceRef" : "M34_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M35_ACLK",
         "interfaceRef" : "M35_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M36_ACLK",
         "interfaceRef" : "M36_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M37_ACLK",
         "interfaceRef" : "M37_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M38_ACLK",
         "interfaceRef" : "M38_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M39_ACLK",
         "interfaceRef" : "M39_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M40_ACLK",
         "interfaceRef" : "M40_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M41_ACLK",
         "interfaceRef" : "M41_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M42_ACLK",
         "interfaceRef" : "M42_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M43_ACLK",
         "interfaceRef" : "M43_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M44_ACLK",
         "interfaceRef" : "M44_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M45_ACLK",
         "interfaceRef" : "M45_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M46_ACLK",
         "interfaceRef" : "M46_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M47_ACLK",
         "interfaceRef" : "M47_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M48_ACLK",
         "interfaceRef" : "M48_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M49_ACLK",
         "interfaceRef" : "M49_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M50_ACLK",
         "interfaceRef" : "M50_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M51_ACLK",
         "interfaceRef" : "M51_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M52_ACLK",
         "interfaceRef" : "M52_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M53_ACLK",
         "interfaceRef" : "M53_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M54_ACLK",
         "interfaceRef" : "M54_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M55_ACLK",
         "interfaceRef" : "M55_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M56_ACLK",
         "interfaceRef" : "M56_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M57_ACLK",
         "interfaceRef" : "M57_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M58_ACLK",
         "interfaceRef" : "M58_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M59_ACLK",
         "interfaceRef" : "M59_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M60_ACLK",
         "interfaceRef" : "M60_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M61_ACLK",
         "interfaceRef" : "M61_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M62_ACLK",
         "interfaceRef" : "M62_ACLK"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "dataWidth" : "0",
         "numIdBits" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "clock",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M63_ACLK",
         "interfaceRef" : "M63_ACLK"
      },
      {
         "instRef" : "reset_controllers/clk_extra_a1_125Mhz_reset",
         "clockRef" : "_bd_top_clk_extra_a1",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "reset_controllers/clk_extra_a1_125Mhz_reset_peripheral_reset",
         "interfaceRef" : "peripheral_reset",
         "dataWidth" : "0",
         "compRef" : "proc_sys_reset",
         "typeRef" : "reset"
      },
      {
         "instRef" : "reset_controllers/clk_extra_a1_125Mhz_reset",
         "clockRef" : "_bd_top_clk_extra_a1",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "reset_controllers/clk_extra_a1_125Mhz_reset_interconnect_aresetn",
         "interfaceRef" : "interconnect_aresetn",
         "dataWidth" : "0",
         "compRef" : "proc_sys_reset",
         "typeRef" : "reset"
      },
      {
         "instRef" : "reset_controllers/clk_extra_a1_125Mhz_reset",
         "clockRef" : "_bd_top_clk_extra_a1",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "reset_controllers/clk_extra_a1_125Mhz_reset_peripheral_aresetn",
         "interfaceRef" : "peripheral_aresetn",
         "dataWidth" : "0",
         "compRef" : "proc_sys_reset",
         "typeRef" : "reset"
      },
      {
         "instRef" : "reset_controllers/clk_extra_b0_250Mhz_reset",
         "clockRef" : "_bd_top_clk_extra_b0",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "reset_controllers/clk_extra_b0_250Mhz_reset_peripheral_reset",
         "interfaceRef" : "peripheral_reset",
         "dataWidth" : "0",
         "compRef" : "proc_sys_reset",
         "typeRef" : "reset"
      },
      {
         "instRef" : "reset_controllers/clk_extra_b0_250Mhz_reset",
         "clockRef" : "_bd_top_clk_extra_b0",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "reset_controllers/clk_extra_b0_250Mhz_reset_interconnect_aresetn",
         "interfaceRef" : "interconnect_aresetn",
         "dataWidth" : "0",
         "compRef" : "proc_sys_reset",
         "typeRef" : "reset"
      },
      {
         "instRef" : "reset_controllers/clk_extra_b0_250Mhz_reset",
         "clockRef" : "_bd_top_clk_extra_b0",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "reset_controllers/clk_extra_b0_250Mhz_reset_peripheral_aresetn",
         "interfaceRef" : "peripheral_aresetn",
         "dataWidth" : "0",
         "compRef" : "proc_sys_reset",
         "typeRef" : "reset"
      },
      {
         "instRef" : "reset_controllers/clk_extra_c0_500Mhz_reset",
         "clockRef" : "_bd_top_clk_extra_c0",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "reset_controllers/clk_extra_c0_500Mhz_reset_peripheral_reset",
         "interfaceRef" : "peripheral_reset",
         "dataWidth" : "0",
         "compRef" : "proc_sys_reset",
         "typeRef" : "reset"
      },
      {
         "instRef" : "reset_controllers/clk_extra_c0_500Mhz_reset",
         "clockRef" : "_bd_top_clk_extra_c0",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "reset_controllers/clk_extra_c0_500Mhz_reset_interconnect_aresetn",
         "interfaceRef" : "interconnect_aresetn",
         "dataWidth" : "0",
         "compRef" : "proc_sys_reset",
         "typeRef" : "reset"
      },
      {
         "instRef" : "reset_controllers/clk_extra_c0_500Mhz_reset",
         "clockRef" : "_bd_top_clk_extra_c0",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "reset_controllers/clk_extra_c0_500Mhz_reset_peripheral_aresetn",
         "interfaceRef" : "peripheral_aresetn",
         "dataWidth" : "0",
         "compRef" : "proc_sys_reset",
         "typeRef" : "reset"
      },
      {
         "instRef" : "reset_controllers/clk_main_a0_250Mhz_reset",
         "clockRef" : "_bd_top_clk_main_a0",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "reset_controllers/clk_main_a0_250Mhz_reset_peripheral_reset",
         "interfaceRef" : "peripheral_reset",
         "dataWidth" : "0",
         "compRef" : "proc_sys_reset",
         "typeRef" : "reset"
      },
      {
         "instRef" : "reset_controllers/clk_main_a0_250Mhz_reset",
         "clockRef" : "_bd_top_clk_main_a0",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "reset_controllers/clk_main_a0_250Mhz_reset_interconnect_aresetn",
         "interfaceRef" : "interconnect_aresetn",
         "dataWidth" : "0",
         "compRef" : "proc_sys_reset",
         "typeRef" : "reset"
      },
      {
         "instRef" : "reset_controllers/clk_main_a0_250Mhz_reset",
         "clockRef" : "_bd_top_clk_main_a0",
         "numIdBits" : "0",
         "mode" : "master",
         "name" : "reset_controllers/clk_main_a0_250Mhz_reset_peripheral_aresetn",
         "interfaceRef" : "peripheral_aresetn",
         "dataWidth" : "0",
         "compRef" : "proc_sys_reset",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M02_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M02_ARESETN",
         "interfaceRef" : "M02_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M03_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M03_ARESETN",
         "interfaceRef" : "M03_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M04_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M04_ARESETN",
         "interfaceRef" : "M04_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M05_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M05_ARESETN",
         "interfaceRef" : "M05_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M06_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M06_ARESETN",
         "interfaceRef" : "M06_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M07_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M07_ARESETN",
         "interfaceRef" : "M07_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M08_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M08_ARESETN",
         "interfaceRef" : "M08_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M09_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M09_ARESETN",
         "interfaceRef" : "M09_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M10_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M10_ARESETN",
         "interfaceRef" : "M10_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M11_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M11_ARESETN",
         "interfaceRef" : "M11_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M12_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M12_ARESETN",
         "interfaceRef" : "M12_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M13_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M13_ARESETN",
         "interfaceRef" : "M13_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M14_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M14_ARESETN",
         "interfaceRef" : "M14_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M15_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M15_ARESETN",
         "interfaceRef" : "M15_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M16_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M16_ARESETN",
         "interfaceRef" : "M16_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M17_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M17_ARESETN",
         "interfaceRef" : "M17_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M18_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M18_ARESETN",
         "interfaceRef" : "M18_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M19_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M19_ARESETN",
         "interfaceRef" : "M19_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M20_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M20_ARESETN",
         "interfaceRef" : "M20_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M21_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M21_ARESETN",
         "interfaceRef" : "M21_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M22_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M22_ARESETN",
         "interfaceRef" : "M22_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M23_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M23_ARESETN",
         "interfaceRef" : "M23_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M24_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M24_ARESETN",
         "interfaceRef" : "M24_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M25_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M25_ARESETN",
         "interfaceRef" : "M25_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M26_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M26_ARESETN",
         "interfaceRef" : "M26_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M27_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M27_ARESETN",
         "interfaceRef" : "M27_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M28_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M28_ARESETN",
         "interfaceRef" : "M28_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M29_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M29_ARESETN",
         "interfaceRef" : "M29_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M30_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M30_ARESETN",
         "interfaceRef" : "M30_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M31_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M31_ARESETN",
         "interfaceRef" : "M31_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M32_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M32_ARESETN",
         "interfaceRef" : "M32_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M33_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M33_ARESETN",
         "interfaceRef" : "M33_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M34_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M34_ARESETN",
         "interfaceRef" : "M34_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M35_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M35_ARESETN",
         "interfaceRef" : "M35_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M36_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M36_ARESETN",
         "interfaceRef" : "M36_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M37_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M37_ARESETN",
         "interfaceRef" : "M37_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M38_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M38_ARESETN",
         "interfaceRef" : "M38_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M39_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M39_ARESETN",
         "interfaceRef" : "M39_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M40_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M40_ARESETN",
         "interfaceRef" : "M40_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M41_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M41_ARESETN",
         "interfaceRef" : "M41_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M42_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M42_ARESETN",
         "interfaceRef" : "M42_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M43_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M43_ARESETN",
         "interfaceRef" : "M43_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M44_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M44_ARESETN",
         "interfaceRef" : "M44_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M45_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M45_ARESETN",
         "interfaceRef" : "M45_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M46_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M46_ARESETN",
         "interfaceRef" : "M46_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M47_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M47_ARESETN",
         "interfaceRef" : "M47_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M48_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M48_ARESETN",
         "interfaceRef" : "M48_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M49_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M49_ARESETN",
         "interfaceRef" : "M49_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M50_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M50_ARESETN",
         "interfaceRef" : "M50_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M51_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M51_ARESETN",
         "interfaceRef" : "M51_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M52_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M52_ARESETN",
         "interfaceRef" : "M52_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M53_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M53_ARESETN",
         "interfaceRef" : "M53_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M54_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M54_ARESETN",
         "interfaceRef" : "M54_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M55_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M55_ARESETN",
         "interfaceRef" : "M55_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M56_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M56_ARESETN",
         "interfaceRef" : "M56_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M57_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M57_ARESETN",
         "interfaceRef" : "M57_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M58_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M58_ARESETN",
         "interfaceRef" : "M58_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M59_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M59_ARESETN",
         "interfaceRef" : "M59_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M60_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M60_ARESETN",
         "interfaceRef" : "M60_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M61_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M61_ARESETN",
         "interfaceRef" : "M61_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M62_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M62_ARESETN",
         "interfaceRef" : "M62_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      },
      {
         "instRef" : "interconnect_axilite_user",
         "clockRef" : "interconnect_axilite_user_M63_ACLK",
         "numIdBits" : "0",
         "mode" : "slave",
         "name" : "interconnect_axilite_user_M63_ARESETN",
         "interfaceRef" : "M63_ARESETN",
         "dataWidth" : "0",
         "compRef" : "axi_interconnect",
         "typeRef" : "reset"
      }
   ],
   "dcpEncrypted" : "false",
   "board" : {
      "vendor" : "amazon"
   },
   "busInterfaceMaxDataWidth" : "512",
   "topModuleName" : "cl_wrapper",
   "systemClocks" : [
      {
         "instRef" : "/",
         "origName" : "CPU",
         "period" : "1000.000000",
         "status" : "reserved",
         "name" : "CPU",
         "default" : "false",
         "frequency" : "1",
         "id" : "-1"
      },
      {
         "instRef" : "_bd_top",
         "origName" : "_bd_top_clk_extra_a1",
         "period" : "8.000000",
         "status" : "changeable",
         "name" : "PL 3",
         "default" : "false",
         "frequency" : "125.000000",
         "compRef" : "_bd_top",
         "id" : "3",
         "normalizedPeriod" : ".008000"
      },
      {
         "instRef" : "_bd_top",
         "origName" : "_bd_top_clk_extra_b0",
         "period" : "4.000000",
         "status" : "changeable",
         "name" : "PL 0",
         "default" : "true",
         "frequency" : "250.000000",
         "compRef" : "_bd_top",
         "id" : "0",
         "normalizedPeriod" : ".004000"
      },
      {
         "instRef" : "_bd_top",
         "origName" : "_bd_top_clk_extra_c0",
         "period" : "2.000000",
         "status" : "changeable",
         "name" : "PL 1",
         "default" : "false",
         "frequency" : "500.000000",
         "compRef" : "_bd_top",
         "id" : "1",
         "normalizedPeriod" : ".002000"
      },
      {
         "instRef" : "_bd_top",
         "origName" : "_bd_top_clk_main_a0",
         "period" : "4.000000",
         "status" : "changeable",
         "name" : "PL 2",
         "default" : "false",
         "frequency" : "250.000000",
         "compRef" : "_bd_top",
         "id" : "2",
         "normalizedPeriod" : ".004000"
      }
   ],
   "generatedChangeList" : "2708876",
   "vendor" : "xilinx",
   "prettyName" : "AWS-VU9P-F1 (shell-v04261818)"
}
