
---------- Begin Simulation Statistics ----------
host_inst_rate                                 193422                       # Simulator instruction rate (inst/s)
host_mem_usage                                 398388                       # Number of bytes of host memory used
host_seconds                                   103.40                       # Real time elapsed on the host
host_tick_rate                              522044675                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.053980                       # Number of seconds simulated
sim_ticks                                 53980440500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7238102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 51769.021082                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 51336.500717                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6183049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    54619061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.145764                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1055053                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            461239                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  30484281500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593813                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 70633.832137                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65545.067575                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                835371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   28923706654                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.328943                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              409488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           161084                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16281656966                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 50890.375540                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.641679                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           84790                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4314994942                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8482961                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 57043.652348                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 55527.184165                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7018420                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     83542767654                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.172645                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1464541                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             622323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  46765938466                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099283                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997425                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.363049                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8482961                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 57043.652348                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 55527.184165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7018420                       # number of overall hits
system.cpu.dcache.overall_miss_latency    83542767654                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.172645                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1464541                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            622323                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  46765938466                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099283                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842217                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592801                       # number of replacements
system.cpu.dcache.sampled_refs                 593825                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.363049                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7506945                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501354363000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13022737                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 65223.703704                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 63594.745223                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13022062                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       44026000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  675                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     39937500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 37833.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20669.939683                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       227000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13022737                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 65223.703704                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 63594.745223                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13022062                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        44026000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   675                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     39937500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.705585                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            361.259346                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13022737                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 65223.703704                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 63594.745223                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13022062                       # number of overall hits
system.cpu.icache.overall_miss_latency       44026000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  675                       # number of overall misses
system.cpu.icache.overall_mshr_hits                45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     39937500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                361.259346                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13022062                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           551987340000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 43100.170832                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      9509794093                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                220644                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69863.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        54500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       72534.456758                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  57389.812370                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         212487                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            27705043500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.642545                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       381957                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3976                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       21692086500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.635851                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  377978                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64506.451402                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 48863.174417                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16022950983                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12137270483                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.769916                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594455                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        72534.379843                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   57389.728273                       # average overall mshr miss latency
system.l2.demand_hits                          212487                       # number of demand (read+write) hits
system.l2.demand_miss_latency             27705812000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.642552                       # miss rate for demand accesses
system.l2.demand_misses                        381968                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       3976                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        21692686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.635858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   377989                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.359865                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.315162                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5896.030324                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5163.608121                       # Average occupied blocks per context
system.l2.overall_accesses                     594455                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       72534.379843                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  52122.886799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         212487                       # number of overall hits
system.l2.overall_miss_latency            27705812000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.642552                       # miss rate for overall accesses
system.l2.overall_misses                       381968                       # number of overall misses
system.l2.overall_mshr_hits                      3976                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       31202480093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.007028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  598633                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.961989                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        212257                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        37574                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       274228                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           235387                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1267                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         582240                       # number of replacements
system.l2.sampled_refs                         598624                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11059.638445                       # Cycle average of tags in use
system.l2.total_refs                           460890                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   553126482500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 86890239                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         109825                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       153299                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14387                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       197368                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         210053                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              6                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       696810                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17408187                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.576728                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.812562                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15298316     87.88%     87.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       298254      1.71%     89.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       282119      1.62%     91.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       289924      1.67%     92.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       221867      1.27%     94.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       143036      0.82%     94.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       114623      0.66%     95.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        63238      0.36%     96.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       696810      4.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17408187                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14384                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8656205                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.107063                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.107063                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      7348014                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12669                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30271315                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5953292                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4045011                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1391708                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        61869                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6881988                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6850693                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31295                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6236395                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6205123                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31272                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        645593                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            645570                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            210053                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3002606                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7143716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       309806                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30530818                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        795948                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009969                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3002606                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       109831                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.448974                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18799895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.623989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.140799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14658795     77.97%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          47802      0.25%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         102553      0.55%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          67174      0.36%     79.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         152911      0.81%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          60182      0.32%     80.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         175540      0.93%     81.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         168910      0.90%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3366028     17.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18799895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2270746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158583                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               42253                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.674945                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6993886                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           645593                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6625948                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11576041                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.848608                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5622830                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.549392                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11610350                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18673                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4313403                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7474769                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2743120                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       797398                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18779280                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6348293                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1954141                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14221531                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        45082                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         3224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1391708                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       105171                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2602999                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         2002                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2727                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3876797                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       242394                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2727                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         9882                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.474594                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.474594                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       917364      5.67%      5.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8181      0.05%      5.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4573945     28.28%     34.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     34.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     34.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3303778     20.42%     54.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6705574     41.45%     95.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       666832      4.12%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16175674                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       175007                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.010819                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           18      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1086      0.62%      0.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        92580     52.90%     53.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     53.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     53.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        80598     46.05%     99.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          725      0.41%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18799895                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.860413                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.533563                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12324386     65.56%     65.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2237837     11.90%     77.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1733106      9.22%     86.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1123467      5.98%     92.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       641510      3.41%     96.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       246585      1.31%     97.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       247877      1.32%     98.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       146019      0.78%     99.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        99108      0.53%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18799895                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.767688                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18737027                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16175674                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8736583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1226957                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7346396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3002618                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3002606                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       334707                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        81577                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7474769                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       797398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               21070641                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      6255963                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       127427                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6488614                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       993009                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        18021                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42316556                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27136981                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25676067                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3548701                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1391708                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1114908                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16482593                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2859342                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 42988                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
