// Seed: 1932842949
module module_0 ();
  logic [7:0] id_1;
  ;
  assign module_1.id_4 = 0;
  assign id_1[-1'b0]   = id_1;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1
    , id_9,
    input  wand  id_2,
    output uwire id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  tri1  id_6,
    output tri   id_7
);
  wire id_10;
  assign id_9 = id_10;
  genvar id_11;
  assign id_11 = id_2;
  module_0 modCall_1 ();
  logic ["" !==  -1 : -1] id_12, id_13, id_14, id_15;
endmodule
