<stg><name>HEAT3D_stencil_kernel</name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %in_0_1_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_0_1_0

]]></Node>
<StgValue><ssdm name="in_0_1_0_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %in_m1_0_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_m1_0_0

]]></Node>
<StgValue><ssdm name="in_m1_0_0_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %in_0_m1_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_0_m1_0

]]></Node>
<StgValue><ssdm name="in_0_m1_0_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %in_0_0_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_0_0_0

]]></Node>
<StgValue><ssdm name="in_0_0_0_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %in_0_0_m1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_0_0_m1

]]></Node>
<StgValue><ssdm name="in_0_0_m1_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %in_0_0_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_0_0_1

]]></Node>
<StgValue><ssdm name="in_0_0_1_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %in_1_0_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_1_0_0

]]></Node>
<StgValue><ssdm name="in_1_0_0_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %mul = fmul i32 %in_0_0_0_read, i32 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %mul = fmul i32 %in_0_0_0_read, i32 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %mul = fmul i32 %in_0_0_0_read, i32 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %mul = fmul i32 %in_0_0_0_read, i32 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %sub = fsub i32 %in_1_0_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %sub2 = fsub i32 %in_0_1_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %sub6 = fsub i32 %in_0_0_1_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %sub = fsub i32 %in_1_0_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %sub2 = fsub i32 %in_0_1_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %sub6 = fsub i32 %in_0_0_1_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %sub = fsub i32 %in_1_0_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %sub2 = fsub i32 %in_0_1_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %sub6 = fsub i32 %in_0_0_1_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="64" st_id="8" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %sub = fsub i32 %in_1_0_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %sub2 = fsub i32 %in_0_1_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %sub6 = fsub i32 %in_0_0_1_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %sub = fsub i32 %in_1_0_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %sub2 = fsub i32 %in_0_1_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %sub6 = fsub i32 %in_0_0_1_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %sub = fsub i32 %in_1_0_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %sub2 = fsub i32 %in_0_1_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %sub6 = fsub i32 %in_0_0_1_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="73" st_id="11" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %sub = fsub i32 %in_1_0_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %sub2 = fsub i32 %in_0_1_0_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %sub6 = fsub i32 %in_0_0_1_read, i32 %mul

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="76" st_id="12" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %add = fadd i32 %sub, i32 %in_m1_0_0_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %add3 = fadd i32 %sub2, i32 %in_0_m1_0_read

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %add7 = fadd i32 %sub6, i32 %in_0_0_m1_read

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="79" st_id="13" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %add = fadd i32 %sub, i32 %in_m1_0_0_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %add3 = fadd i32 %sub2, i32 %in_0_m1_0_read

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %add7 = fadd i32 %sub6, i32 %in_0_0_m1_read

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="82" st_id="14" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %add = fadd i32 %sub, i32 %in_m1_0_0_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %add3 = fadd i32 %sub2, i32 %in_0_m1_0_read

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %add7 = fadd i32 %sub6, i32 %in_0_0_m1_read

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="85" st_id="15" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %add = fadd i32 %sub, i32 %in_m1_0_0_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %add3 = fadd i32 %sub2, i32 %in_0_m1_0_read

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %add7 = fadd i32 %sub6, i32 %in_0_0_m1_read

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="88" st_id="16" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %add = fadd i32 %sub, i32 %in_m1_0_0_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %add3 = fadd i32 %sub2, i32 %in_0_m1_0_read

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %add7 = fadd i32 %sub6, i32 %in_0_0_m1_read

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="91" st_id="17" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %add = fadd i32 %sub, i32 %in_m1_0_0_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %add3 = fadd i32 %sub2, i32 %in_0_m1_0_read

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %add7 = fadd i32 %sub6, i32 %in_0_0_m1_read

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="94" st_id="18" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %add = fadd i32 %sub, i32 %in_m1_0_0_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="95" st_id="18" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %add3 = fadd i32 %sub2, i32 %in_0_m1_0_read

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %add7 = fadd i32 %sub6, i32 %in_0_0_m1_read

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="97" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %cal1 = fmul i32 %add, i32 0.125

]]></Node>
<StgValue><ssdm name="cal1"/></StgValue>
</operation>

<operation id="98" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %cal2 = fmul i32 %add3, i32 0.125

]]></Node>
<StgValue><ssdm name="cal2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="99" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %cal1 = fmul i32 %add, i32 0.125

]]></Node>
<StgValue><ssdm name="cal1"/></StgValue>
</operation>

<operation id="100" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %cal2 = fmul i32 %add3, i32 0.125

]]></Node>
<StgValue><ssdm name="cal2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="101" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %cal1 = fmul i32 %add, i32 0.125

]]></Node>
<StgValue><ssdm name="cal1"/></StgValue>
</operation>

<operation id="102" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %cal2 = fmul i32 %add3, i32 0.125

]]></Node>
<StgValue><ssdm name="cal2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="103" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %cal1 = fmul i32 %add, i32 0.125

]]></Node>
<StgValue><ssdm name="cal1"/></StgValue>
</operation>

<operation id="104" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %cal2 = fmul i32 %add3, i32 0.125

]]></Node>
<StgValue><ssdm name="cal2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="105" st_id="23" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %add9 = fadd i32 %cal1, i32 %cal2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="106" st_id="24" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %add9 = fadd i32 %cal1, i32 %cal2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="107" st_id="25" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %add9 = fadd i32 %cal1, i32 %cal2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="108" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %cal3 = fmul i32 %add7, i32 0.125

]]></Node>
<StgValue><ssdm name="cal3"/></StgValue>
</operation>

<operation id="109" st_id="26" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %add9 = fadd i32 %cal1, i32 %cal2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="110" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %cal3 = fmul i32 %add7, i32 0.125

]]></Node>
<StgValue><ssdm name="cal3"/></StgValue>
</operation>

<operation id="111" st_id="27" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %add9 = fadd i32 %cal1, i32 %cal2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="112" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %cal3 = fmul i32 %add7, i32 0.125

]]></Node>
<StgValue><ssdm name="cal3"/></StgValue>
</operation>

<operation id="113" st_id="28" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %add9 = fadd i32 %cal1, i32 %cal2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="114" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %cal3 = fmul i32 %add7, i32 0.125

]]></Node>
<StgValue><ssdm name="cal3"/></StgValue>
</operation>

<operation id="115" st_id="29" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %add9 = fadd i32 %cal1, i32 %cal2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="116" st_id="30" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %add1 = fadd i32 %add9, i32 %cal3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="117" st_id="31" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %add1 = fadd i32 %add9, i32 %cal3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="118" st_id="32" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %add1 = fadd i32 %add9, i32 %cal3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="119" st_id="33" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %add1 = fadd i32 %add9, i32 %cal3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="120" st_id="34" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %add1 = fadd i32 %add9, i32 %cal3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="121" st_id="35" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %add1 = fadd i32 %add9, i32 %cal3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="122" st_id="36" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %add1 = fadd i32 %add9, i32 %cal3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="123" st_id="37" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %add2 = fadd i32 %add1, i32 %in_0_0_0_read

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="124" st_id="38" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %add2 = fadd i32 %add1, i32 %in_0_0_0_read

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="125" st_id="39" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %add2 = fadd i32 %add1, i32 %in_0_0_0_read

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="126" st_id="40" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %add2 = fadd i32 %add1, i32 %in_0_0_0_read

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="127" st_id="41" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %add2 = fadd i32 %add1, i32 %in_0_0_0_read

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="128" st_id="42" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %add2 = fadd i32 %add1, i32 %in_0_0_0_read

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="129" st_id="43" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %add2 = fadd i32 %add1, i32 %in_0_0_0_read

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="130" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32">
<![CDATA[
entry:20 %ret_ln35 = ret i32 %add2

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
