[submodule "rtl/common/verilog-axis"]
	path = rtl/common/verilog-axis
	url = https://github.com/alexforencich/verilog-axis.git
