/* Generated by Yosys 0.18+10 (git sha1 64fabce10, gcc 11.2.1 -fPIC -Os) */

module rams_sp_re_we_asynch_rst_1024x32_neg(clk, rst, we, re, addr, di, dout);
  output [31:0] dout;
  input re;
  input [9:0] addr;
  input rst;
  input clk;
  input [31:0] di;
  input we;
  wire \$flatten$auto$rs_design_edit.cc:654:execute$3212.$abc$2100$abc$389$auto$rtlil.cc:2384:Not$73 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:4.7-4.9" *)
  wire \$auto$rs_design_edit.cc:654:execute$3212.we ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:3.12-3.15" *)
  wire \$auto$rs_design_edit.cc:654:execute$3212.rst ;
  wire \$flatten$auto$rs_design_edit.cc:654:execute$3212.$auto$clkbufmap.cc:262:execute$3092 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:4.11-4.13" *)
  wire \$auto$rs_design_edit.cc:654:execute$3212.re ;
  wire \$flatten$auto$rs_design_edit.cc:654:execute$3212.$auto$clkbufmap.cc:294:execute$3095 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:5.13-5.17" *)
  wire [9:0] \$auto$rs_design_edit.cc:654:execute$3212.addr ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:3.7-3.10" *)
  wire \$auto$rs_design_edit.cc:654:execute$3212.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:6.14-6.16" *)
  wire [31:0] \$auto$rs_design_edit.cc:654:execute$3212.di ;
  wire [9:0] \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$addr ;
  wire \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$clk ;
  wire [31:0] \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di ;
  wire [31:0] \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout ;
  wire \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$re ;
  wire \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rst ;
  wire \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$we ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:7.19-7.23" *)
  wire [31:0] \$auto$rs_design_edit.cc:654:execute$3212.dout ;
  wire \$iopadmap$we ;
  wire \$iopadmap$rst ;
  wire \$iopadmap$re ;
  wire [31:0] \$iopadmap$dout ;
  wire [31:0] \$iopadmap$di ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:7.19-7.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:7.19-7.23" *)
  wire [31:0] dout;
  wire [9:0] \$iopadmap$addr ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:4.11-4.13" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:4.11-4.13" *)
  wire re;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:5.13-5.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:5.13-5.17" *)
  wire [9:0] addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:3.12-3.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:3.12-3.15" *)
  wire rst;
  wire \$auto$clkbufmap.cc:294:execute$3095 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:3.7-3.10" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:3.7-3.10" *)
  wire clk;
  wire \$auto$clkbufmap.cc:262:execute$3092 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:6.14-6.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:6.14-6.16" *)
  wire [31:0] di;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:4.7-4.9" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28march/Validation/RTL_testcases/Memory_neg_clock_trigger_designs/rams_sp_re_we_asynch_rst_1024x32_neg/EDA-2654/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32_neg.v:4.7-4.9" *)
  wire we;
  wire \$abc$2100$abc$389$auto$rtlil.cc:2384:Not$73 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.clk  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [0]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_1  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [1]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_10  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [10]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_11  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [11]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_12  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [12]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_13  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [13]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_14  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [14]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_15  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [15]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_16  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [16]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_17  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [17]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_18  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [18]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_19  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [19]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_2  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [2]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_20  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [20]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_21  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [21]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_22  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [22]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_23  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [23]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_24  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [24]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_25  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [25]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_26  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [26]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_27  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [27]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_28  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [28]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_29  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [29]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_3  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [3]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_30  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [30]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_31  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [31]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_4  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [4]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_5  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [5]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_6  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [6]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_7  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [7]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_8  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [8]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.di_9  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.di [9]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [0]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [1]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [10]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [11]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [12]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [13]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [14]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [15]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [16]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [17]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_18  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [18]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_19  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [19]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [2]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_20  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [20]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_21  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [21]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_22  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [22]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_23  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [23]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_24  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [24]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_25  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [25]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_26  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [26]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_27  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [27]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_28  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [28]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_29  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [29]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [3]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_30  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [30]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_31  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [31]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [4]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [5]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [6]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [7]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [8]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.dout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout [9]),
    .O(\$auto$rs_design_edit.cc:654:execute$3212.dout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.re  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.re ),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$re )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.rst  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.rst ),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rst )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.we  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.we ),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$we )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$auto$clkbufmap.cc:261:execute$3091  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$auto$clkbufmap.cc:262:execute$3092 ),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$abc$2100$abc$389$auto$rtlil.cc:2384:Not$73 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:654:execute$3212.$auto$clkbufmap.cc:261:execute$3093  (
    .I(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$auto$clkbufmap.cc:294:execute$3095 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.addr  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.addr [0]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$addr [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.addr_1  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.addr [1]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$addr [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.addr_2  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.addr [2]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$addr [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.addr_3  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.addr [3]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$addr [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.addr_4  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.addr [4]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$addr [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.addr_5  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.addr [5]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$addr [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.addr_6  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.addr [6]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$addr [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.addr_7  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.addr [7]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$addr [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.addr_8  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.addr [8]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$addr [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_28_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rams_sp_re_we_asynch_rst_1024x32_neg.addr_9  (
    .EN(1'h1),
    .I(\$auto$rs_design_edit.cc:654:execute$3212.addr [9]),
    .O(\$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$addr [9])
  );
  fabric_rams_sp_re_we_asynch_rst_1024x32_neg \$auto$rs_design_edit.cc:652:execute$3211  (
    .\$abc$2100$abc$389$auto$rtlil.cc:2384:Not$73 (\$abc$2100$abc$389$auto$rtlil.cc:2384:Not$73 ),
    .\$auto$clkbufmap.cc:262:execute$3092 (\$auto$clkbufmap.cc:262:execute$3092 ),
    .\$auto$clkbufmap.cc:294:execute$3095 (\$auto$clkbufmap.cc:294:execute$3095 ),
    .\$iopadmap$addr (\$iopadmap$addr ),
    .\$iopadmap$di (\$iopadmap$di ),
    .\$iopadmap$dout (\$iopadmap$dout ),
    .\$iopadmap$re (\$iopadmap$re ),
    .\$iopadmap$rst (\$iopadmap$rst ),
    .\$iopadmap$we (\$iopadmap$we )
  );
  assign \$abc$2100$abc$389$auto$rtlil.cc:2384:Not$73  = \$flatten$auto$rs_design_edit.cc:654:execute$3212.$abc$2100$abc$389$auto$rtlil.cc:2384:Not$73 ;
  assign \$flatten$auto$rs_design_edit.cc:654:execute$3212.$auto$clkbufmap.cc:262:execute$3092  = \$auto$clkbufmap.cc:262:execute$3092 ;
  assign \$auto$clkbufmap.cc:294:execute$3095  = \$flatten$auto$rs_design_edit.cc:654:execute$3212.$auto$clkbufmap.cc:294:execute$3095 ;
  assign \$iopadmap$addr  = \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$addr ;
  assign \$iopadmap$di  = \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$di ;
  assign \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$dout  = \$iopadmap$dout ;
  assign \$iopadmap$re  = \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$re ;
  assign \$iopadmap$rst  = \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$rst ;
  assign \$iopadmap$we  = \$flatten$auto$rs_design_edit.cc:654:execute$3212.$iopadmap$we ;
  assign \$auto$rs_design_edit.cc:654:execute$3212.addr  = addr;
  assign \$auto$rs_design_edit.cc:654:execute$3212.clk  = clk;
  assign \$auto$rs_design_edit.cc:654:execute$3212.di  = di;
  assign dout = \$auto$rs_design_edit.cc:654:execute$3212.dout ;
  assign \$auto$rs_design_edit.cc:654:execute$3212.re  = re;
  assign \$auto$rs_design_edit.cc:654:execute$3212.rst  = rst;
  assign \$auto$rs_design_edit.cc:654:execute$3212.we  = we;
endmodule
