#include "dx12_command_queue.h"

#include <Display/DX12/dx12_render_device.h>
#include <Display/DX12/dx12_command_buffer.h>

namespace mir
{

	dx12_command_queue::dx12_command_queue( dx12_render_device& _device, command_buffer::type _type )
		: command_queue(_type)
	{
		ComPtr<ID3D12CommandQueue> d3d12_command_queue;
	 
		D3D12_COMMAND_QUEUE_DESC desc = {};
		desc.Type = dx12_command_buffer::s_to_dx12_type( _type );
		desc.Priority = D3D12_COMMAND_QUEUE_PRIORITY_NORMAL;
		desc.Flags = D3D12_COMMAND_QUEUE_FLAG_NONE;
		desc.NodeMask = 0;

		ID3D12Device2* dx12_device = _device.get_api_handle();
		HRESULT hr = dx12_device->CreateCommandQueue(&desc, IID_PPV_ARGS(&m_command_queue_api_handle));
		MIR_ASSERT(SUCCEEDED(hr), "Failed to create command queue (" << hr << ")");

		ComPtr<ID3D12Fence> fence;
		hr = dx12_device->CreateFence(0, D3D12_FENCE_FLAG_NONE, IID_PPV_ARGS(&m_fence));
		MIR_ASSERT(SUCCEEDED(hr), "Failed to create command queue fence (" << hr << ")");
	}

	void dx12_command_queue::execute_command_buffers(span<command_buffer*> _command_buffers)
	{
		std::vector<ID3D12CommandList*> dx12_command_lists;
		dx12_command_lists.reserve(_command_buffers.size());
		for (command_buffer* command_buffer : _command_buffers)
		{
			dx12_command_lists.push_back(static_cast<dx12_command_buffer*>(command_buffer)->get_api_handle().Get());
		}

		m_command_queue_api_handle->ExecuteCommandLists( (UINT)dx12_command_lists.size(), dx12_command_lists.data());
	}

	// TODO : . Ping pong between backbuffer index (given as a parameter) for m_fence_value
	void dx12_command_queue::signal(uint64_t _value)
	{
		HRESULT hr = m_command_queue_api_handle->Signal(m_fence.Get(), _value);
		MIR_ASSERT(SUCCEEDED(hr), "Failed to signal command queue fence (" << hr << ")");
	}

	void dx12_command_queue::wait_for_value(uint64_t _value)
	{
		// Wait until the GPU has completed commands up to this fence point.
		if(m_fence->GetCompletedValue() < _value)
		{
			HANDLE event = CreateEvent(nullptr, false, false, nullptr);

			// Fire event when GPU hits current fence.  
			HRESULT hr = m_fence->SetEventOnCompletion(_value, event);
			MIR_ASSERT(SUCCEEDED(hr), "Failed to set event on command queue fence (" << hr << ")");

			// Wait until the GPU hits current fence event is fired.
			WaitForSingleObject(event, INFINITE);
			CloseHandle(event);
		}
	}

	ComPtr<ID3D12CommandQueue>& dx12_command_queue::get_api_handle()
	{
		return m_command_queue_api_handle;
	}

}
