###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-01)
#  Generated on:      Fri Apr  2 20:39:31 2021
#  Design:            aes128key
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin w_reg[3][24]/CK 
Endpoint:   w_reg[3][24]/D (^) checked with  leading edge of 'CLK'
Beginpoint: w_reg[3][24]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.021
  Arrival Time                  0.428
  Slack Time                    0.407
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   |  Slew |   Net    |    Arc     |  Load   | Delay | Arrival | 
     |              |             |         |       |          | Annotation |         |       |  Time   | 
     |--------------+-------------+---------+-------+----------+------------+---------+-------+---------| 
     | w_reg[3][24] | CK ^        |         | 0.000 | clock    |            | 415.144 |       |   0.000 | 
     | w_reg[3][24] | CK ^ -> Q ^ | DFF_X1  | 0.046 | w[3][24] |            |   4.285 | 0.317 |   0.317 | 
     | U1849        |             | MUX2_X1 | 0.046 | w[3][24] |       SPEF |   4.285 | 0.000 |   0.317 | 
     | U1849        | A ^ -> Z ^  | MUX2_X1 | 0.026 | n1267    |            |   1.491 | 0.111 |   0.428 | 
     | w_reg[3][24] |             | DFF_X1  | 0.026 | n1267    |       SPEF |   1.491 | 0.000 |   0.428 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin w_reg[3][26]/CK 
Endpoint:   w_reg[3][26]/D (^) checked with  leading edge of 'CLK'
Beginpoint: w_reg[3][26]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.022
+ Phase Shift                   0.000
= Required Time                 0.022
  Arrival Time                  0.453
  Slack Time                    0.431
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   |  Slew |   Net    |    Arc     |  Load   | Delay | Arrival | 
     |              |             |         |       |          | Annotation |         |       |  Time   | 
     |--------------+-------------+---------+-------+----------+------------+---------+-------+---------| 
     | w_reg[3][26] | CK ^        |         | 0.000 | clock    |            | 415.144 |       |   0.000 | 
     | w_reg[3][26] | CK ^ -> Q ^ | DFF_X1  | 0.063 | w[3][26] |            |   6.556 | 0.333 |   0.333 | 
     | U1851        |             | MUX2_X1 | 0.063 | w[3][26] |       SPEF |   6.556 | 0.000 |   0.333 | 
     | U1851        | A ^ -> Z ^  | MUX2_X1 | 0.027 | n1265    |            |   1.547 | 0.119 |   0.453 | 
     | w_reg[3][26] |             | DFF_X1  | 0.027 | n1265    |       SPEF |   1.547 | 0.000 |   0.453 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin w_reg[2][30]/CK 
Endpoint:   w_reg[2][30]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: w_reg[3][30]/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.021
  Arrival Time                  0.458
  Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew |  Net   |    Arc     |  Load   | Delay | Arrival | 
     |              |              |          |       |        | Annotation |         |       |  Time   | 
     |--------------+--------------+----------+-------+--------+------------+---------+-------+---------| 
     | w_reg[3][30] | CK ^         |          | 0.000 | clock  |            | 415.144 |       |   0.000 | 
     | w_reg[3][30] | CK ^ -> QN v | DFF_X1   | 0.047 | n722   |            |   3.607 | 0.238 |   0.238 | 
     | U1561        |              | OAI21_X1 | 0.047 | n722   |       SPEF |   3.607 | 0.000 |   0.238 | 
     | U1561        | B2 v -> ZN ^ | OAI21_X1 | 0.033 | N10223 |            |   1.144 | 0.118 |   0.356 | 
     | U1887        |              | MUX2_X1  | 0.033 | N10223 |       SPEF |   1.144 | 0.000 |   0.356 | 
     | U1887        | B ^ -> Z ^   | MUX2_X1  | 0.026 | n1229  |            |   1.397 | 0.102 |   0.458 | 
     | w_reg[2][30] |              | DFF_X1   | 0.026 | n1229  |       SPEF |   1.397 | 0.000 |   0.458 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin w_reg[2][5]/CK 
Endpoint:   w_reg[2][5]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: w_reg[3][5]/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.021
  Arrival Time                  0.459
  Slack Time                    0.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |  Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |        | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+--------+------------+---------+-------+---------| 
     | w_reg[3][5] | CK ^         |          | 0.000 | clock  |            | 415.144 |       |   0.000 | 
     | w_reg[3][5] | CK ^ -> QN v | DFF_X1   | 0.046 | n714   |            |   3.438 | 0.237 |   0.237 | 
     | U1611       |              | OAI21_X1 | 0.046 | n714   |       SPEF |   3.438 | 0.000 |   0.237 | 
     | U1611       | B2 v -> ZN ^ | OAI21_X1 | 0.034 | N10198 |            |   1.273 | 0.120 |   0.357 | 
     | U1862       |              | MUX2_X1  | 0.034 | N10198 |       SPEF |   1.273 | 0.000 |   0.357 | 
     | U1862       | B ^ -> Z ^   | MUX2_X1  | 0.025 | n1254  |            |   1.371 | 0.102 |   0.459 | 
     | w_reg[2][5] |              | DFF_X1   | 0.025 | n1254  |       SPEF |   1.371 | 0.000 |   0.459 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin w_reg[2][3]/CK 
Endpoint:   w_reg[2][3]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: w_reg[3][3]/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.021
  Arrival Time                  0.460
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |  Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |        | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+--------+------------+---------+-------+---------| 
     | w_reg[3][3] | CK ^         |          | 0.000 | clock  |            | 415.144 |       |   0.000 | 
     | w_reg[3][3] | CK ^ -> QN v | DFF_X1   | 0.047 | n718   |            |   3.858 | 0.240 |   0.240 | 
     | U1615       |              | OAI21_X1 | 0.047 | n718   |       SPEF |   3.858 | 0.000 |   0.240 | 
     | U1615       | B2 v -> ZN ^ | OAI21_X1 | 0.032 | N10196 |            |   1.128 | 0.118 |   0.358 | 
     | U1860       |              | MUX2_X1  | 0.032 | N10196 |       SPEF |   1.128 | 0.000 |   0.358 | 
     | U1860       | B ^ -> Z ^   | MUX2_X1  | 0.025 | n1256  |            |   1.384 | 0.101 |   0.460 | 
     | w_reg[2][3] |              | DFF_X1   | 0.025 | n1256  |       SPEF |   1.384 | 0.000 |   0.460 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin w_reg[2][26]/CK 
Endpoint:   w_reg[2][26]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: w_reg[3][26]/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.022
+ Phase Shift                   0.000
= Required Time                 0.022
  Arrival Time                  0.461
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew |  Net   |    Arc     |  Load   | Delay | Arrival | 
     |              |              |          |       |        | Annotation |         |       |  Time   | 
     |--------------+--------------+----------+-------+--------+------------+---------+-------+---------| 
     | w_reg[3][26] | CK ^         |          | 0.000 | clock  |            | 415.144 |       |   0.000 | 
     | w_reg[3][26] | CK ^ -> QN v | DFF_X1   | 0.048 | n732   |            |   3.981 | 0.241 |   0.241 | 
     | U1569        |              | OAI21_X1 | 0.048 | n732   |       SPEF |   3.981 | 0.000 |   0.241 | 
     | U1569        | B2 v -> ZN ^ | OAI21_X1 | 0.032 | N10219 |            |   1.014 | 0.116 |   0.357 | 
     | U1883        |              | MUX2_X1  | 0.032 | N10219 |       SPEF |   1.014 | 0.000 |   0.357 | 
     | U1883        | B ^ -> Z ^   | MUX2_X1  | 0.027 | n1233  |            |   1.664 | 0.104 |   0.461 | 
     | w_reg[2][26] |              | DFF_X1   | 0.027 | n1233  |       SPEF |   1.664 | 0.000 |   0.461 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin w_reg[2][28]/CK 
Endpoint:   w_reg[2][28]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: w_reg[3][28]/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.021
  Arrival Time                  0.461
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew |  Net   |    Arc     |  Load   | Delay | Arrival | 
     |              |              |          |       |        | Annotation |         |       |  Time   | 
     |--------------+--------------+----------+-------+--------+------------+---------+-------+---------| 
     | w_reg[3][28] | CK ^         |          | 0.000 | clock  |            | 415.144 |       |   0.000 | 
     | w_reg[3][28] | CK ^ -> QN v | DFF_X1   | 0.048 | n728   |            |   3.982 | 0.241 |   0.241 | 
     | U1565        |              | OAI21_X1 | 0.048 | n728   |       SPEF |   3.982 | 0.000 |   0.241 | 
     | U1565        | B2 v -> ZN ^ | OAI21_X1 | 0.032 | N10221 |            |   1.070 | 0.117 |   0.358 | 
     | U1885        |              | MUX2_X1  | 0.032 | N10221 |       SPEF |   1.070 | 0.000 |   0.358 | 
     | U1885        | B ^ -> Z ^   | MUX2_X1  | 0.026 | n1231  |            |   1.498 | 0.102 |   0.461 | 
     | w_reg[2][28] |              | DFF_X1   | 0.026 | n1231  |       SPEF |   1.498 | 0.000 |   0.461 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin w_reg[2][4]/CK 
Endpoint:   w_reg[2][4]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: w_reg[3][4]/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.022
+ Phase Shift                   0.000
= Required Time                 0.022
  Arrival Time                  0.462
  Slack Time                    0.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |  Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |        | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+--------+------------+---------+-------+---------| 
     | w_reg[3][4] | CK ^         |          | 0.000 | clock  |            | 415.144 |       |   0.000 | 
     | w_reg[3][4] | CK ^ -> QN v | DFF_X1   | 0.048 | n716   |            |   3.995 | 0.241 |   0.241 | 
     | U1613       |              | OAI21_X1 | 0.048 | n716   |       SPEF |   3.995 | 0.000 |   0.241 | 
     | U1613       | B2 v -> ZN ^ | OAI21_X1 | 0.032 | N10197 |            |   1.095 | 0.118 |   0.359 | 
     | U1861       |              | MUX2_X1  | 0.032 | N10197 |       SPEF |   1.095 | 0.000 |   0.359 | 
     | U1861       | B ^ -> Z ^   | MUX2_X1  | 0.027 | n1255  |            |   1.577 | 0.103 |   0.462 | 
     | w_reg[2][4] |              | DFF_X1   | 0.027 | n1255  |       SPEF |   1.577 | 0.000 |   0.462 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin w_reg[2][2]/CK 
Endpoint:   w_reg[2][2]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: w_reg[3][2]/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.020
  Arrival Time                  0.462
  Slack Time                    0.441
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |  Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |        | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+--------+------------+---------+-------+---------| 
     | w_reg[3][2] | CK ^         |          | 0.000 | clock  |            | 415.144 |       |   0.000 | 
     | w_reg[3][2] | CK ^ -> QN v | DFF_X1   | 0.049 | n724   |            |   4.321 | 0.243 |   0.243 | 
     | U1617       |              | OAI21_X1 | 0.049 | n724   |       SPEF |   4.321 | 0.000 |   0.243 | 
     | U1617       | B2 v -> ZN ^ | OAI21_X1 | 0.032 | N10195 |            |   1.118 | 0.118 |   0.362 | 
     | U1859       |              | MUX2_X1  | 0.032 | N10195 |       SPEF |   1.118 | 0.000 |   0.362 | 
     | U1859       | B ^ -> Z ^   | MUX2_X1  | 0.024 | n1257  |            |   1.232 | 0.100 |   0.462 | 
     | w_reg[2][2] |              | DFF_X1   | 0.024 | n1257  |       SPEF |   1.232 | 0.000 |   0.462 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin w_reg[2][7]/CK 
Endpoint:   w_reg[2][7]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: w_reg[3][7]/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.021
  Arrival Time                  0.463
  Slack Time                    0.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |  Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |        | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+--------+------------+---------+-------+---------| 
     | w_reg[3][7] | CK ^         |          | 0.000 | clock  |            | 415.144 |       |   0.000 | 
     | w_reg[3][7] | CK ^ -> QN v | DFF_X1   | 0.047 | n710   |            |   3.946 | 0.241 |   0.241 | 
     | U1607       |              | OAI21_X1 | 0.047 | n710   |       SPEF |   3.946 | 0.000 |   0.241 | 
     | U1607       | B2 v -> ZN ^ | OAI21_X1 | 0.033 | N10200 |            |   1.196 | 0.120 |   0.360 | 
     | U1864       |              | MUX2_X1  | 0.033 | N10200 |       SPEF |   1.196 | 0.000 |   0.360 | 
     | U1864       | B ^ -> Z ^   | MUX2_X1  | 0.026 | n1252  |            |   1.493 | 0.103 |   0.463 | 
     | w_reg[2][7] |              | DFF_X1   | 0.026 | n1252  |       SPEF |   1.493 | 0.000 |   0.463 | 
     +-------------------------------------------------------------------------------------------------+ 

