                   SYNTHESIS REPORT
====================Information====================
commit date: Thu_Dec_30_04:17:12_2021_-0800
top_name: ysyx_210746
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
1. Warning:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210746.v:673: Statement unreachable (Branch condition impossible to meet).  (VER-61)
****** Message Summary: 0 Error(s), 1 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
355597.4  355597.4  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
33802  33802  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210746
Date   : Thu Dec 30 20:27:04 2021
****************************************
    
Number of ports:                        12117
Number of nets:                         45127
Number of cells:                        34048
Number of combinational cells:          28183
Number of sequential cells:              5619
Number of macros/black boxes:               0
Number of buf/inv:                       4078
Number of references:                      48
Combinational area:             211931.065712
Buf/Inv area:                    18824.510356
Noncombinational area:          143666.333607
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                355597.399319
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ---------------------------------
ysyx_210746                       355597.3993    100.0    1701.1720    1779.1704  0.0000  ysyx_210746
Id_stage                            1668.8968      0.5    1668.8968       0.0000  0.0000  ysyx_210746_id_stage_0
If_stage                            5457.1985      1.5    2186.6448    3270.5537  0.0000  ysyx_210746_if_stage_0
Regfile                            99028.3840     27.8   48334.8014   50693.5825  0.0000  ysyx_210746_reg_file_0
u_Csr_data_mux                     11819.4472      3.3   11819.4472       0.0000  0.0000  ysyx_210746_csr_data_mux_0
u_Pause_gen                          180.2032      0.1      77.9984     102.2048  0.0000  ysyx_210746_pause_gen_0
u_axi_ctrl                          7573.9137      2.1    3977.9184    3423.8609  0.0000  ysyx_210746_axi_ctrl_0
u_axi_ctrl/u_axi_size_ctrl           172.1344      0.0     172.1344       0.0000  0.0000  ysyx_210746_axi_size_ctrl_0
u_bubble_gen                         199.0304      0.1     199.0304       0.0000  0.0000  ysyx_210746_bubble_gen_0
u_clint                            13102.3865      3.7    8196.5560    4905.8306  0.0000  ysyx_210746_clint_0
u_continuous                          49.7576      0.0      24.2064      25.5512  0.0000  ysyx_210746_continuous_0
u_csr_exe_bypass                    1040.8752      0.3    1040.8752       0.0000  0.0000  ysyx_210746_csr_exe_bypass_0
u_csr_exe_data_mux                  3032.5240      0.9    3032.5240       0.0000  0.0000  ysyx_210746_csr_exe_data_mux_0
u_csr_exe_stage                     5034.9312      1.4    5034.9312       0.0000  0.0000  ysyx_210746_csr_exe_stage_0
u_csr_reg                          30947.8828      8.7   16179.2887   14768.5941  0.0000  ysyx_210746_csr_reg_0
u_dmem_ctrl                         3336.4489      0.9    1624.5184    1711.9305  0.0000  ysyx_210746_dmem_ctrl_0
u_dmem_rdata_mux                    1459.1080      0.4    1459.1080       0.0000  0.0000  ysyx_210746_dmem_rdata_mux_0
u_dmem_wdata_mux                    1441.6256      0.4    1441.6256       0.0000  0.0000  ysyx_210746_dmem_wdata_mux_0
u_exe_mem_reg                      20857.8485      5.9    6803.3432   14054.5053  0.0000  ysyx_210746_exe_mem_reg_0
u_exe_op2_mux                        907.7400      0.3     907.7400       0.0000  0.0000  ysyx_210746_exe_op2_mux_0
u_exe_stage                        30436.8583      8.6   30436.8583       0.0000  0.0000  ysyx_210746_exe_stage_0
u_id_exe_reg                       21140.2565      5.9    6882.6864   14257.5701  0.0000  ysyx_210746_id_exe_reg_0
u_if_addr_data_bypass                757.1224      0.2     757.1224       0.0000  0.0000  ysyx_210746_if_addr_data_bypass_0
u_if_addr_gen                      18413.0016      5.2   16777.7248    1635.2769  0.0000  ysyx_210746_if_addr_gen_0
u_if_addr_rdata_mux                 6612.3816      1.9    6612.3816       0.0000  0.0000  ysyx_210746_if_addr_rdata_mux_0
u_if_id_reg                         3899.9201      1.1    1395.9024    2504.0177  0.0000  ysyx_210746_if_id_reg_0
u_intr_excp_hold                      40.3440      0.0      14.7928      25.5512  0.0000  ysyx_210746_intr_excp_hold_0
u_ld_data_mux                        891.6024      0.3     891.6024       0.0000  0.0000  ysyx_210746_ld_data_mux_0
u_mem_wb_reg                       20786.5741      5.8    6784.5160   14002.0581  0.0000  ysyx_210746_mem_wb_reg_0
u_record_commit_pc                 40731.3029     11.5   24225.2271   16506.0758  0.0000  ysyx_210746_record_commit_pc_0
u_reg_wdata_mux                     1269.4912      0.4    1269.4912       0.0000  0.0000  ysyx_210746_reg_wdata_mux_0
--------------------------------  -----------  -------  -----------  -----------  ------  ---------------------------------
Total                                                   211931.0657  143666.3336  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210746
Date   : Thu Dec 30 20:27:01 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: u_id_exe_reg/exe_inst_type_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_if_addr_gen/if_addr_reg_22_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_id_exe_reg/exe_inst_type_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  u_id_exe_reg/exe_inst_type_reg_1_/Q (LVT_DQHDV2)      0.1125    0.2625     0.2625 f
  u_id_exe_reg/exe_inst_type[1] (net)           4                 0.0000     0.2625 f
  u_id_exe_reg/exe_inst_type[1] (ysyx_210746_id_exe_reg_0)        0.0000     0.2625 f
  exe_inst_type[1] (net)                                          0.0000     0.2625 f
  u_exe_op2_mux/inst_type[1] (ysyx_210746_exe_op2_mux_0)          0.0000     0.2625 f
  u_exe_op2_mux/inst_type[1] (net)                                0.0000     0.2625 f
  u_exe_op2_mux/U65/A1 (LVT_INAND3HDV4)                 0.1125    0.0000     0.2625 f
  u_exe_op2_mux/U65/ZN (LVT_INAND3HDV4)                 0.1241    0.1565     0.4189 f
  u_exe_op2_mux/n19 (net)                       5                 0.0000     0.4189 f
  u_exe_op2_mux/U2/I (LVT_INHDV2)                       0.1241    0.0000     0.4189 f
  u_exe_op2_mux/U2/ZN (LVT_INHDV2)                      0.0933    0.0764     0.4954 r
  u_exe_op2_mux/n7 (net)                        1                 0.0000     0.4954 r
  u_exe_op2_mux/U4/I (LVT_BUFHDV12)                     0.0933    0.0000     0.4954 r
  u_exe_op2_mux/U4/Z (LVT_BUFHDV12)                     0.1314    0.1362     0.6315 r
  u_exe_op2_mux/n1 (net)                       58                 0.0000     0.6315 r
  u_exe_op2_mux/U34/A1 (LVT_AO22HDV1)                   0.1314    0.0000     0.6315 r
  u_exe_op2_mux/U34/Z (LVT_AO22HDV1)                    0.2117    0.2745     0.9060 r
  u_exe_op2_mux/op2[24] (net)                   7                 0.0000     0.9060 r
  u_exe_op2_mux/op2[24] (ysyx_210746_exe_op2_mux_0)               0.0000     0.9060 r
  op2[24] (net)                                                   0.0000     0.9060 r
  u_exe_stage/op2[24] (ysyx_210746_exe_stage_0)                   0.0000     0.9060 r
  u_exe_stage/op2[24] (net)                                       0.0000     0.9060 r
  u_exe_stage/U825/A1 (LVT_NAND2HDV1)                   0.2117    0.0000     0.9060 r
  u_exe_stage/U825/ZN (LVT_NAND2HDV1)                   0.1600    0.1268     1.0328 f
  u_exe_stage/n3104 (net)                       4                 0.0000     1.0328 f
  u_exe_stage/U100/A2 (LVT_OAI21HDV1)                   0.1600    0.0000     1.0328 f
  u_exe_stage/U100/ZN (LVT_OAI21HDV1)                   0.3145    0.2157     1.2485 r
  u_exe_stage/n3245 (net)                       4                 0.0000     1.2485 r
  u_exe_stage/U81/A2 (LVT_AOI21HDV2)                    0.3145    0.0000     1.2485 r
  u_exe_stage/U81/ZN (LVT_AOI21HDV2)                    0.1607    0.1347     1.3832 f
  u_exe_stage/n3444 (net)                       5                 0.0000     1.3832 f
  u_exe_stage/U837/A1 (LVT_OAI21HDV1)                   0.1607    0.0000     1.3832 f
  u_exe_stage/U837/ZN (LVT_OAI21HDV1)                   0.1545    0.1260     1.5092 r
  u_exe_stage/n194 (net)                        1                 0.0000     1.5092 r
  u_exe_stage/U838/B (LVT_AOI21HDV1)                    0.1545    0.0000     1.5092 r
  u_exe_stage/U838/ZN (LVT_AOI21HDV1)                   0.1202    0.0551     1.5643 f
  u_exe_stage/n196 (net)                        1                 0.0000     1.5643 f
  u_exe_stage/U71/B (LVT_OAI21HDV2)                     0.1202    0.0000     1.5643 f
  u_exe_stage/U71/ZN (LVT_OAI21HDV2)                    0.1781    0.0724     1.6366 r
  u_exe_stage/n472 (net)                        2                 0.0000     1.6366 r
  u_exe_stage/U70/A1 (LVT_AOI21HDV2)                    0.1781    0.0000     1.6366 r
  u_exe_stage/U70/ZN (LVT_AOI21HDV2)                    0.1116    0.0996     1.7362 f
  u_exe_stage/n1073 (net)                       2                 0.0000     1.7362 f
  u_exe_stage/U434/A1 (LVT_OAI21HDV2)                   0.1116    0.0000     1.7362 f
  u_exe_stage/U434/ZN (LVT_OAI21HDV2)                   0.1852    0.1328     1.8690 r
  u_exe_stage/n1116 (net)                       2                 0.0000     1.8690 r
  u_exe_stage/U66/A1 (LVT_AOI21HDV2)                    0.1852    0.0000     1.8690 r
  u_exe_stage/U66/ZN (LVT_AOI21HDV2)                    0.1129    0.1009     1.9700 f
  u_exe_stage/n872 (net)                        2                 0.0000     1.9700 f
  u_exe_stage/U23/A1 (LVT_OAI21HDV2)                    0.1129    0.0000     1.9700 f
  u_exe_stage/U23/ZN (LVT_OAI21HDV2)                    0.1856    0.1331     2.1031 r
  u_exe_stage/n1021 (net)                       2                 0.0000     2.1031 r
  u_exe_stage/U5/A1 (LVT_AOI21HDV2)                     0.1856    0.0000     2.1031 r
  u_exe_stage/U5/ZN (LVT_AOI21HDV2)                     0.1282    0.1143     2.2175 f
  u_exe_stage/n1323 (net)                       2                 0.0000     2.2175 f
  u_exe_stage/U930/A1 (LVT_OAI21HDV4)                   0.1282    0.0000     2.2175 f
  u_exe_stage/U930/ZN (LVT_OAI21HDV4)                   0.1393    0.1082     2.3256 r
  u_exe_stage/n4402 (net)                       2                 0.0000     2.3256 r
  u_exe_stage/U37/A1 (LVT_AOI21HDV2)                    0.1393    0.0000     2.3256 r
  u_exe_stage/U37/ZN (LVT_AOI21HDV2)                    0.1046    0.0911     2.4167 f
  u_exe_stage/n4448 (net)                       2                 0.0000     2.4167 f
  u_exe_stage/U59/A1 (LVT_OAI21HDV2)                    0.1046    0.0000     2.4167 f
  u_exe_stage/U59/ZN (LVT_OAI21HDV2)                    0.1494    0.1100     2.5268 r
  u_exe_stage/n4494 (net)                       1                 0.0000     2.5268 r
  u_exe_stage/U4588/CI (LVT_AD1HDV1)                    0.1494    0.0000     2.5268 r
  u_exe_stage/U4588/CO (LVT_AD1HDV1)                    0.1308    0.2044     2.7312 r
  u_exe_stage/n4496 (net)                       1                 0.0000     2.7312 r
  u_exe_stage/U4589/A1 (LVT_XOR2HDV2)                   0.1308    0.0000     2.7312 r
  u_exe_stage/U4589/Z (LVT_XOR2HDV2)                    0.0613    0.1430     2.8742 f
  u_exe_stage/n4497 (net)                       1                 0.0000     2.8742 f
  u_exe_stage/U3/A1 (LVT_AND2HDV2)                      0.0613    0.0000     2.8742 f
  u_exe_stage/U3/Z (LVT_AND2HDV2)                       0.0606    0.1177     2.9919 f
  u_exe_stage/n4523 (net)                       1                 0.0000     2.9919 f
  u_exe_stage/U4595/B (LVT_AOI211HDV4)                  0.0606    0.0000     2.9919 f
  u_exe_stage/U4595/ZN (LVT_AOI211HDV4)                 0.2107    0.1423     3.1342 r
  u_exe_stage/n4546 (net)                       1                 0.0000     3.1342 r
  u_exe_stage/U435/A1 (LVT_OAI211HDV4)                  0.2107    0.0000     3.1342 r
  u_exe_stage/U435/ZN (LVT_OAI211HDV4)                  0.1648    0.1033     3.2374 f
  u_exe_stage/exe_data_o[63] (net)              3                 0.0000     3.2374 f
  u_exe_stage/exe_data_o[63] (ysyx_210746_exe_stage_0)            0.0000     3.2374 f
  exe_data[63] (net)                                              0.0000     3.2374 f
  u_if_addr_rdata_mux/exe_data[63] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     3.2374 f
  u_if_addr_rdata_mux/exe_data[63] (net)                          0.0000     3.2374 f
  u_if_addr_rdata_mux/U9/A1 (LVT_NAND2HDV2)             0.1648    0.0000     3.2374 f
  u_if_addr_rdata_mux/U9/ZN (LVT_NAND2HDV2)             0.1085    0.0761     3.3135 r
  u_if_addr_rdata_mux/n49 (net)                 1                 0.0000     3.3135 r
  u_if_addr_rdata_mux/U307/B (LVT_OAI211HDV4)           0.1085    0.0000     3.3135 r
  u_if_addr_rdata_mux/U307/ZN (LVT_OAI211HDV4)          0.1599    0.1011     3.4146 f
  u_if_addr_rdata_mux/r_data1_o[63] (net)       5                 0.0000     3.4146 f
  u_if_addr_rdata_mux/r_data1_o[63] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     3.4146 f
  r_data1_o[63] (net)                                             0.0000     3.4146 f
  u_if_addr_gen/r_data1[63] (ysyx_210746_if_addr_gen_0)           0.0000     3.4146 f
  u_if_addr_gen/r_data1[63] (net)                                 0.0000     3.4146 f
  u_if_addr_gen/U20/A2 (LVT_XNOR2HDV2)                  0.1599    0.0000     3.4146 f
  u_if_addr_gen/U20/ZN (LVT_XNOR2HDV2)                  0.0560    0.2017     3.6163 r
  u_if_addr_gen/n571 (net)                      1                 0.0000     3.6163 r
  u_if_addr_gen/U928/A2 (LVT_NAND4HDV1)                 0.0560    0.0000     3.6163 r
  u_if_addr_gen/U928/ZN (LVT_NAND4HDV1)                 0.1402    0.1052     3.7214 f
  u_if_addr_gen/n583 (net)                      1                 0.0000     3.7214 f
  u_if_addr_gen/U931/A1 (LVT_NOR3HDV2)                  0.1402    0.0000     3.7214 f
  u_if_addr_gen/U931/ZN (LVT_NOR3HDV2)                  0.1772    0.1182     3.8396 r
  u_if_addr_gen/n635 (net)                      1                 0.0000     3.8396 r
  u_if_addr_gen/U964/A2 (LVT_NAND4HDV2)                 0.1772    0.0000     3.8396 r
  u_if_addr_gen/U964/ZN (LVT_NAND4HDV2)                 0.1677    0.1370     3.9766 f
  u_if_addr_gen/n640 (net)                      2                 0.0000     3.9766 f
  u_if_addr_gen/U965/A1 (LVT_NAND2HDV2)                 0.1677    0.0000     3.9766 f
  u_if_addr_gen/U965/ZN (LVT_NAND2HDV2)                 0.0914    0.0744     4.0510 r
  u_if_addr_gen/n783 (net)                      2                 0.0000     4.0510 r
  u_if_addr_gen/U140/A1 (LVT_NAND4HDV2)                 0.0914    0.0000     4.0510 r
  u_if_addr_gen/U140/ZN (LVT_NAND4HDV2)                 0.1278    0.0819     4.1329 f
  u_if_addr_gen/n655 (net)                      1                 0.0000     4.1329 f
  u_if_addr_gen/U400/A1 (LVT_OAI21HDV1)                 0.1278    0.0000     4.1329 f
  u_if_addr_gen/U400/ZN (LVT_OAI21HDV1)                 0.1651    0.1257     4.2586 r
  u_if_addr_gen/n656 (net)                      1                 0.0000     4.2586 r
  u_if_addr_gen/U972/B (LVT_AOI31HDV2)                  0.1651    0.0000     4.2586 r
  u_if_addr_gen/U972/ZN (LVT_AOI31HDV2)                 0.1477    0.0615     4.3201 f
  u_if_addr_gen/n771 (net)                      1                 0.0000     4.3201 f
  u_if_addr_gen/U1012/A2 (LVT_NAND3HDV4)                0.1477    0.0000     4.3201 f
  u_if_addr_gen/U1012/ZN (LVT_NAND3HDV4)                0.1225    0.1027     4.4228 r
  u_if_addr_gen/jump_success (net)              4                 0.0000     4.4228 r
  u_if_addr_gen/jump_success (ysyx_210746_if_addr_gen_0)          0.0000     4.4228 r
  jump_success (net)                                              0.0000     4.4228 r
  u_record_commit_pc/jump_success (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.4228 r
  u_record_commit_pc/jump_success (net)                           0.0000     4.4228 r
  u_record_commit_pc/U104/A1 (LVT_NOR2HDV8)             0.1225    0.0000     4.4228 r
  u_record_commit_pc/U104/ZN (LVT_NOR2HDV8)             0.0776    0.0507     4.4735 f
  u_record_commit_pc/n412 (net)                 6                 0.0000     4.4735 f
  u_record_commit_pc/U873/I (LVT_BUFHDV8)               0.0776    0.0000     4.4735 f
  u_record_commit_pc/U873/Z (LVT_BUFHDV8)               0.0706    0.1175     4.5910 f
  u_record_commit_pc/n1523 (net)               12                 0.0000     4.5910 f
  u_record_commit_pc/U877/A1 (LVT_NOR2HDV8)             0.0706    0.0000     4.5910 f
  u_record_commit_pc/U877/ZN (LVT_NOR2HDV8)             0.1261    0.0783     4.6693 r
  u_record_commit_pc/n958 (net)                 2                 0.0000     4.6693 r
  u_record_commit_pc/U99/I (LVT_BUFHDV12)               0.1261    0.0000     4.6693 r
  u_record_commit_pc/U99/Z (LVT_BUFHDV12)               0.1103    0.1304     4.7997 r
  u_record_commit_pc/n5 (net)                  33                 0.0000     4.7997 r
  u_record_commit_pc/U2300/B1 (LVT_AOI22HDV1)           0.1103    0.0000     4.7997 r
  u_record_commit_pc/U2300/ZN (LVT_AOI22HDV1)           0.1280    0.0696     4.8692 f
  u_record_commit_pc/n1388 (net)                1                 0.0000     4.8692 f
  u_record_commit_pc/U2301/A3 (LVT_NAND3HDV2)           0.1280    0.0000     4.8692 f
  u_record_commit_pc/U2301/ZN (LVT_NAND3HDV2)           0.1019    0.0870     4.9562 r
  u_record_commit_pc/intr_pc[2] (net)           2                 0.0000     4.9562 r
  u_record_commit_pc/intr_pc[2] (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.9562 r
  intr_pc[2] (net)                                                0.0000     4.9562 r
  u_csr_reg/intr_pc[2] (ysyx_210746_csr_reg_0)                    0.0000     4.9562 r
  u_csr_reg/intr_pc[2] (net)                                      0.0000     4.9562 r
  u_csr_reg/U2026/A1 (LVT_NAND2HDV2)                    0.1019    0.0000     4.9562 r
  u_csr_reg/U2026/ZN (LVT_NAND2HDV2)                    0.1064    0.0531     5.0094 f
  u_csr_reg/n1573 (net)                         1                 0.0000     5.0094 f
  u_csr_reg/U2028/A1 (LVT_NAND2HDV2)                    0.1064    0.0000     5.0094 f
  u_csr_reg/U2028/ZN (LVT_NAND2HDV2)                    0.1083    0.0678     5.0771 r
  u_csr_reg/mepc_r_o[2] (net)                   3                 0.0000     5.0771 r
  u_csr_reg/mepc_r_o[2] (ysyx_210746_csr_reg_0)                   0.0000     5.0771 r
  mepc_r[2] (net)                                                 0.0000     5.0771 r
  u_if_addr_gen/mepc_r[2] (ysyx_210746_if_addr_gen_0)             0.0000     5.0771 r
  u_if_addr_gen/mepc_r[2] (net)                                   0.0000     5.0771 r
  u_if_addr_gen/U971/A1 (LVT_NAND2HDV1)                 0.1083    0.0000     5.0771 r
  u_if_addr_gen/U971/ZN (LVT_NAND2HDV1)                 0.1321    0.0820     5.1592 f
  u_if_addr_gen/n1468 (net)                     1                 0.0000     5.1592 f
  u_if_addr_gen/U1837/A1 (LVT_NAND2HDV4)                0.1321    0.0000     5.1592 f
  u_if_addr_gen/U1837/ZN (LVT_NAND2HDV4)                0.1174    0.0906     5.2497 r
  u_if_addr_gen/if_addr_o[2] (net)              7                 0.0000     5.2497 r
  u_if_addr_gen/U1899/A1 (LVT_NAND2HDV4)                0.1174    0.0000     5.2497 r
  u_if_addr_gen/U1899/ZN (LVT_NAND2HDV4)                0.0700    0.0627     5.3124 f
  u_if_addr_gen/n1803 (net)                     2                 0.0000     5.3124 f
  u_if_addr_gen/U1900/A1 (LVT_NOR2HDV4)                 0.0700    0.0000     5.3124 f
  u_if_addr_gen/U1900/ZN (LVT_NOR2HDV4)                 0.1015    0.0742     5.3866 r
  u_if_addr_gen/n1806 (net)                     2                 0.0000     5.3866 r
  u_if_addr_gen/U1901/A1 (LVT_NAND2HDV4)                0.1015    0.0000     5.3866 r
  u_if_addr_gen/U1901/ZN (LVT_NAND2HDV4)                0.0887    0.0694     5.4561 f
  u_if_addr_gen/n1626 (net)                     2                 0.0000     5.4561 f
  u_if_addr_gen/U1946/A1 (LVT_NOR2HDV8)                 0.0887    0.0000     5.4561 f
  u_if_addr_gen/U1946/ZN (LVT_NOR2HDV8)                 0.0953    0.0725     5.5285 r
  u_if_addr_gen/n1672 (net)                     3                 0.0000     5.5285 r
  u_if_addr_gen/U97/A1 (LVT_NAND2HDV4)                  0.0953    0.0000     5.5285 r
  u_if_addr_gen/U97/ZN (LVT_NAND2HDV4)                  0.0796    0.0683     5.5968 f
  u_if_addr_gen/n1934 (net)                     2                 0.0000     5.5968 f
  u_if_addr_gen/U2132/A1 (LVT_NOR2HDV8)                 0.0796    0.0000     5.5968 f
  u_if_addr_gen/U2132/ZN (LVT_NOR2HDV8)                 0.1639    0.0979     5.6947 r
  u_if_addr_gen/n2106 (net)                     3                 0.0000     5.6947 r
  u_if_addr_gen/U2164/A1 (LVT_NAND2HDV8)                0.1639    0.0000     5.6947 r
  u_if_addr_gen/U2164/ZN (LVT_NAND2HDV8)                0.0773    0.0680     5.7627 f
  u_if_addr_gen/n2035 (net)                     2                 0.0000     5.7627 f
  u_if_addr_gen/U5/I (LVT_BUFHDV6)                      0.0773    0.0000     5.7627 f
  u_if_addr_gen/U5/Z (LVT_BUFHDV6)                      0.0513    0.1053     5.8680 f
  u_if_addr_gen/n1996 (net)                     5                 0.0000     5.8680 f
  u_if_addr_gen/U2173/I (LVT_INHDV4)                    0.0513    0.0000     5.8680 f
  u_if_addr_gen/U2173/ZN (LVT_INHDV4)                   0.0590    0.0481     5.9161 r
  u_if_addr_gen/n2026 (net)                     4                 0.0000     5.9161 r
  u_if_addr_gen/U2175/A1 (LVT_NAND3HDV2)                0.0590    0.0000     5.9161 r
  u_if_addr_gen/U2175/ZN (LVT_NAND3HDV2)                0.0965    0.0706     5.9867 f
  u_if_addr_gen/n1991 (net)                     1                 0.0000     5.9867 f
  u_if_addr_gen/U87/A1 (LVT_XOR2HDV2)                   0.0965    0.0000     5.9867 f
  u_if_addr_gen/U87/Z (LVT_XOR2HDV2)                    0.0622    0.1667     6.1534 r
  u_if_addr_gen/n1993 (net)                     1                 0.0000     6.1534 r
  u_if_addr_gen/U2177/A1 (LVT_OAI21HDV2)                0.0622    0.0000     6.1534 r
  u_if_addr_gen/U2177/ZN (LVT_OAI21HDV2)                0.1022    0.0516     6.2050 f
  u_if_addr_gen/n455 (net)                      1                 0.0000     6.2050 f
  u_if_addr_gen/if_addr_reg_22_/D (LVT_DQHDV2)          0.1022    0.0000     6.2050 f
  data arrival time                                                          6.2050
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_if_addr_gen/if_addr_reg_22_/CK (LVT_DQHDV2)                   0.0000     6.3500 r
  library setup time                                             -0.1443     6.2057
  data required time                                                         6.2057
  ------------------------------------------------------------------------------------
  data required time                                                         6.2057
  data arrival time                                                         -6.2050
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0007
  Startpoint: u_id_exe_reg/exe_inst_type_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_if_addr_gen/if_addr_reg_57_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_id_exe_reg/exe_inst_type_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  u_id_exe_reg/exe_inst_type_reg_1_/Q (LVT_DQHDV2)      0.1125    0.2625     0.2625 f
  u_id_exe_reg/exe_inst_type[1] (net)           4                 0.0000     0.2625 f
  u_id_exe_reg/exe_inst_type[1] (ysyx_210746_id_exe_reg_0)        0.0000     0.2625 f
  exe_inst_type[1] (net)                                          0.0000     0.2625 f
  u_exe_op2_mux/inst_type[1] (ysyx_210746_exe_op2_mux_0)          0.0000     0.2625 f
  u_exe_op2_mux/inst_type[1] (net)                                0.0000     0.2625 f
  u_exe_op2_mux/U65/A1 (LVT_INAND3HDV4)                 0.1125    0.0000     0.2625 f
  u_exe_op2_mux/U65/ZN (LVT_INAND3HDV4)                 0.1241    0.1565     0.4189 f
  u_exe_op2_mux/n19 (net)                       5                 0.0000     0.4189 f
  u_exe_op2_mux/U2/I (LVT_INHDV2)                       0.1241    0.0000     0.4189 f
  u_exe_op2_mux/U2/ZN (LVT_INHDV2)                      0.0933    0.0764     0.4954 r
  u_exe_op2_mux/n7 (net)                        1                 0.0000     0.4954 r
  u_exe_op2_mux/U4/I (LVT_BUFHDV12)                     0.0933    0.0000     0.4954 r
  u_exe_op2_mux/U4/Z (LVT_BUFHDV12)                     0.1314    0.1362     0.6315 r
  u_exe_op2_mux/n1 (net)                       58                 0.0000     0.6315 r
  u_exe_op2_mux/U34/A1 (LVT_AO22HDV1)                   0.1314    0.0000     0.6315 r
  u_exe_op2_mux/U34/Z (LVT_AO22HDV1)                    0.2117    0.2745     0.9060 r
  u_exe_op2_mux/op2[24] (net)                   7                 0.0000     0.9060 r
  u_exe_op2_mux/op2[24] (ysyx_210746_exe_op2_mux_0)               0.0000     0.9060 r
  op2[24] (net)                                                   0.0000     0.9060 r
  u_exe_stage/op2[24] (ysyx_210746_exe_stage_0)                   0.0000     0.9060 r
  u_exe_stage/op2[24] (net)                                       0.0000     0.9060 r
  u_exe_stage/U825/A1 (LVT_NAND2HDV1)                   0.2117    0.0000     0.9060 r
  u_exe_stage/U825/ZN (LVT_NAND2HDV1)                   0.1600    0.1268     1.0328 f
  u_exe_stage/n3104 (net)                       4                 0.0000     1.0328 f
  u_exe_stage/U100/A2 (LVT_OAI21HDV1)                   0.1600    0.0000     1.0328 f
  u_exe_stage/U100/ZN (LVT_OAI21HDV1)                   0.3145    0.2157     1.2485 r
  u_exe_stage/n3245 (net)                       4                 0.0000     1.2485 r
  u_exe_stage/U81/A2 (LVT_AOI21HDV2)                    0.3145    0.0000     1.2485 r
  u_exe_stage/U81/ZN (LVT_AOI21HDV2)                    0.1607    0.1347     1.3832 f
  u_exe_stage/n3444 (net)                       5                 0.0000     1.3832 f
  u_exe_stage/U837/A1 (LVT_OAI21HDV1)                   0.1607    0.0000     1.3832 f
  u_exe_stage/U837/ZN (LVT_OAI21HDV1)                   0.1545    0.1260     1.5092 r
  u_exe_stage/n194 (net)                        1                 0.0000     1.5092 r
  u_exe_stage/U838/B (LVT_AOI21HDV1)                    0.1545    0.0000     1.5092 r
  u_exe_stage/U838/ZN (LVT_AOI21HDV1)                   0.1202    0.0551     1.5643 f
  u_exe_stage/n196 (net)                        1                 0.0000     1.5643 f
  u_exe_stage/U71/B (LVT_OAI21HDV2)                     0.1202    0.0000     1.5643 f
  u_exe_stage/U71/ZN (LVT_OAI21HDV2)                    0.1781    0.0724     1.6366 r
  u_exe_stage/n472 (net)                        2                 0.0000     1.6366 r
  u_exe_stage/U70/A1 (LVT_AOI21HDV2)                    0.1781    0.0000     1.6366 r
  u_exe_stage/U70/ZN (LVT_AOI21HDV2)                    0.1116    0.0996     1.7362 f
  u_exe_stage/n1073 (net)                       2                 0.0000     1.7362 f
  u_exe_stage/U434/A1 (LVT_OAI21HDV2)                   0.1116    0.0000     1.7362 f
  u_exe_stage/U434/ZN (LVT_OAI21HDV2)                   0.1852    0.1328     1.8690 r
  u_exe_stage/n1116 (net)                       2                 0.0000     1.8690 r
  u_exe_stage/U66/A1 (LVT_AOI21HDV2)                    0.1852    0.0000     1.8690 r
  u_exe_stage/U66/ZN (LVT_AOI21HDV2)                    0.1129    0.1009     1.9700 f
  u_exe_stage/n872 (net)                        2                 0.0000     1.9700 f
  u_exe_stage/U23/A1 (LVT_OAI21HDV2)                    0.1129    0.0000     1.9700 f
  u_exe_stage/U23/ZN (LVT_OAI21HDV2)                    0.1856    0.1331     2.1031 r
  u_exe_stage/n1021 (net)                       2                 0.0000     2.1031 r
  u_exe_stage/U5/A1 (LVT_AOI21HDV2)                     0.1856    0.0000     2.1031 r
  u_exe_stage/U5/ZN (LVT_AOI21HDV2)                     0.1282    0.1143     2.2175 f
  u_exe_stage/n1323 (net)                       2                 0.0000     2.2175 f
  u_exe_stage/U930/A1 (LVT_OAI21HDV4)                   0.1282    0.0000     2.2175 f
  u_exe_stage/U930/ZN (LVT_OAI21HDV4)                   0.1393    0.1082     2.3256 r
  u_exe_stage/n4402 (net)                       2                 0.0000     2.3256 r
  u_exe_stage/U37/A1 (LVT_AOI21HDV2)                    0.1393    0.0000     2.3256 r
  u_exe_stage/U37/ZN (LVT_AOI21HDV2)                    0.1046    0.0911     2.4167 f
  u_exe_stage/n4448 (net)                       2                 0.0000     2.4167 f
  u_exe_stage/U59/A1 (LVT_OAI21HDV2)                    0.1046    0.0000     2.4167 f
  u_exe_stage/U59/ZN (LVT_OAI21HDV2)                    0.1494    0.1100     2.5268 r
  u_exe_stage/n4494 (net)                       1                 0.0000     2.5268 r
  u_exe_stage/U4588/CI (LVT_AD1HDV1)                    0.1494    0.0000     2.5268 r
  u_exe_stage/U4588/CO (LVT_AD1HDV1)                    0.1308    0.2044     2.7312 r
  u_exe_stage/n4496 (net)                       1                 0.0000     2.7312 r
  u_exe_stage/U4589/A1 (LVT_XOR2HDV2)                   0.1308    0.0000     2.7312 r
  u_exe_stage/U4589/Z (LVT_XOR2HDV2)                    0.0613    0.1430     2.8742 f
  u_exe_stage/n4497 (net)                       1                 0.0000     2.8742 f
  u_exe_stage/U3/A1 (LVT_AND2HDV2)                      0.0613    0.0000     2.8742 f
  u_exe_stage/U3/Z (LVT_AND2HDV2)                       0.0606    0.1177     2.9919 f
  u_exe_stage/n4523 (net)                       1                 0.0000     2.9919 f
  u_exe_stage/U4595/B (LVT_AOI211HDV4)                  0.0606    0.0000     2.9919 f
  u_exe_stage/U4595/ZN (LVT_AOI211HDV4)                 0.2107    0.1423     3.1342 r
  u_exe_stage/n4546 (net)                       1                 0.0000     3.1342 r
  u_exe_stage/U435/A1 (LVT_OAI211HDV4)                  0.2107    0.0000     3.1342 r
  u_exe_stage/U435/ZN (LVT_OAI211HDV4)                  0.1648    0.1033     3.2374 f
  u_exe_stage/exe_data_o[63] (net)              3                 0.0000     3.2374 f
  u_exe_stage/exe_data_o[63] (ysyx_210746_exe_stage_0)            0.0000     3.2374 f
  exe_data[63] (net)                                              0.0000     3.2374 f
  u_if_addr_rdata_mux/exe_data[63] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     3.2374 f
  u_if_addr_rdata_mux/exe_data[63] (net)                          0.0000     3.2374 f
  u_if_addr_rdata_mux/U9/A1 (LVT_NAND2HDV2)             0.1648    0.0000     3.2374 f
  u_if_addr_rdata_mux/U9/ZN (LVT_NAND2HDV2)             0.1085    0.0761     3.3135 r
  u_if_addr_rdata_mux/n49 (net)                 1                 0.0000     3.3135 r
  u_if_addr_rdata_mux/U307/B (LVT_OAI211HDV4)           0.1085    0.0000     3.3135 r
  u_if_addr_rdata_mux/U307/ZN (LVT_OAI211HDV4)          0.1599    0.1011     3.4146 f
  u_if_addr_rdata_mux/r_data1_o[63] (net)       5                 0.0000     3.4146 f
  u_if_addr_rdata_mux/r_data1_o[63] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     3.4146 f
  r_data1_o[63] (net)                                             0.0000     3.4146 f
  u_if_addr_gen/r_data1[63] (ysyx_210746_if_addr_gen_0)           0.0000     3.4146 f
  u_if_addr_gen/r_data1[63] (net)                                 0.0000     3.4146 f
  u_if_addr_gen/U20/A2 (LVT_XNOR2HDV2)                  0.1599    0.0000     3.4146 f
  u_if_addr_gen/U20/ZN (LVT_XNOR2HDV2)                  0.0560    0.2017     3.6163 r
  u_if_addr_gen/n571 (net)                      1                 0.0000     3.6163 r
  u_if_addr_gen/U928/A2 (LVT_NAND4HDV1)                 0.0560    0.0000     3.6163 r
  u_if_addr_gen/U928/ZN (LVT_NAND4HDV1)                 0.1402    0.1052     3.7214 f
  u_if_addr_gen/n583 (net)                      1                 0.0000     3.7214 f
  u_if_addr_gen/U931/A1 (LVT_NOR3HDV2)                  0.1402    0.0000     3.7214 f
  u_if_addr_gen/U931/ZN (LVT_NOR3HDV2)                  0.1772    0.1182     3.8396 r
  u_if_addr_gen/n635 (net)                      1                 0.0000     3.8396 r
  u_if_addr_gen/U964/A2 (LVT_NAND4HDV2)                 0.1772    0.0000     3.8396 r
  u_if_addr_gen/U964/ZN (LVT_NAND4HDV2)                 0.1677    0.1370     3.9766 f
  u_if_addr_gen/n640 (net)                      2                 0.0000     3.9766 f
  u_if_addr_gen/U965/A1 (LVT_NAND2HDV2)                 0.1677    0.0000     3.9766 f
  u_if_addr_gen/U965/ZN (LVT_NAND2HDV2)                 0.0914    0.0744     4.0510 r
  u_if_addr_gen/n783 (net)                      2                 0.0000     4.0510 r
  u_if_addr_gen/U140/A1 (LVT_NAND4HDV2)                 0.0914    0.0000     4.0510 r
  u_if_addr_gen/U140/ZN (LVT_NAND4HDV2)                 0.1278    0.0819     4.1329 f
  u_if_addr_gen/n655 (net)                      1                 0.0000     4.1329 f
  u_if_addr_gen/U400/A1 (LVT_OAI21HDV1)                 0.1278    0.0000     4.1329 f
  u_if_addr_gen/U400/ZN (LVT_OAI21HDV1)                 0.1651    0.1257     4.2586 r
  u_if_addr_gen/n656 (net)                      1                 0.0000     4.2586 r
  u_if_addr_gen/U972/B (LVT_AOI31HDV2)                  0.1651    0.0000     4.2586 r
  u_if_addr_gen/U972/ZN (LVT_AOI31HDV2)                 0.1477    0.0615     4.3201 f
  u_if_addr_gen/n771 (net)                      1                 0.0000     4.3201 f
  u_if_addr_gen/U1012/A2 (LVT_NAND3HDV4)                0.1477    0.0000     4.3201 f
  u_if_addr_gen/U1012/ZN (LVT_NAND3HDV4)                0.1225    0.1027     4.4228 r
  u_if_addr_gen/jump_success (net)              4                 0.0000     4.4228 r
  u_if_addr_gen/jump_success (ysyx_210746_if_addr_gen_0)          0.0000     4.4228 r
  jump_success (net)                                              0.0000     4.4228 r
  u_record_commit_pc/jump_success (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.4228 r
  u_record_commit_pc/jump_success (net)                           0.0000     4.4228 r
  u_record_commit_pc/U104/A1 (LVT_NOR2HDV8)             0.1225    0.0000     4.4228 r
  u_record_commit_pc/U104/ZN (LVT_NOR2HDV8)             0.0776    0.0507     4.4735 f
  u_record_commit_pc/n412 (net)                 6                 0.0000     4.4735 f
  u_record_commit_pc/U459/A1 (LVT_NOR2HDV2)             0.0776    0.0000     4.4735 f
  u_record_commit_pc/U459/ZN (LVT_NOR2HDV2)             0.2009    0.1287     4.6023 r
  u_record_commit_pc/n404 (net)                 3                 0.0000     4.6023 r
  u_record_commit_pc/U19/I (LVT_BUFHDV4)                0.2009    0.0000     4.6023 r
  u_record_commit_pc/U19/Z (LVT_BUFHDV4)                0.1582    0.1726     4.7748 r
  u_record_commit_pc/n2638 (net)               17                 0.0000     4.7748 r
  u_record_commit_pc/U48/I (LVT_BUFHDV4)                0.1582    0.0000     4.7748 r
  u_record_commit_pc/U48/Z (LVT_BUFHDV4)                0.1173    0.1424     4.9172 r
  u_record_commit_pc/n2784 (net)               12                 0.0000     4.9172 r
  u_record_commit_pc/U188/A1 (LVT_AOI22HDV1)            0.1173    0.0000     4.9172 r
  u_record_commit_pc/U188/ZN (LVT_AOI22HDV1)            0.1152    0.0911     5.0083 f
  u_record_commit_pc/n2640 (net)                1                 0.0000     5.0083 f
  u_record_commit_pc/U41/A2 (LVT_NAND3HDV1)             0.1152    0.0000     5.0083 f
  u_record_commit_pc/U41/ZN (LVT_NAND3HDV1)             0.1153    0.0877     5.0961 r
  u_record_commit_pc/intr_pc[48] (net)          2                 0.0000     5.0961 r
  u_record_commit_pc/intr_pc[48] (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     5.0961 r
  intr_pc[48] (net)                                               0.0000     5.0961 r
  u_csr_reg/intr_pc[48] (ysyx_210746_csr_reg_0)                   0.0000     5.0961 r
  u_csr_reg/intr_pc[48] (net)                                     0.0000     5.0961 r
  u_csr_reg/U9/A1 (LVT_NAND2HDV1)                       0.1153    0.0000     5.0961 r
  u_csr_reg/U9/ZN (LVT_NAND2HDV1)                       0.1216    0.0651     5.1612 f
  u_csr_reg/n1666 (net)                         1                 0.0000     5.1612 f
  u_csr_reg/U36/A1 (LVT_NAND2HDV2)                      0.1216    0.0000     5.1612 f
  u_csr_reg/U36/ZN (LVT_NAND2HDV2)                      0.1038    0.0707     5.2319 r
  u_csr_reg/mepc_r_o[48] (net)                  3                 0.0000     5.2319 r
  u_csr_reg/mepc_r_o[48] (ysyx_210746_csr_reg_0)                  0.0000     5.2319 r
  mepc_r[48] (net)                                                0.0000     5.2319 r
  u_if_addr_gen/mepc_r[48] (ysyx_210746_if_addr_gen_0)            0.0000     5.2319 r
  u_if_addr_gen/mepc_r[48] (net)                                  0.0000     5.2319 r
  u_if_addr_gen/U413/A1 (LVT_NAND2HDV1)                 0.1038    0.0000     5.2319 r
  u_if_addr_gen/U413/ZN (LVT_NAND2HDV1)                 0.1053    0.0632     5.2952 f
  u_if_addr_gen/n2246 (net)                     1                 0.0000     5.2952 f
  u_if_addr_gen/U412/A1 (LVT_NAND2HDV2)                 0.1053    0.0000     5.2952 f
  u_if_addr_gen/U412/ZN (LVT_NAND2HDV2)                 0.1156    0.0864     5.3816 r
  u_if_addr_gen/if_addr_o[48] (net)             5                 0.0000     5.3816 r
  u_if_addr_gen/U2370/A2 (LVT_NAND2HDV1)                0.1156    0.0000     5.3816 r
  u_if_addr_gen/U2370/ZN (LVT_NAND2HDV1)                0.0916    0.0789     5.4605 f
  u_if_addr_gen/n2272 (net)                     2                 0.0000     5.4605 f
  u_if_addr_gen/U22/A1 (LVT_NOR2HDV2)                   0.0916    0.0000     5.4605 f
  u_if_addr_gen/U22/ZN (LVT_NOR2HDV2)                   0.2272    0.1470     5.6075 r
  u_if_addr_gen/n2327 (net)                     5                 0.0000     5.6075 r
  u_if_addr_gen/U2410/A2 (LVT_NAND3HDV2)                0.2272    0.0000     5.6075 r
  u_if_addr_gen/U2410/ZN (LVT_NAND3HDV2)                0.1915    0.1572     5.7647 f
  u_if_addr_gen/n2329 (net)                     1                 0.0000     5.7647 f
  u_if_addr_gen/U2411/A2 (LVT_NOR2HDV8)                 0.1915    0.0000     5.7647 f
  u_if_addr_gen/U2411/ZN (LVT_NOR2HDV8)                 0.1599    0.1262     5.8909 r
  u_if_addr_gen/n2397 (net)                    10                 0.0000     5.8909 r
  u_if_addr_gen/U2421/A1 (LVT_NAND3HDV2)                0.1599    0.0000     5.8909 r
  u_if_addr_gen/U2421/ZN (LVT_NAND3HDV2)                0.1083    0.0912     5.9821 f
  u_if_addr_gen/n2339 (net)                     1                 0.0000     5.9821 f
  u_if_addr_gen/U2422/A1 (LVT_XOR2HDV2)                 0.1083    0.0000     5.9821 f
  u_if_addr_gen/U2422/Z (LVT_XOR2HDV2)                  0.0619    0.1704     6.1525 r
  u_if_addr_gen/n2341 (net)                     1                 0.0000     6.1525 r
  u_if_addr_gen/U2424/A1 (LVT_OAI21HDV2)                0.0619    0.0000     6.1525 r
  u_if_addr_gen/U2424/ZN (LVT_OAI21HDV2)                0.1022    0.0516     6.2040 f
  u_if_addr_gen/n420 (net)                      1                 0.0000     6.2040 f
  u_if_addr_gen/if_addr_reg_57_/D (LVT_DQHDV2)          0.1022    0.0000     6.2040 f
  data arrival time                                                          6.2040
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_if_addr_gen/if_addr_reg_57_/CK (LVT_DQHDV2)                   0.0000     6.3500 r
  library setup time                                             -0.1443     6.2057
  data required time                                                         6.2057
  ------------------------------------------------------------------------------------
  data required time                                                         6.2057
  data arrival time                                                         -6.2040
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0017
  Startpoint: u_id_exe_reg/exe_inst_type_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_if_addr_gen/if_addr_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_id_exe_reg/exe_inst_type_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  u_id_exe_reg/exe_inst_type_reg_1_/Q (LVT_DQHDV2)      0.1125    0.2625     0.2625 f
  u_id_exe_reg/exe_inst_type[1] (net)           4                 0.0000     0.2625 f
  u_id_exe_reg/exe_inst_type[1] (ysyx_210746_id_exe_reg_0)        0.0000     0.2625 f
  exe_inst_type[1] (net)                                          0.0000     0.2625 f
  u_exe_op2_mux/inst_type[1] (ysyx_210746_exe_op2_mux_0)          0.0000     0.2625 f
  u_exe_op2_mux/inst_type[1] (net)                                0.0000     0.2625 f
  u_exe_op2_mux/U65/A1 (LVT_INAND3HDV4)                 0.1125    0.0000     0.2625 f
  u_exe_op2_mux/U65/ZN (LVT_INAND3HDV4)                 0.1241    0.1565     0.4189 f
  u_exe_op2_mux/n19 (net)                       5                 0.0000     0.4189 f
  u_exe_op2_mux/U2/I (LVT_INHDV2)                       0.1241    0.0000     0.4189 f
  u_exe_op2_mux/U2/ZN (LVT_INHDV2)                      0.0933    0.0764     0.4954 r
  u_exe_op2_mux/n7 (net)                        1                 0.0000     0.4954 r
  u_exe_op2_mux/U4/I (LVT_BUFHDV12)                     0.0933    0.0000     0.4954 r
  u_exe_op2_mux/U4/Z (LVT_BUFHDV12)                     0.1314    0.1362     0.6315 r
  u_exe_op2_mux/n1 (net)                       58                 0.0000     0.6315 r
  u_exe_op2_mux/U34/A1 (LVT_AO22HDV1)                   0.1314    0.0000     0.6315 r
  u_exe_op2_mux/U34/Z (LVT_AO22HDV1)                    0.2117    0.2745     0.9060 r
  u_exe_op2_mux/op2[24] (net)                   7                 0.0000     0.9060 r
  u_exe_op2_mux/op2[24] (ysyx_210746_exe_op2_mux_0)               0.0000     0.9060 r
  op2[24] (net)                                                   0.0000     0.9060 r
  u_exe_stage/op2[24] (ysyx_210746_exe_stage_0)                   0.0000     0.9060 r
  u_exe_stage/op2[24] (net)                                       0.0000     0.9060 r
  u_exe_stage/U825/A1 (LVT_NAND2HDV1)                   0.2117    0.0000     0.9060 r
  u_exe_stage/U825/ZN (LVT_NAND2HDV1)                   0.1600    0.1268     1.0328 f
  u_exe_stage/n3104 (net)                       4                 0.0000     1.0328 f
  u_exe_stage/U100/A2 (LVT_OAI21HDV1)                   0.1600    0.0000     1.0328 f
  u_exe_stage/U100/ZN (LVT_OAI21HDV1)                   0.3145    0.2157     1.2485 r
  u_exe_stage/n3245 (net)                       4                 0.0000     1.2485 r
  u_exe_stage/U81/A2 (LVT_AOI21HDV2)                    0.3145    0.0000     1.2485 r
  u_exe_stage/U81/ZN (LVT_AOI21HDV2)                    0.1607    0.1347     1.3832 f
  u_exe_stage/n3444 (net)                       5                 0.0000     1.3832 f
  u_exe_stage/U837/A1 (LVT_OAI21HDV1)                   0.1607    0.0000     1.3832 f
  u_exe_stage/U837/ZN (LVT_OAI21HDV1)                   0.1545    0.1260     1.5092 r
  u_exe_stage/n194 (net)                        1                 0.0000     1.5092 r
  u_exe_stage/U838/B (LVT_AOI21HDV1)                    0.1545    0.0000     1.5092 r
  u_exe_stage/U838/ZN (LVT_AOI21HDV1)                   0.1202    0.0551     1.5643 f
  u_exe_stage/n196 (net)                        1                 0.0000     1.5643 f
  u_exe_stage/U71/B (LVT_OAI21HDV2)                     0.1202    0.0000     1.5643 f
  u_exe_stage/U71/ZN (LVT_OAI21HDV2)                    0.1781    0.0724     1.6366 r
  u_exe_stage/n472 (net)                        2                 0.0000     1.6366 r
  u_exe_stage/U70/A1 (LVT_AOI21HDV2)                    0.1781    0.0000     1.6366 r
  u_exe_stage/U70/ZN (LVT_AOI21HDV2)                    0.1116    0.0996     1.7362 f
  u_exe_stage/n1073 (net)                       2                 0.0000     1.7362 f
  u_exe_stage/U434/A1 (LVT_OAI21HDV2)                   0.1116    0.0000     1.7362 f
  u_exe_stage/U434/ZN (LVT_OAI21HDV2)                   0.1852    0.1328     1.8690 r
  u_exe_stage/n1116 (net)                       2                 0.0000     1.8690 r
  u_exe_stage/U66/A1 (LVT_AOI21HDV2)                    0.1852    0.0000     1.8690 r
  u_exe_stage/U66/ZN (LVT_AOI21HDV2)                    0.1129    0.1009     1.9700 f
  u_exe_stage/n872 (net)                        2                 0.0000     1.9700 f
  u_exe_stage/U23/A1 (LVT_OAI21HDV2)                    0.1129    0.0000     1.9700 f
  u_exe_stage/U23/ZN (LVT_OAI21HDV2)                    0.1856    0.1331     2.1031 r
  u_exe_stage/n1021 (net)                       2                 0.0000     2.1031 r
  u_exe_stage/U5/A1 (LVT_AOI21HDV2)                     0.1856    0.0000     2.1031 r
  u_exe_stage/U5/ZN (LVT_AOI21HDV2)                     0.1282    0.1143     2.2175 f
  u_exe_stage/n1323 (net)                       2                 0.0000     2.2175 f
  u_exe_stage/U930/A1 (LVT_OAI21HDV4)                   0.1282    0.0000     2.2175 f
  u_exe_stage/U930/ZN (LVT_OAI21HDV4)                   0.1393    0.1082     2.3256 r
  u_exe_stage/n4402 (net)                       2                 0.0000     2.3256 r
  u_exe_stage/U37/A1 (LVT_AOI21HDV2)                    0.1393    0.0000     2.3256 r
  u_exe_stage/U37/ZN (LVT_AOI21HDV2)                    0.1046    0.0911     2.4167 f
  u_exe_stage/n4448 (net)                       2                 0.0000     2.4167 f
  u_exe_stage/U59/A1 (LVT_OAI21HDV2)                    0.1046    0.0000     2.4167 f
  u_exe_stage/U59/ZN (LVT_OAI21HDV2)                    0.1494    0.1100     2.5268 r
  u_exe_stage/n4494 (net)                       1                 0.0000     2.5268 r
  u_exe_stage/U4588/CI (LVT_AD1HDV1)                    0.1494    0.0000     2.5268 r
  u_exe_stage/U4588/CO (LVT_AD1HDV1)                    0.1308    0.2044     2.7312 r
  u_exe_stage/n4496 (net)                       1                 0.0000     2.7312 r
  u_exe_stage/U4589/A1 (LVT_XOR2HDV2)                   0.1308    0.0000     2.7312 r
  u_exe_stage/U4589/Z (LVT_XOR2HDV2)                    0.0613    0.1430     2.8742 f
  u_exe_stage/n4497 (net)                       1                 0.0000     2.8742 f
  u_exe_stage/U3/A1 (LVT_AND2HDV2)                      0.0613    0.0000     2.8742 f
  u_exe_stage/U3/Z (LVT_AND2HDV2)                       0.0606    0.1177     2.9919 f
  u_exe_stage/n4523 (net)                       1                 0.0000     2.9919 f
  u_exe_stage/U4595/B (LVT_AOI211HDV4)                  0.0606    0.0000     2.9919 f
  u_exe_stage/U4595/ZN (LVT_AOI211HDV4)                 0.2107    0.1423     3.1342 r
  u_exe_stage/n4546 (net)                       1                 0.0000     3.1342 r
  u_exe_stage/U435/A1 (LVT_OAI211HDV4)                  0.2107    0.0000     3.1342 r
  u_exe_stage/U435/ZN (LVT_OAI211HDV4)                  0.1648    0.1033     3.2374 f
  u_exe_stage/exe_data_o[63] (net)              3                 0.0000     3.2374 f
  u_exe_stage/exe_data_o[63] (ysyx_210746_exe_stage_0)            0.0000     3.2374 f
  exe_data[63] (net)                                              0.0000     3.2374 f
  u_if_addr_rdata_mux/exe_data[63] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     3.2374 f
  u_if_addr_rdata_mux/exe_data[63] (net)                          0.0000     3.2374 f
  u_if_addr_rdata_mux/U9/A1 (LVT_NAND2HDV2)             0.1648    0.0000     3.2374 f
  u_if_addr_rdata_mux/U9/ZN (LVT_NAND2HDV2)             0.1085    0.0761     3.3135 r
  u_if_addr_rdata_mux/n49 (net)                 1                 0.0000     3.3135 r
  u_if_addr_rdata_mux/U307/B (LVT_OAI211HDV4)           0.1085    0.0000     3.3135 r
  u_if_addr_rdata_mux/U307/ZN (LVT_OAI211HDV4)          0.1599    0.1011     3.4146 f
  u_if_addr_rdata_mux/r_data1_o[63] (net)       5                 0.0000     3.4146 f
  u_if_addr_rdata_mux/r_data1_o[63] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     3.4146 f
  r_data1_o[63] (net)                                             0.0000     3.4146 f
  u_if_addr_gen/r_data1[63] (ysyx_210746_if_addr_gen_0)           0.0000     3.4146 f
  u_if_addr_gen/r_data1[63] (net)                                 0.0000     3.4146 f
  u_if_addr_gen/U20/A2 (LVT_XNOR2HDV2)                  0.1599    0.0000     3.4146 f
  u_if_addr_gen/U20/ZN (LVT_XNOR2HDV2)                  0.0560    0.2017     3.6163 r
  u_if_addr_gen/n571 (net)                      1                 0.0000     3.6163 r
  u_if_addr_gen/U928/A2 (LVT_NAND4HDV1)                 0.0560    0.0000     3.6163 r
  u_if_addr_gen/U928/ZN (LVT_NAND4HDV1)                 0.1402    0.1052     3.7214 f
  u_if_addr_gen/n583 (net)                      1                 0.0000     3.7214 f
  u_if_addr_gen/U931/A1 (LVT_NOR3HDV2)                  0.1402    0.0000     3.7214 f
  u_if_addr_gen/U931/ZN (LVT_NOR3HDV2)                  0.1772    0.1182     3.8396 r
  u_if_addr_gen/n635 (net)                      1                 0.0000     3.8396 r
  u_if_addr_gen/U964/A2 (LVT_NAND4HDV2)                 0.1772    0.0000     3.8396 r
  u_if_addr_gen/U964/ZN (LVT_NAND4HDV2)                 0.1677    0.1370     3.9766 f
  u_if_addr_gen/n640 (net)                      2                 0.0000     3.9766 f
  u_if_addr_gen/U965/A1 (LVT_NAND2HDV2)                 0.1677    0.0000     3.9766 f
  u_if_addr_gen/U965/ZN (LVT_NAND2HDV2)                 0.0914    0.0744     4.0510 r
  u_if_addr_gen/n783 (net)                      2                 0.0000     4.0510 r
  u_if_addr_gen/U140/A1 (LVT_NAND4HDV2)                 0.0914    0.0000     4.0510 r
  u_if_addr_gen/U140/ZN (LVT_NAND4HDV2)                 0.1278    0.0819     4.1329 f
  u_if_addr_gen/n655 (net)                      1                 0.0000     4.1329 f
  u_if_addr_gen/U400/A1 (LVT_OAI21HDV1)                 0.1278    0.0000     4.1329 f
  u_if_addr_gen/U400/ZN (LVT_OAI21HDV1)                 0.1651    0.1257     4.2586 r
  u_if_addr_gen/n656 (net)                      1                 0.0000     4.2586 r
  u_if_addr_gen/U972/B (LVT_AOI31HDV2)                  0.1651    0.0000     4.2586 r
  u_if_addr_gen/U972/ZN (LVT_AOI31HDV2)                 0.1477    0.0615     4.3201 f
  u_if_addr_gen/n771 (net)                      1                 0.0000     4.3201 f
  u_if_addr_gen/U1012/A2 (LVT_NAND3HDV4)                0.1477    0.0000     4.3201 f
  u_if_addr_gen/U1012/ZN (LVT_NAND3HDV4)                0.1225    0.1027     4.4228 r
  u_if_addr_gen/jump_success (net)              4                 0.0000     4.4228 r
  u_if_addr_gen/jump_success (ysyx_210746_if_addr_gen_0)          0.0000     4.4228 r
  jump_success (net)                                              0.0000     4.4228 r
  u_record_commit_pc/jump_success (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.4228 r
  u_record_commit_pc/jump_success (net)                           0.0000     4.4228 r
  u_record_commit_pc/U104/A1 (LVT_NOR2HDV8)             0.1225    0.0000     4.4228 r
  u_record_commit_pc/U104/ZN (LVT_NOR2HDV8)             0.0776    0.0507     4.4735 f
  u_record_commit_pc/n412 (net)                 6                 0.0000     4.4735 f
  u_record_commit_pc/U459/A1 (LVT_NOR2HDV2)             0.0776    0.0000     4.4735 f
  u_record_commit_pc/U459/ZN (LVT_NOR2HDV2)             0.2009    0.1287     4.6023 r
  u_record_commit_pc/n404 (net)                 3                 0.0000     4.6023 r
  u_record_commit_pc/U19/I (LVT_BUFHDV4)                0.2009    0.0000     4.6023 r
  u_record_commit_pc/U19/Z (LVT_BUFHDV4)                0.1582    0.1726     4.7748 r
  u_record_commit_pc/n2638 (net)               17                 0.0000     4.7748 r
  u_record_commit_pc/U48/I (LVT_BUFHDV4)                0.1582    0.0000     4.7748 r
  u_record_commit_pc/U48/Z (LVT_BUFHDV4)                0.1173    0.1424     4.9172 r
  u_record_commit_pc/n2784 (net)               12                 0.0000     4.9172 r
  u_record_commit_pc/U188/A1 (LVT_AOI22HDV1)            0.1173    0.0000     4.9172 r
  u_record_commit_pc/U188/ZN (LVT_AOI22HDV1)            0.1152    0.0911     5.0083 f
  u_record_commit_pc/n2640 (net)                1                 0.0000     5.0083 f
  u_record_commit_pc/U41/A2 (LVT_NAND3HDV1)             0.1152    0.0000     5.0083 f
  u_record_commit_pc/U41/ZN (LVT_NAND3HDV1)             0.1153    0.0877     5.0961 r
  u_record_commit_pc/intr_pc[48] (net)          2                 0.0000     5.0961 r
  u_record_commit_pc/intr_pc[48] (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     5.0961 r
  intr_pc[48] (net)                                               0.0000     5.0961 r
  u_csr_reg/intr_pc[48] (ysyx_210746_csr_reg_0)                   0.0000     5.0961 r
  u_csr_reg/intr_pc[48] (net)                                     0.0000     5.0961 r
  u_csr_reg/U9/A1 (LVT_NAND2HDV1)                       0.1153    0.0000     5.0961 r
  u_csr_reg/U9/ZN (LVT_NAND2HDV1)                       0.1216    0.0651     5.1612 f
  u_csr_reg/n1666 (net)                         1                 0.0000     5.1612 f
  u_csr_reg/U36/A1 (LVT_NAND2HDV2)                      0.1216    0.0000     5.1612 f
  u_csr_reg/U36/ZN (LVT_NAND2HDV2)                      0.1038    0.0707     5.2319 r
  u_csr_reg/mepc_r_o[48] (net)                  3                 0.0000     5.2319 r
  u_csr_reg/mepc_r_o[48] (ysyx_210746_csr_reg_0)                  0.0000     5.2319 r
  mepc_r[48] (net)                                                0.0000     5.2319 r
  u_if_addr_gen/mepc_r[48] (ysyx_210746_if_addr_gen_0)            0.0000     5.2319 r
  u_if_addr_gen/mepc_r[48] (net)                                  0.0000     5.2319 r
  u_if_addr_gen/U413/A1 (LVT_NAND2HDV1)                 0.1038    0.0000     5.2319 r
  u_if_addr_gen/U413/ZN (LVT_NAND2HDV1)                 0.1053    0.0632     5.2952 f
  u_if_addr_gen/n2246 (net)                     1                 0.0000     5.2952 f
  u_if_addr_gen/U412/A1 (LVT_NAND2HDV2)                 0.1053    0.0000     5.2952 f
  u_if_addr_gen/U412/ZN (LVT_NAND2HDV2)                 0.1156    0.0864     5.3816 r
  u_if_addr_gen/if_addr_o[48] (net)             5                 0.0000     5.3816 r
  u_if_addr_gen/U2370/A2 (LVT_NAND2HDV1)                0.1156    0.0000     5.3816 r
  u_if_addr_gen/U2370/ZN (LVT_NAND2HDV1)                0.0916    0.0789     5.4605 f
  u_if_addr_gen/n2272 (net)                     2                 0.0000     5.4605 f
  u_if_addr_gen/U22/A1 (LVT_NOR2HDV2)                   0.0916    0.0000     5.4605 f
  u_if_addr_gen/U22/ZN (LVT_NOR2HDV2)                   0.2272    0.1470     5.6075 r
  u_if_addr_gen/n2327 (net)                     5                 0.0000     5.6075 r
  u_if_addr_gen/U2410/A2 (LVT_NAND3HDV2)                0.2272    0.0000     5.6075 r
  u_if_addr_gen/U2410/ZN (LVT_NAND3HDV2)                0.1915    0.1572     5.7647 f
  u_if_addr_gen/n2329 (net)                     1                 0.0000     5.7647 f
  u_if_addr_gen/U2411/A2 (LVT_NOR2HDV8)                 0.1915    0.0000     5.7647 f
  u_if_addr_gen/U2411/ZN (LVT_NOR2HDV8)                 0.1599    0.1262     5.8909 r
  u_if_addr_gen/n2397 (net)                    10                 0.0000     5.8909 r
  u_if_addr_gen/U2459/A1 (LVT_NAND3HDV2)                0.1599    0.0000     5.8909 r
  u_if_addr_gen/U2459/ZN (LVT_NAND3HDV2)                0.1181    0.0859     5.9769 f
  u_if_addr_gen/n2398 (net)                     1                 0.0000     5.9769 f
  u_if_addr_gen/U2460/A2 (LVT_XOR2HDV4)                 0.1181    0.0000     5.9769 f
  u_if_addr_gen/U2460/Z (LVT_XOR2HDV4)                  0.0447    0.1786     6.1555 r
  u_if_addr_gen/n2400 (net)                     1                 0.0000     6.1555 r
  u_if_addr_gen/U2462/A1 (LVT_OAI21HDV2)                0.0447    0.0000     6.1555 r
  u_if_addr_gen/U2462/ZN (LVT_OAI21HDV2)                0.1022    0.0484     6.2039 f
  u_if_addr_gen/n413 (net)                      1                 0.0000     6.2039 f
  u_if_addr_gen/if_addr_reg_63_/D (LVT_DQHDV2)          0.1022    0.0000     6.2039 f
  data arrival time                                                          6.2039
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_if_addr_gen/if_addr_reg_63_/CK (LVT_DQHDV2)                   0.0000     6.3500 r
  library setup time                                             -0.1443     6.2057
  data required time                                                         6.2057
  ------------------------------------------------------------------------------------
  data required time                                                         6.2057
  data arrival time                                                         -6.2039
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0018
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    936
    Unconnected ports (LINT-28)                                   287
    Feedthrough (LINT-29)                                         219
    Shorted outputs (LINT-31)                                     246
    Constant outputs (LINT-52)                                    184
Cells                                                              42
    Cells do not drive (LINT-1)                                    39
    Connected to power or ground (LINT-32)                          2
    Nets connected to multiple pins on same cell (LINT-33)          1
Nets                                                               25
    Unloaded nets (LINT-2)                                         25
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210746_axi_ctrl', cell 'C1066' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1606' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1607' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1611' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1615' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1616' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1620' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1621' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1625' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1626' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1630' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1631' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1635' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1636' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1644' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1666' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1674' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1681' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_clint', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_clint', cell 'C1512' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_csr_exe_bypass', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C953' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C954' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C956' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1150' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1151' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1152' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1153' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1154' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1155' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1156' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1157' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1158' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1159' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1160' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_dmem_ctrl', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_dmem_ctrl', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_record_commit_pc', cell 'C1874' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_record_commit_pc', cell 'C1906' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746', net 'wb_inst[7]' driven by pin 'u_mem_wb_reg/wb_inst[7]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[8]' driven by pin 'u_mem_wb_reg/wb_inst[8]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[9]' driven by pin 'u_mem_wb_reg/wb_inst[9]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[10]' driven by pin 'u_mem_wb_reg/wb_inst[10]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[11]' driven by pin 'u_mem_wb_reg/wb_inst[11]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[12]' driven by pin 'u_mem_wb_reg/wb_inst[12]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[13]' driven by pin 'u_mem_wb_reg/wb_inst[13]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[14]' driven by pin 'u_mem_wb_reg/wb_inst[14]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[15]' driven by pin 'u_mem_wb_reg/wb_inst[15]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[16]' driven by pin 'u_mem_wb_reg/wb_inst[16]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[17]' driven by pin 'u_mem_wb_reg/wb_inst[17]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[18]' driven by pin 'u_mem_wb_reg/wb_inst[18]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[19]' driven by pin 'u_mem_wb_reg/wb_inst[19]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[20]' driven by pin 'u_mem_wb_reg/wb_inst[20]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[21]' driven by pin 'u_mem_wb_reg/wb_inst[21]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[22]' driven by pin 'u_mem_wb_reg/wb_inst[22]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[23]' driven by pin 'u_mem_wb_reg/wb_inst[23]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[24]' driven by pin 'u_mem_wb_reg/wb_inst[24]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[25]' driven by pin 'u_mem_wb_reg/wb_inst[25]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[26]' driven by pin 'u_mem_wb_reg/wb_inst[26]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[27]' driven by pin 'u_mem_wb_reg/wb_inst[27]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[28]' driven by pin 'u_mem_wb_reg/wb_inst[28]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[29]' driven by pin 'u_mem_wb_reg/wb_inst[29]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[30]' driven by pin 'u_mem_wb_reg/wb_inst[30]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[31]' driven by pin 'u_mem_wb_reg/wb_inst[31]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_user_i' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_user_i' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_if_addr_gen', port 'if_resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_if_addr_gen', port 'if_resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[31]' is connected directly to output port 'imm[11]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[30]' is connected directly to output port 'imm[10]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[29]' is connected directly to output port 'imm[9]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[28]' is connected directly to output port 'imm[8]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[27]' is connected directly to output port 'imm[7]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[26]' is connected directly to output port 'imm[6]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[25]' is connected directly to output port 'imm[5]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[24]' is connected directly to output port 'imm[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[24]' is connected directly to output port 'rs2_r_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[23]' is connected directly to output port 'imm[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[23]' is connected directly to output port 'rs2_r_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[22]' is connected directly to output port 'imm[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[22]' is connected directly to output port 'rs2_r_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[21]' is connected directly to output port 'imm[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[21]' is connected directly to output port 'rs2_r_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[20]' is connected directly to output port 'imm[0]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[20]' is connected directly to output port 'rs2_r_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[19]' is connected directly to output port 'rs1_r_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[18]' is connected directly to output port 'rs1_r_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[17]' is connected directly to output port 'rs1_r_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[16]' is connected directly to output port 'rs1_r_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[15]' is connected directly to output port 'rs1_r_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[11]' is connected directly to output port 'rd_w_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[10]' is connected directly to output port 'rd_w_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[9]' is connected directly to output port 'rd_w_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[8]' is connected directly to output port 'rd_w_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[7]' is connected directly to output port 'rd_w_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[63]' is connected directly to output port 'dmem_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[62]' is connected directly to output port 'dmem_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[61]' is connected directly to output port 'dmem_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[60]' is connected directly to output port 'dmem_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[59]' is connected directly to output port 'dmem_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[58]' is connected directly to output port 'dmem_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[57]' is connected directly to output port 'dmem_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[56]' is connected directly to output port 'dmem_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[55]' is connected directly to output port 'dmem_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[54]' is connected directly to output port 'dmem_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[53]' is connected directly to output port 'dmem_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[52]' is connected directly to output port 'dmem_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[51]' is connected directly to output port 'dmem_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[50]' is connected directly to output port 'dmem_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[49]' is connected directly to output port 'dmem_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[48]' is connected directly to output port 'dmem_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[47]' is connected directly to output port 'dmem_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[46]' is connected directly to output port 'dmem_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[45]' is connected directly to output port 'dmem_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[44]' is connected directly to output port 'dmem_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[43]' is connected directly to output port 'dmem_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[42]' is connected directly to output port 'dmem_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[41]' is connected directly to output port 'dmem_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[40]' is connected directly to output port 'dmem_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[39]' is connected directly to output port 'dmem_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[38]' is connected directly to output port 'dmem_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[37]' is connected directly to output port 'dmem_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[36]' is connected directly to output port 'dmem_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[35]' is connected directly to output port 'dmem_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[34]' is connected directly to output port 'dmem_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[33]' is connected directly to output port 'dmem_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[32]' is connected directly to output port 'dmem_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[31]' is connected directly to output port 'dmem_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[30]' is connected directly to output port 'dmem_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[29]' is connected directly to output port 'dmem_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[28]' is connected directly to output port 'dmem_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[27]' is connected directly to output port 'dmem_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[26]' is connected directly to output port 'dmem_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[25]' is connected directly to output port 'dmem_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[24]' is connected directly to output port 'dmem_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[23]' is connected directly to output port 'dmem_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[22]' is connected directly to output port 'dmem_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[21]' is connected directly to output port 'dmem_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[20]' is connected directly to output port 'dmem_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[19]' is connected directly to output port 'dmem_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[18]' is connected directly to output port 'dmem_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[17]' is connected directly to output port 'dmem_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[16]' is connected directly to output port 'dmem_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[15]' is connected directly to output port 'dmem_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[14]' is connected directly to output port 'dmem_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[13]' is connected directly to output port 'dmem_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[12]' is connected directly to output port 'dmem_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[11]' is connected directly to output port 'dmem_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[10]' is connected directly to output port 'dmem_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[9]' is connected directly to output port 'dmem_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[8]' is connected directly to output port 'dmem_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[7]' is connected directly to output port 'dmem_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[6]' is connected directly to output port 'dmem_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[5]' is connected directly to output port 'dmem_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[4]' is connected directly to output port 'dmem_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[3]' is connected directly to output port 'dmem_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[2]' is connected directly to output port 'dmem_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[1]' is connected directly to output port 'dmem_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[0]' is connected directly to output port 'dmem_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[63]' is connected directly to output port 'sd_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[63]' is connected directly to output port 'ld_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[62]' is connected directly to output port 'sd_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[62]' is connected directly to output port 'ld_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[61]' is connected directly to output port 'sd_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[61]' is connected directly to output port 'ld_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[60]' is connected directly to output port 'sd_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[60]' is connected directly to output port 'ld_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[59]' is connected directly to output port 'sd_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[59]' is connected directly to output port 'ld_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[58]' is connected directly to output port 'sd_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[58]' is connected directly to output port 'ld_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[57]' is connected directly to output port 'sd_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[57]' is connected directly to output port 'ld_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[56]' is connected directly to output port 'sd_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[56]' is connected directly to output port 'ld_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[55]' is connected directly to output port 'sd_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[55]' is connected directly to output port 'ld_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[54]' is connected directly to output port 'sd_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[54]' is connected directly to output port 'ld_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[53]' is connected directly to output port 'sd_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[53]' is connected directly to output port 'ld_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[52]' is connected directly to output port 'sd_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[52]' is connected directly to output port 'ld_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[51]' is connected directly to output port 'sd_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[51]' is connected directly to output port 'ld_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[50]' is connected directly to output port 'sd_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[50]' is connected directly to output port 'ld_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[49]' is connected directly to output port 'sd_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[49]' is connected directly to output port 'ld_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[48]' is connected directly to output port 'sd_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[48]' is connected directly to output port 'ld_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[47]' is connected directly to output port 'sd_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[47]' is connected directly to output port 'ld_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[46]' is connected directly to output port 'sd_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[46]' is connected directly to output port 'ld_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[45]' is connected directly to output port 'sd_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[45]' is connected directly to output port 'ld_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[44]' is connected directly to output port 'sd_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[44]' is connected directly to output port 'ld_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[43]' is connected directly to output port 'sd_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[43]' is connected directly to output port 'ld_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[42]' is connected directly to output port 'sd_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[42]' is connected directly to output port 'ld_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[41]' is connected directly to output port 'sd_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[41]' is connected directly to output port 'ld_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[40]' is connected directly to output port 'sd_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[40]' is connected directly to output port 'ld_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[39]' is connected directly to output port 'sd_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[39]' is connected directly to output port 'ld_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[38]' is connected directly to output port 'sd_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[38]' is connected directly to output port 'ld_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[37]' is connected directly to output port 'sd_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[37]' is connected directly to output port 'ld_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[36]' is connected directly to output port 'sd_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[36]' is connected directly to output port 'ld_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[35]' is connected directly to output port 'sd_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[35]' is connected directly to output port 'ld_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[34]' is connected directly to output port 'sd_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[34]' is connected directly to output port 'ld_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[33]' is connected directly to output port 'sd_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[33]' is connected directly to output port 'ld_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[32]' is connected directly to output port 'sd_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[32]' is connected directly to output port 'ld_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[31]' is connected directly to output port 'sd_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[31]' is connected directly to output port 'ld_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[30]' is connected directly to output port 'sd_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[30]' is connected directly to output port 'ld_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[29]' is connected directly to output port 'sd_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[29]' is connected directly to output port 'ld_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[28]' is connected directly to output port 'sd_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[28]' is connected directly to output port 'ld_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[27]' is connected directly to output port 'sd_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[27]' is connected directly to output port 'ld_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[26]' is connected directly to output port 'sd_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[26]' is connected directly to output port 'ld_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[25]' is connected directly to output port 'sd_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[25]' is connected directly to output port 'ld_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[24]' is connected directly to output port 'sd_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[24]' is connected directly to output port 'ld_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[23]' is connected directly to output port 'sd_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[23]' is connected directly to output port 'ld_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[22]' is connected directly to output port 'sd_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[22]' is connected directly to output port 'ld_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[21]' is connected directly to output port 'sd_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[21]' is connected directly to output port 'ld_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[20]' is connected directly to output port 'sd_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[20]' is connected directly to output port 'ld_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[19]' is connected directly to output port 'sd_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[19]' is connected directly to output port 'ld_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[18]' is connected directly to output port 'sd_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[18]' is connected directly to output port 'ld_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[17]' is connected directly to output port 'sd_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[17]' is connected directly to output port 'ld_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[16]' is connected directly to output port 'sd_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[16]' is connected directly to output port 'ld_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[15]' is connected directly to output port 'sd_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[15]' is connected directly to output port 'ld_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[14]' is connected directly to output port 'sd_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[14]' is connected directly to output port 'ld_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[13]' is connected directly to output port 'sd_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[13]' is connected directly to output port 'ld_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[12]' is connected directly to output port 'sd_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[12]' is connected directly to output port 'ld_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[11]' is connected directly to output port 'sd_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[11]' is connected directly to output port 'ld_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[10]' is connected directly to output port 'sd_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[10]' is connected directly to output port 'ld_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[9]' is connected directly to output port 'sd_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[9]' is connected directly to output port 'ld_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[8]' is connected directly to output port 'sd_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[8]' is connected directly to output port 'ld_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[7]' is connected directly to output port 'sd_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[7]' is connected directly to output port 'ld_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[6]' is connected directly to output port 'sd_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[6]' is connected directly to output port 'ld_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[5]' is connected directly to output port 'sd_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[5]' is connected directly to output port 'ld_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[4]' is connected directly to output port 'sd_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[4]' is connected directly to output port 'ld_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[3]' is connected directly to output port 'sd_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[3]' is connected directly to output port 'ld_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[2]' is connected directly to output port 'sd_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[2]' is connected directly to output port 'ld_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[1]' is connected directly to output port 'sd_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[1]' is connected directly to output port 'ld_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[0]' is connected directly to output port 'sd_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[0]' is connected directly to output port 'ld_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[4]' is connected directly to output port 'imm[4]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[3]' is connected directly to output port 'imm[3]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[2]' is connected directly to output port 'imm[2]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[1]' is connected directly to output port 'imm[1]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[0]' is connected directly to output port 'imm[0]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[0]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[1]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[2]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[4]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[5]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[6]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[8]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[9]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[10]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[2]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[4]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[5]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[6]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[7]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[8]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[9]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[10]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[11]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[12]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[13]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[14]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[15]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[16]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[17]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[18]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[19]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[20]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[21]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[22]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[23]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[24]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[25]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[26]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[27]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[28]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[29]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[30]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[31]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[32]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[33]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[34]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[35]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[36]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[37]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[38]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[39]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[40]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[41]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[42]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[43]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[44]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[45]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[46]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[47]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[48]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[49]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[50]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[51]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[52]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[53]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[54]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[55]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[56]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[57]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[58]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[59]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[60]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[61]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[62]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[63]' is connected directly to output port 'sd_addr[63]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[62]' is connected directly to output port 'sd_addr[62]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[61]' is connected directly to output port 'sd_addr[61]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[60]' is connected directly to output port 'sd_addr[60]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[59]' is connected directly to output port 'sd_addr[59]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[58]' is connected directly to output port 'sd_addr[58]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[57]' is connected directly to output port 'sd_addr[57]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[56]' is connected directly to output port 'sd_addr[56]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[55]' is connected directly to output port 'sd_addr[55]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[54]' is connected directly to output port 'sd_addr[54]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[53]' is connected directly to output port 'sd_addr[53]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[52]' is connected directly to output port 'sd_addr[52]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[51]' is connected directly to output port 'sd_addr[51]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[50]' is connected directly to output port 'sd_addr[50]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[49]' is connected directly to output port 'sd_addr[49]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[48]' is connected directly to output port 'sd_addr[48]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[47]' is connected directly to output port 'sd_addr[47]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[46]' is connected directly to output port 'sd_addr[46]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[45]' is connected directly to output port 'sd_addr[45]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[44]' is connected directly to output port 'sd_addr[44]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[43]' is connected directly to output port 'sd_addr[43]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[42]' is connected directly to output port 'sd_addr[42]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[41]' is connected directly to output port 'sd_addr[41]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[40]' is connected directly to output port 'sd_addr[40]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[39]' is connected directly to output port 'sd_addr[39]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[38]' is connected directly to output port 'sd_addr[38]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[37]' is connected directly to output port 'sd_addr[37]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[36]' is connected directly to output port 'sd_addr[36]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[35]' is connected directly to output port 'sd_addr[35]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[34]' is connected directly to output port 'sd_addr[34]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[33]' is connected directly to output port 'sd_addr[33]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[32]' is connected directly to output port 'sd_addr[32]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[31]' is connected directly to output port 'sd_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[30]' is connected directly to output port 'sd_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[29]' is connected directly to output port 'sd_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[28]' is connected directly to output port 'sd_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[27]' is connected directly to output port 'sd_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[26]' is connected directly to output port 'sd_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[25]' is connected directly to output port 'sd_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[24]' is connected directly to output port 'sd_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[23]' is connected directly to output port 'sd_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[22]' is connected directly to output port 'sd_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[21]' is connected directly to output port 'sd_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[20]' is connected directly to output port 'sd_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[19]' is connected directly to output port 'sd_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[18]' is connected directly to output port 'sd_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[17]' is connected directly to output port 'sd_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[16]' is connected directly to output port 'sd_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[15]' is connected directly to output port 'sd_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[14]' is connected directly to output port 'sd_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[13]' is connected directly to output port 'sd_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[12]' is connected directly to output port 'sd_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[11]' is connected directly to output port 'sd_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[10]' is connected directly to output port 'sd_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[9]' is connected directly to output port 'sd_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[8]' is connected directly to output port 'sd_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[7]' is connected directly to output port 'sd_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[6]' is connected directly to output port 'sd_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[5]' is connected directly to output port 'sd_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[4]' is connected directly to output port 'sd_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[3]' is connected directly to output port 'sd_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[2]' is connected directly to output port 'sd_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[1]' is connected directly to output port 'sd_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[0]' is connected directly to output port 'sd_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_size_ctrl', output port 'axi_ar_size[2]' is connected directly to output port 'axi_aw_size[2]'. (LINT-31)
Warning: In design 'ysyx_210746', a pin on submodule 'u_axi_ctrl' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'axi_b_user_i' is connected to logic 0. 
Warning: In design 'ysyx_210746', a pin on submodule 'u_axi_ctrl' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'axi_r_user_i' is connected to logic 0. 
Warning: In design 'ysyx_210746', the same net is connected to more than one pin on submodule 'u_axi_ctrl'. (LINT-33)
   Net '*Logic0*' is connected to pins 'axi_b_user_i', 'axi_r_user_i''.
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210746_if_addr_gen', output port 'if_valid' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210746_id_stage', output port 'inst_data[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_size_ctrl', output port 'axi_ar_size[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_size_ctrl', output port 'axi_aw_size[2]' is connected directly to 'logic 0'. (LINT-52)
1
