library ieee;
use ieee.std_logic_1164.all;
entity half_adder is
port (a,b: in std_logic;
sum, carry: out std_logic);
end half_adder;
architecture arch of half_adder is
begin
sum <= a xor b;
carry <= a and b;
end arch;
library ieee;
use ieee.std_logic_1164.all;
entity half_adder_simple_tb is
end half_adder_simple_tb;
architecture tb of half_adder_simple_tb is
signal a,b: std_logic;
signal sum,carry: std_logic;
begin
UUT : entity work.half_adder port map (a => a , b => b, sum => sum, carry => carry);
a <= '0' , '1' after 20 ns, '0' after 40 ns, '1' after 60 ns;
b <= '0' ,'1' after 40 ns;
end tb;
