{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711520060314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711520060314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 00:14:20 2024 " "Processing started: Wed Mar 27 00:14:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711520060314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711520060314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Risc_V_Multiciclo -c Risc_V_Multiciclo --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Risc_V_Multiciclo -c Risc_V_Multiciclo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711520060315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711520061366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711520061366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_register_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_register_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Register_Decoder " "Found entity 1: Tx_Register_Decoder" {  } { { "src/Tx_Register_Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_TX_Reg_In UART_Tx_Reg_In UART_Register_Decode.v(4) " "Verilog HDL Declaration information at UART_Register_Decode.v(4): object \"UART_TX_Reg_In\" differs only in case from object \"UART_Tx_Reg_In\" in the same scope" {  } { { "src/UART_Register_Decode.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711520074872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_register_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_register_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Register_Decode " "Found entity 1: UART_Register_Decode" {  } { { "src/UART_Register_Decode.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Rx " "Found entity 1: UART_Tx_Rx" {  } { { "src/UART_Tx_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_register_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_register_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_Register_Decoder " "Found entity 1: Rx_Register_Decoder" {  } { { "src/Rx_Register_Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Rx_Register_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_register_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_register_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Register_Encoder " "Found entity 1: Tx_Register_Encoder" {  } { { "src/Tx_Register_Encoder.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Rx_TB " "Found entity 1: UART_Tx_Rx_TB" {  } { { "src/UART_Tx_Rx_TB.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_full_duplex.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_full_duplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Full_Duplex " "Found entity 1: UART_Full_Duplex" {  } { { "src/UART_Full_Duplex.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "src/UART_Tx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bit_rate_pulse_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bit_rate_pulse_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse_Tx " "Found entity 1: Bit_Rate_Pulse_Tx" {  } { { "src/Bit_Rate_Pulse_Tx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse_Tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Tx_Fsm " "Found entity 1: Uart_Tx_Fsm" {  } { { "src/Uart_Tx_Fsm.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoderbindec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoderbindec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_bin_hex_7seg " "Found entity 1: decoder_bin_hex_7seg" {  } { { "src/DecoderBinDec7seg.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/DecoderBinDec7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serializer " "Found entity 1: Serializer" {  } { { "src/Serializer.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Serializer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_param_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_param_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param_Tx " "Found entity 1: Counter_Param_Tx" {  } { { "src/Counter_Param_Tx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param_Tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx_TB " "Found entity 1: UART_Rx_TB" {  } { { "src/UART_Rx_TB.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx_TB.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "src/UART_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_register_r_param.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_register_r_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "src/Shift_Register_R_Param.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Register_R_Param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_param.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Param " "Found entity 1: Reg_Param" {  } { { "src/Reg_Param.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Reg_Param.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/heard_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/heard_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Heard_Bit " "Found entity 1: Heard_Bit" {  } { { "src/Heard_Bit.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Heard_Bit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "src/FSM_UART_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FSM_UART_Rx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ff_d_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ff_d_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_enable " "Found entity 1: FF_D_enable" {  } { { "src/FF_D_enable.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FF_D_enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "src/Counter_Param.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "src/Bit_Rate_Pulse.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_tb " "Found entity 1: UART_Tx_tb" {  } { { "src/UART_Tx_tb.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "src/Sign_Extend.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_2 " "Found entity 1: Shift_Left_2" {  } { { "src/Shift_Left_2.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v_multi_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v_multi_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Multi_Cycle " "Found entity 1: RISC_V_Multi_Cycle" {  } { { "src/RISC_V_Multi_Cycle.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "src/Register_File.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "src/Register.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "src/Program_Memory.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux32x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux32x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32x1 " "Found entity 1: Mux32x1" {  } { { "src/Mux32x1.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux32x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "src/Mux4x1.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux3x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux3x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3x1 " "Found entity 1: Mux3x1" {  } { { "src/Mux3x1.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux3x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "src/Mux2x1.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory_system.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_System " "Found entity 1: Memory_System" {  } { { "src/Memory_System.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Decoder " "Found entity 1: Instr_Decoder" {  } { { "src/Instr_Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Instr_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "src/Extend.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/device_select.v 1 1 " "Found 1 design units, including 1 entities, in source file src/device_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 Device_Select " "Found entity 1: Device_Select" {  } { { "src/Device_Select.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "src/Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "src/Data_Path.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "src/Data_Memory.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "src/Control_Unit.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Signals " "Found entity 1: Control_Signals" {  } { { "src/Control_Signals.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Signals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "src/ALU_Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v_multi_cycle_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v_multi_cycle_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Multi_Cycle_Processor " "Found entity 1: RISC_V_Multi_Cycle_Processor" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_TX UART_Tx Device_Selector.v(4) " "Verilog HDL Declaration information at Device_Selector.v(4): object \"UART_TX\" differs only in case from object \"UART_Tx\" in the same scope" {  } { { "src/Device_Selector.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711520074948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_RX UART_Rx Device_Selector.v(5) " "Verilog HDL Declaration information at Device_Selector.v(5): object \"UART_RX\" differs only in case from object \"UART_Rx\" in the same scope" {  } { { "src/Device_Selector.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711520074948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_TX_O UART_Tx_o Device_Selector.v(7) " "Verilog HDL Declaration information at Device_Selector.v(7): object \"UART_TX_O\" differs only in case from object \"UART_Tx_o\" in the same scope" {  } { { "src/Device_Selector.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711520074948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/device_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/device_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Device_Selector " "Found entity 1: Device_Selector" {  } { { "src/Device_Selector.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v_multi_cycle_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v_multi_cycle_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Multi_Cycle_Processor_TB " "Found entity 1: RISC_V_Multi_Cycle_Processor_TB" {  } { { "src/RISC_V_Multi_Cycle_Processor_TB.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Mux " "Found entity 1: Register_Mux" {  } { { "src/Register_Mux.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711520074951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711520074951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset UART_Tx_Rx.v(55) " "Verilog HDL Implicit Net warning at UART_Tx_Rx.v(55): created implicit net for \"reset\"" {  } { { "src/UART_Tx_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711520074951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Multi_Cycle_Processor " "Elaborating entity \"RISC_V_Multi_Cycle_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711520075021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_V_Multi_Cycle RISC_V_Multi_Cycle:RISC_V " "Elaborating entity \"RISC_V_Multi_Cycle\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\"" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "RISC_V" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control " "Elaborating entity \"Control_Unit\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\"" {  } { { "src/RISC_V_Multi_Cycle.v" "Control" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Signals RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|Control_Signals:State_and_Signals " "Elaborating entity \"Control_Signals\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|Control_Signals:State_and_Signals\"" {  } { { "src/Control_Unit.v" "State_and_Signals" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|ALU_Decoder:Operation " "Elaborating entity \"ALU_Decoder\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|ALU_Decoder:Operation\"" {  } { { "src/Control_Unit.v" "Operation" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075059 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Control ALU_Decoder.v(24) " "Verilog HDL Always Construct warning at ALU_Decoder.v(24): variable \"Control\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/ALU_Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711520075064 "|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|ALU_Decoder:Operation"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU_Decoder.v(31) " "Verilog HDL Case Statement warning at ALU_Decoder.v(31): case item expression covers a value already covered by a previous case item" {  } { { "src/ALU_Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v" 31 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1711520075064 "|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|ALU_Decoder:Operation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Decoder RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|Instr_Decoder:Instant_Dec " "Elaborating entity \"Instr_Decoder\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|Instr_Decoder:Instant_Dec\"" {  } { { "src/Control_Unit.v" "Instant_Dec" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Path RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath " "Elaborating entity \"Data_Path\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\"" {  } { { "src/RISC_V_Multi_Cycle.v" "DataPath" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register:Program_Counter " "Elaborating entity \"Register\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register:Program_Counter\"" {  } { { "src/Data_Path.v" "Program_Counter" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Mux2x1:Instr_or_Data " "Elaborating entity \"Mux2x1\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Mux2x1:Instr_or_Data\"" {  } { { "src/Data_Path.v" "Instr_or_Data" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_System RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM " "Elaborating entity \"Memory_System\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\"" {  } { { "src/Data_Path.v" "ROM_RAM" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Program_Memory:ROM " "Elaborating entity \"Program_Memory\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Program_Memory:ROM\"" {  } { { "src/Memory_System.v" "ROM" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075115 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "14 0 63 Program_Memory.v(15) " "Verilog HDL warning at Program_Memory.v(15): number of words (14) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "src/Program_Memory.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1711520075123 "|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(12) " "Net \"rom.data_a\" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "src/Program_Memory.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1711520075123 "|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(12) " "Net \"rom.waddr_a\" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "src/Program_Memory.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1711520075124 "|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(12) " "Net \"rom.we_a\" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "src/Program_Memory.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1711520075124 "|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Data_Memory:RAM " "Elaborating entity \"Data_Memory\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Data_Memory:RAM\"" {  } { { "src/Memory_System.v" "RAM" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Device_Select RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Device_Select:DEV_SEL " "Elaborating entity \"Device_Select\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Device_Select:DEV_SEL\"" {  } { { "src/Memory_System.v" "DEV_SEL" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075133 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Device_Select.v(34) " "Verilog HDL Case Statement warning at Device_Select.v(34): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src/Device_Select.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v" 34 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1711520075144 "|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Mux RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Device_Select:DEV_SEL\|Register_Mux:Reg_Mux_Write_Read " "Elaborating entity \"Register_Mux\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Device_Select:DEV_SEL\|Register_Mux:Reg_Mux_Write_Read\"" {  } { { "src/Device_Select.v" "Reg_Mux_Write_Read" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register:Instruction_Register " "Elaborating entity \"Register\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register:Instruction_Register\"" {  } { { "src/Data_Path.v" "Instruction_Register" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File " "Elaborating entity \"Register_File\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\"" {  } { { "src/Data_Path.v" "Reg_File" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Decoder:DEC " "Elaborating entity \"Decoder\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Decoder:DEC\"" {  } { { "src/Register_File.v" "DEC" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32x1 RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Mux32x1:Rrs " "Elaborating entity \"Mux32x1\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Mux32x1:Rrs\"" {  } { { "src/Register_File.v" "Rrs" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Sign_Extend:Sign_Ext " "Elaborating entity \"Sign_Extend\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Sign_Extend:Sign_Ext\"" {  } { { "src/Data_Path.v" "Sign_Ext" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3x1 RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Mux3x1:A_Input " "Elaborating entity \"Mux3x1\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Mux3x1:A_Input\"" {  } { { "src/Data_Path.v" "A_Input" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|ALU:ALU\"" {  } { { "src/Data_Path.v" "ALU" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx_Rx UART_Tx_Rx:UART " "Elaborating entity \"UART_Tx_Rx\" for hierarchy \"UART_Tx_Rx:UART\"" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "UART" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_Tx_Rx.v(46) " "Verilog HDL assignment warning at UART_Tx_Rx.v(46): truncated value with size 32 to match size of target (1)" {  } { { "src/UART_Tx_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711520075252 "|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Full_Duplex UART_Tx_Rx:UART\|UART_Full_Duplex:UART " "Elaborating entity \"UART_Full_Duplex\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\"" {  } { { "src/UART_Tx_Rx.v" "UART" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\"" {  } { { "src/UART_Full_Duplex.v" "UART_Rx_i" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Shift_Register_R_Param:shift_reg " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Shift_Register_R_Param:shift_reg\"" {  } { { "src/UART_Rx.v" "shift_reg" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Reg_Param:rx_Data_reg " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Reg_Param:rx_Data_reg\"" {  } { { "src/UART_Rx.v" "rx_Data_reg" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_enable UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|FF_D_enable:ff_par " "Elaborating entity \"FF_D_enable\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|FF_D_enable:ff_par\"" {  } { { "src/UART_Rx.v" "ff_par" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "src/UART_Rx.v" "BR_pulse" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|FSM_UART_Rx:FSM_Rx " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|FSM_UART_Rx:FSM_Rx\"" {  } { { "src/UART_Rx.v" "FSM_Rx" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Counter_Param:Counter_bits " "Elaborating entity \"Counter_Param\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Counter_Param:Counter_bits\"" {  } { { "src/UART_Rx.v" "Counter_bits" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Heard_Bit UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Heard_Bit:design_monitor " "Elaborating entity \"Heard_Bit\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Heard_Bit:design_monitor\"" {  } { { "src/UART_Rx.v" "design_monitor" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i " "Elaborating entity \"UART_Tx\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\"" {  } { { "src/UART_Full_Duplex.v" "UART_Tx_i" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param_Tx UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Counter_Param_Tx:Counter_Param_Tx_i " "Elaborating entity \"Counter_Param_Tx\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Counter_Param_Tx:Counter_Param_Tx_i\"" {  } { { "src/UART_Tx.v" "Counter_Param_Tx_i" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse_Tx UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Bit_Rate_Pulse_Tx:Bit_Rate_Pulse_Tx_i " "Elaborating entity \"Bit_Rate_Pulse_Tx\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Bit_Rate_Pulse_Tx:Bit_Rate_Pulse_Tx_i\"" {  } { { "src/UART_Tx.v" "Bit_Rate_Pulse_Tx_i" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Tx_Fsm UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Uart_Tx_Fsm:Uart_Tx_Fsm_i " "Elaborating entity \"Uart_Tx_Fsm\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Uart_Tx_Fsm:Uart_Tx_Fsm_i\"" {  } { { "src/UART_Tx.v" "Uart_Tx_Fsm_i" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serializer UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Serializer:Serializer_i " "Elaborating entity \"Serializer\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Serializer:Serializer_i\"" {  } { { "src/UART_Tx.v" "Serializer_i" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Register_Decode UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg " "Elaborating entity \"UART_Register_Decode\" for hierarchy \"UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\"" {  } { { "src/UART_Tx_Rx.v" "UART_Reg" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_Register_Decode.v(60) " "Verilog HDL assignment warning at UART_Register_Decode.v(60): truncated value with size 32 to match size of target (1)" {  } { { "src/UART_Register_Decode.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711520075381 "|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx_Register_Decoder UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Rx_Register_Decoder:Rx_Decoder " "Elaborating entity \"Rx_Register_Decoder\" for hierarchy \"UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Rx_Register_Decoder:Rx_Decoder\"" {  } { { "src/UART_Register_Decode.v" "Rx_Decoder" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Rx_Register_Decoder:Rx_Decoder\|Reg_Param:UART_RX_Register " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Rx_Register_Decoder:Rx_Decoder\|Reg_Param:UART_RX_Register\"" {  } { { "src/Rx_Register_Decoder.v" "UART_RX_Register" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Rx_Register_Decoder.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_Register_Encoder UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Tx_Register_Encoder:Tx_Encoder " "Elaborating entity \"Tx_Register_Encoder\" for hierarchy \"UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Tx_Register_Encoder:Tx_Encoder\"" {  } { { "src/UART_Register_Decode.v" "Tx_Encoder" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_Register_Decoder UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Tx_Register_Decoder:Tx_Decoder " "Elaborating entity \"Tx_Register_Decoder\" for hierarchy \"UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Tx_Register_Decoder:Tx_Decoder\"" {  } { { "src/UART_Register_Decode.v" "Tx_Decoder" { Text "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711520075399 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1711520075696 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/output_files/Risc_V_Multiciclo.map.smsg " "Generated suppressed messages file C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/output_files/Risc_V_Multiciclo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1711520075739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711520075759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 00:14:35 2024 " "Processing ended: Wed Mar 27 00:14:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711520075759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711520075759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711520075759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711520075759 ""}
