

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11'
================================================================
* Date:           Sun Sep  3 07:20:25 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9224|     9224|  92.240 us|  92.240 us|  9224|  9224|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i11_l_j11  |     9222|     9222|         8|          1|          1|  9216|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1084|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     668|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     668|   1284|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln1150_fu_446_p2      |         +|   0|  0|   32|          25|           6|
    |add_ln1159_fu_487_p2      |         +|   0|  0|   39|          32|           6|
    |add_ln1170_fu_560_p2      |         +|   0|  0|    8|           8|           8|
    |add_ln230_2_fu_191_p2     |         +|   0|  0|   17|          14|           1|
    |add_ln230_fu_203_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln231_fu_267_p2       |         +|   0|  0|   13|          10|           1|
    |add_ln233_fu_261_p2       |         +|   0|  0|   14|          14|          14|
    |lsb_index_fu_379_p2       |         +|   0|  0|   39|          32|           6|
    |m_11_fu_521_p2            |         +|   0|  0|   71|          64|          64|
    |v133_fu_301_p2            |         +|   0|  0|   32|          25|          25|
    |sub_ln1145_fu_361_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1148_fu_400_p2      |         -|   0|  0|   13|           5|           5|
    |sub_ln1165_fu_555_p2      |         -|   0|  0|    8|           4|           8|
    |sub_ln233_fu_251_p2       |         -|   0|  0|   14|          14|          14|
    |tmp_V_fu_320_p2           |         -|   0|  0|   32|           1|          25|
    |a_fu_426_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln1150_fu_458_p2      |       and|   0|  0|    2|           1|           1|
    |p_Result_56_fu_415_p2     |       and|   0|  0|   25|          25|          25|
    |icmp_ln1136_fu_315_p2     |      icmp|   0|  0|   15|          25|           1|
    |icmp_ln1147_fu_394_p2     |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1148_fu_420_p2     |      icmp|   0|  0|   15|          25|           1|
    |icmp_ln1159_fu_478_p2     |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln230_fu_185_p2      |      icmp|   0|  0|   12|          14|          14|
    |icmp_ln231_fu_209_p2      |      icmp|   0|  0|   11|          10|          10|
    |lshr_ln1148_fu_409_p2     |      lshr|   0|  0|   71|           2|          25|
    |lshr_ln1159_fu_496_p2     |      lshr|   0|  0|  182|          64|          64|
    |or_ln1150_fu_464_p2       |        or|   0|  0|    2|           1|           1|
    |m_10_fu_511_p3            |    select|   0|  0|   64|           1|          64|
    |select_ln1144_fu_548_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln230_1_fu_223_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln230_fu_215_p3    |    select|   0|  0|   10|           1|           1|
    |tmp_V_6_fu_325_p3         |    select|   0|  0|   25|           1|          25|
    |v134_fu_593_p3            |    select|   0|  0|   32|           1|           1|
    |shl_ln1160_fu_505_p2      |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln1150_fu_440_p2      |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1084|         560|         531|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i11_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j11_load               |   9|          2|   10|         20|
    |i11_fu_120                              |   9|          2|    4|          8|
    |indvar_flatten20_fu_124                 |   9|          2|   14|         28|
    |j11_fu_116                              |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   58|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln233_reg_625                 |  14|   0|   14|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i11_fu_120                        |   4|   0|    4|          0|
    |icmp_ln1136_reg_658               |   1|   0|    1|          0|
    |icmp_ln1159_reg_701               |   1|   0|    1|          0|
    |indvar_flatten20_fu_124           |  14|   0|   14|          0|
    |j11_fu_116                        |  10|   0|   10|          0|
    |l_reg_670                         |  32|   0|   32|          0|
    |l_reg_670_pp0_iter4_reg           |  32|   0|   32|          0|
    |m_12_reg_706                      |  63|   0|   63|          0|
    |or_ln_reg_696                     |   1|   0|    2|          1|
    |p_Result_58_reg_711               |   1|   0|    1|          0|
    |p_Result_60_reg_652               |   1|   0|    1|          0|
    |sub_ln1145_reg_675                |  32|   0|   32|          0|
    |sub_ln1145_reg_675_pp0_iter4_reg  |  32|   0|   32|          0|
    |tmp_V_6_reg_663                   |  25|   0|   25|          0|
    |tmp_V_6_reg_663_pp0_iter4_reg     |  25|   0|   25|          0|
    |trunc_ln1144_reg_691              |   8|   0|    8|          0|
    |trunc_ln1145_reg_681              |  25|   0|   25|          0|
    |trunc_ln1148_reg_686              |   5|   0|    5|          0|
    |v133_reg_645                      |  25|   0|   25|          0|
    |v134_reg_716                      |  32|   0|   32|          0|
    |zext_ln233_4_reg_630              |  14|   0|   64|         50|
    |icmp_ln1136_reg_658               |  64|  32|    1|          0|
    |p_Result_60_reg_652               |  64|  32|    1|          0|
    |trunc_ln1144_reg_691              |  64|  32|    8|          0|
    |zext_ln233_4_reg_630              |  64|  32|   64|         50|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 668| 128|  537|        101|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11|  return value|
|v242_address0    |  out|   14|   ap_memory|                                     v242|         array|
|v242_ce0         |  out|    1|   ap_memory|                                     v242|         array|
|v242_q0          |   in|   24|   ap_memory|                                     v242|         array|
|v264_V_address0  |  out|   14|   ap_memory|                                   v264_V|         array|
|v264_V_ce0       |  out|    1|   ap_memory|                                   v264_V|         array|
|v264_V_q0        |   in|   24|   ap_memory|                                   v264_V|         array|
|v265_address0    |  out|   14|   ap_memory|                                     v265|         array|
|v265_ce0         |  out|    1|   ap_memory|                                     v265|         array|
|v265_we0         |  out|    1|   ap_memory|                                     v265|         array|
|v265_d0          |  out|   32|   ap_memory|                                     v265|         array|
+-----------------+-----+-----+------------+-----------------------------------------+--------------+

