/// RISC-V execution environment interface
package eei {
    /* integer register length */
    const XLEN: u32 = 32;
    /* instruction max length */
    const ILEN: u32 = 32;

    // memory data width
    const MEM_DATA_WIDTH: u32 = 32;
    // memory address width
    const MEM_ADDR_WIDTH: u32 = 16;

    type UIntX  = logic<XLEN>;
    type UInt32 = logic<32>  ;
    type UInt64 = logic<64>  ;
    type Inst   = logic<ILEN>;
    type Addr   = logic<XLEN>;
}
