// Seed: 1932275961
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(id_3) begin : LABEL_0
    #1;
  end
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output supply0 id_2
);
  id_4 :
  assert property (@(posedge (id_1)) ~{(1'b0 ~^ id_4) == 1{id_1 | id_1}})
  else $display(1 * id_4 * 1 * 1 * id_1 - 1'h0);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
