# //  ModelSim SE-64 2021.1 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jspac@DESKTOP-OSMOMUR.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is jspac@DESKTOP-OSMOMUR.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is jspac@DESKTOP-OSMOMUR.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is jspac@DESKTOP-OSMOMUR.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is jspac@DESKTOP-OSMOMUR.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 23:13:17 on Mar 21,2023
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module loaddec
# -- Compiling module storedec
# -- Compiling module branchdec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module PCadder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module shift12
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module loadalu
# -- Compiling module storealu
# -- Compiling module branchalu
# -- Compiling module regfile
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 23:13:17 on Mar 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 23:13:17 on Mar 21,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=1501, type=RAM at location riscv_single.sv:515
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.loaddec(fast)
# Loading work.storedec(fast)
# Loading work.branchdec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.branchalu(fast)
# Loading work.PCadder(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.storealu(fast)
# Loading work.shift12(fast)
# Loading work.loadalu(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'Load'. The port definition is at: riscv_single.sv(139).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'Store'. The port definition is at: riscv_single.sv(139).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'uppImm'. The port definition is at: riscv_single.sv(140).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'ALUControl'. The port definition is at: riscv_single.sv(142).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'branchctrl'. The port definition is at: riscv_single.sv(143).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ALUSrc'. The port definition is at: riscv_single.sv(144).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c File: riscv_single.sv Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'loadctrl'. The port definition is at: riscv_single.sv(348).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 126
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'Jump'. The port definition is at: riscv_single.sv(349).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 126
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jspac  Hostname: DESKTOP-OSMOMUR  ProcessID: 15824
#           Attempting to use alternate WLF file "./wlftb0vrs9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb0vrs9
# Simulation succeeded
# ** Note: $stop    : riscv_single.sv(91)
#    Time: 205 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_single.sv line 91
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# End time: 23:14:02 on Mar 21,2023, Elapsed time: 0:00:45
# Errors: 1, Warnings: 10
