#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Feb 21 16:41:59 2018
# Process ID: 8836
# Current directory: C:/Users/yangjiel/Desktop/VGA_mem_mapped-master/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8872 C:\Users\yangjiel\Desktop\VGA_mem_mapped-master\project_2\project_2.xpr
# Log file: C:/Users/yangjiel/Desktop/VGA_mem_mapped-master/project_2/vivado.log
# Journal file: C:/Users/yangjiel/Desktop/VGA_mem_mapped-master/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yangjiel/Desktop/VGA_mem_mapped-master/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yangjiel/Desktop/VGA_mem_mapped-master/project_audio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 818.855 ; gain = 92.070
update_compile_order -fileset sources_1
open_bd_design {C:/Users/yangjiel/Desktop/VGA_mem_mapped-master/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- sfu.ca:user:audio_testbench:1.0 - audio_testbench_0
Successfully read diagram <design_1> from BD file <C:/Users/yangjiel/Desktop/VGA_mem_mapped-master/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 893.871 ; gain = 67.563
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 21 16:44:08 2018...
