;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SLT 20, @12
	CMP @-127, 100
	JMP <127, 106
	CMP @-127, 100
	CMP @-127, 100
	JMZ -7, @-20
	JMZ 110, 9
	JMZ 110, 9
	CMP @127, 105
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB -207, <-120
	JMN 0, #-4
	SUB -207, <-120
	SPL 0, #-4
	DJN 20, <12
	SUB 20, @12
	JMZ @270, @1
	CMP @121, 106
	ADD #-370, <1
	JMZ 110, 9
	JMZ 110, 9
	ADD #-270, <1
	SUB 36, -78
	SLT 120, @12
	DJN 20, <12
	SLT #270, <0
	CMP -702, -10
	SUB 36, -78
	SUB 20, @12
	DJN 0, #-4
	SPL 0, #-4
	SPL 0, #-4
	MOV 110, 9
	JMZ 110, 9
	CMP -207, <-120
	JMZ 110, 9
	SPL 0, #-4
	MOV -1, <-20
	SUB 30, 1
	SUB -207, <-120
	MOV -7, <-20
	CMP -207, <-120
