// Seed: 1398111639
module module_0 (
    output tri  id_0,
    input  wand id_1,
    output wire id_2
);
  wire id_4;
  module_2(
      id_1, id_2, id_1, id_2, id_1, id_1, id_1, id_1, id_1, id_1, id_0, id_1, id_2, id_2, id_1, id_1
  );
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    output wire id_2,
    output tri0 id_3,
    input  wire id_4,
    output tri0 id_5,
    input  tri1 id_6,
    output wor  id_7
);
  assign id_2 = 1;
  wire id_9;
  wire id_10;
  module_0(
      id_5, id_0, id_7
  );
  wire id_11, id_12;
endmodule
module module_2 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2,
    output tri id_3,
    input uwire id_4,
    input wand id_5,
    input wand id_6,
    input tri id_7,
    input wire id_8,
    input uwire id_9,
    output tri0 id_10,
    input supply1 id_11,
    output wire id_12,
    output wire id_13,
    input wor id_14
    , id_17,
    input tri0 id_15
);
  assign id_3 = 1;
endmodule
