<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>vispHPGlob</title></head>
<body>
<p><a NAME="vispHPGlob">"vispHPGlob"<p></p>
</a></p>
<p><a HREF="#HP_INTR">INTERFACE: HP_INTR</a></p>
<p><a HREF="#HP_DBUG">INTERFACE: HP_DBUG</a></p>
<p><a HREF="#HP_CLKG">INTERFACE: HP_CLKG</a></p>
<p><a HREF="#HP_RSET">INTERFACE: HP_RSET</a></p>
<p><a HREF="#IPICHCT">INTERFACE: IPICHCT</a></p>
<p><a HREF="#IPIMUTE">INTERFACE: IPIMUTE</a></p>
<p><a HREF="#HPGLOB">INTERFACE: HPGLOB</a></p>
<p><a NAME="HP_INTR"><p></p>
<a HREF="#vispHPGlob">HP_INTR</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>HP_INTR</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><h1>ENB</h1>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="HP_INTR_ENB_CTRL">CTRL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Interrupt Enable. Bit wise mapping given below<p></p>
0 : Reserved<p></p>
1 : Reserved<p></p>
2 : Reserved<p></p>
3 : Reserved<p></p>
4 : Reserved<p></p>
5 : Reserved<p></p>
6 : Reserved<p></p>
7 : Reserved<p></p>
8 : Reserved<p></p>
9 : Reserved<p></p>
10 : Reserved<p></p>
11 : Reserved<p></p>
12 : Reserved<p></p>
13 : Reserved<p></p>
14 : Reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:15]</p>
</td>
<td><p>%%</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="HP_INTR_RSVDx0_b15"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="HP_INTR_STS">STS</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="HP_INTR_STS_READ">READ</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Interrupt Status. Bit wise mapping given below<p></p>
0 : Reserved<p></p>
1 : Reserved<p></p>
2 : Reserved<p></p>
3 : Reserved<p></p>
4 : Reserved<p></p>
5 : Reserved<p></p>
6 : Reserved<p></p>
7 : Reserved<p></p>
8 : Reserved<p></p>
9 : Reserved<p></p>
10 : Reserved<p></p>
11 : Reserved<p></p>
12 : Reserved<p></p>
13 : Reserved<p></p>
14 : Reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:15]</p>
</td>
<td><p>%%</p>
</td>
<td><p>17</p>
</td>
<td><p><a NAME="HP_INTR_RSVDx4_b15"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="HP_DBUG"><p></p>
<a HREF="#vispHPGlob">HP_DBUG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>HP_DBUG</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="HP_DBUG_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="HP_DBUG_CTRL_CFG">CFG</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>VISP debug control [7:0] :<p></p>
1: csiRx2_debugBus</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="HP_DBUG_RSVDx0_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="HP_CLKG"><p></p>
<a HREF="#vispHPGlob">HP_CLKG</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>HP_CLKG</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="HP_CLKG_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="HP_CLKG_CTRL_CFG">CFG</a></p>
</td>
<td><p>0x3FFFFF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0:csi2rx1_cfgClkg =CFG Clock Gate to CSIRX2<p></p>
1:dphy_cfgClk_cg =CFG Clock Gate to DPHY<p></p>
2:vidmute_cfgClkg =CFG Clock Gate to VideoMute<p></p>
3:ispfull_cfgClkg =CFG Clock Gate to ISPFULL<p></p>
4:dewarp_cfgClkg =CFG Clock Gate to DEWARP<p></p>
5:vencod_cfgClkg =CFG Clock Gate to VENCOD<p></p>
6:ispfull_sysClkg =SYS Clock Gate to ISPFULL<p></p>
7:dewarp_sysClkg =SYS Clock Gate to DEWARP<p></p>
8:vencod_sysClkg =SYS Clock Gate to VENCOD<p></p>
9:csi2rx2_ipiClkg =CLK Clock Gate to CSIRX2<p></p>
10:hostrx2_ipiClkg =CFG Clock Gate to CSIIPI<p></p>
11:ipi2dvp_ipi0Clkg=CLK Clock Gate to RX1IPI0<p></p>
12:ipi2dvp_ipi1Clkg=CLK Clock Gate to RX1IPI1<p></p>
13:ipi2dvp_ipi2Clkg=CLK Clock Gate to RX1IPI2<p></p>
14:ipi2dvp_ipi3Clkg=CLK Clock Gate to RX1IPI3<p></p>
15:ipi2dvp_ipi2Clkg=CLK Clock Gate to RX2IPI0<p></p>
16:ispfull_Clkg =CLK Clock Gate to ISPFULL<p></p>
17:dewarp_Clkg =CLK Clock Gate to DEWARP<p></p>
18:vencod_Clkg =CLK Clock Gate to VENCOD<p></p>
19:ispfull_Clkg =BIU Clock Gate to ISPFULL<p></p>
20:dewarp_Clkg =BIU Clock Gate to DEWARP<p></p>
21:vencod_Clkg =BIU Clock Gate to VENCOD<p></p>
VISP Clock control [16:0] :</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:22]</p>
</td>
<td><p>%%</p>
</td>
<td><p>10</p>
</td>
<td><p><a NAME="HP_CLKG_RSVDx0_b22"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="HP_RSET"><p></p>
<a HREF="#vispHPGlob">HP_RSET</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>HP_RSET</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="HP_RSET_SW">SW</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>20</p>
</td>
<td><p><a NAME="HP_RSET_SW_CTRL">CTRL</a></p>
</td>
<td><p>0xFFFFF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0:csi2rx2_cfgRstn =CFG Reset Control to CSIRX2<p></p>
1:vidmute_cfgRstn =CFG Reset Control to VideoMute<p></p>
2:ispfull_cfgRstn =CFG Reset Control to ISPFULL<p></p>
3:dewarp_cfgRstn =CFG Reset Control to DEWARP<p></p>
4:vencod_cfgRstn =CFG Reset Control to VENCOD<p></p>
5:ispfull_sysRstn =SYS Reset Control to ISPFULL<p></p>
6:dewarp_sysRstn =SYS Reset Control to DEWARP<p></p>
7:vencod_sysRstn =SYS Reset Control to VENCOD<p></p>
8:csiipi_clkRstn =CFG Reset Control to CSIIPI<p></p>
9:rx1ipi0_clkRstn =CLK Reset Control to RX1IPI0<p></p>
10:rx1ipi1_clkRstn =CLK Reset Control to RX1IPI1<p></p>
11:rx1ipi2_clkRstn =CLK Reset Control to RX1IPI2<p></p>
12:rx1ipi3_clkRstn =CLK Reset Control to RX1IPI3<p></p>
13:rx2ipix_clkRstn =CLK Reset Control to RX2IPIx<p></p>
14:ispfull_clkRstn =CLK Reset Control to ISPFULL<p></p>
15:dewarp_clkRstn =CLK Reset Control to DEWARP<p></p>
16:vencod_clkRstn =CLK Reset Control to VENCOD<p></p>
17:ispfull_clkRstn =BIU Reset Control to ISPFULL<p></p>
18:dewarp_clkRstn =BIU Reset Control to DEWARP<p></p>
19:vencod_clkRstn =BIU Reset Control to VENCOD<p></p>
VISP Soft Reset control [14:0] :</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:20]</p>
</td>
<td><p>%%</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="HP_RSET_RSVDx0_b20"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="IPICHCT"><p></p>
<a HREF="#vispHPGlob">IPICHCT</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>IPICHCT</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="IPICHCT_IPISWAP">IPISWAP</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="IPICHCT_IPISWAP_en">en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Ipi interface bit position reverse order<p></p>
0: No IPI Swappping of IPI48bit<p></p>
1: {ipi_in_data_muxed_t[15:0],ipi_in_data_muxed_t[31:16],ipi_in_data_muxed_t[47:32]}</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="IPICHCT_IPISWAP_sel">sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Ipi interface bit position swap. It works on top of IPISWAP_SEL0 output. Center channel will be placed on MSB or LSB lanes.<p></p>
0: output is 1:1.<p></p>
1:{ipi_swap_en_out[31:16], ipi_swap_en_out[47:32], ipi_swap_en_out[15:0]}<p></p>
2:{ipi_swap_en_out[47:32], ipi_swap_en_out[15:0], ipi_swap_en_out[31:16]}</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:3]</p>
</td>
<td><p>%%</p>
</td>
<td><p>29</p>
</td>
<td><p><a NAME="IPICHCT_RSVDx0_b3"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="IPICHCT_CAPTCH">CAPTCH</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="IPICHCT_CAPTCH_enable">enable</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Static control bit to activate/inactivate CSI2RX to ISP/DHUB path<p></p>
1: IPI data to ISP/DHUB path active<p></p>
0: IPI data to ISP/DHUB path inactive</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="IPICHCT_CAPTCH_one_shot_capture_on">one_shot_capture_on</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Keep it 1 to activate one_shot capture mode</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="IPICHCT_CAPTCH_one_shot_capture">one_shot_capture</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Write 1 followed by write 0 to capture the next frame (One Shot Capture Trigger)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="IPICHCT_CAPTCH_capture_sw">capture_sw</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Software controlled capture mechanism being used. CSI2RX output is active all time available for ISP processing, and the DHUB writes all the frames into DRAM. But hardware sends interrupt to CPU as set by the Frame capture modes. For 1 in Nth capture mode: End of Frame (EOF) interrupt only for N-th frame. For upon One-shot frame capture trigger: End of Frame (EOF) interrupt only for the immediate next frame.<p></p>
0: Hardware controlled capture mechanism being used. CSI2RX hardware writes only n-th frame or one-shot frame in DRAM and sends EOF interrupt only for those frames</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="IPICHCT_CAPTCH_nframes_skip">nframes_skip</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Configure it with number of initial frames to be ignored by this path. When Host is awaken by SW, it starts to send frame on IPI interface (ipi_vsync, ipi_hsync, ipi_pixen). This path can be configured to ignore first few frames. Configure it with number-of-frames-to-be-skipped.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="IPICHCT_CAPTCH_n_eof">n_eof</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Capture every nth frame<p></p>
Write 0 to capture every frame<p></p>
Write 1 to capture every 1st frame<p></p>
Write 2 to capture every 2nd frame<p></p>
…<p></p>
Write 255 to capture every 255th frame</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [20:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="IPICHCT_CAPTCH_Intr_skip">Intr_skip</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Delay the Interrupt to BCMQ and DHUB-Semaphore for the initial “nframes_skip” frames</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:21]</p>
</td>
<td><p>%%</p>
</td>
<td><p>11</p>
</td>
<td><p><a NAME="IPICHCT_RSVDx4_b21"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="IPICHCT_IPIMSB">IPIMSB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="IPICHCT_IPIMSB_mask">mask</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Format based mask 16bMASB at ipi0_48bit interface.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="IPICHCT_RSVDx8_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="IPICHCT_IPILSB">IPILSB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="IPICHCT_IPILSB_mask">mask</a></p>
</td>
<td><p>0xFFFFFFFF</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Format based mask 32bLSB at ipi0_48bit interface.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="IPIMUTE"><p></p>
<a HREF="#vispHPGlob">IPIMUTE</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>IPIMUTE</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Hardware MUTE for the IPI video</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="IPIMUTE_HWMUTE">HWMUTE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="IPIMUTE_HWMUTE_DEB_DELAY">DEB_DELAY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Debounce delay in milliseconds for VIDEO_MUTE switch transition<p></p>
Range: 0ms to 255ms</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="IPIMUTE_HWMUTE_EFF_DELAY">EFF_DELAY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Effective delay in milliseconds for VIDEO_MUTE switch transition<p></p>
Range: 0ms to 255ms</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="IPIMUTE_HWMUTE_polarity_sel">polarity_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Select input mute signal polarity<p></p>
1: active low<p></p>
0: active high(default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:17]</p>
</td>
<td><p>%%</p>
</td>
<td><p>15</p>
</td>
<td><p><a NAME="IPIMUTE_RSVDx0_b17"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="HPGLOB"><p></p>
<a HREF="#vispHPGlob">HPGLOB</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>HPGLOB</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>VISP SubSystem LP module Global Register controls</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="HPGLOB_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#HP_RSET">$HP_RSET</a></p>
</td>
<td><p><a NAME="HPGLOB_VISPHP_RSET">VISPHP_RSET</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="HPGLOB_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#HP_CLKG">$HP_CLKG</a></p>
</td>
<td><p><a NAME="HPGLOB_VISPHP_CLKG">VISPHP_CLKG</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="HPGLOB_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#HP_INTR">$HP_INTR</a></p>
</td>
<td><p><a NAME="HPGLOB_VISPHP_INTR">VISPHP_INTR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="HPGLOB_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#HP_DBUG">$HP_DBUG</a></p>
</td>
<td><p><a NAME="HPGLOB_VISPHP_DBUG">VISPHP_DBUG</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="HPGLOB_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="HPGLOB_CTRL_cnr_enable">cnr_enable</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>ISP8000ul CNR feature enable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="HPGLOB_CTRL_tdnr_enable">tdnr_enable</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>ISP8000ul TDNR feature enable</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="HPGLOB_CTRL_vi_frm_error_int">vi_frm_error_int</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable Frame Error Interrupt in ISP8000ul</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="HPGLOB_CTRL_CFG">CFG</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: enable for BCM invalid request interrupt</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="HPGLOB_CTRL_CSIRX2_IPIrstn">CSIRX2_IPIrstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: Enable use of IPI channel reset from CSIRX2 to reset IPI channel along with Global IPI channel reset.<p></p>
1: Disable use of IPI channel reset from CSIRX2 to reset IPI channel, Only Global IPI channel reset is effective.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:5]</p>
</td>
<td><p>%%</p>
</td>
<td><p>27</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx14_b5"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="HPGLOB_PWR_CTRL">PWR_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="HPGLOB_PWR_CTRL_CSISRAM">CSISRAM</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>CSI2-RX1 SRAM power controls</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:3]</p>
</td>
<td><p>%%</p>
</td>
<td><p>29</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx18_b3"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0001C</p>
</td>
<td><p><a NAME="HPGLOB_AXIENB">AXIENB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="HPGLOB_AXIENB_ISO">ISO</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[i] : 1 means Isolate AXI bus [i]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx1C_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="HPGLOB_AXICLR">AXICLR</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="HPGLOB_AXICLR_ISO">ISO</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[i] : clear AXI bus[i] ISO status machine</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx20_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="HPGLOB_AXISTAT">AXISTAT</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="HPGLOB_AXISTAT_ISO">ISO</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[i] : AXI bus[i] ISO status. 1: busy</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx24_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="HPGLOB_CFGENB">CFGENB</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="HPGLOB_CFGENB_ISO">ISO</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[i] : 1 means Isolate CFG bus [i]</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx28_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="HPGLOB_CFGCLR">CFGCLR</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="HPGLOB_CFGCLR_ISO">ISO</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[i] : clear CFG bus[i] ISO status machine</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx2C_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="HPGLOB_CFGSTAT">CFGSTAT</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="HPGLOB_CFGSTAT_ISO">ISO</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[i] : CFG bus[i] ISO status. 1: busy</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx30_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="HPGLOB_SWMUTE">SWMUTE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="HPGLOB_SWMUTE_VID">VID</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>IPI input both Software MUTE logic, interrupt generation.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx34_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="HPGLOB_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#IPIMUTE">$IPIMUTE</a></p>
</td>
<td><p><a NAME="HPGLOB_IPIMUTE">IPIMUTE</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>IPI input both Hardware MUTE logic, interrupt generation.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0003C</p>
</td>
<td><p><a NAME="HPGLOB_IPIMUX">IPIMUX</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="HPGLOB_IPIMUX_SEL">SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>IPI Selection Multiplexer<p></p>
0: IPI0 from CSI2-RX1<p></p>
RAW8~16b or MONO-8b<p></p>
1: IPI1 from CSI2-RX1<p></p>
RAW8~16b or MONO-8b<p></p>
2: IPI2 from CSI2-RX1<p></p>
RAW8~16b or MONO-8b<p></p>
3: IPI3 from CSI2-RX1<p></p>
RAW8~16b or MONO-8b<p></p>
4: IPI from CSI2-RX2<p></p>
RAW8~16b or MONO-8b<p></p>
YUV420-8b or YUV420-10b (Not used)<p></p>
YUV422-8b or YUV422-10b (Not used)<p></p>
5,6,7: IPI turn OFF</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="HPGLOB_IPIMUX_FORMAT">FORMAT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>ISP8000UL input data format selection<p></p>
0:RAW8 MSB aligned in 32bit ISP data<p></p>
1:RAW10 MSB aligned in 32bit ISP data<p></p>
2:RAW12 MSB aligned in 32bit ISP data<p></p>
3:RAW16 MSB aligned in 32bit ISP data<p></p>
4:RAW8 LSB aligned in 32bit ISP data<p></p>
5:RAW10 LSB aligned in 32bit ISP data<p></p>
6:RAW12 LSB aligned in 32bit ISP data<p></p>
7:RAW16 LSB aligned in 32bit ISP data</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="HPGLOB_IPIMUX_ppc_sel">ppc_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: 3PPC 3 pixel per clock<p></p>
1: 1PPC 1 pixel per clock</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="HPGLOB_IPIMUX_IPIHALT_SEL">IPIHALT_SEL</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>000:1'b0;<p></p>
001:isplite;<p></p>
010:dhub_writeclient;<p></p>
011:isplite|dhub_writeclient;<p></p>
100:ispfull;<p></p>
101:isplite|ispfull;<p></p>
110:dhub_writeclient|ispfull;<p></p>
111:ispfull|dhub_writeclient|isplite</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:10]</p>
</td>
<td><p>%%</p>
</td>
<td><p>22</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx3C_b10"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00040</p>
</td>
<td><p><a NAME="HPGLOB_RX1HACT">RX1HACT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="HPGLOB_RX1HACT_PIXNUM">PIXNUM</a></p>
</td>
<td><p>0x280</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Active Pixels for CSIRX1 Sensor data<p></p>
Used during IPI-3PPC to DVP-1PPC conversion, for pixel enable generation/Horizontal cropping.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:13]</p>
</td>
<td><p>%%</p>
</td>
<td><p>19</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx40_b13"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00044</p>
</td>
<td><p><a NAME="HPGLOB_RX2HACT">RX2HACT</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>13</p>
</td>
<td><p><a NAME="HPGLOB_RX2HACT_PIXNUM">PIXNUM</a></p>
</td>
<td><p>0x280</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Horizontal Active Pixels for CSIRX2 Sensor data<p></p>
Used during IPI-3PPC to DVP-1PPC conversion, for pixel enable generation/Horizontal cropping.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:13]</p>
</td>
<td><p>%%</p>
</td>
<td><p>19</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx44_b13"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00048</p>
</td>
<td><p><a NAME="HPGLOB_IPIGATE">IPIGATE</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="HPGLOB_IPIGATE_ipimux">ipimux</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: IPI blocked , 1: IPI enabled<p></p>
[0] IPI gate for the CSIRX1-IPIx given to IPItoDVP conversion FIFO.<p></p>
[1] IPI gate for the CSIRX2-IPI given to IPItoDVP conversion FIFO.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx48_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0004C</p>
</td>
<td><p><a NAME="HPGLOB_CTRL1">CTRL1</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="HPGLOB_CTRL1_fifoFlush">fifoFlush</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[0]: set 0-- >1-- >0 to flush the CSIRX1 IPItoDVP fifo<p></p>
[1]: Set 1 to use fifoflush[0] pulse to reset the counter used for the CSI2RX1 3PPC IPI output to 1PPC DVP converter.<p></p>
0: Vsync from CSI2RX1 IPIs used for 3PPC to 1PPC converter mod3 counter reset.<p></p>
[2]: set 0-- >1-- >0 to flush the CSIRX2 IPItoDVP fifo<p></p>
[3]: Set 1 to use fifoflush[2] pulse to reset the counter used for the CSI2RX2 3PPC IPI output to 1PPC DVP converter.<p></p>
0: Vsync from CSI2RX2 IPIs used for 3PPC to 1PPC converter mod3 counter reset.<p></p>
fifoFlush[4]: IPItoDVP Sync conversion option<p></p>
0: H and V Sync pulse Overlap with Pixel Enable at the first pixel of the line.<p></p>
1: H and V Sync pulses are positioned as received from the CSI2RX, I.e to disable the Sync overlap with First pixel of the line</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="HPGLOB_CTRL1_ipicntrst">ipicntrst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>IPI 3PPC to 1PPC : MOD3 converter Reset options.<p></p>
0: Vsync OR Hsync based Reset<p></p>
1: Vsync only based Reset<p></p>
2: Hsync only based Reset<p></p>
3: FIFO flush based Reset</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="HPGLOB_CTRL1_ipiHcrop">ipiHcrop</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: Disable IPItoDVP Horizontal Crop<p></p>
to limiting to RX1HACT/ RX2HACT to ISP<p></p>
0: Enable IPItoDVP Horizontal Crop<p></p>
to limiting to RX1HACT/ RX2HACT to ISP</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx4C_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00050</p>
</td>
<td><p><a NAME="HPGLOB_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#IPICHCT">$IPICHCT</a></p>
</td>
<td><p><a NAME="HPGLOB_IPICHCT">IPICHCT</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>IPI Input SWAP control, MASKing and Video capture trigger interrupts generation</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00060</p>
</td>
<td><p><a NAME="HPGLOB_HPSTART">HPSTART</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="HPGLOB_HPSTART_dewarp">dewarp</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Dewarp Operation Start control</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="HPGLOB_HPSTART_vencod">vencod</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Video Encoder Operation Start Control</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="HPGLOB_HPSTART_ispfull">ispfull</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>ISP Full Operation start control</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:3]</p>
</td>
<td><p>%%</p>
</td>
<td><p>29</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx60_b3"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00064</p>
</td>
<td><p><a NAME="HPGLOB_ENCOD">ENCOD</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="HPGLOB_ENCOD_DISB">DISB</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00068</p>
</td>
<td><p><a NAME="HPGLOB_HPSTAT">HPSTAT</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="HPGLOB_HPSTAT_FLAGS">FLAGS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[0]: IPIMUX-DVPFIFO Full status.<p></p>
[1]: Sensor Hsync to ISP<p></p>
[2]:Sensor Vsync to ISP<p></p>
[3]:Sensor DataValid to ISP<p></p>
[4]:Sensor EndofFrame to ISP<p></p>
[5]:Ack from ISP to IPI pipe<p></p>
[6:7]: NA</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx68_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0006C</p>
</td>
<td><p><a NAME="HPGLOB_STSCLR">STSCLR</a></p>
</td>
<td COLSPAN="5"><p>(WOC-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="HPGLOB_STSCLR_CLEAR">CLEAR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Write 1 to clear status bit registers.<p></p>
End</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="HPGLOB_RSVDx6C_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
</body></html>